Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 26 17:42:24 2020
| Host         : SHIELD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wujian100_open_top_timing_summary_routed.rpt -pb wujian100_open_top_timing_summary_routed.pb -rpx wujian100_open_top_timing_summary_routed.rpx -warn_on_violation
| Design       : wujian100_open_top
| Device       : 7a200t-fbg484
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 53 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.211        0.000                      0                36160        0.055        0.000                      0                36160       23.870        0.000                       0                 13625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
EHS       {0.000 25.000}       50.000          20.000          
JTAG_CLK  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EHS                 3.211        0.000                      0                23405        0.055        0.000                      0                23405       23.870        0.000                       0                 13560  
JTAG_CLK          496.935        0.000                      0                  104        0.104        0.000                      0                  104      499.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_CLK      EHS                43.001        0.000                      0                  487        0.468        0.000                      0                  487  
EHS           JTAG_CLK           37.593        0.000                      0                   32        0.136        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  EHS                EHS                     39.240        0.000                      0                12426        0.971        0.000                      0                12426  
**async_default**  EHS                JTAG_CLK                42.547        0.000                      0                   21        2.658        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack        3.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_grplen_ext_we_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        46.595ns  (logic 11.442ns (24.556%)  route 35.153ns (75.444%))
  Logic Levels:           73  (CARRY4=14 LUT2=4 LUT3=7 LUT4=10 LUT5=10 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 55.054 - 50.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.631     5.447    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X26Y83         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDPE (Prop_fdpe_C_Q)         0.379     5.826 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=6, routed)           0.910     6.736    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X26Y84         LUT5 (Prop_lut5_I2_O)        0.105     6.841 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.504     7.345    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X26Y82         LUT3 (Prop_lut3_I2_O)        0.126     7.471 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.390     7.861    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X24Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.128 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          0.831     8.959    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X20Y81         LUT5 (Prop_lut5_I0_O)        0.105     9.064 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.250     9.314    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I4_O)        0.105     9.419 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.113     9.531    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.105     9.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.224     9.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.965 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.336    10.301    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    10.406 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.226    10.632    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I1_O)        0.105    10.737 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.467    11.204    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.309 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.229    11.538    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X21Y82         LUT6 (Prop_lut6_I0_O)        0.105    11.643 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.328    11.970    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X20Y82         LUT6 (Prop_lut6_I0_O)        0.105    12.075 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.383    12.459    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.121    12.685    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.790 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.529    13.319    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X25Y80         LUT3 (Prop_lut3_I0_O)        0.108    13.427 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.788    14.215    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.267    14.482 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.052    15.535    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.640 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[24]_i_3/O
                         net (fo=2, routed)           1.214    16.854    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[24][12]
    SLICE_X55Y87         LUT3 (Prop_lut3_I0_O)        0.115    16.969 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.361    17.330    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[0]_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.267    17.597 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=3, routed)           0.727    18.323    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/ldst_size_buffer_reg[3][0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.105    18.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=23, routed)          0.419    18.848    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.105    18.953 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110/O
                         net (fo=1, routed)           0.498    19.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    19.945 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    20.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.145 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.145    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.245 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.345 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.445 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.445    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    20.623 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[0]
                         net (fo=1, routed)           0.369    20.992    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[25]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.238    21.230 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_41/O
                         net (fo=4, routed)           0.777    22.007    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[18]
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.105    22.112 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164/O
                         net (fo=1, routed)           0.000    22.112    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164_n_0
    SLICE_X69Y92         MUXF7 (Prop_muxf7_I0_O)      0.199    22.311 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    22.311    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X69Y92         MUXF8 (Prop_muxf8_I0_O)      0.085    22.396 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.352    22.749    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I1_O)        0.264    23.013 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.851    23.863    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X71Y97         LUT4 (Prop_lut4_I3_O)        0.126    23.989 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_18/O
                         net (fo=5, routed)           0.671    24.660    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[3]_4
    SLICE_X69Y98         LUT6 (Prop_lut6_I4_O)        0.267    24.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_110/O
                         net (fo=2, routed)           0.672    25.600    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[10]
    SLICE_X68Y99         LUT6 (Prop_lut6_I5_O)        0.105    25.705 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.699    26.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.115    26.518 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.811    27.330    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X73Y99         LUT4 (Prop_lut4_I2_O)        0.278    27.608 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.696    28.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.267    28.571 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    28.571    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.903 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    28.903    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.001 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.001    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.099 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.099    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.197 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.197    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X77Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.295 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.295    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.393 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X77Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    29.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           1.038    30.691    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X80Y95         LUT4 (Prop_lut4_I3_O)        0.268    30.959 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.223    31.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X80Y95         LUT5 (Prop_lut5_I4_O)        0.283    31.465 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.480    31.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X80Y94         LUT4 (Prop_lut4_I3_O)        0.105    32.050 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.420    32.470    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X80Y92         LUT6 (Prop_lut6_I2_O)        0.105    32.575 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.728    33.303    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I2_O)        0.105    33.408 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.235    33.644    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X83Y77         LUT5 (Prop_lut5_I1_O)        0.105    33.749 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.313    34.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X83Y77         LUT6 (Prop_lut6_I1_O)        0.105    34.167 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.882    35.049    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X74Y77         LUT6 (Prop_lut6_I3_O)        0.105    35.154 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.853    36.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.105    36.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.371    36.482    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.105    36.587 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.374    36.962    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X53Y73         LUT4 (Prop_lut4_I3_O)        0.105    37.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.144    38.211    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.108    38.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.123    38.441    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.267    38.708 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.569    39.278    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X25Y79         LUT3 (Prop_lut3_I0_O)        0.108    39.386 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.953    40.338    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I2_O)        0.270    40.608 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.748    41.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X21Y68         LUT2 (Prop_lut2_I0_O)        0.288    41.644 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.574    42.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X21Y67         LUT4 (Prop_lut4_I0_O)        0.275    42.494 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.450    42.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X19Y67         LUT2 (Prop_lut2_I1_O)        0.108    43.052 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.592    43.644    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X16Y70         LUT2 (Prop_lut2_I0_O)        0.275    43.919 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.370    44.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y70         LUT3 (Prop_lut3_I2_O)        0.105    44.395 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.347    44.742    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.105    44.847 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.624    45.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.105    45.576 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.776    46.351    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X32Y68         LUT4 (Prop_lut4_I1_O)        0.105    46.456 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_8/O
                         net (fo=1, routed)           0.407    46.863    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_8_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.105    46.968 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_4/O
                         net (fo=115, routed)         1.731    48.699    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[9]
    SLICE_X21Y42         LUT5 (Prop_lut5_I0_O)        0.105    48.804 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_3/O
                         net (fo=2, routed)           1.126    49.930    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_3_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.105    50.035 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_grplen_ext_we_i_2__0/O
                         net (fo=2, routed)           1.505    51.540    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_grplen_ext_we_i_2__0_n_0
    SLICE_X74Y51         LUT5 (Prop_lut5_I4_O)        0.105    51.645 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_grplen_ext_we_i_1__1/O
                         net (fo=1, routed)           0.397    52.042    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_grplen_ext_we_nxt_73
    SLICE_X74Y51         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_grplen_ext_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.426    55.054    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/POUT_EHS_OBUF_BUFG
    SLICE_X74Y51         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_grplen_ext_we_reg/C
                         clock pessimism              0.262    55.316    
                         clock uncertainty           -0.035    55.280    
    SLICE_X74Y51         FDCE (Setup_fdce_C_D)       -0.027    55.253    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_grplen_ext_we_reg
  -------------------------------------------------------------------
                         required time                         55.253    
                         arrival time                         -52.042    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/darn_re_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        46.335ns  (logic 11.442ns (24.694%)  route 34.893ns (75.306%))
  Logic Levels:           73  (CARRY4=14 LUT2=4 LUT3=7 LUT4=11 LUT5=9 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 55.057 - 50.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.631     5.447    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X26Y83         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDPE (Prop_fdpe_C_Q)         0.379     5.826 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=6, routed)           0.910     6.736    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X26Y84         LUT5 (Prop_lut5_I2_O)        0.105     6.841 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.504     7.345    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X26Y82         LUT3 (Prop_lut3_I2_O)        0.126     7.471 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.390     7.861    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X24Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.128 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          0.831     8.959    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X20Y81         LUT5 (Prop_lut5_I0_O)        0.105     9.064 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.250     9.314    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I4_O)        0.105     9.419 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.113     9.531    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.105     9.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.224     9.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.965 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.336    10.301    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    10.406 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.226    10.632    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I1_O)        0.105    10.737 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.467    11.204    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.309 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.229    11.538    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X21Y82         LUT6 (Prop_lut6_I0_O)        0.105    11.643 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.328    11.970    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X20Y82         LUT6 (Prop_lut6_I0_O)        0.105    12.075 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.383    12.459    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.121    12.685    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.790 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.529    13.319    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X25Y80         LUT3 (Prop_lut3_I0_O)        0.108    13.427 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.788    14.215    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.267    14.482 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.052    15.535    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.640 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[24]_i_3/O
                         net (fo=2, routed)           1.214    16.854    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[24][12]
    SLICE_X55Y87         LUT3 (Prop_lut3_I0_O)        0.115    16.969 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.361    17.330    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[0]_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.267    17.597 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=3, routed)           0.727    18.323    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/ldst_size_buffer_reg[3][0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.105    18.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=23, routed)          0.419    18.848    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.105    18.953 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110/O
                         net (fo=1, routed)           0.498    19.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    19.945 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    20.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.145 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.145    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.245 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.345 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.445 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.445    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    20.623 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[0]
                         net (fo=1, routed)           0.369    20.992    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[25]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.238    21.230 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_41/O
                         net (fo=4, routed)           0.777    22.007    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[18]
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.105    22.112 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164/O
                         net (fo=1, routed)           0.000    22.112    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164_n_0
    SLICE_X69Y92         MUXF7 (Prop_muxf7_I0_O)      0.199    22.311 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    22.311    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X69Y92         MUXF8 (Prop_muxf8_I0_O)      0.085    22.396 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.352    22.749    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I1_O)        0.264    23.013 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.851    23.863    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X71Y97         LUT4 (Prop_lut4_I3_O)        0.126    23.989 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_18/O
                         net (fo=5, routed)           0.671    24.660    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[3]_4
    SLICE_X69Y98         LUT6 (Prop_lut6_I4_O)        0.267    24.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_110/O
                         net (fo=2, routed)           0.672    25.600    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[10]
    SLICE_X68Y99         LUT6 (Prop_lut6_I5_O)        0.105    25.705 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.699    26.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.115    26.518 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.811    27.330    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X73Y99         LUT4 (Prop_lut4_I2_O)        0.278    27.608 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.696    28.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.267    28.571 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    28.571    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.903 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    28.903    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.001 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.001    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.099 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.099    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.197 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.197    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X77Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.295 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.295    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.393 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X77Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    29.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           1.038    30.691    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X80Y95         LUT4 (Prop_lut4_I3_O)        0.268    30.959 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.223    31.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X80Y95         LUT5 (Prop_lut5_I4_O)        0.283    31.465 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.480    31.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X80Y94         LUT4 (Prop_lut4_I3_O)        0.105    32.050 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.420    32.470    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X80Y92         LUT6 (Prop_lut6_I2_O)        0.105    32.575 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.728    33.303    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I2_O)        0.105    33.408 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.235    33.644    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X83Y77         LUT5 (Prop_lut5_I1_O)        0.105    33.749 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.313    34.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X83Y77         LUT6 (Prop_lut6_I1_O)        0.105    34.167 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.882    35.049    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X74Y77         LUT6 (Prop_lut6_I3_O)        0.105    35.154 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.853    36.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.105    36.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.371    36.482    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.105    36.587 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.374    36.962    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X53Y73         LUT4 (Prop_lut4_I3_O)        0.105    37.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.144    38.211    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.108    38.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.123    38.441    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.267    38.708 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.569    39.278    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X25Y79         LUT3 (Prop_lut3_I0_O)        0.108    39.386 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.953    40.338    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I2_O)        0.270    40.608 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.748    41.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X21Y68         LUT2 (Prop_lut2_I0_O)        0.288    41.644 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.574    42.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X21Y67         LUT4 (Prop_lut4_I0_O)        0.275    42.494 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.450    42.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X19Y67         LUT2 (Prop_lut2_I1_O)        0.108    43.052 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.592    43.644    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X16Y70         LUT2 (Prop_lut2_I0_O)        0.275    43.919 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.370    44.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y70         LUT3 (Prop_lut3_I2_O)        0.105    44.395 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.347    44.742    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.105    44.847 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.624    45.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.105    45.576 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          1.219    46.795    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X42Y69         LUT4 (Prop_lut4_I1_O)        0.105    46.900 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_12/O
                         net (fo=1, routed)           0.363    47.263    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_12_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.105    47.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_4/O
                         net (fo=180, routed)         1.974    49.342    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[3]
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.105    49.447 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_we_i_3__0/O
                         net (fo=2, routed)           1.212    50.659    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_we_i_3__0_n_0
    SLICE_X76Y53         LUT6 (Prop_lut6_I0_O)        0.105    50.764 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_we_i_2__1/O
                         net (fo=2, routed)           0.912    51.677    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_we_i_2__1_n_0
    SLICE_X88Y54         LUT4 (Prop_lut4_I0_O)        0.105    51.782 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_re_i_1__2/O
                         net (fo=1, routed)           0.000    51.782    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/darn_re_nxt_100
    SLICE_X88Y54         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/darn_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.429    55.057    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/POUT_EHS_OBUF_BUFG
    SLICE_X88Y54         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/darn_re_reg/C
                         clock pessimism              0.202    55.259    
                         clock uncertainty           -0.035    55.224    
    SLICE_X88Y54         FDCE (Setup_fdce_C_D)        0.076    55.300    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/darn_re_reg
  -------------------------------------------------------------------
                         required time                         55.299    
                         arrival time                         -51.782    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/darn_we_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        46.356ns  (logic 11.463ns (24.728%)  route 34.893ns (75.272%))
  Logic Levels:           73  (CARRY4=14 LUT2=4 LUT3=7 LUT4=10 LUT5=10 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 55.057 - 50.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.631     5.447    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X26Y83         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDPE (Prop_fdpe_C_Q)         0.379     5.826 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=6, routed)           0.910     6.736    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X26Y84         LUT5 (Prop_lut5_I2_O)        0.105     6.841 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.504     7.345    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X26Y82         LUT3 (Prop_lut3_I2_O)        0.126     7.471 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.390     7.861    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X24Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.128 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          0.831     8.959    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X20Y81         LUT5 (Prop_lut5_I0_O)        0.105     9.064 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.250     9.314    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I4_O)        0.105     9.419 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.113     9.531    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.105     9.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.224     9.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.965 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.336    10.301    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    10.406 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.226    10.632    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I1_O)        0.105    10.737 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.467    11.204    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.309 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.229    11.538    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X21Y82         LUT6 (Prop_lut6_I0_O)        0.105    11.643 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.328    11.970    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X20Y82         LUT6 (Prop_lut6_I0_O)        0.105    12.075 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.383    12.459    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.121    12.685    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.790 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.529    13.319    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X25Y80         LUT3 (Prop_lut3_I0_O)        0.108    13.427 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.788    14.215    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.267    14.482 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.052    15.535    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.640 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[24]_i_3/O
                         net (fo=2, routed)           1.214    16.854    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[24][12]
    SLICE_X55Y87         LUT3 (Prop_lut3_I0_O)        0.115    16.969 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.361    17.330    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[0]_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.267    17.597 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=3, routed)           0.727    18.323    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/ldst_size_buffer_reg[3][0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.105    18.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=23, routed)          0.419    18.848    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.105    18.953 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110/O
                         net (fo=1, routed)           0.498    19.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    19.945 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    20.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.145 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.145    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.245 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.345 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.445 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.445    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    20.623 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[0]
                         net (fo=1, routed)           0.369    20.992    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[25]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.238    21.230 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_41/O
                         net (fo=4, routed)           0.777    22.007    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[18]
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.105    22.112 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164/O
                         net (fo=1, routed)           0.000    22.112    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164_n_0
    SLICE_X69Y92         MUXF7 (Prop_muxf7_I0_O)      0.199    22.311 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    22.311    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X69Y92         MUXF8 (Prop_muxf8_I0_O)      0.085    22.396 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.352    22.749    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I1_O)        0.264    23.013 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.851    23.863    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X71Y97         LUT4 (Prop_lut4_I3_O)        0.126    23.989 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_18/O
                         net (fo=5, routed)           0.671    24.660    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[3]_4
    SLICE_X69Y98         LUT6 (Prop_lut6_I4_O)        0.267    24.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_110/O
                         net (fo=2, routed)           0.672    25.600    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[10]
    SLICE_X68Y99         LUT6 (Prop_lut6_I5_O)        0.105    25.705 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.699    26.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.115    26.518 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.811    27.330    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X73Y99         LUT4 (Prop_lut4_I2_O)        0.278    27.608 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.696    28.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.267    28.571 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    28.571    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.903 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    28.903    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.001 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.001    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.099 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.099    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.197 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.197    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X77Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.295 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.295    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.393 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X77Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    29.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           1.038    30.691    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X80Y95         LUT4 (Prop_lut4_I3_O)        0.268    30.959 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.223    31.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X80Y95         LUT5 (Prop_lut5_I4_O)        0.283    31.465 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.480    31.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X80Y94         LUT4 (Prop_lut4_I3_O)        0.105    32.050 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.420    32.470    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X80Y92         LUT6 (Prop_lut6_I2_O)        0.105    32.575 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.728    33.303    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I2_O)        0.105    33.408 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.235    33.644    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X83Y77         LUT5 (Prop_lut5_I1_O)        0.105    33.749 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.313    34.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X83Y77         LUT6 (Prop_lut6_I1_O)        0.105    34.167 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.882    35.049    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X74Y77         LUT6 (Prop_lut6_I3_O)        0.105    35.154 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.853    36.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.105    36.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.371    36.482    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.105    36.587 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.374    36.962    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X53Y73         LUT4 (Prop_lut4_I3_O)        0.105    37.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.144    38.211    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.108    38.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.123    38.441    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.267    38.708 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.569    39.278    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X25Y79         LUT3 (Prop_lut3_I0_O)        0.108    39.386 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.953    40.338    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I2_O)        0.270    40.608 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.748    41.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X21Y68         LUT2 (Prop_lut2_I0_O)        0.288    41.644 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.574    42.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X21Y67         LUT4 (Prop_lut4_I0_O)        0.275    42.494 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.450    42.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X19Y67         LUT2 (Prop_lut2_I1_O)        0.108    43.052 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.592    43.644    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X16Y70         LUT2 (Prop_lut2_I0_O)        0.275    43.919 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.370    44.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y70         LUT3 (Prop_lut3_I2_O)        0.105    44.395 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.347    44.742    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.105    44.847 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.624    45.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.105    45.576 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          1.219    46.795    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X42Y69         LUT4 (Prop_lut4_I1_O)        0.105    46.900 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_12/O
                         net (fo=1, routed)           0.363    47.263    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_12_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.105    47.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_4/O
                         net (fo=180, routed)         1.974    49.342    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[3]
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.105    49.447 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_we_i_3__0/O
                         net (fo=2, routed)           1.212    50.659    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_we_i_3__0_n_0
    SLICE_X76Y53         LUT6 (Prop_lut6_I0_O)        0.105    50.764 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_we_i_2__1/O
                         net (fo=2, routed)           0.912    51.677    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_we_i_2__1_n_0
    SLICE_X88Y54         LUT5 (Prop_lut5_I4_O)        0.126    51.803 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_we_i_1__2/O
                         net (fo=1, routed)           0.000    51.803    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/darn_we_nxt_91
    SLICE_X88Y54         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/darn_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.429    55.057    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/POUT_EHS_OBUF_BUFG
    SLICE_X88Y54         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/darn_we_reg/C
                         clock pessimism              0.202    55.259    
                         clock uncertainty           -0.035    55.224    
    SLICE_X88Y54         FDCE (Setup_fdce_C_D)        0.106    55.330    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/darn_we_reg
  -------------------------------------------------------------------
                         required time                         55.329    
                         arrival time                         -51.803    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_re_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        46.523ns  (logic 11.614ns (24.964%)  route 34.909ns (75.036%))
  Logic Levels:           73  (CARRY4=14 LUT2=4 LUT3=8 LUT4=11 LUT5=9 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.306ns = ( 55.306 - 50.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.631     5.447    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X26Y83         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDPE (Prop_fdpe_C_Q)         0.379     5.826 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=6, routed)           0.910     6.736    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X26Y84         LUT5 (Prop_lut5_I2_O)        0.105     6.841 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.504     7.345    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X26Y82         LUT3 (Prop_lut3_I2_O)        0.126     7.471 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.390     7.861    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X24Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.128 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          0.831     8.959    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X20Y81         LUT5 (Prop_lut5_I0_O)        0.105     9.064 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.250     9.314    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I4_O)        0.105     9.419 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.113     9.531    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.105     9.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.224     9.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.965 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.336    10.301    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    10.406 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.226    10.632    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I1_O)        0.105    10.737 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.467    11.204    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.309 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.229    11.538    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X21Y82         LUT6 (Prop_lut6_I0_O)        0.105    11.643 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.328    11.970    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X20Y82         LUT6 (Prop_lut6_I0_O)        0.105    12.075 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.383    12.459    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.121    12.685    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.790 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.529    13.319    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X25Y80         LUT3 (Prop_lut3_I0_O)        0.108    13.427 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.788    14.215    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.267    14.482 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.052    15.535    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.640 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[24]_i_3/O
                         net (fo=2, routed)           1.214    16.854    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[24][12]
    SLICE_X55Y87         LUT3 (Prop_lut3_I0_O)        0.115    16.969 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.361    17.330    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[0]_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.267    17.597 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=3, routed)           0.727    18.323    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/ldst_size_buffer_reg[3][0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.105    18.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=23, routed)          0.419    18.848    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.105    18.953 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110/O
                         net (fo=1, routed)           0.498    19.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    19.945 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    20.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.145 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.145    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.245 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.345 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.445 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.445    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    20.623 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[0]
                         net (fo=1, routed)           0.369    20.992    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[25]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.238    21.230 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_41/O
                         net (fo=4, routed)           0.777    22.007    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[18]
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.105    22.112 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164/O
                         net (fo=1, routed)           0.000    22.112    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164_n_0
    SLICE_X69Y92         MUXF7 (Prop_muxf7_I0_O)      0.199    22.311 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    22.311    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X69Y92         MUXF8 (Prop_muxf8_I0_O)      0.085    22.396 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.352    22.749    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I1_O)        0.264    23.013 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.851    23.863    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X71Y97         LUT4 (Prop_lut4_I3_O)        0.126    23.989 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_18/O
                         net (fo=5, routed)           0.671    24.660    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[3]_4
    SLICE_X69Y98         LUT6 (Prop_lut6_I4_O)        0.267    24.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_110/O
                         net (fo=2, routed)           0.672    25.600    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[10]
    SLICE_X68Y99         LUT6 (Prop_lut6_I5_O)        0.105    25.705 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.699    26.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.115    26.518 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.811    27.330    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X73Y99         LUT4 (Prop_lut4_I2_O)        0.278    27.608 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.696    28.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.267    28.571 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    28.571    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.903 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    28.903    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.001 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.001    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.099 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.099    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.197 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.197    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X77Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.295 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.295    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.393 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X77Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    29.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           1.038    30.691    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X80Y95         LUT4 (Prop_lut4_I3_O)        0.268    30.959 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.223    31.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X80Y95         LUT5 (Prop_lut5_I4_O)        0.283    31.465 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.480    31.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X80Y94         LUT4 (Prop_lut4_I3_O)        0.105    32.050 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.420    32.470    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X80Y92         LUT6 (Prop_lut6_I2_O)        0.105    32.575 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.728    33.303    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I2_O)        0.105    33.408 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.235    33.644    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X83Y77         LUT5 (Prop_lut5_I1_O)        0.105    33.749 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.313    34.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X83Y77         LUT6 (Prop_lut6_I1_O)        0.105    34.167 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.882    35.049    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X74Y77         LUT6 (Prop_lut6_I3_O)        0.105    35.154 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.853    36.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.105    36.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.371    36.482    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.105    36.587 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.374    36.962    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X53Y73         LUT4 (Prop_lut4_I3_O)        0.105    37.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.144    38.211    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.108    38.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.123    38.441    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.267    38.708 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.569    39.278    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X25Y79         LUT3 (Prop_lut3_I0_O)        0.108    39.386 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.953    40.338    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I2_O)        0.270    40.608 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.748    41.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X21Y68         LUT2 (Prop_lut2_I0_O)        0.288    41.644 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.574    42.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X21Y67         LUT4 (Prop_lut4_I0_O)        0.275    42.494 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.450    42.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X19Y67         LUT2 (Prop_lut2_I1_O)        0.108    43.052 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.592    43.644    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X16Y70         LUT2 (Prop_lut2_I0_O)        0.275    43.919 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.370    44.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y70         LUT3 (Prop_lut3_I2_O)        0.105    44.395 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.347    44.742    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.105    44.847 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.624    45.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.105    45.576 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.719    46.294    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X25Y69         LUT4 (Prop_lut4_I1_O)        0.105    46.399 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_9/O
                         net (fo=1, routed)           0.466    46.865    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_9_n_0
    SLICE_X26Y69         LUT6 (Prop_lut6_I0_O)        0.105    46.970 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_3/O
                         net (fo=140, routed)         2.200    49.170    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[5]
    SLICE_X71Y51         LUT3 (Prop_lut3_I1_O)        0.115    49.285 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_soft_req_we_i_2__2/O
                         net (fo=3, routed)           1.739    51.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_soft_req_we_i_2__2_n_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.267    51.290 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_2__11/O
                         net (fo=2, routed)           0.575    51.865    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_2__11_n_0
    SLICE_X17Y42         LUT4 (Prop_lut4_I0_O)        0.105    51.970 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_re_i_1__11/O
                         net (fo=1, routed)           0.000    51.970    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_re_nxt_280
    SLICE_X17Y42         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.678    55.306    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/POUT_EHS_OBUF_BUFG
    SLICE_X17Y42         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_re_reg/C
                         clock pessimism              0.202    55.508    
                         clock uncertainty           -0.035    55.473    
    SLICE_X17Y42         FDCE (Setup_fdce_C_D)        0.032    55.505    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_re_reg
  -------------------------------------------------------------------
                         required time                         55.505    
                         arrival time                         -51.970    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_we_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        46.528ns  (logic 11.619ns (24.972%)  route 34.909ns (75.028%))
  Logic Levels:           73  (CARRY4=14 LUT2=4 LUT3=8 LUT4=11 LUT5=9 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.306ns = ( 55.306 - 50.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.631     5.447    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X26Y83         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDPE (Prop_fdpe_C_Q)         0.379     5.826 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=6, routed)           0.910     6.736    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X26Y84         LUT5 (Prop_lut5_I2_O)        0.105     6.841 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.504     7.345    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X26Y82         LUT3 (Prop_lut3_I2_O)        0.126     7.471 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.390     7.861    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X24Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.128 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          0.831     8.959    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X20Y81         LUT5 (Prop_lut5_I0_O)        0.105     9.064 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.250     9.314    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I4_O)        0.105     9.419 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.113     9.531    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.105     9.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.224     9.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.965 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.336    10.301    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    10.406 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.226    10.632    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I1_O)        0.105    10.737 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.467    11.204    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.309 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.229    11.538    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X21Y82         LUT6 (Prop_lut6_I0_O)        0.105    11.643 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.328    11.970    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X20Y82         LUT6 (Prop_lut6_I0_O)        0.105    12.075 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.383    12.459    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.121    12.685    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.790 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.529    13.319    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X25Y80         LUT3 (Prop_lut3_I0_O)        0.108    13.427 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.788    14.215    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.267    14.482 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.052    15.535    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.640 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[24]_i_3/O
                         net (fo=2, routed)           1.214    16.854    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[24][12]
    SLICE_X55Y87         LUT3 (Prop_lut3_I0_O)        0.115    16.969 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.361    17.330    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[0]_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.267    17.597 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=3, routed)           0.727    18.323    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/ldst_size_buffer_reg[3][0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.105    18.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=23, routed)          0.419    18.848    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.105    18.953 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110/O
                         net (fo=1, routed)           0.498    19.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    19.945 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    20.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.145 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.145    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.245 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.345 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.445 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.445    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    20.623 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[0]
                         net (fo=1, routed)           0.369    20.992    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[25]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.238    21.230 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_41/O
                         net (fo=4, routed)           0.777    22.007    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[18]
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.105    22.112 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164/O
                         net (fo=1, routed)           0.000    22.112    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164_n_0
    SLICE_X69Y92         MUXF7 (Prop_muxf7_I0_O)      0.199    22.311 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    22.311    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X69Y92         MUXF8 (Prop_muxf8_I0_O)      0.085    22.396 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.352    22.749    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I1_O)        0.264    23.013 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.851    23.863    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X71Y97         LUT4 (Prop_lut4_I3_O)        0.126    23.989 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_18/O
                         net (fo=5, routed)           0.671    24.660    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[3]_4
    SLICE_X69Y98         LUT6 (Prop_lut6_I4_O)        0.267    24.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_110/O
                         net (fo=2, routed)           0.672    25.600    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[10]
    SLICE_X68Y99         LUT6 (Prop_lut6_I5_O)        0.105    25.705 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.699    26.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.115    26.518 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.811    27.330    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X73Y99         LUT4 (Prop_lut4_I2_O)        0.278    27.608 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.696    28.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.267    28.571 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    28.571    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.903 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    28.903    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.001 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.001    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.099 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.099    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.197 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.197    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X77Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.295 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.295    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.393 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X77Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    29.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           1.038    30.691    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X80Y95         LUT4 (Prop_lut4_I3_O)        0.268    30.959 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.223    31.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X80Y95         LUT5 (Prop_lut5_I4_O)        0.283    31.465 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.480    31.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X80Y94         LUT4 (Prop_lut4_I3_O)        0.105    32.050 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.420    32.470    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X80Y92         LUT6 (Prop_lut6_I2_O)        0.105    32.575 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.728    33.303    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I2_O)        0.105    33.408 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.235    33.644    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X83Y77         LUT5 (Prop_lut5_I1_O)        0.105    33.749 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.313    34.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X83Y77         LUT6 (Prop_lut6_I1_O)        0.105    34.167 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.882    35.049    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X74Y77         LUT6 (Prop_lut6_I3_O)        0.105    35.154 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.853    36.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.105    36.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.371    36.482    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.105    36.587 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.374    36.962    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X53Y73         LUT4 (Prop_lut4_I3_O)        0.105    37.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.144    38.211    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.108    38.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.123    38.441    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.267    38.708 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.569    39.278    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X25Y79         LUT3 (Prop_lut3_I0_O)        0.108    39.386 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.953    40.338    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I2_O)        0.270    40.608 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.748    41.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X21Y68         LUT2 (Prop_lut2_I0_O)        0.288    41.644 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.574    42.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X21Y67         LUT4 (Prop_lut4_I0_O)        0.275    42.494 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.450    42.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X19Y67         LUT2 (Prop_lut2_I1_O)        0.108    43.052 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.592    43.644    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X16Y70         LUT2 (Prop_lut2_I0_O)        0.275    43.919 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.370    44.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y70         LUT3 (Prop_lut3_I2_O)        0.105    44.395 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.347    44.742    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.105    44.847 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.624    45.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.105    45.576 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.719    46.294    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X25Y69         LUT4 (Prop_lut4_I1_O)        0.105    46.399 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_9/O
                         net (fo=1, routed)           0.466    46.865    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_9_n_0
    SLICE_X26Y69         LUT6 (Prop_lut6_I0_O)        0.105    46.970 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_3/O
                         net (fo=140, routed)         2.200    49.170    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[5]
    SLICE_X71Y51         LUT3 (Prop_lut3_I1_O)        0.115    49.285 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_soft_req_we_i_2__2/O
                         net (fo=3, routed)           1.739    51.023    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_soft_req_we_i_2__2_n_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.267    51.290 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_2__11/O
                         net (fo=2, routed)           0.575    51.865    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_2__11_n_0
    SLICE_X17Y42         LUT4 (Prop_lut4_I0_O)        0.110    51.975 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_1__13/O
                         net (fo=1, routed)           0.000    51.975    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/m2_ctrl_bus_ff_reg[12]_0
    SLICE_X17Y42         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.678    55.306    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/POUT_EHS_OBUF_BUFG
    SLICE_X17Y42         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_we_reg/C
                         clock pessimism              0.202    55.508    
                         clock uncertainty           -0.035    55.473    
    SLICE_X17Y42         FDCE (Setup_fdce_C_D)        0.069    55.542    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_we_reg
  -------------------------------------------------------------------
                         required time                         55.542    
                         arrival time                         -51.975    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_b_we_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        46.430ns  (logic 11.890ns (25.608%)  route 34.540ns (74.392%))
  Logic Levels:           74  (CARRY4=14 LUT2=5 LUT3=7 LUT4=11 LUT5=9 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 55.303 - 50.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.631     5.447    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X26Y83         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDPE (Prop_fdpe_C_Q)         0.379     5.826 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=6, routed)           0.910     6.736    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X26Y84         LUT5 (Prop_lut5_I2_O)        0.105     6.841 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.504     7.345    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X26Y82         LUT3 (Prop_lut3_I2_O)        0.126     7.471 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.390     7.861    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X24Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.128 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          0.831     8.959    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X20Y81         LUT5 (Prop_lut5_I0_O)        0.105     9.064 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.250     9.314    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I4_O)        0.105     9.419 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.113     9.531    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.105     9.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.224     9.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.965 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.336    10.301    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    10.406 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.226    10.632    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I1_O)        0.105    10.737 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.467    11.204    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.309 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.229    11.538    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X21Y82         LUT6 (Prop_lut6_I0_O)        0.105    11.643 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.328    11.970    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X20Y82         LUT6 (Prop_lut6_I0_O)        0.105    12.075 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.383    12.459    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.121    12.685    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.790 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.529    13.319    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X25Y80         LUT3 (Prop_lut3_I0_O)        0.108    13.427 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.788    14.215    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.267    14.482 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.052    15.535    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.640 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[24]_i_3/O
                         net (fo=2, routed)           1.214    16.854    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[24][12]
    SLICE_X55Y87         LUT3 (Prop_lut3_I0_O)        0.115    16.969 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.361    17.330    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[0]_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.267    17.597 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=3, routed)           0.727    18.323    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/ldst_size_buffer_reg[3][0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.105    18.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=23, routed)          0.419    18.848    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.105    18.953 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110/O
                         net (fo=1, routed)           0.498    19.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    19.945 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    20.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.145 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.145    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.245 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.345 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.445 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.445    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    20.623 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[0]
                         net (fo=1, routed)           0.369    20.992    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[25]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.238    21.230 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_41/O
                         net (fo=4, routed)           0.777    22.007    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[18]
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.105    22.112 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164/O
                         net (fo=1, routed)           0.000    22.112    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164_n_0
    SLICE_X69Y92         MUXF7 (Prop_muxf7_I0_O)      0.199    22.311 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    22.311    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X69Y92         MUXF8 (Prop_muxf8_I0_O)      0.085    22.396 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.352    22.749    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I1_O)        0.264    23.013 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.851    23.863    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X71Y97         LUT4 (Prop_lut4_I3_O)        0.126    23.989 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_18/O
                         net (fo=5, routed)           0.671    24.660    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[3]_4
    SLICE_X69Y98         LUT6 (Prop_lut6_I4_O)        0.267    24.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_110/O
                         net (fo=2, routed)           0.672    25.600    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[10]
    SLICE_X68Y99         LUT6 (Prop_lut6_I5_O)        0.105    25.705 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.699    26.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.115    26.518 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.811    27.330    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X73Y99         LUT4 (Prop_lut4_I2_O)        0.278    27.608 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.696    28.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.267    28.571 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    28.571    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.903 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    28.903    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.001 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.001    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.099 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.099    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.197 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.197    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X77Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.295 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.295    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.393 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X77Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    29.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           1.038    30.691    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X80Y95         LUT4 (Prop_lut4_I3_O)        0.268    30.959 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.223    31.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X80Y95         LUT5 (Prop_lut5_I4_O)        0.283    31.465 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.480    31.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X80Y94         LUT4 (Prop_lut4_I3_O)        0.105    32.050 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.420    32.470    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X80Y92         LUT6 (Prop_lut6_I2_O)        0.105    32.575 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.728    33.303    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I2_O)        0.105    33.408 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.235    33.644    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X83Y77         LUT5 (Prop_lut5_I1_O)        0.105    33.749 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.313    34.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X83Y77         LUT6 (Prop_lut6_I1_O)        0.105    34.167 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.882    35.049    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X74Y77         LUT6 (Prop_lut6_I3_O)        0.105    35.154 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.853    36.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.105    36.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.371    36.482    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.105    36.587 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.374    36.962    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X53Y73         LUT4 (Prop_lut4_I3_O)        0.105    37.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.144    38.211    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.108    38.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.123    38.441    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.267    38.708 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.569    39.278    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X25Y79         LUT3 (Prop_lut3_I0_O)        0.108    39.386 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.953    40.338    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I2_O)        0.270    40.608 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.748    41.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X21Y68         LUT2 (Prop_lut2_I0_O)        0.288    41.644 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.574    42.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X21Y67         LUT4 (Prop_lut4_I0_O)        0.275    42.494 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.450    42.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X19Y67         LUT2 (Prop_lut2_I1_O)        0.108    43.052 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.592    43.644    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X16Y70         LUT2 (Prop_lut2_I0_O)        0.275    43.919 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.370    44.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y70         LUT3 (Prop_lut3_I2_O)        0.105    44.395 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.347    44.742    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.105    44.847 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.624    45.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.105    45.576 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.881    46.457    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.105    46.562 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8/O
                         net (fo=1, routed)           0.364    46.925    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    47.030 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_2/O
                         net (fo=133, routed)         1.639    48.669    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[1]
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.125    48.794 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_re_i_3/O
                         net (fo=1, routed)           1.155    49.949    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_re_i_3_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I0_O)        0.264    50.213 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_re_i_2__1/O
                         net (fo=4, routed)           0.337    50.550    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_re_i_2__1_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I0_O)        0.106    50.656 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_we_i_2__13/O
                         net (fo=1, routed)           0.471    51.128    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_we_i_2__13_n_0
    SLICE_X22Y42         LUT5 (Prop_lut5_I0_O)        0.268    51.396 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_ctrl_b_we_i_1__13/O
                         net (fo=1, routed)           0.481    51.877    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_b_we_nxt_286
    SLICE_X22Y42         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_b_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.675    55.303    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/POUT_EHS_OBUF_BUFG
    SLICE_X22Y42         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_b_we_reg/C
                         clock pessimism              0.202    55.505    
                         clock uncertainty           -0.035    55.470    
    SLICE_X22Y42         FDCE (Setup_fdce_C_D)       -0.004    55.466    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_b_we_reg
  -------------------------------------------------------------------
                         required time                         55.466    
                         arrival time                         -51.877    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/sarn_re_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        46.200ns  (logic 11.442ns (24.766%)  route 34.758ns (75.234%))
  Logic Levels:           73  (CARRY4=14 LUT2=4 LUT3=7 LUT4=11 LUT5=9 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 55.045 - 50.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.631     5.447    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X26Y83         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDPE (Prop_fdpe_C_Q)         0.379     5.826 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=6, routed)           0.910     6.736    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X26Y84         LUT5 (Prop_lut5_I2_O)        0.105     6.841 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.504     7.345    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X26Y82         LUT3 (Prop_lut3_I2_O)        0.126     7.471 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.390     7.861    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X24Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.128 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          0.831     8.959    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X20Y81         LUT5 (Prop_lut5_I0_O)        0.105     9.064 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.250     9.314    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I4_O)        0.105     9.419 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.113     9.531    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.105     9.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.224     9.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.965 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.336    10.301    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    10.406 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.226    10.632    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I1_O)        0.105    10.737 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.467    11.204    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.309 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.229    11.538    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X21Y82         LUT6 (Prop_lut6_I0_O)        0.105    11.643 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.328    11.970    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X20Y82         LUT6 (Prop_lut6_I0_O)        0.105    12.075 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.383    12.459    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.121    12.685    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.790 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.529    13.319    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X25Y80         LUT3 (Prop_lut3_I0_O)        0.108    13.427 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.788    14.215    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.267    14.482 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.052    15.535    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.640 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[24]_i_3/O
                         net (fo=2, routed)           1.214    16.854    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[24][12]
    SLICE_X55Y87         LUT3 (Prop_lut3_I0_O)        0.115    16.969 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.361    17.330    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[0]_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.267    17.597 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=3, routed)           0.727    18.323    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/ldst_size_buffer_reg[3][0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.105    18.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=23, routed)          0.419    18.848    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.105    18.953 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110/O
                         net (fo=1, routed)           0.498    19.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    19.945 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    20.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.145 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.145    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.245 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.345 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.445 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.445    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    20.623 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[0]
                         net (fo=1, routed)           0.369    20.992    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[25]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.238    21.230 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_41/O
                         net (fo=4, routed)           0.777    22.007    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[18]
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.105    22.112 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164/O
                         net (fo=1, routed)           0.000    22.112    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164_n_0
    SLICE_X69Y92         MUXF7 (Prop_muxf7_I0_O)      0.199    22.311 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    22.311    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X69Y92         MUXF8 (Prop_muxf8_I0_O)      0.085    22.396 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.352    22.749    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I1_O)        0.264    23.013 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.851    23.863    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X71Y97         LUT4 (Prop_lut4_I3_O)        0.126    23.989 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_18/O
                         net (fo=5, routed)           0.671    24.660    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[3]_4
    SLICE_X69Y98         LUT6 (Prop_lut6_I4_O)        0.267    24.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_110/O
                         net (fo=2, routed)           0.672    25.600    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[10]
    SLICE_X68Y99         LUT6 (Prop_lut6_I5_O)        0.105    25.705 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.699    26.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.115    26.518 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.811    27.330    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X73Y99         LUT4 (Prop_lut4_I2_O)        0.278    27.608 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.696    28.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.267    28.571 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    28.571    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.903 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    28.903    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.001 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.001    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.099 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.099    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.197 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.197    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X77Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.295 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.295    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.393 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X77Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    29.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           1.038    30.691    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X80Y95         LUT4 (Prop_lut4_I3_O)        0.268    30.959 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.223    31.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X80Y95         LUT5 (Prop_lut5_I4_O)        0.283    31.465 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.480    31.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X80Y94         LUT4 (Prop_lut4_I3_O)        0.105    32.050 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.420    32.470    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X80Y92         LUT6 (Prop_lut6_I2_O)        0.105    32.575 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.728    33.303    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I2_O)        0.105    33.408 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.235    33.644    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X83Y77         LUT5 (Prop_lut5_I1_O)        0.105    33.749 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.313    34.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X83Y77         LUT6 (Prop_lut6_I1_O)        0.105    34.167 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.882    35.049    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X74Y77         LUT6 (Prop_lut6_I3_O)        0.105    35.154 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.853    36.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.105    36.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.371    36.482    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.105    36.587 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.374    36.962    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X53Y73         LUT4 (Prop_lut4_I3_O)        0.105    37.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.144    38.211    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.108    38.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.123    38.441    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.267    38.708 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.569    39.278    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X25Y79         LUT3 (Prop_lut3_I0_O)        0.108    39.386 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.953    40.338    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I2_O)        0.270    40.608 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.748    41.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X21Y68         LUT2 (Prop_lut2_I0_O)        0.288    41.644 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.574    42.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X21Y67         LUT4 (Prop_lut4_I0_O)        0.275    42.494 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.450    42.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X19Y67         LUT2 (Prop_lut2_I1_O)        0.108    43.052 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.592    43.644    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X16Y70         LUT2 (Prop_lut2_I0_O)        0.275    43.919 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.370    44.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y70         LUT3 (Prop_lut3_I2_O)        0.105    44.395 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.347    44.742    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.105    44.847 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.624    45.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.105    45.576 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          1.219    46.795    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X42Y69         LUT4 (Prop_lut4_I1_O)        0.105    46.900 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_12/O
                         net (fo=1, routed)           0.363    47.263    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_12_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.105    47.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_4/O
                         net (fo=180, routed)         1.974    49.342    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[3]
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.105    49.447 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_we_i_3__0/O
                         net (fo=2, routed)           1.220    50.667    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_we_i_3__0_n_0
    SLICE_X76Y53         LUT6 (Prop_lut6_I0_O)        0.105    50.772 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/sarn_we_i_2__1/O
                         net (fo=2, routed)           0.770    51.542    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/sarn_we_i_2__1_n_0
    SLICE_X87Y56         LUT4 (Prop_lut4_I0_O)        0.105    51.647 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/sarn_re_i_1__2/O
                         net (fo=1, routed)           0.000    51.647    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/sarn_re_nxt_101
    SLICE_X87Y56         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/sarn_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.417    55.045    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/POUT_EHS_OBUF_BUFG
    SLICE_X87Y56         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/sarn_re_reg/C
                         clock pessimism              0.202    55.247    
                         clock uncertainty           -0.035    55.212    
    SLICE_X87Y56         FDCE (Setup_fdce_C_D)        0.030    55.242    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/sarn_re_reg
  -------------------------------------------------------------------
                         required time                         55.242    
                         arrival time                         -51.647    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/sarn_we_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        46.203ns  (logic 11.445ns (24.771%)  route 34.758ns (75.229%))
  Logic Levels:           73  (CARRY4=14 LUT2=4 LUT3=7 LUT4=10 LUT5=10 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 55.045 - 50.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.631     5.447    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X26Y83         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDPE (Prop_fdpe_C_Q)         0.379     5.826 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=6, routed)           0.910     6.736    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X26Y84         LUT5 (Prop_lut5_I2_O)        0.105     6.841 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.504     7.345    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X26Y82         LUT3 (Prop_lut3_I2_O)        0.126     7.471 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.390     7.861    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X24Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.128 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          0.831     8.959    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X20Y81         LUT5 (Prop_lut5_I0_O)        0.105     9.064 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.250     9.314    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I4_O)        0.105     9.419 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.113     9.531    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.105     9.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.224     9.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.965 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.336    10.301    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    10.406 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.226    10.632    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I1_O)        0.105    10.737 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.467    11.204    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.309 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.229    11.538    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X21Y82         LUT6 (Prop_lut6_I0_O)        0.105    11.643 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.328    11.970    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X20Y82         LUT6 (Prop_lut6_I0_O)        0.105    12.075 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.383    12.459    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.121    12.685    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.790 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.529    13.319    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X25Y80         LUT3 (Prop_lut3_I0_O)        0.108    13.427 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.788    14.215    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.267    14.482 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.052    15.535    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.640 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[24]_i_3/O
                         net (fo=2, routed)           1.214    16.854    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[24][12]
    SLICE_X55Y87         LUT3 (Prop_lut3_I0_O)        0.115    16.969 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.361    17.330    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[0]_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.267    17.597 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=3, routed)           0.727    18.323    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/ldst_size_buffer_reg[3][0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.105    18.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=23, routed)          0.419    18.848    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.105    18.953 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110/O
                         net (fo=1, routed)           0.498    19.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    19.945 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    20.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.145 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.145    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.245 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.345 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.445 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.445    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    20.623 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[0]
                         net (fo=1, routed)           0.369    20.992    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[25]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.238    21.230 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_41/O
                         net (fo=4, routed)           0.777    22.007    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[18]
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.105    22.112 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164/O
                         net (fo=1, routed)           0.000    22.112    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164_n_0
    SLICE_X69Y92         MUXF7 (Prop_muxf7_I0_O)      0.199    22.311 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    22.311    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X69Y92         MUXF8 (Prop_muxf8_I0_O)      0.085    22.396 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.352    22.749    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I1_O)        0.264    23.013 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.851    23.863    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X71Y97         LUT4 (Prop_lut4_I3_O)        0.126    23.989 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_18/O
                         net (fo=5, routed)           0.671    24.660    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[3]_4
    SLICE_X69Y98         LUT6 (Prop_lut6_I4_O)        0.267    24.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_110/O
                         net (fo=2, routed)           0.672    25.600    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[10]
    SLICE_X68Y99         LUT6 (Prop_lut6_I5_O)        0.105    25.705 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.699    26.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.115    26.518 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.811    27.330    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X73Y99         LUT4 (Prop_lut4_I2_O)        0.278    27.608 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.696    28.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.267    28.571 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    28.571    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.903 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    28.903    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.001 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.001    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.099 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.099    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.197 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.197    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X77Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.295 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.295    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.393 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X77Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    29.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           1.038    30.691    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X80Y95         LUT4 (Prop_lut4_I3_O)        0.268    30.959 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.223    31.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X80Y95         LUT5 (Prop_lut5_I4_O)        0.283    31.465 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.480    31.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X80Y94         LUT4 (Prop_lut4_I3_O)        0.105    32.050 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.420    32.470    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X80Y92         LUT6 (Prop_lut6_I2_O)        0.105    32.575 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.728    33.303    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I2_O)        0.105    33.408 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.235    33.644    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X83Y77         LUT5 (Prop_lut5_I1_O)        0.105    33.749 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.313    34.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X83Y77         LUT6 (Prop_lut6_I1_O)        0.105    34.167 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.882    35.049    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X74Y77         LUT6 (Prop_lut6_I3_O)        0.105    35.154 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.853    36.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.105    36.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.371    36.482    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.105    36.587 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.374    36.962    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X53Y73         LUT4 (Prop_lut4_I3_O)        0.105    37.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.144    38.211    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.108    38.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.123    38.441    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.267    38.708 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.569    39.278    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X25Y79         LUT3 (Prop_lut3_I0_O)        0.108    39.386 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.953    40.338    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I2_O)        0.270    40.608 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.748    41.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X21Y68         LUT2 (Prop_lut2_I0_O)        0.288    41.644 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.574    42.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X21Y67         LUT4 (Prop_lut4_I0_O)        0.275    42.494 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.450    42.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X19Y67         LUT2 (Prop_lut2_I1_O)        0.108    43.052 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.592    43.644    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X16Y70         LUT2 (Prop_lut2_I0_O)        0.275    43.919 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.370    44.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y70         LUT3 (Prop_lut3_I2_O)        0.105    44.395 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.347    44.742    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.105    44.847 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.624    45.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.105    45.576 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          1.219    46.795    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X42Y69         LUT4 (Prop_lut4_I1_O)        0.105    46.900 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_12/O
                         net (fo=1, routed)           0.363    47.263    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_12_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.105    47.368 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_4/O
                         net (fo=180, routed)         1.974    49.342    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[3]
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.105    49.447 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_we_i_3__0/O
                         net (fo=2, routed)           1.220    50.667    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/darn_we_i_3__0_n_0
    SLICE_X76Y53         LUT6 (Prop_lut6_I0_O)        0.105    50.772 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/sarn_we_i_2__1/O
                         net (fo=2, routed)           0.770    51.542    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/sarn_we_i_2__1_n_0
    SLICE_X87Y56         LUT5 (Prop_lut5_I4_O)        0.108    51.650 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/sarn_we_i_1__2/O
                         net (fo=1, routed)           0.000    51.650    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/sarn_we_nxt_93
    SLICE_X87Y56         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/sarn_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.417    55.045    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/POUT_EHS_OBUF_BUFG
    SLICE_X87Y56         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/sarn_we_reg/C
                         clock pessimism              0.202    55.247    
                         clock uncertainty           -0.035    55.212    
    SLICE_X87Y56         FDCE (Setup_fdce_C_D)        0.069    55.281    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/sarn_we_reg
  -------------------------------------------------------------------
                         required time                         55.281    
                         arrival time                         -51.650    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_re_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        46.408ns  (logic 11.921ns (25.687%)  route 34.487ns (74.313%))
  Logic Levels:           74  (CARRY4=14 LUT2=6 LUT3=7 LUT4=10 LUT5=8 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 55.291 - 50.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.631     5.447    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X26Y83         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDPE (Prop_fdpe_C_Q)         0.379     5.826 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=6, routed)           0.910     6.736    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X26Y84         LUT5 (Prop_lut5_I2_O)        0.105     6.841 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.504     7.345    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X26Y82         LUT3 (Prop_lut3_I2_O)        0.126     7.471 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.390     7.861    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X24Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.128 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          0.831     8.959    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X20Y81         LUT5 (Prop_lut5_I0_O)        0.105     9.064 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.250     9.314    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I4_O)        0.105     9.419 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.113     9.531    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.105     9.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.224     9.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.965 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.336    10.301    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    10.406 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.226    10.632    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I1_O)        0.105    10.737 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.467    11.204    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.309 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.229    11.538    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X21Y82         LUT6 (Prop_lut6_I0_O)        0.105    11.643 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.328    11.970    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X20Y82         LUT6 (Prop_lut6_I0_O)        0.105    12.075 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.383    12.459    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.121    12.685    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.790 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.529    13.319    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X25Y80         LUT3 (Prop_lut3_I0_O)        0.108    13.427 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.788    14.215    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.267    14.482 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.052    15.535    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.640 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[24]_i_3/O
                         net (fo=2, routed)           1.214    16.854    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[24][12]
    SLICE_X55Y87         LUT3 (Prop_lut3_I0_O)        0.115    16.969 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.361    17.330    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[0]_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.267    17.597 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=3, routed)           0.727    18.323    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/ldst_size_buffer_reg[3][0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.105    18.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=23, routed)          0.419    18.848    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.105    18.953 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110/O
                         net (fo=1, routed)           0.498    19.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    19.945 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    20.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.145 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.145    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.245 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.345 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.445 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.445    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    20.623 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[0]
                         net (fo=1, routed)           0.369    20.992    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[25]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.238    21.230 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_41/O
                         net (fo=4, routed)           0.777    22.007    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[18]
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.105    22.112 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164/O
                         net (fo=1, routed)           0.000    22.112    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164_n_0
    SLICE_X69Y92         MUXF7 (Prop_muxf7_I0_O)      0.199    22.311 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    22.311    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X69Y92         MUXF8 (Prop_muxf8_I0_O)      0.085    22.396 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.352    22.749    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I1_O)        0.264    23.013 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.851    23.863    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X71Y97         LUT4 (Prop_lut4_I3_O)        0.126    23.989 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_18/O
                         net (fo=5, routed)           0.671    24.660    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[3]_4
    SLICE_X69Y98         LUT6 (Prop_lut6_I4_O)        0.267    24.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_110/O
                         net (fo=2, routed)           0.672    25.600    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[10]
    SLICE_X68Y99         LUT6 (Prop_lut6_I5_O)        0.105    25.705 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.699    26.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.115    26.518 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.811    27.330    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X73Y99         LUT4 (Prop_lut4_I2_O)        0.278    27.608 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.696    28.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.267    28.571 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    28.571    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.903 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    28.903    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.001 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.001    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.099 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.099    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.197 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.197    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X77Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.295 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.295    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.393 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X77Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    29.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           1.038    30.691    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X80Y95         LUT4 (Prop_lut4_I3_O)        0.268    30.959 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.223    31.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X80Y95         LUT5 (Prop_lut5_I4_O)        0.283    31.465 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.480    31.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X80Y94         LUT4 (Prop_lut4_I3_O)        0.105    32.050 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.420    32.470    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X80Y92         LUT6 (Prop_lut6_I2_O)        0.105    32.575 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.728    33.303    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I2_O)        0.105    33.408 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.235    33.644    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X83Y77         LUT5 (Prop_lut5_I1_O)        0.105    33.749 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.313    34.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X83Y77         LUT6 (Prop_lut6_I1_O)        0.105    34.167 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.882    35.049    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X74Y77         LUT6 (Prop_lut6_I3_O)        0.105    35.154 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.853    36.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.105    36.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.371    36.482    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.105    36.587 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.374    36.962    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X53Y73         LUT4 (Prop_lut4_I3_O)        0.105    37.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.144    38.211    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.108    38.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.123    38.441    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.267    38.708 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.569    39.278    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X25Y79         LUT3 (Prop_lut3_I0_O)        0.108    39.386 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.953    40.338    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I2_O)        0.270    40.608 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.748    41.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X21Y68         LUT2 (Prop_lut2_I0_O)        0.288    41.644 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.574    42.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X21Y67         LUT4 (Prop_lut4_I0_O)        0.275    42.494 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.450    42.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X19Y67         LUT2 (Prop_lut2_I1_O)        0.108    43.052 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.592    43.644    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X16Y70         LUT2 (Prop_lut2_I0_O)        0.275    43.919 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.370    44.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y70         LUT3 (Prop_lut3_I2_O)        0.105    44.395 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.347    44.742    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.105    44.847 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.624    45.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.105    45.576 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.881    46.457    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.105    46.562 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8/O
                         net (fo=1, routed)           0.364    46.925    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    47.030 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_2/O
                         net (fo=133, routed)         1.635    48.665    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[1]
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.126    48.791 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_4__1/O
                         net (fo=2, routed)           1.106    49.897    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_4__1_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.275    50.172 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__12/O
                         net (fo=2, routed)           0.702    50.874    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__12_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.126    51.000 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__14/O
                         net (fo=4, routed)           0.588    51.588    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__14_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.267    51.855 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_re_i_1__13/O
                         net (fo=1, routed)           0.000    51.855    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_re_nxt_318
    SLICE_X38Y42         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.663    55.291    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/POUT_EHS_OBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_re_reg/C
                         clock pessimism              0.202    55.493    
                         clock uncertainty           -0.035    55.458    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.032    55.490    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_re_reg
  -------------------------------------------------------------------
                         required time                         55.490    
                         arrival time                         -51.855    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_we_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        46.405ns  (logic 11.921ns (25.689%)  route 34.484ns (74.311%))
  Logic Levels:           74  (CARRY4=14 LUT2=6 LUT3=7 LUT4=10 LUT5=8 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 55.291 - 50.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.631     5.447    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X26Y83         FDPE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDPE (Prop_fdpe_C_Q)         0.379     5.826 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[0]/Q
                         net (fo=6, routed)           0.910     6.736    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[0]
    SLICE_X26Y84         LUT5 (Prop_lut5_I2_O)        0.105     6.841 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.504     7.345    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X26Y82         LUT3 (Prop_lut3_I2_O)        0.126     7.471 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.390     7.861    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X24Y84         LUT6 (Prop_lut6_I5_O)        0.267     8.128 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          0.831     8.959    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X20Y81         LUT5 (Prop_lut5_I0_O)        0.105     9.064 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.250     9.314    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I4_O)        0.105     9.419 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.113     9.531    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X19Y81         LUT6 (Prop_lut6_I5_O)        0.105     9.636 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.224     9.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I5_O)        0.105     9.965 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.336    10.301    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.105    10.406 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.226    10.632    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X19Y82         LUT6 (Prop_lut6_I1_O)        0.105    10.737 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.467    11.204    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X20Y83         LUT6 (Prop_lut6_I0_O)        0.105    11.309 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.229    11.538    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X21Y82         LUT6 (Prop_lut6_I0_O)        0.105    11.643 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.328    11.970    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X20Y82         LUT6 (Prop_lut6_I0_O)        0.105    12.075 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.383    12.459    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.121    12.685    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X20Y80         LUT6 (Prop_lut6_I0_O)        0.105    12.790 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.529    13.319    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X25Y80         LUT3 (Prop_lut3_I0_O)        0.108    13.427 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          0.788    14.215    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X34Y77         LUT5 (Prop_lut5_I4_O)        0.267    14.482 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.052    15.535    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.105    15.640 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[24]_i_3/O
                         net (fo=2, routed)           1.214    16.854    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[24][12]
    SLICE_X55Y87         LUT3 (Prop_lut3_I0_O)        0.115    16.969 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[8]_i_4/O
                         net (fo=2, routed)           0.361    17.330    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[0]_0
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.267    17.597 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=3, routed)           0.727    18.323    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/ldst_size_buffer_reg[3][0]
    SLICE_X70Y87         LUT4 (Prop_lut4_I0_O)        0.105    18.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=23, routed)          0.419    18.848    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X69Y85         LUT4 (Prop_lut4_I2_O)        0.105    18.953 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110/O
                         net (fo=1, routed)           0.498    19.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_110_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    19.945 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.045 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    20.045    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.145 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.145    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.245 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.245    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.345 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.345    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.445 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.445    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    20.623 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/O[0]
                         net (fo=1, routed)           0.369    20.992    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[25]
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.238    21.230 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_41/O
                         net (fo=4, routed)           0.777    22.007    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[18]
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.105    22.112 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164/O
                         net (fo=1, routed)           0.000    22.112    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_164_n_0
    SLICE_X69Y92         MUXF7 (Prop_muxf7_I0_O)      0.199    22.311 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    22.311    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X69Y92         MUXF8 (Prop_muxf8_I0_O)      0.085    22.396 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.352    22.749    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I1_O)        0.264    23.013 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.851    23.863    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X71Y97         LUT4 (Prop_lut4_I3_O)        0.126    23.989 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_18/O
                         net (fo=5, routed)           0.671    24.660    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[3]_4
    SLICE_X69Y98         LUT6 (Prop_lut6_I4_O)        0.267    24.927 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_110/O
                         net (fo=2, routed)           0.672    25.600    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[10]
    SLICE_X68Y99         LUT6 (Prop_lut6_I5_O)        0.105    25.705 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.699    26.403    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X68Y99         LUT3 (Prop_lut3_I2_O)        0.115    26.518 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.811    27.330    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X73Y99         LUT4 (Prop_lut4_I2_O)        0.278    27.608 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.696    28.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X77Y91         LUT6 (Prop_lut6_I4_O)        0.267    28.571 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    28.571    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    28.903 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    28.903    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.001 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.001    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.099 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.099    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.197 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.197    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X77Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.295 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.295    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X77Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.393 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.393    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X77Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    29.653 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           1.038    30.691    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X80Y95         LUT4 (Prop_lut4_I3_O)        0.268    30.959 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.223    31.182    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X80Y95         LUT5 (Prop_lut5_I4_O)        0.283    31.465 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.480    31.945    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X80Y94         LUT4 (Prop_lut4_I3_O)        0.105    32.050 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.420    32.470    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X80Y92         LUT6 (Prop_lut6_I2_O)        0.105    32.575 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.728    33.303    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I2_O)        0.105    33.408 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.235    33.644    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/cur_state_reg[1]_1
    SLICE_X83Y77         LUT5 (Prop_lut5_I1_O)        0.105    33.749 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/FSM_sequential_cur_st[2]_i_21/O
                         net (fo=1, routed)           0.313    34.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/cur_st_reg[0]_3
    SLICE_X83Y77         LUT6 (Prop_lut6_I1_O)        0.105    34.167 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.882    35.049    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X74Y77         LUT6 (Prop_lut6_I3_O)        0.105    35.154 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.853    36.006    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.105    36.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.371    36.482    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.105    36.587 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.374    36.962    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X53Y73         LUT4 (Prop_lut4_I3_O)        0.105    37.067 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.144    38.211    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X28Y81         LUT5 (Prop_lut5_I3_O)        0.108    38.319 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.123    38.441    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.267    38.708 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.569    39.278    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X25Y79         LUT3 (Prop_lut3_I0_O)        0.108    39.386 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.953    40.338    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I2_O)        0.270    40.608 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.748    41.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X21Y68         LUT2 (Prop_lut2_I0_O)        0.288    41.644 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.574    42.219    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X21Y67         LUT4 (Prop_lut4_I0_O)        0.275    42.494 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.450    42.944    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X19Y67         LUT2 (Prop_lut2_I1_O)        0.108    43.052 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.592    43.644    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X16Y70         LUT2 (Prop_lut2_I0_O)        0.275    43.919 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.370    44.290    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X14Y70         LUT3 (Prop_lut3_I2_O)        0.105    44.395 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.347    44.742    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.105    44.847 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.624    45.471    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X20Y67         LUT2 (Prop_lut2_I1_O)        0.105    45.576 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.881    46.457    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X34Y69         LUT4 (Prop_lut4_I1_O)        0.105    46.562 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8/O
                         net (fo=1, routed)           0.364    46.925    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_8_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I0_O)        0.105    47.030 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/dmaccfg_re_i_2/O
                         net (fo=133, routed)         1.635    48.665    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[1]
    SLICE_X61Y52         LUT2 (Prop_lut2_I1_O)        0.126    48.791 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_4__1/O
                         net (fo=2, routed)           1.106    49.897    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_4__1_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.275    50.172 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__12/O
                         net (fo=2, routed)           0.702    50.874    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__12_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.126    51.000 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__14/O
                         net (fo=4, routed)           0.585    51.585    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__14_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.267    51.852 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_1__4/O
                         net (fo=1, routed)           0.000    51.852    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_we_nxt_310
    SLICE_X38Y42         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.663    55.291    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/POUT_EHS_OBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_we_reg/C
                         clock pessimism              0.202    55.493    
                         clock uncertainty           -0.035    55.458    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.033    55.491    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_we_reg
  -------------------------------------------------------------------
                         required time                         55.491    
                         arrival time                         -51.852    
  -------------------------------------------------------------------
                         slack                                  3.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim5_sec_top/x_tim5_tim_top/x_timers_top/U_TIMER1/timer_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim5_sec_top/x_tim5_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.660%)  route 0.305ns (59.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.628     1.832    x_pdu_top/x_sub_apb1_top/x_tim5_sec_top/x_tim5_tim_top/x_timers_top/U_TIMER1/POUT_EHS_OBUF_BUFG
    SLICE_X16Y100        FDPE                                         r  x_pdu_top/x_sub_apb1_top/x_tim5_sec_top/x_tim5_tim_top/x_timers_top/U_TIMER1/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.996 r  x_pdu_top/x_sub_apb1_top/x_tim5_sec_top/x_tim5_tim_top/x_timers_top/U_TIMER1/timer_reg[12]/Q
                         net (fo=4, routed)           0.305     2.301    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer_reg[31]_1[8]
    SLICE_X16Y98         LUT5 (Prop_lut5_I4_O)        0.045     2.346 r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/prdata[12]_i_1__7/O
                         net (fo=1, routed)           0.000     2.346    x_pdu_top/x_sub_apb1_top/x_tim5_sec_top/x_tim5_tim_top/x_timers_top/U_TIMERS_APBIF/o_root_paddr_reg[3]_rep__0_1[12]
    SLICE_X16Y98         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim5_sec_top/x_tim5_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.972     2.446    x_pdu_top/x_sub_apb1_top/x_tim5_sec_top/x_tim5_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X16Y98         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim5_sec_top/x_tim5_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[12]/C
                         clock pessimism             -0.275     2.171    
    SLICE_X16Y98         FDCE (Hold_fdce_C_D)         0.120     2.291    x_pdu_top/x_sub_apb1_top/x_tim5_sec_top/x_tim5_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.965%)  route 0.195ns (58.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.689     1.894    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.141     2.035 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.195     2.230    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD3
    SLICE_X10Y82         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.964     2.438    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X10Y82         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.507     1.931    
    SLICE_X10Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.171    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.965%)  route 0.195ns (58.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.689     1.894    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.141     2.035 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.195     2.230    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD3
    SLICE_X10Y82         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.964     2.438    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X10Y82         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.507     1.931    
    SLICE_X10Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.171    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.965%)  route 0.195ns (58.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.689     1.894    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.141     2.035 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.195     2.230    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD3
    SLICE_X10Y82         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.964     2.438    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X10Y82         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.507     1.931    
    SLICE_X10Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.171    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.965%)  route 0.195ns (58.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.689     1.894    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.141     2.035 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.195     2.230    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD3
    SLICE_X10Y82         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.964     2.438    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X10Y82         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.507     1.931    
    SLICE_X10Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.171    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.965%)  route 0.195ns (58.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.689     1.894    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.141     2.035 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.195     2.230    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD3
    SLICE_X10Y82         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.964     2.438    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X10Y82         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.507     1.931    
    SLICE_X10Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.171    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.965%)  route 0.195ns (58.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.689     1.894    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.141     2.035 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.195     2.230    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD3
    SLICE_X10Y82         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.964     2.438    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X10Y82         RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.507     1.931    
    SLICE_X10Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.171    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.965%)  route 0.195ns (58.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.689     1.894    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.141     2.035 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.195     2.230    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD3
    SLICE_X10Y82         RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.964     2.438    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X10Y82         RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.507     1.931    
    SLICE_X10Y82         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.171    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.965%)  route 0.195ns (58.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.689     1.894    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDCE (Prop_fdce_C_Q)         0.141     2.035 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.195     2.230    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD3
    SLICE_X10Y82         RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.964     2.438    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X10Y82         RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.507     1.931    
    SLICE_X10Y82         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.171    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_tim2_sec_top/x_tim2_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim2_sec_top/x_tim2_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.254ns (49.274%)  route 0.261ns (50.726%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_tim2_sec_top/x_tim2_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X44Y100        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim2_sec_top/x_tim2_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDCE (Prop_fdce_C_Q)         0.164     1.957 r  x_pdu_top/x_sub_apb0_top/x_tim2_sec_top/x_tim2_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[4]/Q
                         net (fo=1, routed)           0.146     2.104    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer2controlreg_reg[4]_2[3]
    SLICE_X44Y100        LUT6 (Prop_lut6_I2_O)        0.045     2.149 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata[4]_i_3__3/O
                         net (fo=1, routed)           0.115     2.264    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata[4]_i_3__3_n_0
    SLICE_X44Y99         LUT6 (Prop_lut6_I1_O)        0.045     2.309 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata[4]_i_1__4/O
                         net (fo=1, routed)           0.000     2.309    x_pdu_top/x_sub_apb0_top/x_tim2_sec_top/x_tim2_tim_top/x_timers_top/U_TIMERS_APBIF/o_root_paddr_reg[3]_rep__6_1[4]
    SLICE_X44Y99         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim2_sec_top/x_tim2_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.930     2.404    x_pdu_top/x_sub_apb0_top/x_tim2_sec_top/x_tim2_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X44Y99         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim2_sec_top/x_tim2_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[4]/C
                         clock pessimism             -0.275     2.129    
    SLICE_X44Y99         FDCE (Hold_fdce_C_D)         0.120     2.249    x_pdu_top/x_sub_apb0_top/x_tim2_sec_top/x_tim2_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EHS
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PIN_EHS }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X3Y16   x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X1Y3    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X0Y7    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X2Y14   x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X3Y15   x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X3Y14   x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X2Y12   x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X1Y6    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X0Y5    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X1Y11   x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X40Y144  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X40Y144  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X40Y144  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X40Y144  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X40Y144  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X40Y144  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X40Y144  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X40Y144  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X40Y146  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X40Y146  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X10Y82   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X10Y82   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X10Y82   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X10Y82   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X10Y82   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X10Y82   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X10Y82   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X10Y82   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y82    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X8Y82    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack      496.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             496.935ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
                            (falling edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (JTAG_CLK fall@500.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.484ns (16.906%)  route 2.379ns (83.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns = ( 505.630 - 500.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.533     6.421    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X67Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.379     6.800 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          2.379     9.178    x_cpu_top/CPU/x_cr_had_top/A15d/Q[0]
    SLICE_X76Y102        LUT6 (Prop_lut6_I3_O)        0.105     9.283 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_1/O
                         net (fo=1, routed)           0.000     9.283    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_1_n_0
    SLICE_X76Y102        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK fall edge)
                                                    500.000   500.000 f  
    AA15                                              0.000   500.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381   501.381 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889   504.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   504.346 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.284   505.630    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y102        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.547   506.177    
                         clock uncertainty           -0.035   506.142    
    SLICE_X76Y102        FDPE (Setup_fdpe_C_D)        0.076   506.218    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                        506.218    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                496.935    

Slack (MET) :             986.972ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        13.065ns  (logic 0.904ns (6.919%)  route 12.161ns (93.081%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 1005.761 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.268ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.381     6.268    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.379     6.647 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.381     9.028    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X71Y70         LUT6 (Prop_lut6_I2_O)        0.105     9.133 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_9/O
                         net (fo=5, routed)           1.704    10.837    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_1
    SLICE_X68Y72         LUT5 (Prop_lut5_I4_O)        0.105    10.942 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6/O
                         net (fo=22, routed)          3.940    14.882    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I2_O)        0.105    14.987 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_7/O
                         net (fo=1, routed)           2.096    17.083    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_7_n_0
    SLICE_X69Y76         LUT6 (Prop_lut6_I5_O)        0.105    17.188 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_4/O
                         net (fo=1, routed)           2.041    19.229    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_4_n_0
    SLICE_X69Y76         LUT6 (Prop_lut6_I5_O)        0.105    19.334 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_1/O
                         net (fo=1, routed)           0.000    19.334    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][22]
    SLICE_X69Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.415  1005.761    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X69Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/C
                         clock pessimism              0.547  1006.309    
                         clock uncertainty           -0.035  1006.273    
    SLICE_X69Y76         FDRE (Setup_fdre_C_D)        0.032  1006.305    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]
  -------------------------------------------------------------------
                         required time                       1006.305    
                         arrival time                         -19.334    
  -------------------------------------------------------------------
                         slack                                986.972    

Slack (MET) :             987.946ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        12.135ns  (logic 0.904ns (7.449%)  route 11.231ns (92.551%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 1005.761 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.268ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.381     6.268    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.379     6.647 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.604     9.251    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X72Y70         LUT6 (Prop_lut6_I4_O)        0.105     9.356 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.946    11.302    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X71Y70         LUT5 (Prop_lut5_I4_O)        0.105    11.407 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3/O
                         net (fo=32, routed)          2.450    13.857    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I2_O)        0.105    13.962 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4/O
                         net (fo=1, routed)           1.702    15.664    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4_n_0
    SLICE_X68Y76         LUT5 (Prop_lut5_I4_O)        0.105    15.769 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3/O
                         net (fo=1, routed)           2.530    18.299    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I5_O)        0.105    18.404 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_1/O
                         net (fo=1, routed)           0.000    18.404    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][13]
    SLICE_X68Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.415  1005.761    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                         clock pessimism              0.547  1006.309    
                         clock uncertainty           -0.035  1006.273    
    SLICE_X68Y76         FDRE (Setup_fdre_C_D)        0.076  1006.349    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]
  -------------------------------------------------------------------
                         required time                       1006.349    
                         arrival time                         -18.404    
  -------------------------------------------------------------------
                         slack                                987.946    

Slack (MET) :             988.164ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.876ns  (logic 0.904ns (7.612%)  route 10.972ns (92.388%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 1005.767 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.268ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.381     6.268    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.379     6.647 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.604     9.251    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X72Y70         LUT6 (Prop_lut6_I4_O)        0.105     9.356 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.946    11.302    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X71Y70         LUT5 (Prop_lut5_I4_O)        0.105    11.407 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3/O
                         net (fo=32, routed)          2.443    13.850    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I2_O)        0.105    13.955 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_6/O
                         net (fo=1, routed)           1.980    15.935    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_6_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I1_O)        0.105    16.040 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_3/O
                         net (fo=1, routed)           2.000    18.040    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_3_n_0
    SLICE_X65Y70         LUT6 (Prop_lut6_I5_O)        0.105    18.145 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_1/O
                         net (fo=1, routed)           0.000    18.145    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][2]
    SLICE_X65Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.421  1005.767    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X65Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/C
                         clock pessimism              0.547  1006.315    
                         clock uncertainty           -0.035  1006.279    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)        0.030  1006.309    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]
  -------------------------------------------------------------------
                         required time                       1006.309    
                         arrival time                         -18.145    
  -------------------------------------------------------------------
                         slack                                988.164    

Slack (MET) :             988.253ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.830ns  (logic 0.904ns (7.642%)  route 10.926ns (92.358%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 1005.765 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.268ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.381     6.268    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.379     6.647 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.598     9.245    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X72Y70         LUT5 (Prop_lut5_I3_O)        0.105     9.350 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[28]_i_5/O
                         net (fo=3, routed)           1.143    10.494    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I5_O)        0.105    10.599 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4/O
                         net (fo=31, routed)          3.483    14.081    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4_n_0
    SLICE_X60Y73         LUT4 (Prop_lut4_I0_O)        0.105    14.186 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_5/O
                         net (fo=1, routed)           1.894    16.080    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_5_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I1_O)        0.105    16.185 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3/O
                         net (fo=1, routed)           1.808    17.993    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I4_O)        0.105    18.098 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_1/O
                         net (fo=1, routed)           0.000    18.098    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][4]
    SLICE_X64Y71         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.419  1005.765    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y71         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.547  1006.313    
                         clock uncertainty           -0.035  1006.277    
    SLICE_X64Y71         FDRE (Setup_fdre_C_D)        0.074  1006.351    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.351    
                         arrival time                         -18.098    
  -------------------------------------------------------------------
                         slack                                988.253    

Slack (MET) :             988.327ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.756ns  (logic 0.904ns (7.690%)  route 10.852ns (92.310%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 1005.765 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.268ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.381     6.268    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.379     6.647 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.604     9.251    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X72Y70         LUT6 (Prop_lut6_I4_O)        0.105     9.356 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.946    11.302    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X71Y70         LUT5 (Prop_lut5_I4_O)        0.105    11.407 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3/O
                         net (fo=32, routed)          2.992    14.399    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3_n_0
    SLICE_X68Y73         LUT4 (Prop_lut4_I2_O)        0.105    14.504 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_5/O
                         net (fo=1, routed)           0.946    15.450    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_5_n_0
    SLICE_X68Y73         LUT5 (Prop_lut5_I4_O)        0.105    15.555 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_3/O
                         net (fo=1, routed)           2.364    17.920    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_3_n_0
    SLICE_X66Y70         LUT5 (Prop_lut5_I1_O)        0.105    18.025 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_1/O
                         net (fo=1, routed)           0.000    18.025    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][6]
    SLICE_X66Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.419  1005.765    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X66Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
                         clock pessimism              0.547  1006.313    
                         clock uncertainty           -0.035  1006.277    
    SLICE_X66Y70         FDRE (Setup_fdre_C_D)        0.074  1006.351    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]
  -------------------------------------------------------------------
                         required time                       1006.351    
                         arrival time                         -18.025    
  -------------------------------------------------------------------
                         slack                                988.327    

Slack (MET) :             988.332ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.750ns  (logic 0.904ns (7.693%)  route 10.846ns (92.307%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 1005.767 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.268ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.381     6.268    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.379     6.647 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.604     9.251    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X72Y70         LUT6 (Prop_lut6_I4_O)        0.105     9.356 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.521    10.878    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X71Y72         LUT5 (Prop_lut5_I4_O)        0.105    10.983 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_7/O
                         net (fo=32, routed)          2.685    13.668    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_7_n_0
    SLICE_X62Y77         LUT4 (Prop_lut4_I2_O)        0.105    13.773 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[18]_i_4/O
                         net (fo=1, routed)           1.403    15.176    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[18]_i_4_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.105    15.281 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[18]_i_3/O
                         net (fo=1, routed)           2.633    17.914    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[18]_i_3_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.105    18.019 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[18]_i_1/O
                         net (fo=1, routed)           0.000    18.019    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][18]
    SLICE_X62Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.421  1005.767    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X62Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/C
                         clock pessimism              0.547  1006.315    
                         clock uncertainty           -0.035  1006.279    
    SLICE_X62Y77         FDRE (Setup_fdre_C_D)        0.072  1006.351    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]
  -------------------------------------------------------------------
                         required time                       1006.351    
                         arrival time                         -18.019    
  -------------------------------------------------------------------
                         slack                                988.332    

Slack (MET) :             988.494ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.590ns  (logic 0.904ns (7.800%)  route 10.686ns (92.200%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 1005.765 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.268ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.381     6.268    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.379     6.647 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.381     9.028    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X71Y70         LUT6 (Prop_lut6_I2_O)        0.105     9.133 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_9/O
                         net (fo=5, routed)           1.481    10.614    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_1
    SLICE_X69Y69         LUT5 (Prop_lut5_I0_O)        0.105    10.719 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[29]_i_3/O
                         net (fo=32, routed)          3.064    13.783    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[2]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.105    13.888 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_6/O
                         net (fo=1, routed)           1.616    15.505    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_6_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.105    15.610 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_4/O
                         net (fo=1, routed)           2.144    17.754    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_4_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.859 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_1/O
                         net (fo=1, routed)           0.000    17.859    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][20]
    SLICE_X64Y71         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.419  1005.765    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y71         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/C
                         clock pessimism              0.547  1006.313    
                         clock uncertainty           -0.035  1006.277    
    SLICE_X64Y71         FDRE (Setup_fdre_C_D)        0.076  1006.353    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]
  -------------------------------------------------------------------
                         required time                       1006.353    
                         arrival time                         -17.859    
  -------------------------------------------------------------------
                         slack                                988.494    

Slack (MET) :             988.572ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.463ns  (logic 0.904ns (7.886%)  route 10.559ns (92.114%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 1005.761 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.268ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.381     6.268    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.379     6.647 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.604     9.251    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X72Y70         LUT6 (Prop_lut6_I4_O)        0.105     9.356 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.946    11.302    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X71Y70         LUT5 (Prop_lut5_I4_O)        0.105    11.407 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3/O
                         net (fo=32, routed)          2.441    13.848    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.105    13.953 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_4/O
                         net (fo=1, routed)           2.386    16.338    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_4_n_0
    SLICE_X67Y76         LUT5 (Prop_lut5_I4_O)        0.105    16.443 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_3/O
                         net (fo=1, routed)           1.183    17.626    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_3_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I5_O)        0.105    17.731 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_1/O
                         net (fo=1, routed)           0.000    17.731    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][19]
    SLICE_X67Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.415  1005.761    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X67Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/C
                         clock pessimism              0.547  1006.309    
                         clock uncertainty           -0.035  1006.273    
    SLICE_X67Y76         FDRE (Setup_fdre_C_D)        0.030  1006.303    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]
  -------------------------------------------------------------------
                         required time                       1006.303    
                         arrival time                         -17.731    
  -------------------------------------------------------------------
                         slack                                988.572    

Slack (MET) :             988.585ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.494ns  (logic 0.904ns (7.865%)  route 10.590ns (92.135%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 1005.763 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.268ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.381     6.268    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.379     6.647 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          2.604     9.251    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X72Y70         LUT6 (Prop_lut6_I4_O)        0.105     9.356 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.946    11.302    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X71Y70         LUT5 (Prop_lut5_I4_O)        0.105    11.407 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3/O
                         net (fo=32, routed)          2.875    14.282    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3_n_0
    SLICE_X67Y77         LUT4 (Prop_lut4_I0_O)        0.105    14.387 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_4/O
                         net (fo=1, routed)           1.063    15.450    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_4_n_0
    SLICE_X68Y77         LUT5 (Prop_lut5_I4_O)        0.105    15.555 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_3/O
                         net (fo=1, routed)           2.102    17.657    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_3_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I5_O)        0.105    17.762 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_1/O
                         net (fo=1, routed)           0.000    17.762    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][16]
    SLICE_X68Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.417  1005.763    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
                         clock pessimism              0.547  1006.311    
                         clock uncertainty           -0.035  1006.275    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.072  1006.347    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]
  -------------------------------------------------------------------
                         required time                       1006.347    
                         arrival time                         -17.762    
  -------------------------------------------------------------------
                         slack                                988.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.035%)  route 0.303ns (61.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.566     2.633    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.141     2.774 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          0.303     3.077    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.045     3.122 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[4]_i_1/O
                         net (fo=1, routed)           0.000     3.122    x_cpu_top/CPU/x_cr_had_top/A15d/A57[4]_i_1_n_0
    SLICE_X84Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.836     3.353    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/C
                         clock pessimism             -0.455     2.898    
    SLICE_X84Y104        FDRE (Hold_fdre_C_D)         0.120     3.018    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.733%)  route 0.365ns (66.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.566     2.633    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.141     2.774 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/Q
                         net (fo=7, routed)           0.365     3.139    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[5]
    SLICE_X84Y102        LUT5 (Prop_lut5_I1_O)        0.045     3.184 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[7]_i_1/O
                         net (fo=1, routed)           0.000     3.184    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[7]_i_1_n_0
    SLICE_X84Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.837     3.354    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
                         clock pessimism             -0.455     2.899    
    SLICE_X84Y102        FDCE (Hold_fdce_C_D)         0.120     3.019    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.919%)  route 0.379ns (67.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.566     2.633    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.141     2.774 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=19, routed)          0.379     3.153    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.045     3.198 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[3]_i_1/O
                         net (fo=1, routed)           0.000     3.198    x_cpu_top/CPU/x_cr_had_top/A15d/A57[3]_i_1_n_0
    SLICE_X84Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.836     3.353    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y104        FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/C
                         clock pessimism             -0.455     2.898    
    SLICE_X84Y104        FDRE (Hold_fdre_C_D)         0.121     3.019    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.231ns (40.407%)  route 0.341ns (59.593%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.566     2.633    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y104        FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDSE (Prop_fdse_C_Q)         0.141     2.774 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/Q
                         net (fo=4, routed)           0.142     2.916    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg_n_0_[2]
    SLICE_X84Y104        LUT6 (Prop_lut6_I4_O)        0.045     2.961 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[6]_i_2/O
                         net (fo=1, routed)           0.198     3.159    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[6]_i_2_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I1_O)        0.045     3.204 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[6]_i_1/O
                         net (fo=1, routed)           0.000     3.204    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[6]_i_1_n_0
    SLICE_X83Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.836     3.353    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/C
                         clock pessimism             -0.455     2.898    
    SLICE_X83Y102        FDCE (Hold_fdce_C_D)         0.091     2.989    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.792%)  route 0.166ns (47.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.567     2.634    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDCE (Prop_fdce_C_Q)         0.141     2.775 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/Q
                         net (fo=10, routed)          0.166     2.941    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[2]
    SLICE_X82Y101        LUT6 (Prop_lut6_I2_O)        0.045     2.986 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[5]_i_1/O
                         net (fo=1, routed)           0.000     2.986    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[5]_i_1_n_0
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.836     3.353    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                         clock pessimism             -0.684     2.669    
    SLICE_X82Y101        FDCE (Hold_fdce_C_D)         0.092     2.761    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.820%)  route 0.166ns (47.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.567     2.634    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDCE (Prop_fdce_C_Q)         0.141     2.775 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/Q
                         net (fo=10, routed)          0.166     2.941    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[2]
    SLICE_X82Y101        LUT6 (Prop_lut6_I3_O)        0.045     2.986 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.986    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[4]_i_1_n_0
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.836     3.353    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism             -0.684     2.669    
    SLICE_X82Y101        FDCE (Hold_fdce_C_D)         0.091     2.760    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.526%)  route 0.137ns (42.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.721ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.567     2.634    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDCE (Prop_fdce_C_Q)         0.141     2.775 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/Q
                         net (fo=3, routed)           0.137     2.912    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[5]
    SLICE_X78Y102        LUT5 (Prop_lut5_I4_O)        0.045     2.957 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[5]_i_1/O
                         net (fo=1, routed)           0.000     2.957    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[5]_i_1_n_0
    SLICE_X78Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.838     3.355    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
                         clock pessimism             -0.721     2.634    
    SLICE_X78Y102        FDCE (Hold_fdce_C_D)         0.092     2.726    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.488%)  route 0.138ns (42.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.566     2.633    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y104        FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDSE (Prop_fdse_C_Q)         0.141     2.774 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]/Q
                         net (fo=5, routed)           0.138     2.911    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg_n_0_[1]
    SLICE_X85Y104        LUT3 (Prop_lut3_I2_O)        0.045     2.956 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[1]_i_1/O
                         net (fo=1, routed)           0.000     2.956    x_cpu_top/CPU/x_cr_had_top/A15d/A57[1]_i_1_n_0
    SLICE_X85Y104        FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.836     3.353    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y104        FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]/C
                         clock pessimism             -0.720     2.633    
    SLICE_X85Y104        FDSE (Hold_fdse_C_D)         0.092     2.725    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.231%)  route 0.177ns (48.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.566     2.633    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDCE (Prop_fdce_C_Q)         0.141     2.774 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/Q
                         net (fo=7, routed)           0.177     2.951    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[5]
    SLICE_X81Y102        LUT6 (Prop_lut6_I2_O)        0.045     2.996 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[0]_i_1/O
                         net (fo=1, routed)           0.000     2.996    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[0]_i_1_n_0
    SLICE_X81Y102        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.838     3.355    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y102        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
                         clock pessimism             -0.684     2.671    
    SLICE_X81Y102        FDPE (Hold_fdpe_C_D)         0.091     2.762    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.243%)  route 0.177ns (48.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.567     2.634    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDCE (Prop_fdce_C_Q)         0.141     2.775 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/Q
                         net (fo=8, routed)           0.177     2.952    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[1]
    SLICE_X82Y101        LUT6 (Prop_lut6_I2_O)        0.045     2.997 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.997    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1_n_0
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.836     3.353    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism             -0.684     2.669    
    SLICE_X82Y101        FDCE (Hold_fdce_C_D)         0.092     2.761    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_CLK
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { PAD_JTAG_TCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         1000.000    998.408    BUFGCTRL_X0Y0  padmux_cpu_jtg_tclk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X77Y102  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         1000.000    999.000    SLICE_X78Y102  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         1000.000    999.000    SLICE_X82Y102  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X74Y102  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X67Y70   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X60Y77   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X66Y70   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X69Y78   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X68Y76   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X77Y102  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X67Y70   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X66Y70   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X61Y79   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X61Y79   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X65Y70   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X61Y79   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X61Y79   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X61Y79   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X61Y79   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X77Y102  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X78Y102  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X78Y102  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         500.000     499.500    SLICE_X82Y102  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         500.000     499.500    SLICE_X82Y102  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X60Y77   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X69Y78   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X68Y76   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X69Y76   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X59Y73   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       43.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.001ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.643ns (11.879%)  route 4.770ns (88.121%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 55.031 - 50.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.526     6.414    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.433     6.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          0.764     7.611    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X67Y72         LUT6 (Prop_lut6_I4_O)        0.105     7.716 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.300     9.016    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X63Y71         LUT3 (Prop_lut3_I1_O)        0.105     9.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__0/O
                         net (fo=17, routed)          2.705    11.826    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/push0_reg[4]_0[0]
    SLICE_X79Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.403    55.031    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/POUT_EHS_OBUF_BUFG
    SLICE_X79Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[0]/C
                         clock pessimism              0.000    55.031    
                         clock uncertainty           -0.035    54.996    
    SLICE_X79Y77         FDRE (Setup_fdre_C_CE)      -0.168    54.828    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[0]
  -------------------------------------------------------------------
                         required time                         54.828    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                 43.001    

Slack (MET) :             43.018ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 0.643ns (11.917%)  route 4.753ns (88.083%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 55.031 - 50.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.526     6.414    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.433     6.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          0.764     7.611    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X67Y72         LUT6 (Prop_lut6_I4_O)        0.105     7.716 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.300     9.016    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X63Y71         LUT3 (Prop_lut3_I1_O)        0.105     9.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__0/O
                         net (fo=17, routed)          2.688    11.809    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/push0_reg[4]_0[0]
    SLICE_X79Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.403    55.031    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/POUT_EHS_OBUF_BUFG
    SLICE_X79Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[2]/C
                         clock pessimism              0.000    55.031    
                         clock uncertainty           -0.035    54.996    
    SLICE_X79Y78         FDRE (Setup_fdre_C_CE)      -0.168    54.828    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[2]
  -------------------------------------------------------------------
                         required time                         54.828    
                         arrival time                         -11.809    
  -------------------------------------------------------------------
                         slack                                 43.018    

Slack (MET) :             43.018ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 0.643ns (11.917%)  route 4.753ns (88.083%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 55.031 - 50.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.526     6.414    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.433     6.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          0.764     7.611    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X67Y72         LUT6 (Prop_lut6_I4_O)        0.105     7.716 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.300     9.016    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X63Y71         LUT3 (Prop_lut3_I1_O)        0.105     9.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__0/O
                         net (fo=17, routed)          2.688    11.809    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/push0_reg[4]_0[0]
    SLICE_X79Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.403    55.031    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/POUT_EHS_OBUF_BUFG
    SLICE_X79Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[3]/C
                         clock pessimism              0.000    55.031    
                         clock uncertainty           -0.035    54.996    
    SLICE_X79Y78         FDRE (Setup_fdre_C_CE)      -0.168    54.828    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[3]
  -------------------------------------------------------------------
                         required time                         54.828    
                         arrival time                         -11.809    
  -------------------------------------------------------------------
                         slack                                 43.018    

Slack (MET) :             43.087ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.653ns (12.620%)  route 4.521ns (87.380%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 55.040 - 50.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.526     6.414    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.433     6.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          0.764     7.611    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X67Y72         LUT6 (Prop_lut6_I4_O)        0.105     7.716 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.300     9.016    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X63Y71         LUT3 (Prop_lut3_I1_O)        0.115     9.131 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__2/O
                         net (fo=17, routed)          2.456    11.588    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/push0_reg[2]_1[0]
    SLICE_X75Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.412    55.040    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X75Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[7]/C
                         clock pessimism              0.000    55.040    
                         clock uncertainty           -0.035    55.005    
    SLICE_X75Y76         FDRE (Setup_fdre_C_CE)      -0.330    54.675    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[7]
  -------------------------------------------------------------------
                         required time                         54.675    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                 43.087    

Slack (MET) :             43.125ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_vld_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 0.748ns (13.639%)  route 4.736ns (86.361%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 55.028 - 50.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.526     6.414    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.433     6.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          0.764     7.611    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X67Y72         LUT6 (Prop_lut6_I4_O)        0.105     7.716 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.300     9.016    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X63Y71         LUT3 (Prop_lut3_I1_O)        0.105     9.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__0/O
                         net (fo=17, routed)          2.671    11.793    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/push0_reg[4]_0[0]
    SLICE_X78Y75         LUT5 (Prop_lut5_I3_O)        0.105    11.898 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_vld_i_1/O
                         net (fo=1, routed)           0.000    11.898    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_vld_i_1_n_0
    SLICE_X78Y75         FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.400    55.028    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/POUT_EHS_OBUF_BUFG
    SLICE_X78Y75         FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_vld_reg/C
                         clock pessimism              0.000    55.028    
                         clock uncertainty           -0.035    54.993    
    SLICE_X78Y75         FDCE (Setup_fdce_C_D)        0.030    55.023    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_vld_reg
  -------------------------------------------------------------------
                         required time                         55.023    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                 43.125    

Slack (MET) :             43.159ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_vld_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.920ns (16.735%)  route 4.578ns (83.265%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 55.029 - 50.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.526     6.414    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.433     6.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          0.764     7.611    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X67Y72         LUT6 (Prop_lut6_I4_O)        0.105     7.716 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.300     9.016    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X63Y71         LUT3 (Prop_lut3_I1_O)        0.115     9.131 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__2/O
                         net (fo=17, routed)          2.513    11.644    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/push0_reg[2]_1[0]
    SLICE_X80Y76         LUT5 (Prop_lut5_I3_O)        0.267    11.911 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_vld_i_1/O
                         net (fo=1, routed)           0.000    11.911    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_vld_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.401    55.029    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X80Y76         FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_vld_reg/C
                         clock pessimism              0.000    55.029    
                         clock uncertainty           -0.035    54.994    
    SLICE_X80Y76         FDCE (Setup_fdce_C_D)        0.076    55.070    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_vld_reg
  -------------------------------------------------------------------
                         required time                         55.070    
                         arrival time                         -11.911    
  -------------------------------------------------------------------
                         slack                                 43.159    

Slack (MET) :             43.197ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.653ns (12.844%)  route 4.431ns (87.156%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 55.028 - 50.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.526     6.414    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.433     6.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          0.764     7.611    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X67Y72         LUT6 (Prop_lut6_I4_O)        0.105     7.716 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.300     9.016    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X63Y71         LUT3 (Prop_lut3_I1_O)        0.115     9.131 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__2/O
                         net (fo=17, routed)          2.366    11.498    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/push0_reg[2]_1[0]
    SLICE_X80Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.400    55.028    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X80Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[6]/C
                         clock pessimism              0.000    55.028    
                         clock uncertainty           -0.035    54.993    
    SLICE_X80Y74         FDRE (Setup_fdre_C_CE)      -0.298    54.695    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[6]
  -------------------------------------------------------------------
                         required time                         54.695    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                 43.197    

Slack (MET) :             43.246ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.643ns (12.448%)  route 4.523ns (87.552%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 55.028 - 50.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.526     6.414    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.433     6.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          0.764     7.611    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X67Y72         LUT6 (Prop_lut6_I4_O)        0.105     7.716 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.300     9.016    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X63Y71         LUT3 (Prop_lut3_I1_O)        0.105     9.121 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__0/O
                         net (fo=17, routed)          2.458    11.579    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/push0_reg[4]_0[0]
    SLICE_X79Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.400    55.028    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/POUT_EHS_OBUF_BUFG
    SLICE_X79Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[6]/C
                         clock pessimism              0.000    55.028    
                         clock uncertainty           -0.035    54.993    
    SLICE_X79Y74         FDRE (Setup_fdre_C_CE)      -0.168    54.825    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst_reg[6]
  -------------------------------------------------------------------
                         required time                         54.825    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                 43.246    

Slack (MET) :             43.352ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 0.653ns (13.227%)  route 4.284ns (86.773%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 55.036 - 50.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.526     6.414    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.433     6.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          0.764     7.611    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X67Y72         LUT6 (Prop_lut6_I4_O)        0.105     7.716 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.300     9.016    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X63Y71         LUT3 (Prop_lut3_I1_O)        0.115     9.131 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__2/O
                         net (fo=17, routed)          2.219    11.351    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/push0_reg[2]_1[0]
    SLICE_X76Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.408    55.036    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X76Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[14]/C
                         clock pessimism              0.000    55.036    
                         clock uncertainty           -0.035    55.001    
    SLICE_X76Y75         FDRE (Setup_fdre_C_CE)      -0.298    54.703    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[14]
  -------------------------------------------------------------------
                         required time                         54.703    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                 43.352    

Slack (MET) :             43.352ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 0.653ns (13.227%)  route 4.284ns (86.773%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 55.036 - 50.000 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.526     6.414    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.433     6.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          0.764     7.611    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X67Y72         LUT6 (Prop_lut6_I4_O)        0.105     7.716 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.300     9.016    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X63Y71         LUT3 (Prop_lut3_I1_O)        0.115     9.131 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__2/O
                         net (fo=17, routed)          2.219    11.351    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/push0_reg[2]_1[0]
    SLICE_X76Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.408    55.036    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X76Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[4]/C
                         clock pessimism              0.000    55.036    
                         clock uncertainty           -0.035    55.001    
    SLICE_X76Y75         FDRE (Setup_fdre_C_CE)      -0.298    54.703    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[4]
  -------------------------------------------------------------------
                         required time                         54.703    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                 43.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.632     2.699    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X69Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDRE (Prop_fdre_C_Q)         0.141     2.840 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/Q
                         net (fo=11, routed)          0.120     2.960    x_cpu_top/CPU/x_cr_had_top/A18545/D[22]
    SLICE_X69Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.908     2.382    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X69Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[22]/C
                         clock pessimism              0.000     2.382    
                         clock uncertainty            0.035     2.418    
    SLICE_X69Y77         FDRE (Hold_fdre_C_D)         0.075     2.493    x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.907%)  route 0.116ns (45.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.574     2.641    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X77Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDCE (Prop_fdce_C_Q)         0.141     2.782 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/Q
                         net (fo=1, routed)           0.116     2.897    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg_n_0
    SLICE_X74Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.848     2.322    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/POUT_EHS_OBUF_BUFG
    SLICE_X74Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg/C
                         clock pessimism              0.000     2.322    
                         clock uncertainty            0.035     2.358    
    SLICE_X74Y101        FDCE (Hold_fdce_C_D)         0.060     2.418    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.655%)  route 0.137ns (49.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.637     2.704    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X59Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     2.845 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/Q
                         net (fo=11, routed)          0.137     2.983    x_cpu_top/CPU/x_cr_had_top/A18545/D[21]
    SLICE_X60Y72         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.913     2.387    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[21]/C
                         clock pessimism              0.000     2.387    
                         clock uncertainty            0.035     2.423    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.076     2.499    x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18597_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.907%)  route 0.116ns (45.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.574     2.641    x_cpu_top/CPU/x_cr_had_top/A15d/A75/padmux_cpu_jtg_tclk_BUFG
    SLICE_X77Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDCE (Prop_fdce_C_Q)         0.141     2.782 r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/Q
                         net (fo=1, routed)           0.116     2.897    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg_n_0
    SLICE_X74Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18597_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.848     2.322    x_cpu_top/CPU/x_cr_had_top/A15d/A75/POUT_EHS_OBUF_BUFG
    SLICE_X74Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18597_reg/C
                         clock pessimism              0.000     2.322    
                         clock uncertainty            0.035     2.358    
    SLICE_X74Y101        FDCE (Hold_fdce_C_D)         0.053     2.411    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18597_reg
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.546%)  route 0.127ns (47.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.632     2.699    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X67Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141     2.840 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/Q
                         net (fo=10, routed)          0.127     2.968    x_cpu_top/CPU/x_cr_had_top/A18545/D[19]
    SLICE_X67Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.905     2.379    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X67Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[3]/C
                         clock pessimism              0.000     2.379    
                         clock uncertainty            0.035     2.415    
    SLICE_X67Y75         FDRE (Hold_fdre_C_D)         0.066     2.481    x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.059%)  route 0.118ns (41.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X60Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164     2.870 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/Q
                         net (fo=10, routed)          0.118     2.989    x_cpu_top/CPU/x_cr_had_top/A18545/D[26]
    SLICE_X59Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.911     2.385    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[26]/C
                         clock pessimism              0.000     2.385    
                         clock uncertainty            0.035     2.421    
    SLICE_X59Y76         FDRE (Hold_fdre_C_D)         0.072     2.493    x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.431%)  route 0.150ns (51.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X61Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     2.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/Q
                         net (fo=10, routed)          0.150     2.997    x_cpu_top/CPU/x_cr_had_top/A18545/D[28]
    SLICE_X61Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.913     2.387    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X61Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[28]/C
                         clock pessimism              0.000     2.387    
                         clock uncertainty            0.035     2.423    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.070     2.493    x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.464%)  route 0.132ns (44.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.634     2.701    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.164     2.865 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/Q
                         net (fo=10, routed)          0.132     2.997    x_cpu_top/CPU/x_cr_had_top/A18545/D[27]
    SLICE_X67Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.908     2.382    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X67Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[27]/C
                         clock pessimism              0.000     2.382    
                         clock uncertainty            0.035     2.418    
    SLICE_X67Y77         FDRE (Hold_fdre_C_D)         0.071     2.489    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A83_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.009%)  route 0.153ns (51.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.635     2.702    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X67Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     2.843 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          0.153     2.996    x_cpu_top/CPU/x_cr_had_top/A18545/D[0]
    SLICE_X67Y72         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A83_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.908     2.382    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X67Y72         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A83_reg[0]/C
                         clock pessimism              0.000     2.382    
                         clock uncertainty            0.035     2.418    
    SLICE_X67Y72         FDCE (Hold_fdce_C_D)         0.070     2.488    x_cpu_top/CPU/x_cr_had_top/A18545/A83_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.091%)  route 0.134ns (44.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X60Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     2.870 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/Q
                         net (fo=9, routed)           0.134     3.004    x_cpu_top/CPU/x_cr_had_top/A18545/D[25]
    SLICE_X61Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.913     2.387    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X61Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[25]/C
                         clock pessimism              0.000     2.387    
                         clock uncertainty            0.035     2.423    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.066     2.489    x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.515    





---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       37.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.593ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.813ns  (logic 0.904ns (7.055%)  route 11.909ns (92.945%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 1005.761 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 955.352 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.536   955.352    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X69Y70         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDCE (Prop_fdce_C_Q)         0.379   955.731 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=21, routed)          2.129   957.860    x_cpu_top/CPU/x_cr_had_top/A15d/A1861c_reg[4][1]
    SLICE_X71Y70         LUT6 (Prop_lut6_I0_O)        0.105   957.965 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_9/O
                         net (fo=5, routed)           1.704   959.668    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_1
    SLICE_X68Y72         LUT5 (Prop_lut5_I4_O)        0.105   959.773 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6/O
                         net (fo=22, routed)          3.940   963.713    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I2_O)        0.105   963.818 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_7/O
                         net (fo=1, routed)           2.096   965.914    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_7_n_0
    SLICE_X69Y76         LUT6 (Prop_lut6_I5_O)        0.105   966.019 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_4/O
                         net (fo=1, routed)           2.041   968.060    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_4_n_0
    SLICE_X69Y76         LUT6 (Prop_lut6_I5_O)        0.105   968.165 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_1/O
                         net (fo=1, routed)           0.000   968.165    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][22]
    SLICE_X69Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.415  1005.761    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X69Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/C
                         clock pessimism              0.000  1005.761    
                         clock uncertainty           -0.035  1005.726    
    SLICE_X69Y76         FDRE (Setup_fdre_C_D)        0.032  1005.758    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]
  -------------------------------------------------------------------
                         required time                       1005.758    
                         arrival time                        -968.165    
  -------------------------------------------------------------------
                         slack                                 37.593    

Slack (MET) :             38.524ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.892ns  (logic 1.242ns (10.444%)  route 10.650ns (89.556%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 1005.770 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.349ns = ( 955.349 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.533   955.349    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X70Y71         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.398   955.747 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=35, routed)          2.938   958.685    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[3]
    SLICE_X70Y69         LUT2 (Prop_lut2_I0_O)        0.246   958.930 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3/O
                         net (fo=3, routed)           1.176   960.106    x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I4_O)        0.283   960.389 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3/O
                         net (fo=32, routed)          3.279   963.668    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I0_O)        0.105   963.773 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_6/O
                         net (fo=1, routed)           1.389   965.162    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_6_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I0_O)        0.105   965.267 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4/O
                         net (fo=1, routed)           1.869   967.136    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.105   967.241 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_1/O
                         net (fo=1, routed)           0.000   967.241    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][28]
    SLICE_X61Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.424  1005.770    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X61Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
                         clock pessimism              0.000  1005.770    
                         clock uncertainty           -0.035  1005.735    
    SLICE_X61Y78         FDRE (Setup_fdre_C_D)        0.030  1005.765    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]
  -------------------------------------------------------------------
                         required time                       1005.765    
                         arrival time                        -967.241    
  -------------------------------------------------------------------
                         slack                                 38.524    

Slack (MET) :             38.557ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.905ns  (logic 1.242ns (10.433%)  route 10.663ns (89.567%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 1005.770 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.349ns = ( 955.349 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.533   955.349    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X70Y71         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.398   955.747 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=35, routed)          2.938   958.685    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[3]
    SLICE_X70Y69         LUT2 (Prop_lut2_I0_O)        0.246   958.930 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3/O
                         net (fo=3, routed)           1.176   960.106    x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I4_O)        0.283   960.389 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3/O
                         net (fo=32, routed)          3.148   963.537    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3_n_0
    SLICE_X66Y79         LUT4 (Prop_lut4_I2_O)        0.105   963.642 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_4/O
                         net (fo=1, routed)           1.005   964.648    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_4_n_0
    SLICE_X66Y79         LUT5 (Prop_lut5_I4_O)        0.105   964.753 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_3/O
                         net (fo=1, routed)           2.396   967.149    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_3_n_0
    SLICE_X60Y77         LUT6 (Prop_lut6_I5_O)        0.105   967.254 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_1/O
                         net (fo=1, routed)           0.000   967.254    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][17]
    SLICE_X60Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.424  1005.770    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X60Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
                         clock pessimism              0.000  1005.770    
                         clock uncertainty           -0.035  1005.735    
    SLICE_X60Y77         FDRE (Setup_fdre_C_D)        0.076  1005.811    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]
  -------------------------------------------------------------------
                         required time                       1005.811    
                         arrival time                        -967.254    
  -------------------------------------------------------------------
                         slack                                 38.557    

Slack (MET) :             38.614ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.846ns  (logic 1.242ns (10.484%)  route 10.604ns (89.516%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 1005.770 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.349ns = ( 955.349 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.533   955.349    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X70Y71         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.398   955.747 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=35, routed)          2.938   958.685    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[3]
    SLICE_X70Y69         LUT2 (Prop_lut2_I0_O)        0.246   958.930 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3/O
                         net (fo=3, routed)           1.176   960.106    x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I4_O)        0.283   960.389 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3/O
                         net (fo=32, routed)          3.189   963.578    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3_n_0
    SLICE_X59Y79         LUT4 (Prop_lut4_I2_O)        0.105   963.683 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_4/O
                         net (fo=1, routed)           1.759   965.442    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_4_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I4_O)        0.105   965.547 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_3/O
                         net (fo=1, routed)           1.543   967.090    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_3_n_0
    SLICE_X60Y77         LUT6 (Prop_lut6_I5_O)        0.105   967.195 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_1/O
                         net (fo=1, routed)           0.000   967.195    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][26]
    SLICE_X60Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.424  1005.770    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X60Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
                         clock pessimism              0.000  1005.770    
                         clock uncertainty           -0.035  1005.735    
    SLICE_X60Y77         FDRE (Setup_fdre_C_D)        0.074  1005.809    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]
  -------------------------------------------------------------------
                         required time                       1005.809    
                         arrival time                        -967.195    
  -------------------------------------------------------------------
                         slack                                 38.614    

Slack (MET) :             38.771ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.682ns  (logic 0.958ns (8.200%)  route 10.724ns (91.800%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 1005.761 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.349ns = ( 955.349 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.533   955.349    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X70Y71         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDPE (Prop_fdpe_C_Q)         0.433   955.782 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/Q
                         net (fo=20, routed)          2.097   957.879    x_cpu_top/CPU/x_cr_had_top/A15d/A1861c_reg[4][0]
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.105   957.984 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.946   959.930    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X71Y70         LUT5 (Prop_lut5_I4_O)        0.105   960.035 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3/O
                         net (fo=32, routed)          2.450   962.484    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I2_O)        0.105   962.589 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4/O
                         net (fo=1, routed)           1.702   964.292    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4_n_0
    SLICE_X68Y76         LUT5 (Prop_lut5_I4_O)        0.105   964.396 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3/O
                         net (fo=1, routed)           2.530   966.926    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3_n_0
    SLICE_X68Y76         LUT6 (Prop_lut6_I5_O)        0.105   967.031 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_1/O
                         net (fo=1, routed)           0.000   967.031    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][13]
    SLICE_X68Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.415  1005.761    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                         clock pessimism              0.000  1005.761    
                         clock uncertainty           -0.035  1005.726    
    SLICE_X68Y76         FDRE (Setup_fdre_C_D)        0.076  1005.802    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]
  -------------------------------------------------------------------
                         required time                       1005.802    
                         arrival time                        -967.031    
  -------------------------------------------------------------------
                         slack                                 38.771    

Slack (MET) :             38.870ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.585ns  (logic 0.948ns (8.183%)  route 10.637ns (91.817%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 1005.765 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.349ns = ( 955.349 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.533   955.349    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X70Y71         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.398   955.747 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=35, routed)          3.452   959.199    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[3]
    SLICE_X69Y69         LUT6 (Prop_lut6_I3_O)        0.235   959.434 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4/O
                         net (fo=31, routed)          3.483   962.916    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4_n_0
    SLICE_X60Y73         LUT4 (Prop_lut4_I0_O)        0.105   963.021 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_5/O
                         net (fo=1, routed)           1.894   964.915    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_5_n_0
    SLICE_X64Y72         LUT6 (Prop_lut6_I1_O)        0.105   965.020 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3/O
                         net (fo=1, routed)           1.808   966.829    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I4_O)        0.105   966.934 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_1/O
                         net (fo=1, routed)           0.000   966.934    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][4]
    SLICE_X64Y71         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.419  1005.765    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y71         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.000  1005.765    
                         clock uncertainty           -0.035  1005.730    
    SLICE_X64Y71         FDRE (Setup_fdre_C_D)        0.074  1005.804    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                       1005.804    
                         arrival time                        -966.934    
  -------------------------------------------------------------------
                         slack                                 38.870    

Slack (MET) :             38.990ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.423ns  (logic 0.958ns (8.386%)  route 10.465ns (91.614%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 1005.767 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.349ns = ( 955.349 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.533   955.349    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X70Y71         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDPE (Prop_fdpe_C_Q)         0.433   955.782 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/Q
                         net (fo=20, routed)          2.097   957.879    x_cpu_top/CPU/x_cr_had_top/A15d/A1861c_reg[4][0]
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.105   957.984 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.946   959.930    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X71Y70         LUT5 (Prop_lut5_I4_O)        0.105   960.035 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3/O
                         net (fo=32, routed)          2.443   962.477    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I2_O)        0.105   962.582 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_6/O
                         net (fo=1, routed)           1.980   964.563    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_6_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I1_O)        0.105   964.668 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_3/O
                         net (fo=1, routed)           2.000   966.667    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_3_n_0
    SLICE_X65Y70         LUT6 (Prop_lut6_I5_O)        0.105   966.772 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_1/O
                         net (fo=1, routed)           0.000   966.772    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][2]
    SLICE_X65Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.421  1005.767    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X65Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/C
                         clock pessimism              0.000  1005.767    
                         clock uncertainty           -0.035  1005.732    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)        0.030  1005.762    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]
  -------------------------------------------------------------------
                         required time                       1005.762    
                         arrival time                        -966.772    
  -------------------------------------------------------------------
                         slack                                 38.990    

Slack (MET) :             39.116ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.338ns  (logic 0.904ns (7.973%)  route 10.434ns (92.027%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 1005.765 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 955.352 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.536   955.352    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X69Y70         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDCE (Prop_fdce_C_Q)         0.379   955.731 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=21, routed)          2.129   957.860    x_cpu_top/CPU/x_cr_had_top/A15d/A1861c_reg[4][1]
    SLICE_X71Y70         LUT6 (Prop_lut6_I0_O)        0.105   957.965 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_9/O
                         net (fo=5, routed)           1.481   959.446    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_1
    SLICE_X69Y69         LUT5 (Prop_lut5_I0_O)        0.105   959.551 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[29]_i_3/O
                         net (fo=32, routed)          3.064   962.615    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[2]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.105   962.720 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_6/O
                         net (fo=1, routed)           1.616   964.336    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_6_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.105   964.441 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_4/O
                         net (fo=1, routed)           2.144   966.585    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_4_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.105   966.690 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_1/O
                         net (fo=1, routed)           0.000   966.690    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][20]
    SLICE_X64Y71         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.419  1005.765    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y71         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/C
                         clock pessimism              0.000  1005.765    
                         clock uncertainty           -0.035  1005.730    
    SLICE_X64Y71         FDRE (Setup_fdre_C_D)        0.076  1005.806    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]
  -------------------------------------------------------------------
                         required time                       1005.806    
                         arrival time                        -966.690    
  -------------------------------------------------------------------
                         slack                                 39.116    

Slack (MET) :             39.134ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.278ns  (logic 1.242ns (11.013%)  route 10.036ns (88.987%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 1005.765 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.349ns = ( 955.349 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.533   955.349    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X70Y71         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.398   955.747 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=35, routed)          2.938   958.685    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[3]
    SLICE_X70Y69         LUT2 (Prop_lut2_I0_O)        0.246   958.930 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3/O
                         net (fo=3, routed)           1.176   960.106    x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I4_O)        0.283   960.389 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3/O
                         net (fo=32, routed)          1.963   962.353    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3_n_0
    SLICE_X72Y74         LUT4 (Prop_lut4_I0_O)        0.105   962.458 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_5/O
                         net (fo=1, routed)           1.678   964.136    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_5_n_0
    SLICE_X68Y72         LUT5 (Prop_lut5_I4_O)        0.105   964.241 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_3/O
                         net (fo=1, routed)           2.281   966.521    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_3_n_0
    SLICE_X67Y70         LUT6 (Prop_lut6_I1_O)        0.105   966.626 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_1/O
                         net (fo=1, routed)           0.000   966.626    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][0]
    SLICE_X67Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.419  1005.765    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X67Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                         clock pessimism              0.000  1005.765    
                         clock uncertainty           -0.035  1005.730    
    SLICE_X67Y70         FDRE (Setup_fdre_C_D)        0.030  1005.760    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]
  -------------------------------------------------------------------
                         required time                       1005.760    
                         arrival time                        -966.626    
  -------------------------------------------------------------------
                         slack                                 39.134    

Slack (MET) :             39.152ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.303ns  (logic 0.958ns (8.475%)  route 10.345ns (91.525%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 1005.765 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.349ns = ( 955.349 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.533   955.349    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X70Y71         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDPE (Prop_fdpe_C_Q)         0.433   955.782 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/Q
                         net (fo=20, routed)          2.097   957.879    x_cpu_top/CPU/x_cr_had_top/A15d/A1861c_reg[4][0]
    SLICE_X72Y70         LUT6 (Prop_lut6_I1_O)        0.105   957.984 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.946   959.930    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X71Y70         LUT5 (Prop_lut5_I4_O)        0.105   960.035 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3/O
                         net (fo=32, routed)          2.992   963.027    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3_n_0
    SLICE_X68Y73         LUT4 (Prop_lut4_I2_O)        0.105   963.132 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_5/O
                         net (fo=1, routed)           0.946   964.078    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_5_n_0
    SLICE_X68Y73         LUT5 (Prop_lut5_I4_O)        0.105   964.183 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_3/O
                         net (fo=1, routed)           2.364   966.547    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_3_n_0
    SLICE_X66Y70         LUT5 (Prop_lut5_I1_O)        0.105   966.652 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_1/O
                         net (fo=1, routed)           0.000   966.652    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][6]
    SLICE_X66Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.419  1005.765    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X66Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
                         clock pessimism              0.000  1005.765    
                         clock uncertainty           -0.035  1005.730    
    SLICE_X66Y70         FDRE (Setup_fdre_C_D)        0.074  1005.804    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]
  -------------------------------------------------------------------
                         required time                       1005.804    
                         arrival time                        -966.652    
  -------------------------------------------------------------------
                         slack                                 39.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A83_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.186ns (9.908%)  route 1.691ns (90.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.636     1.841    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X67Y72         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A83_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  x_cpu_top/CPU/x_cr_had_top/A18545/A83_reg[3]/Q
                         net (fo=3, routed)           1.691     3.673    x_cpu_top/CPU/x_cr_had_top/A18545/A148[3]
    SLICE_X64Y71         LUT6 (Prop_lut6_I4_O)        0.045     3.718 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[3]_i_1/O
                         net (fo=1, routed)           0.000     3.718    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][3]
    SLICE_X64Y71         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.909     3.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y71         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/C
                         clock pessimism              0.000     3.426    
                         clock uncertainty            0.035     3.461    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.121     3.582    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.582    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.186ns (9.865%)  route 1.699ns (90.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.639     1.844    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[18]/Q
                         net (fo=3, routed)           1.699     3.684    x_cpu_top/CPU/x_cr_had_top/A18545/Q[10]
    SLICE_X62Y77         LUT6 (Prop_lut6_I4_O)        0.045     3.729 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[18]_i_1/O
                         net (fo=1, routed)           0.000     3.729    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][18]
    SLICE_X62Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.909     3.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X62Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/C
                         clock pessimism              0.000     3.426    
                         clock uncertainty            0.035     3.461    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.120     3.581    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.729    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.227ns (12.188%)  route 1.636ns (87.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.639     1.844    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.128     1.972 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[29]/Q
                         net (fo=3, routed)           1.636     3.607    x_cpu_top/CPU/x_cr_had_top/A18545/Q[21]
    SLICE_X61Y79         LUT6 (Prop_lut6_I4_O)        0.099     3.706 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[29]_i_1/O
                         net (fo=1, routed)           0.000     3.706    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][29]
    SLICE_X61Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.913     3.430    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X61Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/C
                         clock pessimism              0.000     3.430    
                         clock uncertainty            0.035     3.465    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.091     3.556    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.186ns (9.789%)  route 1.714ns (90.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.639     1.844    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[24]/Q
                         net (fo=3, routed)           1.714     3.699    x_cpu_top/CPU/x_cr_had_top/A18545/Q[16]
    SLICE_X60Y77         LUT6 (Prop_lut6_I2_O)        0.045     3.744 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_1/O
                         net (fo=1, routed)           0.000     3.744    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][24]
    SLICE_X60Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.911     3.428    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X60Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
                         clock pessimism              0.000     3.428    
                         clock uncertainty            0.035     3.463    
    SLICE_X60Y77         FDRE (Hold_fdre_C_D)         0.121     3.584    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A8d_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.186ns (9.963%)  route 1.681ns (90.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.644     1.849    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A8d_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  x_cpu_top/CPU/x_cr_had_top/A18545/A8d_reg[20]/Q
                         net (fo=2, routed)           1.681     3.671    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[31]_0[20]
    SLICE_X59Y73         LUT6 (Prop_lut6_I4_O)        0.045     3.716 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_1/O
                         net (fo=1, routed)           0.000     3.716    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][21]
    SLICE_X59Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.909     3.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X59Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
                         clock pessimism              0.000     3.426    
                         clock uncertainty            0.035     3.461    
    SLICE_X59Y73         FDRE (Hold_fdre_C_D)         0.092     3.553    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.209ns (10.974%)  route 1.696ns (89.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.639     1.844    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164     2.008 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[17]/Q
                         net (fo=3, routed)           1.696     3.703    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[17][2]
    SLICE_X60Y77         LUT6 (Prop_lut6_I2_O)        0.045     3.748 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_1/O
                         net (fo=1, routed)           0.000     3.748    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][17]
    SLICE_X60Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.911     3.428    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X60Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
                         clock pessimism              0.000     3.428    
                         clock uncertainty            0.035     3.463    
    SLICE_X60Y77         FDRE (Hold_fdre_C_D)         0.121     3.584    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           3.748    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.209ns (10.964%)  route 1.697ns (89.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.642     1.847    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.164     2.011 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[26]/Q
                         net (fo=3, routed)           1.697     3.708    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[26]
    SLICE_X60Y77         LUT6 (Prop_lut6_I2_O)        0.045     3.753 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_1/O
                         net (fo=1, routed)           0.000     3.753    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][26]
    SLICE_X60Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.911     3.428    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X60Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
                         clock pessimism              0.000     3.428    
                         clock uncertainty            0.035     3.463    
    SLICE_X60Y77         FDRE (Hold_fdre_C_D)         0.121     3.584    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.186ns (9.834%)  route 1.705ns (90.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.636     1.841    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X71Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDRE (Prop_fdre_C_Q)         0.141     1.982 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[12]/Q
                         net (fo=3, routed)           1.705     3.687    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[31]_1[12]
    SLICE_X69Y78         LUT6 (Prop_lut6_I4_O)        0.045     3.732 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_1/O
                         net (fo=1, routed)           0.000     3.732    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][12]
    SLICE_X69Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.907     3.424    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X69Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
                         clock pessimism              0.000     3.424    
                         clock uncertainty            0.035     3.459    
    SLICE_X69Y78         FDRE (Hold_fdre_C_D)         0.091     3.550    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           3.732    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A84_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.209ns (11.046%)  route 1.683ns (88.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.638     1.843    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X66Y69         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A84_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDCE (Prop_fdce_C_Q)         0.164     2.007 r  x_cpu_top/CPU/x_cr_had_top/A18545/A84_reg/Q
                         net (fo=2, routed)           1.683     3.690    x_cpu_top/CPU/x_cr_had_top/A18545/A84
    SLICE_X67Y70         LUT5 (Prop_lut5_I2_O)        0.045     3.735 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_1/O
                         net (fo=1, routed)           0.000     3.735    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][8]
    SLICE_X67Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.908     3.425    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X67Y70         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/C
                         clock pessimism              0.000     3.425    
                         clock uncertainty            0.035     3.460    
    SLICE_X67Y70         FDRE (Hold_fdre_C_D)         0.092     3.552    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.186ns (9.668%)  route 1.738ns (90.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.641     1.846    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X61Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[25]/Q
                         net (fo=3, routed)           1.738     3.725    x_cpu_top/CPU/x_cr_had_top/A18545/Q[17]
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.045     3.770 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_1/O
                         net (fo=1, routed)           0.000     3.770    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][25]
    SLICE_X60Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.912     3.429    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X60Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
                         clock pessimism              0.000     3.429    
                         clock uncertainty            0.035     3.464    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.120     3.584    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       39.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.971ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.240ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_wrdstctrl_reg[2]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        10.513ns  (logic 0.484ns (4.604%)  route 10.029ns (95.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 55.227 - 50.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487     5.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379     5.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997     7.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105     7.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       8.032    15.816    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/sys_rst_reg
    SLICE_X114Y32        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_wrdstctrl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.599    55.227    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/POUT_EHS_OBUF_BUFG
    SLICE_X114Y32        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_wrdstctrl_reg[2]/C
                         clock pessimism              0.195    55.422    
                         clock uncertainty           -0.035    55.387    
    SLICE_X114Y32        FDCE (Recov_fdce_C_CLR)     -0.331    55.056    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_wrdstctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         55.056    
                         arrival time                         -15.816    
  -------------------------------------------------------------------
                         slack                                 39.240    

Slack (MET) :             39.334ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata_reg[24]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        10.481ns  (logic 0.484ns (4.618%)  route 9.997ns (95.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 55.216 - 50.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487     5.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379     5.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997     7.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105     7.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.999    15.783    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/sys_rst_reg
    SLICE_X42Y3          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.588    55.216    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/POUT_EHS_OBUF_BUFG
    SLICE_X42Y3          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata_reg[24]/C
                         clock pessimism              0.195    55.411    
                         clock uncertainty           -0.035    55.376    
    SLICE_X42Y3          FDCE (Recov_fdce_C_CLR)     -0.258    55.118    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata_reg[24]
  -------------------------------------------------------------------
                         required time                         55.118    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                 39.334    

Slack (MET) :             39.347ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_rdsrcctrl_reg[0]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        10.405ns  (logic 0.484ns (4.652%)  route 9.921ns (95.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 55.226 - 50.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487     5.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379     5.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997     7.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105     7.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.924    15.707    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/sys_rst_reg
    SLICE_X114Y31        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_rdsrcctrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.598    55.226    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/POUT_EHS_OBUF_BUFG
    SLICE_X114Y31        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_rdsrcctrl_reg[0]/C
                         clock pessimism              0.195    55.421    
                         clock uncertainty           -0.035    55.386    
    SLICE_X114Y31        FDCE (Recov_fdce_C_CLR)     -0.331    55.055    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_rdsrcctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         55.055    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                 39.347    

Slack (MET) :             39.347ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_rdsrcctrl_reg[2]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        10.405ns  (logic 0.484ns (4.652%)  route 9.921ns (95.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 55.226 - 50.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487     5.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379     5.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997     7.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105     7.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.924    15.707    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/sys_rst_reg
    SLICE_X114Y31        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_rdsrcctrl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.598    55.226    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/POUT_EHS_OBUF_BUFG
    SLICE_X114Y31        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_rdsrcctrl_reg[2]/C
                         clock pessimism              0.195    55.421    
                         clock uncertainty           -0.035    55.386    
    SLICE_X114Y31        FDCE (Recov_fdce_C_CLR)     -0.331    55.055    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_rdsrcctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         55.055    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                 39.347    

Slack (MET) :             39.578ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata_reg[9]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        10.238ns  (logic 0.484ns (4.727%)  route 9.754ns (95.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.217ns = ( 55.217 - 50.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487     5.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379     5.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997     7.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105     7.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.757    15.541    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/sys_rst_reg
    SLICE_X44Y4          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.589    55.217    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/POUT_EHS_OBUF_BUFG
    SLICE_X44Y4          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata_reg[9]/C
                         clock pessimism              0.195    55.412    
                         clock uncertainty           -0.035    55.377    
    SLICE_X44Y4          FDCE (Recov_fdce_C_CLR)     -0.258    55.119    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata_reg[9]
  -------------------------------------------------------------------
                         required time                         55.119    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                 39.578    

Slack (MET) :             39.612ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_rdsrcctrl_reg[1]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        10.139ns  (logic 0.484ns (4.773%)  route 9.655ns (95.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 55.225 - 50.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487     5.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379     5.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997     7.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105     7.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.658    15.442    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/sys_rst_reg
    SLICE_X114Y30        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_rdsrcctrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.597    55.225    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/POUT_EHS_OBUF_BUFG
    SLICE_X114Y30        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_rdsrcctrl_reg[1]/C
                         clock pessimism              0.195    55.420    
                         clock uncertainty           -0.035    55.385    
    SLICE_X114Y30        FDCE (Recov_fdce_C_CLR)     -0.331    55.054    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_rdsrcctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         55.054    
                         arrival time                         -15.442    
  -------------------------------------------------------------------
                         slack                                 39.612    

Slack (MET) :             39.689ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[23]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        10.126ns  (logic 0.484ns (4.780%)  route 9.642ns (95.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 55.216 - 50.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487     5.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379     5.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997     7.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105     7.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.645    15.428    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/sys_rst_reg
    SLICE_X46Y6          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.588    55.216    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/POUT_EHS_OBUF_BUFG
    SLICE_X46Y6          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[23]/C
                         clock pessimism              0.195    55.411    
                         clock uncertainty           -0.035    55.376    
    SLICE_X46Y6          FDCE (Recov_fdce_C_CLR)     -0.258    55.118    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[23]
  -------------------------------------------------------------------
                         required time                         55.118    
                         arrival time                         -15.428    
  -------------------------------------------------------------------
                         slack                                 39.689    

Slack (MET) :             39.716ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/FSM_sequential_hbus_stt_reg[1]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        10.039ns  (logic 0.484ns (4.821%)  route 9.555ns (95.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.229ns = ( 55.229 - 50.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487     5.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379     5.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997     7.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105     7.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.557    15.341    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/sys_rst_reg
    SLICE_X114Y35        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/FSM_sequential_hbus_stt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.601    55.229    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/POUT_EHS_OBUF_BUFG
    SLICE_X114Y35        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/FSM_sequential_hbus_stt_reg[1]/C
                         clock pessimism              0.195    55.424    
                         clock uncertainty           -0.035    55.389    
    SLICE_X114Y35        FDCE (Recov_fdce_C_CLR)     -0.331    55.058    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/FSM_sequential_hbus_stt_reg[1]
  -------------------------------------------------------------------
                         required time                         55.058    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                 39.716    

Slack (MET) :             39.771ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[15]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        9.971ns  (logic 0.484ns (4.854%)  route 9.487ns (95.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 55.216 - 50.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487     5.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379     5.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997     7.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105     7.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.490    15.273    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/sys_rst_reg
    SLICE_X49Y5          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.588    55.216    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/POUT_EHS_OBUF_BUFG
    SLICE_X49Y5          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[15]/C
                         clock pessimism              0.195    55.411    
                         clock uncertainty           -0.035    55.376    
    SLICE_X49Y5          FDCE (Recov_fdce_C_CLR)     -0.331    55.045    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[15]
  -------------------------------------------------------------------
                         required time                         55.045    
                         arrival time                         -15.273    
  -------------------------------------------------------------------
                         slack                                 39.771    

Slack (MET) :             39.784ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/FSM_sequential_hbus_stt_reg[2]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 0.484ns (4.853%)  route 9.488ns (95.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 55.230 - 50.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487     5.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379     5.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997     7.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105     7.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       7.491    15.275    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/sys_rst_reg
    SLICE_X114Y36        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/FSM_sequential_hbus_stt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.602    55.230    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/POUT_EHS_OBUF_BUFG
    SLICE_X114Y36        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/FSM_sequential_hbus_stt_reg[2]/C
                         clock pessimism              0.195    55.425    
                         clock uncertainty           -0.035    55.390    
    SLICE_X114Y36        FDCE (Recov_fdce_C_CLR)     -0.331    55.059    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/FSM_sequential_hbus_stt_reg[2]
  -------------------------------------------------------------------
                         required time                         55.059    
                         arrival time                         -15.275    
  -------------------------------------------------------------------
                         slack                                 39.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[3]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.407%)  route 1.021ns (84.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.332     2.296    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.341 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/w_ram_write_tmp_i_2/O
                         net (fo=88, routed)          0.689     3.030    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/sys_rst_reg
    SLICE_X37Y69         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.951     2.425    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X37Y69         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[3]/C
                         clock pessimism             -0.275     2.150    
    SLICE_X37Y69         FDCE (Remov_fdce_C_CLR)     -0.092     2.058    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[11]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.214%)  route 1.037ns (84.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.332     2.296    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.341 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/w_ram_write_tmp_i_2/O
                         net (fo=88, routed)          0.704     3.045    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/sys_rst_reg
    SLICE_X39Y70         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.949     2.423    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X39Y70         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[11]/C
                         clock pessimism             -0.275     2.148    
    SLICE_X39Y70         FDCE (Remov_fdce_C_CLR)     -0.092     2.056    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[12]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.186ns (15.003%)  route 1.054ns (84.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.332     2.296    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.341 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/w_ram_write_tmp_i_2/O
                         net (fo=88, routed)          0.721     3.062    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/sys_rst_reg
    SLICE_X41Y70         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.949     2.423    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X41Y70         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[12]/C
                         clock pessimism             -0.275     2.148    
    SLICE_X41Y70         FDCE (Remov_fdce_C_CLR)     -0.092     2.056    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[13]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.186ns (15.003%)  route 1.054ns (84.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.332     2.296    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.341 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/w_ram_write_tmp_i_2/O
                         net (fo=88, routed)          0.721     3.062    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/sys_rst_reg
    SLICE_X41Y70         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.949     2.423    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X41Y70         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[13]/C
                         clock pessimism             -0.275     2.148    
    SLICE_X41Y70         FDCE (Remov_fdce_C_CLR)     -0.092     2.056    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[15]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.186ns (14.487%)  route 1.098ns (85.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.332     2.296    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.341 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/w_ram_write_tmp_i_2/O
                         net (fo=88, routed)          0.765     3.106    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/sys_rst_reg
    SLICE_X39Y71         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.948     2.422    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X39Y71         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[15]/C
                         clock pessimism             -0.275     2.147    
    SLICE_X39Y71         FDCE (Remov_fdce_C_CLR)     -0.092     2.055    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[2]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.186ns (14.310%)  route 1.114ns (85.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.332     2.296    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.341 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/w_ram_write_tmp_i_2/O
                         net (fo=88, routed)          0.781     3.122    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/sys_rst_reg
    SLICE_X35Y70         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.952     2.426    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X35Y70         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[2]/C
                         clock pessimism             -0.275     2.151    
    SLICE_X35Y70         FDCE (Remov_fdce_C_CLR)     -0.092     2.059    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/read_after_write_access_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.186ns (14.159%)  route 1.128ns (85.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.332     2.296    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.341 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/w_ram_write_tmp_i_2/O
                         net (fo=88, routed)          0.795     3.136    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/sys_rst_reg
    SLICE_X33Y71         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/read_after_write_access_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.951     2.425    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/read_after_write_access_reg/C
                         clock pessimism             -0.275     2.150    
    SLICE_X33Y71         FDCE (Remov_fdce_C_CLR)     -0.092     2.058    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/read_after_write_access_reg
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_sel_tmp_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.186ns (14.159%)  route 1.128ns (85.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.332     2.296    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.341 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/w_ram_write_tmp_i_2/O
                         net (fo=88, routed)          0.795     3.136    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/sys_rst_reg
    SLICE_X33Y71         FDCE                                         f  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_sel_tmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.951     2.425    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/POUT_EHS_OBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_sel_tmp_reg/C
                         clock pessimism             -0.275     2.150    
    SLICE_X33Y71         FDCE (Remov_fdce_C_CLR)     -0.092     2.058    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_sel_tmp_reg
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[11]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.186ns (13.060%)  route 1.238ns (86.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.058     3.022    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.067 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_sw_data[4]_i_1/O
                         net (fo=107, routed)         0.180     3.246    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/sys_rst_reg
    SLICE_X2Y95          FDCE                                         f  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.002     2.476    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[11]/C
                         clock pessimism             -0.275     2.201    
    SLICE_X2Y95          FDCE (Remov_fdce_C_CLR)     -0.067     2.134    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[2]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.186ns (13.060%)  route 1.238ns (86.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.058     3.022    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.067 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_sw_data[4]_i_1/O
                         net (fo=107, routed)         0.180     3.246    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/sys_rst_reg
    SLICE_X2Y95          FDCE                                         f  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.002     2.476    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[2]/C
                         clock pessimism             -0.275     2.201    
    SLICE_X2Y95          FDCE (Remov_fdce_C_CLR)     -0.067     2.134    x_aou_top/x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  1.112    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       42.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.547ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        7.401ns  (logic 0.484ns (6.539%)  route 6.917ns (93.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 1005.617 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 955.303 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487   955.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379   955.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997   957.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105   957.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       4.920   962.704    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X83Y102        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.271  1005.617    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/C
                         clock pessimism              0.000  1005.617    
                         clock uncertainty           -0.035  1005.582    
    SLICE_X83Y102        FDCE (Recov_fdce_C_CLR)     -0.331  1005.251    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]
  -------------------------------------------------------------------
                         required time                       1005.251    
                         arrival time                        -962.704    
  -------------------------------------------------------------------
                         slack                                 42.547    

Slack (MET) :             42.547ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        7.401ns  (logic 0.484ns (6.539%)  route 6.917ns (93.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 1005.617 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 955.303 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487   955.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379   955.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997   957.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105   957.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       4.920   962.704    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X83Y102        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.271  1005.617    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
                         clock pessimism              0.000  1005.617    
                         clock uncertainty           -0.035  1005.582    
    SLICE_X83Y102        FDCE (Recov_fdce_C_CLR)     -0.331  1005.251    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]
  -------------------------------------------------------------------
                         required time                       1005.251    
                         arrival time                        -962.704    
  -------------------------------------------------------------------
                         slack                                 42.547    

Slack (MET) :             42.553ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        7.400ns  (logic 0.484ns (6.541%)  route 6.916ns (93.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 1005.622 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 955.303 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487   955.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379   955.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997   957.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105   957.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       4.918   962.702    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X81Y102        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.276  1005.622    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                         clock pessimism              0.000  1005.622    
                         clock uncertainty           -0.035  1005.587    
    SLICE_X81Y102        FDCE (Recov_fdce_C_CLR)     -0.331  1005.256    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]
  -------------------------------------------------------------------
                         required time                       1005.256    
                         arrival time                        -962.702    
  -------------------------------------------------------------------
                         slack                                 42.553    

Slack (MET) :             42.592ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        7.400ns  (logic 0.484ns (6.541%)  route 6.916ns (93.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 1005.622 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 955.303 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487   955.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379   955.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997   957.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105   957.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       4.918   962.702    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X80Y102        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.276  1005.622    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
                         clock pessimism              0.000  1005.622    
                         clock uncertainty           -0.035  1005.587    
    SLICE_X80Y102        FDCE (Recov_fdce_C_CLR)     -0.292  1005.295    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]
  -------------------------------------------------------------------
                         required time                       1005.295    
                         arrival time                        -962.702    
  -------------------------------------------------------------------
                         slack                                 42.592    

Slack (MET) :             42.592ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/PRE
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        7.400ns  (logic 0.484ns (6.541%)  route 6.916ns (93.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 1005.622 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 955.303 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487   955.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379   955.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997   957.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105   957.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       4.918   962.702    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X81Y102        FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.276  1005.622    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y102        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
                         clock pessimism              0.000  1005.622    
                         clock uncertainty           -0.035  1005.587    
    SLICE_X81Y102        FDPE (Recov_fdpe_C_PRE)     -0.292  1005.295    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]
  -------------------------------------------------------------------
                         required time                       1005.295    
                         arrival time                        -962.702    
  -------------------------------------------------------------------
                         slack                                 42.592    

Slack (MET) :             42.607ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        7.341ns  (logic 0.484ns (6.593%)  route 6.857ns (93.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 1005.617 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 955.303 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487   955.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379   955.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997   957.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105   957.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       4.860   962.644    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X82Y101        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.271  1005.617    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism              0.000  1005.617    
                         clock uncertainty           -0.035  1005.582    
    SLICE_X82Y101        FDCE (Recov_fdce_C_CLR)     -0.331  1005.251    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                       1005.251    
                         arrival time                        -962.644    
  -------------------------------------------------------------------
                         slack                                 42.607    

Slack (MET) :             42.607ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        7.341ns  (logic 0.484ns (6.593%)  route 6.857ns (93.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 1005.617 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 955.303 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487   955.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379   955.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997   957.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105   957.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       4.860   962.644    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X82Y101        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.271  1005.617    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism              0.000  1005.617    
                         clock uncertainty           -0.035  1005.582    
    SLICE_X82Y101        FDCE (Recov_fdce_C_CLR)     -0.331  1005.251    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                       1005.251    
                         arrival time                        -962.644    
  -------------------------------------------------------------------
                         slack                                 42.607    

Slack (MET) :             42.607ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        7.341ns  (logic 0.484ns (6.593%)  route 6.857ns (93.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 1005.617 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 955.303 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487   955.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379   955.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997   957.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105   957.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       4.860   962.644    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X82Y101        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.271  1005.617    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                         clock pessimism              0.000  1005.617    
                         clock uncertainty           -0.035  1005.582    
    SLICE_X82Y101        FDCE (Recov_fdce_C_CLR)     -0.331  1005.251    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]
  -------------------------------------------------------------------
                         required time                       1005.251    
                         arrival time                        -962.644    
  -------------------------------------------------------------------
                         slack                                 42.607    

Slack (MET) :             42.626ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        7.400ns  (logic 0.484ns (6.541%)  route 6.916ns (93.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 1005.622 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 955.303 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487   955.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379   955.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997   957.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105   957.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       4.918   962.702    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X80Y102        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.276  1005.622    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
                         clock pessimism              0.000  1005.622    
                         clock uncertainty           -0.035  1005.587    
    SLICE_X80Y102        FDCE (Recov_fdce_C_CLR)     -0.258  1005.329    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]
  -------------------------------------------------------------------
                         required time                       1005.329    
                         arrival time                        -962.702    
  -------------------------------------------------------------------
                         slack                                 42.626    

Slack (MET) :             42.668ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        7.285ns  (logic 0.484ns (6.644%)  route 6.801ns (93.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 1005.622 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 955.303 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.487   955.303    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.379   955.682 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.997   957.679    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.105   957.784 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       4.804   962.588    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X81Y101        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.276  1005.622    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                         clock pessimism              0.000  1005.622    
                         clock uncertainty           -0.035  1005.587    
    SLICE_X81Y101        FDCE (Recov_fdce_C_CLR)     -0.331  1005.256    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]
  -------------------------------------------------------------------
                         required time                       1005.256    
                         arrival time                        -962.588    
  -------------------------------------------------------------------
                         slack                                 42.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.658ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.186ns (4.501%)  route 3.946ns (95.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.144     3.108    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.153 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       2.802     5.955    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X82Y101        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.836     3.353    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty            0.035     3.388    
    SLICE_X82Y101        FDCE (Remov_fdce_C_CLR)     -0.092     3.296    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           5.955    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.186ns (4.501%)  route 3.946ns (95.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.144     3.108    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.153 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       2.802     5.955    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X82Y101        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.836     3.353    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty            0.035     3.388    
    SLICE_X82Y101        FDCE (Remov_fdce_C_CLR)     -0.092     3.296    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           5.955    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.658ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.186ns (4.501%)  route 3.946ns (95.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.144     3.108    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.153 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       2.802     5.955    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X82Y101        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.836     3.353    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y101        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty            0.035     3.388    
    SLICE_X82Y101        FDCE (Remov_fdce_C_CLR)     -0.092     3.296    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           5.955    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.740ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.186ns (4.412%)  route 4.030ns (95.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.144     3.108    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.153 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       2.886     6.038    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X79Y102        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.838     3.355    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X79Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
                         clock pessimism              0.000     3.355    
                         clock uncertainty            0.035     3.390    
    SLICE_X79Y102        FDCE (Remov_fdce_C_CLR)     -0.092     3.298    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           6.038    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.740ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.186ns (4.412%)  route 4.030ns (95.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.144     3.108    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.153 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       2.886     6.038    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X79Y102        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.838     3.355    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X79Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                         clock pessimism              0.000     3.355    
                         clock uncertainty            0.035     3.390    
    SLICE_X79Y102        FDCE (Remov_fdce_C_CLR)     -0.092     3.298    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           6.038    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.743ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.186ns (4.412%)  route 4.030ns (95.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.144     3.108    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.153 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       2.886     6.038    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X79Y102        FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.838     3.355    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X79Y102        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/C
                         clock pessimism              0.000     3.355    
                         clock uncertainty            0.035     3.390    
    SLICE_X79Y102        FDPE (Remov_fdpe_C_PRE)     -0.095     3.295    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           6.038    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.744ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.186ns (4.408%)  route 4.034ns (95.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.144     3.108    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.153 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       2.889     6.042    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X78Y102        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.838     3.355    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
                         clock pessimism              0.000     3.355    
                         clock uncertainty            0.035     3.390    
    SLICE_X78Y102        FDCE (Remov_fdce_C_CLR)     -0.092     3.298    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.186ns (4.408%)  route 4.034ns (95.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.144     3.108    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.153 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       2.889     6.042    x_cpu_top/CPU/x_cr_had_top/A15d/A74/sys_rst_reg
    SLICE_X78Y102        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.838     3.355    x_cpu_top/CPU/x_cr_had_top/A15d/A74/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y102        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/C
                         clock pessimism              0.000     3.355    
                         clock uncertainty            0.035     3.390    
    SLICE_X78Y102        FDCE (Remov_fdce_C_CLR)     -0.092     3.298    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.747ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.186ns (4.408%)  route 4.034ns (95.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.144     3.108    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.153 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       2.889     6.042    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X78Y102        FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.838     3.355    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y102        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
                         clock pessimism              0.000     3.355    
                         clock uncertainty            0.035     3.390    
    SLICE_X78Y102        FDPE (Remov_fdpe_C_PRE)     -0.095     3.295    x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.186ns (4.408%)  route 4.034ns (95.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.618     1.822    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y105        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.144     3.108    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     3.153 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       2.889     6.042    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X78Y102        FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.838     3.355    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y102        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
                         clock pessimism              0.000     3.355    
                         clock uncertainty            0.035     3.390    
    SLICE_X78Y102        FDPE (Remov_fdpe_C_PRE)     -0.095     3.295    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  2.747    





