<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>edgedetect</TopModelName>
        <TargetClockPeriod>6.67</TargetClockPeriod>
        <ClockUncertainty>1.80</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>5249984</Best-caseLatency>
            <Average-caseLatency>5249984</Average-caseLatency>
            <Worst-caseLatency>5249984</Worst-caseLatency>
            <Best-caseRealTimeLatency>35.002 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>35.002 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>35.002 ms</Worst-caseRealTimeLatency>
            <Interval-min>5249985</Interval-min>
            <Interval-max>5249985</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_58_3>
                <Slack>4.87</Slack>
                <TripCount>478</TripCount>
                <Latency>358977</Latency>
                <AbsoluteTimeLatency>2393299</AbsoluteTimeLatency>
                <IterationLatency>751</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_58_3>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:31~../EdgedetectBaseline_host/src/edgedetect.cpp:203</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_58_3>
                    <Name>VITIS_LOOP_58_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:31~../EdgedetectBaseline_host/src/edgedetect.cpp:203</SourceLocation>
                </VITIS_LOOP_58_3>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>380</BRAM_18K>
            <DSP>26</DSP>
            <FF>22562</FF>
            <LUT>49682</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>edgedetect</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>edgedetect</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>edgedetect</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>edgedetect</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_1_fu_182</InstName>
                    <ModuleName>edgedetect_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>182</ID>
                    <BindInstances>exitcond317_fu_175_p2 empty_39_fu_181_p2 next_mul_fu_190_p2 next_urem_fu_220_p2 empty_40_fu_226_p2 idx_urem_fu_232_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_2_fu_198</InstName>
                    <ModuleName>edgedetect_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>198</ID>
                    <BindInstances>exitcond16_fu_52_p2 empty_38_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_fu_204</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>204</ID>
                    <BindInstances>icmp_ln47_fu_101_p2 add_ln47_fu_107_p2 icmp_ln49_fu_119_p2 select_ln31_fu_125_p3 add_ln47_1_fu_133_p2 select_ln47_fu_139_p3 normal_factor_fu_208_p2 add_ln49_fu_180_p2 convolve2d_smoothing_unsigned_char_unsigned_char_filter_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_211</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>211</ID>
                    <BindInstances>icmp_ln10_fu_380_p2 add_ln10_fu_386_p2 icmp_ln13_fu_401_p2 select_ln10_fu_407_p3 select_ln10_1_fu_415_p3 add_ln10_1_fu_423_p2 select_ln10_2_fu_429_p3 empty_fu_457_p2 add_ln15_fu_517_p2 add_ln15_1_fu_522_p2 lshr_ln15_fu_710_p2 add_ln15_2_fu_618_p2 lshr_ln15_1_fu_730_p2 add_ln15_3_fu_637_p2 lshr_ln15_2_fu_754_p2 add_ln18_fu_542_p2 sitodp_32ns_64_5_no_dsp_1_U12 dmul_64ns_64ns_64_7_max_dsp_1_U11 sitodp_32ns_64_5_no_dsp_1_U12 dmul_64ns_64ns_64_7_max_dsp_1_U11 dadd_64ns_64ns_64_8_full_dsp_1_U10 sitodp_32ns_64_5_no_dsp_1_U12 dmul_64ns_64ns_64_7_max_dsp_1_U11 dadd_64ns_64ns_64_8_full_dsp_1_U10 fptrunc_64ns_32_2_no_dsp_1_U8 fpext_32ns_64_2_no_dsp_1_U9 icmp_ln18_fu_816_p2 icmp_ln24_fu_821_p2 add_ln36_fu_848_p2 xs_sign_2_fu_876_p2 xs_exp_2_fu_881_p3 xs_sig_2_fu_887_p3 xor_ln39_fu_893_p2 xs_sig_3_fu_899_p2 xor_ln18_fu_919_p2 and_ln24_fu_925_p2 or_ln24_fu_931_p2 xor_ln24_fu_937_p2 icmp_ln19_fu_943_p2 icmp_ln19_1_fu_948_p2 or_ln19_fu_953_p2 and_ln19_fu_959_p2 and_ln19_1_fu_964_p2 sparsemux_9_3_64_1_1_U15 add_ln486_fu_1037_p2 sub_ln71_fu_1051_p2 select_ln71_fu_1060_p3 lshr_ln71_fu_1076_p2 shl_ln71_fu_1092_p2 val_fu_1106_p3 mul_19ns_21ns_39_1_1_U14 urem_19ns_4ns_3_23_1_U13 add_ln13_fu_560_p2 mask_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_60_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>227</ID>
                    <BindInstances>icmp_ln60_fu_699_p2 add_ln67_1_fu_705_p2 add_ln67_fu_715_p2 mul_19ns_21ns_39_1_1_U35 urem_19ns_4ns_3_23_1_U36 sparsemux_13_3_8_1_1_U45 add_ln67_2_fu_773_p2 mul_19ns_21ns_39_1_1_U37 sparsemux_13_3_8_1_1_U46 add_ln67_3_fu_756_p2 add_ln67_4_fu_811_p2 mul_19ns_21ns_39_1_1_U38 sparsemux_13_3_8_1_1_U47 add_ln67_5_fu_846_p2 mul_19ns_21ns_39_1_1_U39 sparsemux_13_3_8_1_1_U48 add_ln67_6_fu_880_p2 mul_19ns_21ns_39_1_1_U40 sparsemux_13_3_8_1_1_U49 add_ln67_7_fu_915_p2 mul_19ns_21ns_39_1_1_U41 sparsemux_13_3_8_1_1_U50 add_ln67_8_fu_950_p2 mul_19ns_21ns_39_1_1_U42 sparsemux_13_3_8_1_1_U51 add_ln67_9_fu_984_p2 mul_19ns_21ns_39_1_1_U43 sparsemux_13_3_8_1_1_U52 add_ln67_10_fu_1019_p2 mul_19ns_21ns_39_1_1_U44 sparsemux_13_3_8_1_1_U53 tmp8_fu_1365_p2 tmp9_fu_1375_p2 tmp21_fu_1385_p2 add_ln67_11_fu_1403_p2 add_ln67_13_fu_1409_p2 add_ln67_14_fu_1419_p2 select_ln70_fu_1450_p3 udiv_12ns_6ns_8_16_1_U54 icmp_ln70_fu_1478_p2 xor_ln70_fu_1521_p2 pixel_fu_1530_p3 add_ln71_2_fu_1491_p2 shl_ln71_fu_1545_p2 shl_ln71_1_fu_1562_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2_fu_246</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>246</ID>
                    <BindInstances>icmp_ln97_fu_101_p2 add_ln97_fu_107_p2 icmp_ln99_fu_119_p2 select_ln81_fu_125_p3 add_ln97_1_fu_133_p2 select_ln97_fu_139_p3 neg6_fu_208_p2 abscond7_fu_214_p2 abs8_fu_220_p3 normal_factor_2_fu_232_p2 add_ln99_fu_180_p2 convolve2d_vertical_unsigned_char_unsigned_char_filter_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2_fu_253</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>253</ID>
                    <BindInstances>icmp_ln147_fu_103_p2 add_ln147_fu_109_p2 icmp_ln149_fu_121_p2 select_ln131_fu_127_p3 add_ln147_1_fu_135_p2 select_ln147_fu_141_p3 neg9_fu_214_p2 abscond10_fu_220_p2 abs11_fu_226_p3 normal_factor_4_fu_238_p2 add_ln149_fu_182_p2 convolve2d_horizontal_unsigned_char_unsigned_char_filter_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4_fu_260</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>260</ID>
                    <BindInstances>icmp_ln108_fu_324_p2 add_ln108_fu_330_p2 icmp_ln110_fu_342_p2 select_ln81_fu_348_p3 indvars_iv_next25_i28100_fu_356_p2 select_ln108_fu_362_p3 empty_fu_394_p2 add_ln113_fu_408_p2 empty_36_fu_418_p2 lshr_ln117_fu_657_p2 add_ln117_fu_484_p2 lshr_ln117_1_fu_680_p2 tmp16_fu_537_p2 empty_37_fu_546_p2 lshr_ln117_2_fu_710_p2 add_ln117_1_fu_575_p2 lshr_ln117_3_fu_730_p2 add_ln117_3_fu_604_p2 add_ln117_2_fu_613_p2 lshr_ln117_4_fu_753_p2 sub_ln117_1_fu_777_p2 sub_ln117_fu_693_p2 add_ln117_5_fu_796_p2 select_ln120_fu_812_p3 sdiv_11s_6ns_8_15_1_U80 icmp_ln120_fu_844_p2 xor_ln120_fu_850_p2 pixel_fu_859_p3 add_ln121_fu_437_p2 add_ln121_2_fu_443_p2 add_ln121_1_fu_453_p2 mul_19ns_21ns_39_1_1_U78 urem_19ns_4ns_3_23_1_U79</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4_fu_275</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>275</ID>
                    <BindInstances>icmp_ln158_fu_241_p2 add_ln158_fu_247_p2 icmp_ln160_fu_259_p2 select_ln131_fu_265_p3 indvars_iv_next25_i74106_fu_273_p2 select_ln158_fu_279_p3 empty_fu_311_p2 add_ln163_fu_325_p2 empty_32_fu_335_p2 lshr_ln167_fu_566_p2 add_ln167_fu_401_p2 lshr_ln167_1_fu_586_p2 add_ln167_1_fu_430_p2 lshr_ln167_2_fu_609_p2 tmp23_fu_459_p2 empty_33_fu_468_p2 lshr_ln167_3_fu_639_p2 add_ln167_2_fu_497_p2 lshr_ln167_4_fu_662_p2 add_ln167_3_fu_526_p2 lshr_ln167_5_fu_695_p2 tmp4_fu_675_p2 add_ln167_4_fu_622_p2 add_ln170_fu_738_p2 select_ln170_fu_744_p3 sdiv_11s_6ns_8_15_1_U94 icmp_ln170_fu_774_p2 xor_ln170_fu_780_p2 pixel_fu_789_p3 add_ln171_fu_354_p2 add_ln171_2_fu_360_p2 add_ln171_1_fu_370_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2_fu_285</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>285</ID>
                    <BindInstances>icmp_ln183_fu_272_p2 add_ln183_fu_278_p2 icmp_ln185_fu_290_p2 select_ln178_fu_296_p3 select_ln178_1_fu_521_p3 add_ln183_1_fu_304_p2 select_ln183_fu_310_p3 mul_19ns_21ns_39_1_1_U101 urem_19ns_4ns_3_23_1_U100 sparsemux_13_3_8_1_1_U102 neg12_fu_458_p2 abscond13_fu_464_p2 temp1_fu_470_p3 neg15_fu_478_p2 abscond16_fu_484_p2 temp2_fu_490_p3 icmp_ln190_fu_498_p2 temp3_fu_504_p3 icmp_ln191_fu_512_p2 icmp_ln191_1_fu_368_p2 add_ln185_fu_374_p2 select_ln191_fu_549_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>image_gray_U image_gray_1_U image_gray_2_U image_gray_3_U image_gray_4_U image_gray_5_U temp_buf_U icmp_ln55_fu_307_p2 empty_fu_340_p2 empty_43_fu_363_p2 empty_44_fu_346_p2 empty_45_fu_369_p2 icmp_ln58_fu_352_p2 icmp_ln105_fu_379_p2 icmp_ln155_fu_390_p2 control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>edgedetect_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.556</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>307202</Best-caseLatency>
                    <Average-caseLatency>307202</Average-caseLatency>
                    <Worst-caseLatency>307202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.048 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.048 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.048 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>307201</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>4.87</Slack>
                        <TripCount>307200</TripCount>
                        <Latency>307200</Latency>
                        <AbsoluteTimeLatency>2.048 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>79</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond317_fu_175_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond317" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_181_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_190_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="next_mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem_fu_220_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="next_urem" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="setlt" PRAGMA="" RTLNAME="empty_40_fu_226_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="idx_urem_fu_232_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="idx_urem" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.548</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>307202</Best-caseLatency>
                    <Average-caseLatency>307202</Average-caseLatency>
                    <Worst-caseLatency>307202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.048 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.048 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.048 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>307201</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>4.87</Slack>
                        <TripCount>307200</TripCount>
                        <Latency>307200</Latency>
                        <AbsoluteTimeLatency>2.048 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>79</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond16_fu_52_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_58_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_38" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2</Name>
            <Loops>
                <VITIS_LOOP_10_1_VITIS_LOOP_13_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>921708</Best-caseLatency>
                    <Average-caseLatency>921708</Average-caseLatency>
                    <Worst-caseLatency>921708</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.145 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.145 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.145 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>921603</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_1_VITIS_LOOP_13_2>
                        <Name>VITIS_LOOP_10_1_VITIS_LOOP_13_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>307200</TripCount>
                        <Latency>921706</Latency>
                        <AbsoluteTimeLatency>6.145 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>110</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_10_1_VITIS_LOOP_13_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:13~../EdgedetectBaseline_host/src/edgedetect.cpp:201</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_10_1_VITIS_LOOP_13_2>
                            <Name>VITIS_LOOP_10_1_VITIS_LOOP_13_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:10~../EdgedetectBaseline_host/src/edgedetect.cpp:201</SourceLocation>
                        </VITIS_LOOP_10_1_VITIS_LOOP_13_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>15</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5255</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10225</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln10_fu_380_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_386_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln13_fu_401_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln10_fu_407_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln10_1_fu_415_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln10_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_1_fu_423_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln10_2_fu_429_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln10_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_457_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_517_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_522_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln15_fu_710_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_2_fu_618_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln15_1_fu_730_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln15_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_3_fu_637_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln15_2_fu_754_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln15_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_542_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitodp" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_5_no_dsp_1_U12" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="conv19_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U11" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitodp" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_5_no_dsp_1_U12" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="conv22_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U11" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_8_full_dsp_1_U10" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitodp" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_5_no_dsp_1_U12" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="conv26_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U11" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_8_full_dsp_1_U10" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fptrunc" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_U8" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="gray" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U9" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="dc" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln18_fu_816_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln24_fu_821_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_848_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="and" PRAGMA="" RTLNAME="xs_sign_2_fu_876_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460" STORAGESUBTYPE="" URAM="0" VARIABLE="xs_sign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="xs_exp_2_fu_881_p3" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460" STORAGESUBTYPE="" URAM="0" VARIABLE="xs_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="xs_sig_2_fu_887_p3" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460" STORAGESUBTYPE="" URAM="0" VARIABLE="xs_sig_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_893_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="and" PRAGMA="" RTLNAME="xs_sig_3_fu_899_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xs_sig_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_fu_919_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln24_fu_925_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln24_fu_931_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln24_fu_937_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln19_fu_943_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln19_1_fu_948_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_fu_953_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_fu_959_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_1_fu_964_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_64_1_1_U15" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_fu_1037_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_fu_1051_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_1060_p3" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln71_fu_1076_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln71_fu_1092_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_1106_p3" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19ns_21ns_39_1_1_U14" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="22" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_19ns_4ns_3_23_1_U13" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_560_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="mask_table_U" SOURCE="" STORAGESIZE="52 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="mask_table" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2</Name>
            <Loops>
                <VITIS_LOOP_47_1_VITIS_LOOP_49_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>73.337 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>73.337 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.337 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_1_VITIS_LOOP_49_2>
                        <Name>VITIS_LOOP_47_1_VITIS_LOOP_49_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>60.003 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_1_VITIS_LOOP_49_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:32~../EdgedetectBaseline_host/src/edgedetect.cpp:203</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_47_1_VITIS_LOOP_49_2>
                            <Name>VITIS_LOOP_47_1_VITIS_LOOP_49_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:47~../EdgedetectBaseline_host/src/edgedetect.cpp:203</SourceLocation>
                        </VITIS_LOOP_47_1_VITIS_LOOP_49_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>25</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>167</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1_VITIS_LOOP_49_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln47_fu_101_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1_VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_107_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1_VITIS_LOOP_49_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_119_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1_VITIS_LOOP_49_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1_VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_133_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1_VITIS_LOOP_49_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln47_fu_139_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1_VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="normal_factor_fu_208_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="normal_factor" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1_VITIS_LOOP_49_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_180_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="convolve2d_smoothing_unsigned_char_unsigned_char_filter_U" SOURCE="" STORAGESIZE="8 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="convolve2d_smoothing_unsigned_char_unsigned_char_filter" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_60_4</Name>
            <Loops>
                <VITIS_LOOP_60_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>748</Best-caseLatency>
                    <Average-caseLatency>748</Average-caseLatency>
                    <Worst-caseLatency>748</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.987 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.987 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.987 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>639</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_4>
                        <Name>VITIS_LOOP_60_4</Name>
                        <Slack>4.87</Slack>
                        <TripCount>638</TripCount>
                        <Latency>746</Latency>
                        <AbsoluteTimeLatency>4.974 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>110</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:30~../EdgedetectBaseline_host/src/edgedetect.cpp:203</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_60_4>
                            <Name>VITIS_LOOP_60_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:67~../EdgedetectBaseline_host/src/edgedetect.cpp:203</SourceLocation>
                        </VITIS_LOOP_60_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2645</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4916</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_699_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_705_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_715_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19ns_21ns_39_1_1_U35" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="22" LOOP="VITIS_LOOP_60_4" OPTYPE="urem" PRAGMA="" RTLNAME="urem_19ns_4ns_3_23_1_U36" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_8_1_1_U45" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_2_fu_773_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19ns_21ns_39_1_1_U37" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_8_1_1_U46" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_3_fu_756_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_4_fu_811_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19ns_21ns_39_1_1_U38" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_8_1_1_U47" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_5_fu_846_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19ns_21ns_39_1_1_U39" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_8_1_1_U48" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_6_fu_880_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19ns_21ns_39_1_1_U40" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_8_1_1_U49" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_7_fu_915_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19ns_21ns_39_1_1_U41" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_8_1_1_U50" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_8_fu_950_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19ns_21ns_39_1_1_U42" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_8_1_1_U51" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_9_fu_984_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19ns_21ns_39_1_1_U43" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_8_1_1_U52" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_10_fu_1019_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19ns_21ns_39_1_1_U44" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_8_1_1_U53" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp8_fu_1365_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp9_fu_1375_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp21_fu_1385_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_11_fu_1403_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_13_fu_1409_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_14_fu_1419_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_fu_1450_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op udiv" DSP="0" ID="" IMPL="auto" LATENCY="15" LOOP="VITIS_LOOP_60_4" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_12ns_6ns_8_16_1_U54" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="udiv_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln70_fu_1478_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln70_fu_1521_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="select" PRAGMA="" RTLNAME="pixel_fu_1530_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_1491_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln71_fu_1545_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_60_4" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln71_1_fu_1562_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln71_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2</Name>
            <Loops>
                <VITIS_LOOP_97_1_VITIS_LOOP_99_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.441</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>73.337 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>73.337 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.337 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_97_1_VITIS_LOOP_99_2>
                        <Name>VITIS_LOOP_97_1_VITIS_LOOP_99_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>60.003 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_97_1_VITIS_LOOP_99_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:82~../EdgedetectBaseline_host/src/edgedetect.cpp:205</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_97_1_VITIS_LOOP_99_2>
                            <Name>VITIS_LOOP_97_1_VITIS_LOOP_99_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:97~../EdgedetectBaseline_host/src/edgedetect.cpp:205</SourceLocation>
                        </VITIS_LOOP_97_1_VITIS_LOOP_99_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>24</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>186</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_97_1_VITIS_LOOP_99_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln97_fu_101_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_1_VITIS_LOOP_99_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_107_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_97_1_VITIS_LOOP_99_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_119_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_97_1_VITIS_LOOP_99_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_125_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_1_VITIS_LOOP_99_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_133_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_97_1_VITIS_LOOP_99_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln97_fu_139_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_1_VITIS_LOOP_99_2" OPTYPE="sub" PRAGMA="" RTLNAME="neg6_fu_208_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="neg6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_97_1_VITIS_LOOP_99_2" OPTYPE="seteq" PRAGMA="" RTLNAME="abscond7_fu_214_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="abscond7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_97_1_VITIS_LOOP_99_2" OPTYPE="select" PRAGMA="" RTLNAME="abs8_fu_220_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="abs8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_1_VITIS_LOOP_99_2" OPTYPE="add" PRAGMA="" RTLNAME="normal_factor_2_fu_232_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="normal_factor_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_1_VITIS_LOOP_99_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_180_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="convolve2d_vertical_unsigned_char_unsigned_char_filter_U" SOURCE="" STORAGESIZE="8 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="convolve2d_vertical_unsigned_char_unsigned_char_filter" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4</Name>
            <Loops>
                <VITIS_LOOP_108_3_VITIS_LOOP_110_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1524908</Best-caseLatency>
                    <Average-caseLatency>1524908</Average-caseLatency>
                    <Worst-caseLatency>1524908</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.167 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.167 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.167 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1524825</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_108_3_VITIS_LOOP_110_4>
                        <Name>VITIS_LOOP_108_3_VITIS_LOOP_110_4</Name>
                        <Slack>4.87</Slack>
                        <TripCount>304964</TripCount>
                        <Latency>1524906</Latency>
                        <AbsoluteTimeLatency>10.167 ms</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>92</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_108_3_VITIS_LOOP_110_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:80~../EdgedetectBaseline_host/src/edgedetect.cpp:205</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_108_3_VITIS_LOOP_110_4>
                            <Name>VITIS_LOOP_108_3_VITIS_LOOP_110_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:108~../EdgedetectBaseline_host/src/edgedetect.cpp:205</SourceLocation>
                        </VITIS_LOOP_108_3_VITIS_LOOP_110_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5041</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13145</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_fu_324_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_330_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_fu_342_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_348_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next25_i28100_fu_356_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next25_i28100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_fu_362_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_394_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_408_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_418_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln117_fu_657_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_484_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln117_1_fu_680_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln117_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp16_fu_537_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_546_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln117_2_fu_710_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln117_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_575_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln117_3_fu_730_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln117_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_3_fu_604_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_2_fu_613_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln117_4_fu_753_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln117_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln117_1_fu_777_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln117_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln117_fu_693_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_5_fu_796_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln120_fu_812_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="14" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_11s_6ns_8_15_1_U80" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln120_fu_844_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln120_fu_850_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="select" PRAGMA="" RTLNAME="pixel_fu_859_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_437_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_2_fu_443_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_453_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19ns_21ns_39_1_1_U78" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="22" LOOP="VITIS_LOOP_108_3_VITIS_LOOP_110_4" OPTYPE="urem" PRAGMA="" RTLNAME="urem_19ns_4ns_3_23_1_U79" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln121" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_149_2</Name>
            <Loops>
                <VITIS_LOOP_147_1_VITIS_LOOP_149_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>73.337 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>73.337 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.337 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_147_1_VITIS_LOOP_149_2>
                        <Name>VITIS_LOOP_147_1_VITIS_LOOP_149_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>60.003 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_147_1_VITIS_LOOP_149_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:132~../EdgedetectBaseline_host/src/edgedetect.cpp:207</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_147_1_VITIS_LOOP_149_2>
                            <Name>VITIS_LOOP_147_1_VITIS_LOOP_149_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:147~../EdgedetectBaseline_host/src/edgedetect.cpp:207</SourceLocation>
                        </VITIS_LOOP_147_1_VITIS_LOOP_149_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>24</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>187</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_147_1_VITIS_LOOP_149_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln147_fu_103_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_1_VITIS_LOOP_149_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_109_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_147_1_VITIS_LOOP_149_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln149_fu_121_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_147_1_VITIS_LOOP_149_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_fu_127_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_1_VITIS_LOOP_149_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_1_fu_135_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_147_1_VITIS_LOOP_149_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln147_fu_141_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_1_VITIS_LOOP_149_2" OPTYPE="sub" PRAGMA="" RTLNAME="neg9_fu_214_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="neg9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_147_1_VITIS_LOOP_149_2" OPTYPE="setgt" PRAGMA="" RTLNAME="abscond10_fu_220_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="abscond10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_147_1_VITIS_LOOP_149_2" OPTYPE="select" PRAGMA="" RTLNAME="abs11_fu_226_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="abs11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_1_VITIS_LOOP_149_2" OPTYPE="add" PRAGMA="" RTLNAME="normal_factor_4_fu_238_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="normal_factor_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_1_VITIS_LOOP_149_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_182_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln149" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="convolve2d_horizontal_unsigned_char_unsigned_char_filter_U" SOURCE="" STORAGESIZE="8 9 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="convolve2d_horizontal_unsigned_char_unsigned_char_filter" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_158_3_VITIS_LOOP_160_4</Name>
            <Loops>
                <VITIS_LOOP_158_3_VITIS_LOOP_160_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1829873</Best-caseLatency>
                    <Average-caseLatency>1829873</Average-caseLatency>
                    <Worst-caseLatency>1829873</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.200 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.200 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.200 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1829790</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_158_3_VITIS_LOOP_160_4>
                        <Name>VITIS_LOOP_158_3_VITIS_LOOP_160_4</Name>
                        <Slack>4.87</Slack>
                        <TripCount>304964</TripCount>
                        <Latency>1829871</Latency>
                        <AbsoluteTimeLatency>12.200 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>94</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_158_3_VITIS_LOOP_160_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:130~../EdgedetectBaseline_host/src/edgedetect.cpp:207</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_158_3_VITIS_LOOP_160_4>
                            <Name>VITIS_LOOP_158_3_VITIS_LOOP_160_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:158~../EdgedetectBaseline_host/src/edgedetect.cpp:207</SourceLocation>
                        </VITIS_LOOP_158_3_VITIS_LOOP_160_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4668</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14639</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln158_fu_241_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_247_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln160_fu_259_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_fu_265_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next25_i74106_fu_273_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next25_i74106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln158_fu_279_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_311_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_325_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_335_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln167_fu_566_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_401_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln167_1_fu_586_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln167_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_430_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln167_2_fu_609_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln167_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp23_fu_459_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_468_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln167_3_fu_639_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln167_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_2_fu_497_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln167_4_fu_662_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln167_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_3_fu_526_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln167_5_fu_695_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln167_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="sub" PRAGMA="" RTLNAME="tmp4_fu_675_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_4_fu_622_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_738_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln170_fu_744_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="14" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_11s_6ns_8_15_1_U94" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln170_fu_774_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln170_fu_780_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="select" PRAGMA="" RTLNAME="pixel_fu_789_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="pixel" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_354_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_2_fu_360_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_3_VITIS_LOOP_160_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_1_fu_370_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2</Name>
            <Loops>
                <VITIS_LOOP_183_1_VITIS_LOOP_185_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>307225</Best-caseLatency>
                    <Average-caseLatency>307225</Average-caseLatency>
                    <Worst-caseLatency>307225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.048 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.048 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.048 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>307201</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_183_1_VITIS_LOOP_185_2>
                        <Name>VITIS_LOOP_183_1_VITIS_LOOP_185_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>307200</TripCount>
                        <Latency>307223</Latency>
                        <AbsoluteTimeLatency>2.048 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_183_1_VITIS_LOOP_185_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:178~../EdgedetectBaseline_host/src/edgedetect.cpp:209</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_183_1_VITIS_LOOP_185_2>
                            <Name>VITIS_LOOP_183_1_VITIS_LOOP_185_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:183~../EdgedetectBaseline_host/src/edgedetect.cpp:209</SourceLocation>
                        </VITIS_LOOP_183_1_VITIS_LOOP_185_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2673</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2375</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln183_fu_272_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_278_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln183" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln185_fu_290_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln178_fu_296_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln178_1_fu_521_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln178_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_1_fu_304_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln183_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln183_fu_310_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19ns_21ns_39_1_1_U101" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="22" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_19ns_4ns_3_23_1_U100" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_8_1_1_U102" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="sub" PRAGMA="" RTLNAME="neg12_fu_458_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="neg12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="setne" PRAGMA="" RTLNAME="abscond13_fu_464_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="abscond13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="select" PRAGMA="" RTLNAME="temp1_fu_470_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="temp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="sub" PRAGMA="" RTLNAME="neg15_fu_478_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="neg15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="setne" PRAGMA="" RTLNAME="abscond16_fu_484_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="abscond16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="select" PRAGMA="" RTLNAME="temp2_fu_490_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="temp2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln190_fu_498_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:190" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln190" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="select" PRAGMA="" RTLNAME="temp3_fu_504_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:190" STORAGESUBTYPE="" URAM="0" VARIABLE="temp3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln191_fu_512_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln191_1_fu_368_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln191_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_374_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln185" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_183_1_VITIS_LOOP_185_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln191_fu_549_p3" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln191" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect</Name>
            <Loops>
                <VITIS_LOOP_58_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5249984</Best-caseLatency>
                    <Average-caseLatency>5249984</Average-caseLatency>
                    <Worst-caseLatency>5249984</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.002 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.002 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.002 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5249985</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_3>
                        <Name>VITIS_LOOP_58_3</Name>
                        <Slack>4.87</Slack>
                        <TripCount>478</TripCount>
                        <Latency>358977</Latency>
                        <AbsoluteTimeLatency>2.393 ms</AbsoluteTimeLatency>
                        <IterationLatency>751</IterationLatency>
                        <PipelineDepth>751</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_edgedetect_Pipeline_VITIS_LOOP_60_4_fu_227</Instance>
                        </InstanceList>
                    </VITIS_LOOP_58_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:31~../EdgedetectBaseline_host/src/edgedetect.cpp:203</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_58_3>
                            <Name>VITIS_LOOP_58_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../EdgedetectBaseline_host/src/edgedetect.cpp:31~../EdgedetectBaseline_host/src/edgedetect.cpp:203</SourceLocation>
                        </VITIS_LOOP_58_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>380</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>20</UTIL_BRAM>
                    <DSP>26</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>22562</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>49682</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>18</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="28" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="image_gray_U" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:198" STORAGESIZE="8 51200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_gray" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="28" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="image_gray_1_U" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:198" STORAGESIZE="8 51200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_gray_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="28" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="image_gray_2_U" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:198" STORAGESIZE="8 51200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_gray_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="28" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="image_gray_3_U" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:198" STORAGESIZE="8 51200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_gray_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="28" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="image_gray_4_U" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:198" STORAGESIZE="8 51200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_gray_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="28" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="image_gray_5_U" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:198" STORAGESIZE="8 51200 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="image_gray_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="152" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp_buf_U" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:199" STORAGESIZE="8 307200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="temp_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_fu_307_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_340_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_363_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_346_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_369_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln58_fu_352_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln105_fu_379_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_fu_390_p2" SOURCE="../EdgedetectBaseline_host/src/edgedetect.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="58" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="image_rgb" index="0" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="image_rgb_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="image_rgb_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="image_rgb_1" access="W" description="Data signal of image_rgb" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_rgb" access="W" description="Bit 31 to 0 of image_rgb"/>
                    </fields>
                </register>
                <register offset="0x14" name="image_rgb_2" access="W" description="Data signal of image_rgb" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_rgb" access="W" description="Bit 63 to 32 of image_rgb"/>
                    </fields>
                </register>
                <register offset="0x1c" name="output_r_1" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 31 to 0 of output_r"/>
                    </fields>
                </register>
                <register offset="0x20" name="output_r_2" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 63 to 32 of output_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="image_rgb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="image_rgb"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="512" argName="image_rgb"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="output"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="512" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 8 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=58</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">image_rgb_1, 0x10, 32, W, Data signal of image_rgb, </column>
                    <column name="s_axi_control">image_rgb_2, 0x14, 32, W, Data signal of image_rgb, </column>
                    <column name="s_axi_control">output_r_1, 0x1c, 32, W, Data signal of output_r, </column>
                    <column name="s_axi_control">output_r_2, 0x20, 32, W, Data signal of output_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="image_rgb">inout, unsigned char*</column>
                    <column name="output">inout, unsigned char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="image_rgb">m_axi_gmem, interface, , channel=0</column>
                    <column name="image_rgb">s_axi_control, register, offset, name=image_rgb_1 offset=0x10 range=32</column>
                    <column name="image_rgb">s_axi_control, register, offset, name=image_rgb_2 offset=0x14 range=32</column>
                    <column name="output">m_axi_gmem, interface, , channel=0</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_1 offset=0x1c range=32</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_gmem">write, 4800, 512</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">image_rgb, ../EdgedetectBaseline_host/src/edgedetect.cpp:15:31, read, Inferred, 921600, VITIS_LOOP_10_1, ../EdgedetectBaseline_host/src/edgedetect.cpp:10:22, , </column>
                    <column name="m_axi_gmem">image_rgb, ../EdgedetectBaseline_host/src/edgedetect.cpp:16:31, read, Inferred, 921600, VITIS_LOOP_10_1, ../EdgedetectBaseline_host/src/edgedetect.cpp:10:22, , </column>
                    <column name="m_axi_gmem">image_rgb, ../EdgedetectBaseline_host/src/edgedetect.cpp:17:31, read, Inferred, 921600, VITIS_LOOP_10_1, ../EdgedetectBaseline_host/src/edgedetect.cpp:10:22, , </column>
                    <column name="m_axi_gmem">output, ../EdgedetectBaseline_host/src/edgedetect.cpp:71:67, write, Widen Fail, , VITIS_LOOP_60_4, ../EdgedetectBaseline_host/src/edgedetect.cpp:60:26, 214-307, Could not widen since type i8 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem">output, ../EdgedetectBaseline_host/src/edgedetect.cpp:71:67, write, Fail, , VITIS_LOOP_58_3, ../EdgedetectBaseline_host/src/edgedetect.cpp:58:22, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">output, ../EdgedetectBaseline_host/src/edgedetect.cpp:71:67, write, Inferred, 638, VITIS_LOOP_60_4, ../EdgedetectBaseline_host/src/edgedetect.cpp:60:26, , </column>
                    <column name="m_axi_gmem">output, ../EdgedetectBaseline_host/src/edgedetect.cpp:117:28, read, Widen Fail, , VITIS_LOOP_115_6, ../EdgedetectBaseline_host/src/edgedetect.cpp:115:35, 214-307, Could not widen since type i8 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem">output, ../EdgedetectBaseline_host/src/edgedetect.cpp:117:28, read, Fail, , VITIS_LOOP_113_5, ../EdgedetectBaseline_host/src/edgedetect.cpp:113:31, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">output, ../EdgedetectBaseline_host/src/edgedetect.cpp:117:28, read, Inferred, 3, VITIS_LOOP_115_6, ../EdgedetectBaseline_host/src/edgedetect.cpp:115:35, , </column>
                    <column name="m_axi_gmem">output, ../EdgedetectBaseline_host/src/edgedetect.cpp:167:28, read, Widen Fail, , VITIS_LOOP_165_6, ../EdgedetectBaseline_host/src/edgedetect.cpp:165:35, 214-307, Could not widen since type i8 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem">output, ../EdgedetectBaseline_host/src/edgedetect.cpp:167:28, read, Fail, , VITIS_LOOP_163_5, ../EdgedetectBaseline_host/src/edgedetect.cpp:163:31, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">output, ../EdgedetectBaseline_host/src/edgedetect.cpp:167:28, read, Inferred, 3, VITIS_LOOP_165_6, ../EdgedetectBaseline_host/src/edgedetect.cpp:165:35, , </column>
                    <column name="m_axi_gmem">output, ../EdgedetectBaseline_host/src/edgedetect.cpp:191:33, write, Widened, 4800, VITIS_LOOP_185_2, ../EdgedetectBaseline_host/src/edgedetect.cpp:185:27, , </column>
                    <column name="m_axi_gmem">output, ../EdgedetectBaseline_host/src/edgedetect.cpp:191:33, write, Inferred, 307200, VITIS_LOOP_183_1, ../EdgedetectBaseline_host/src/edgedetect.cpp:183:23, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="../EdgedetectBaseline_host/src/edgedetect.cpp:187" status="valid" parentFunction="combthreshold" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport/>
</profile>

