{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556492783086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556492783086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 02:06:22 2019 " "Processing started: Mon Apr 29 02:06:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556492783086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1556492783086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding --convert_bdf_to_verilog=C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding --convert_bdf_to_verilog=C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1556492783086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle " "Found entity 1: multicycle" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556492784059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556492784059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1556492784090 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "regadres1\[2..0\] " "Pin \"regadres1\[2..0\]\" overlaps another pin, block, or symbol" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 88 968 1144 104 "regadres1\[2..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Design Software" 0 -1 1556492784099 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "constant_value_generator inst9 " "Block or symbol \"constant_value_generator\" of instance \"inst9\" overlaps another block or symbol" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 152 2568 2760 232 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1556492784100 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "alu inst21 " "Block or symbol \"alu\" of instance \"inst21\" overlaps another block or symbol" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 152 2200 2392 296 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1556492784100 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registerfile inst11 " "Block or symbol \"registerfile\" of instance \"inst11\" overlaps another block or symbol" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { 144 1072 1256 320 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1556492784100 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "simple_reg inst3 " "Block or symbol \"simple_reg\" of instance \"inst3\" overlaps another block or symbol" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Desktop/archlab/archlabs/lab4/laboratory_practice/multicycle.bdf" { { -264 576 760 -152 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1556492784100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 5 s Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556492784128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 02:06:24 2019 " "Processing ended: Mon Apr 29 02:06:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556492784128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556492784128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556492784128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1556492784128 ""}
