# Reading X:/Quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# do RAMVerilogProject_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying X:/Quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {RAMVerilogProject_7_1200mv_125c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:24 on Oct 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." RAMVerilogProject_7_1200mv_125c_slow.vo 
# -- Compiling module HW2VerilogRAM
# -- Compiling module hard_block
# 
# Top level modules:
# 	HW2VerilogRAM
# End time: 12:49:24 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.HW2VerilogRAM
# vsim work.HW2VerilogRAM 
# Start time: 12:49:37 on Oct 29,2023
# Loading work.HW2VerilogRAM
# Loading work.hard_block
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(253): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(266): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(279): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(292): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(305): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(318): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(331): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(344): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(357): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(370): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(383): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(396): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(409): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(422): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(435): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(448): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(461): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(474): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(487): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(500): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(513): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(526): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(539): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(552): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(565): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(578): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(591): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(604): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(617): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(630): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(643): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(656): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(669): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(679): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(689): Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(702): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(712): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(722): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(732): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(742): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(752): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(762): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(772): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(782): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(792): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(802): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(812): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(822): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(832): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(842): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(852): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(862): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(872): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(882): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(892): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(902): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(912): Instantiation of 'cycloneive_ram_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(960): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(970): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(980): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(990): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1000): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1010): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1020): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1030): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1040): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1050): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1060): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1070): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1080): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1090): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1100): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1110): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1120): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1130): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1140): Instantiation of 'cycloneive_ram_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# Error loading design
# End time: 12:49:38 on Oct 29,2023, Elapsed time: 0:00:01
# Errors: 76, Warnings: 0
vsim work.hard_block
# vsim work.hard_block 
# Start time: 12:49:52 on Oct 29,2023
# Loading work.hard_block
quit -sim
# End time: 12:50:20 on Oct 29,2023, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
vsim work.HW2VerilogRAM
# vsim work.HW2VerilogRAM 
# Start time: 12:50:23 on Oct 29,2023
# Loading work.HW2VerilogRAM
# Loading work.hard_block
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(253): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(266): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(279): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(292): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(305): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(318): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(331): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(344): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(357): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(370): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(383): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(396): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(409): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(422): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(435): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(448): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(461): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(474): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(487): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(500): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(513): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(526): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(539): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(552): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(565): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(578): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(591): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(604): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(617): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(630): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(643): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(656): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(669): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(679): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(689): Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(702): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(712): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(722): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(732): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(742): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(752): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(762): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(772): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(782): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(792): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(802): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(812): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(822): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(832): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(842): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(852): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(862): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(872): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(882): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(892): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(902): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(912): Instantiation of 'cycloneive_ram_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(960): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(970): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(980): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(990): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1000): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1010): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1020): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1030): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1040): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1050): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1060): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1070): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1080): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1090): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1100): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1110): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1120): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1130): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1140): Instantiation of 'cycloneive_ram_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# Error loading design
# End time: 12:50:23 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 76, Warnings: 0
vsim work.HW2VerilogRAM
# vsim work.HW2VerilogRAM 
# Start time: 12:50:25 on Oct 29,2023
# Loading work.HW2VerilogRAM
# Loading work.hard_block
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(253): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(266): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(279): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(292): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(305): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(318): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(331): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(344): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(357): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(370): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(383): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(396): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(409): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(422): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(435): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(448): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(461): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(474): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(487): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(500): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(513): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(526): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(539): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(552): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(565): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(578): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(591): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(604): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(617): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(630): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(643): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(656): Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(669): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(679): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(689): Instantiation of 'cycloneive_clkctrl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(702): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(712): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(722): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(732): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(742): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(752): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(762): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(772): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(782): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(792): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(802): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(812): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(822): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(832): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(842): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(852): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(862): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(872): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(882): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(892): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(902): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(912): Instantiation of 'cycloneive_ram_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(960): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(970): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(980): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(990): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1000): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1010): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1020): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1030): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1040): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1050): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1060): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1070): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1080): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1090): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1100): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1110): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1120): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1130): Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# ** Error: (vsim-3033) RAMVerilogProject_7_1200mv_125c_slow.vo(1140): Instantiation of 'cycloneive_ram_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
#         Searched libraries:
#             X:/Graduate/ECEN5863/ProgrammableLogic/Homework3/HW3Q4/RAMVerilogProject/simulation/modelsim/gate_work
# Error loading design
# End time: 12:50:25 on Oct 29,2023, Elapsed time: 0:00:00
# Errors: 76, Warnings: 0
vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /HW2VerilogRAM=RAMVerilogProject_7_1200mv_125c_v_slow.sdo -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" work.HW2VerilogRAM
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /HW2VerilogRAM=RAMVerilogProject_7_1200mv_125c_v_slow.sdo -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" work.HW2VerilogRAM 
# Start time: 12:53:48 on Oct 29,2023
# Loading work.HW2VerilogRAM
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from RAMVerilogProject_7_1200mv_125c_v_slow.sdo
# Loading instances from RAMVerilogProject_7_1200mv_125c_v_slow.sdo
# Loading timing data from RAMVerilogProject_7_1200mv_125c_v_slow.sdo
# Loading timing data from RAMVerilogProject_7_1200mv_125c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /HW2VerilogRAM File: RAMVerilogProject_7_1200mv_125c_slow.vo
add wave -position end  sim:/HW2VerilogRAM/address
add wave -position end  sim:/HW2VerilogRAM/clock
add wave -position end  sim:/HW2VerilogRAM/data
add wave -position end  sim:/HW2VerilogRAM/wren
add wave -position end  sim:/HW2VerilogRAM/q
noforce sim:/HW2VerilogRAM/clock
force -freeze sim:/HW2VerilogRAM/clock 1 0, 0 {5000 ps} -r 10ns
force -freeze sim:/HW2VerilogRAM/address 0000000 0
force -freeze sim:/HW2VerilogRAM/data 10101010101010101010101010101010 0
force -freeze sim:/HW2VerilogRAM/wren 0 0
run
run
run
force -freeze sim:/HW2VerilogRAM/wren 1 0
run
force -freeze sim:/HW2VerilogRAM/wren 0 0
run
run
force -freeze sim:/HW2VerilogRAM/address 0000001 0
run
run
run
force -freeze sim:/HW2VerilogRAM/wren 1 0
run
force -freeze sim:/HW2VerilogRAM/wren 0 0
run
run
run
# End time: 13:10:52 on Oct 29,2023, Elapsed time: 0:17:04
# Errors: 0, Warnings: 0
