Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jun 20 17:38:19 2022
| Host         : delltower5810 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file CLRX_wrapper_timing_summary_routed.rpt -pb CLRX_wrapper_timing_summary_routed.pb -rpx CLRX_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CLRX_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/hash_dna/inst/DNA_i/FSM_sequential_CURR_STATE_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/hash_dna/inst/DNA_i/FSM_sequential_CURR_STATE_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 26 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 10 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.461        0.000                      0                36974        0.050        0.000                      0                36950        0.000        0.000                       0                 16668  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLRX_i/clk_wiz_0/inst/clk_in1                                                               {0.000 5.000}        10.000          100.000         
  clk_out1_CLRX_clk_wiz_0_0                                                                 {0.000 5.000}        10.000          100.000         
  clk_out2_CLRX_clk_wiz_0_0                                                                 {0.000 5.000}        10.000          100.000         
  clk_out3_CLRX_clk_wiz_0_0                                                                 {0.000 5.000}        10.000          100.000         
  clkfbout_CLRX_clk_wiz_0_0                                                                 {0.000 5.000}        10.000          100.000         
CLRX_i/clk_wiz_1/inst/clk_in1                                                               {0.000 5.000}        10.000          100.000         
  clk_out1_CLRX_clk_wiz_1_0                                                                 {0.000 5.000}        10.000          100.000         
  clk_out2_CLRX_clk_wiz_1_0                                                                 {0.000 5.000}        10.000          100.000         
  clk_out3_CLRX_clk_wiz_1_0                                                                 {0.000 5.000}        10.000          100.000         
  clkfbout_CLRX_clk_wiz_1_0                                                                 {0.000 5.000}        10.000          100.000         
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
clk_fpga_1                                                                                  {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLRX_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_CLRX_clk_wiz_0_0                                                                       3.430        0.000                      0                  675        0.060        0.000                      0                  675        3.750        0.000                       0                   370  
  clk_out2_CLRX_clk_wiz_0_0                                                                                                                                                                                                                   7.845        0.000                       0                    12  
  clk_out3_CLRX_clk_wiz_0_0                                                                       5.573        0.000                      0                  601        0.166        0.000                      0                  601        3.750        0.000                       0                   171  
  clkfbout_CLRX_clk_wiz_0_0                                                                                                                                                                                                                   7.845        0.000                       0                     3  
CLRX_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_CLRX_clk_wiz_1_0                                                                       0.535        0.000                      0                  675        0.080        0.000                      0                  675        3.750        0.000                       0                   370  
  clk_out2_CLRX_clk_wiz_1_0                                                                                                                                                                                                                   7.845        0.000                       0                    12  
  clk_out3_CLRX_clk_wiz_1_0                                                                       4.907        0.000                      0                  601        0.127        0.000                      0                  601        3.750        0.000                       0                   171  
  clkfbout_CLRX_clk_wiz_1_0                                                                                                                                                                                                                   7.845        0.000                       0                     3  
clk_fpga_0                                                                                        0.461        0.000                      0                32650        0.050        0.000                      0                32650        0.000        0.000                       0                 15068  
clk_fpga_1                                                                                                                                                                                                                                    0.264        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.209        0.000                      0                  928        0.084        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_CLRX_clk_wiz_0_0                                                                   clk_out3_CLRX_clk_wiz_0_0                                                                         5.069        0.000                      0                    5        0.718        0.000                      0                    5  
clk_out1_CLRX_clk_wiz_1_0                                                                   clk_out3_CLRX_clk_wiz_1_0                                                                         5.206        0.000                      0                    5        0.842        0.000                      0                    5  
clk_out1_CLRX_clk_wiz_0_0                                                                   clk_fpga_0                                                                                        4.242        0.000                      0                   62        0.098        0.000                      0                   58  
clk_out1_CLRX_clk_wiz_1_0                                                                   clk_fpga_0                                                                                        2.788        0.000                      0                   62        0.077        0.000                      0                   58  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.695        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.570        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        5.971        0.000                      0                  190        0.319        0.000                      0                  190  
**async_default**                                                                           clk_out1_CLRX_clk_wiz_0_0                                                                   clk_out1_CLRX_clk_wiz_0_0                                                                         4.916        0.000                      0                  164        0.544        0.000                      0                  164  
**async_default**                                                                           clk_out3_CLRX_clk_wiz_0_0                                                                   clk_out1_CLRX_clk_wiz_0_0                                                                         7.216        0.000                      0                    4        0.228        0.000                      0                    4  
**async_default**                                                                           clk_out1_CLRX_clk_wiz_1_0                                                                   clk_out1_CLRX_clk_wiz_1_0                                                                         5.122        0.000                      0                  164        0.639        0.000                      0                  164  
**async_default**                                                                           clk_out3_CLRX_clk_wiz_1_0                                                                   clk_out1_CLRX_clk_wiz_1_0                                                                         7.185        0.000                      0                    4        0.255        0.000                      0                    4  
**async_default**                                                                           clk_out3_CLRX_clk_wiz_0_0                                                                   clk_out3_CLRX_clk_wiz_0_0                                                                         7.222        0.000                      0                   34        0.460        0.000                      0                   34  
**async_default**                                                                           clk_out3_CLRX_clk_wiz_1_0                                                                   clk_out3_CLRX_clk_wiz_1_0                                                                         6.848        0.000                      0                   34        0.401        0.000                      0                   34  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.955        0.000                      0                  100        0.400        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLRX_i/clk_wiz_0/inst/clk_in1
  To Clock:  CLRX_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLRX_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLRX_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CLRX_clk_wiz_0_0
  To Clock:  clk_out1_CLRX_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.890ns (13.888%)  route 5.519ns (86.112%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.633ns = ( 10.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.787     1.860    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X98Y91         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE (Prop_fdre_C_Q)         0.518     2.378 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/Q
                         net (fo=2, routed)           0.821     3.199    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[6]_0[1]
    SLICE_X97Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.323 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3/O
                         net (fo=1, routed)           0.263     3.586    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3_n_0
    SLICE_X97Y91         LUT4 (Prop_lut4_I3_O)        0.124     3.710 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2/O
                         net (fo=77, routed)          4.434     8.145    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.269 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range[19]_i_1/O
                         net (fo=1, routed)           0.000     8.269    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range[19]_i_1_n_0
    SLICE_X49Y100        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.655    10.633    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X49Y100        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[19]/C
                         clock pessimism              1.109    11.742    
                         clock uncertainty           -0.074    11.668    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)        0.031    11.699    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[19]
  -------------------------------------------------------------------
                         required time                         11.699    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 0.890ns (14.007%)  route 5.464ns (85.993%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.622ns = ( 10.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.787     1.860    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X98Y91         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE (Prop_fdre_C_Q)         0.518     2.378 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/Q
                         net (fo=2, routed)           0.821     3.199    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[6]_0[1]
    SLICE_X97Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.323 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3/O
                         net (fo=1, routed)           0.263     3.586    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3_n_0
    SLICE_X97Y91         LUT4 (Prop_lut4_I3_O)        0.124     3.710 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2/O
                         net (fo=77, routed)          4.380     8.090    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2_n_0
    SLICE_X51Y100        LUT6 (Prop_lut6_I1_O)        0.124     8.214 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[9]_i_1/O
                         net (fo=1, routed)           0.000     8.214    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[9]_i_1_n_0
    SLICE_X51Y100        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.644    10.622    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X51Y100        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[9]/C
                         clock pessimism              1.109    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X51Y100        FDPE (Setup_fdpe_C_D)        0.031    11.688    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[9]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 0.890ns (14.421%)  route 5.282ns (85.579%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.633ns = ( 10.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.787     1.860    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X98Y91         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE (Prop_fdre_C_Q)         0.518     2.378 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/Q
                         net (fo=2, routed)           0.821     3.199    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[6]_0[1]
    SLICE_X97Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.323 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3/O
                         net (fo=1, routed)           0.263     3.586    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3_n_0
    SLICE_X97Y91         LUT4 (Prop_lut4_I3_O)        0.124     3.710 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2/O
                         net (fo=77, routed)          4.197     7.908    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.032 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range[22]_i_1/O
                         net (fo=1, routed)           0.000     8.032    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range[22]_i_1_n_0
    SLICE_X49Y100        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.655    10.633    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X49Y100        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[22]/C
                         clock pessimism              1.109    11.742    
                         clock uncertainty           -0.074    11.668    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)        0.031    11.699    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[22]
  -------------------------------------------------------------------
                         required time                         11.699    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 0.890ns (14.439%)  route 5.274ns (85.561%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.633ns = ( 10.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.787     1.860    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X98Y91         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE (Prop_fdre_C_Q)         0.518     2.378 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/Q
                         net (fo=2, routed)           0.821     3.199    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[6]_0[1]
    SLICE_X97Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.323 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3/O
                         net (fo=1, routed)           0.263     3.586    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3_n_0
    SLICE_X97Y91         LUT4 (Prop_lut4_I3_O)        0.124     3.710 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2/O
                         net (fo=77, routed)          4.190     7.900    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.024 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[23]_i_1/O
                         net (fo=1, routed)           0.000     8.024    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[23]_i_1_n_0
    SLICE_X49Y101        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.655    10.633    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X49Y101        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[23]/C
                         clock pessimism              1.109    11.742    
                         clock uncertainty           -0.074    11.668    
    SLICE_X49Y101        FDPE (Setup_fdpe_C_D)        0.032    11.700    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[23]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.890ns (14.446%)  route 5.271ns (85.554%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.633ns = ( 10.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.787     1.860    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X98Y91         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE (Prop_fdre_C_Q)         0.518     2.378 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/Q
                         net (fo=2, routed)           0.821     3.199    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[6]_0[1]
    SLICE_X97Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.323 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3/O
                         net (fo=1, routed)           0.263     3.586    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3_n_0
    SLICE_X97Y91         LUT4 (Prop_lut4_I3_O)        0.124     3.710 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2/O
                         net (fo=77, routed)          4.187     7.897    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[16]_i_1/O
                         net (fo=1, routed)           0.000     8.021    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[16]_i_1_n_0
    SLICE_X49Y101        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.655    10.633    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X49Y101        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[16]/C
                         clock pessimism              1.109    11.742    
                         clock uncertainty           -0.074    11.668    
    SLICE_X49Y101        FDPE (Setup_fdpe_C_D)        0.031    11.699    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[16]
  -------------------------------------------------------------------
                         required time                         11.699    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.890ns (14.643%)  route 5.188ns (85.357%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.622ns = ( 10.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.787     1.860    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X98Y91         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE (Prop_fdre_C_Q)         0.518     2.378 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/Q
                         net (fo=2, routed)           0.821     3.199    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[6]_0[1]
    SLICE_X97Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.323 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3/O
                         net (fo=1, routed)           0.263     3.586    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3_n_0
    SLICE_X97Y91         LUT4 (Prop_lut4_I3_O)        0.124     3.710 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2/O
                         net (fo=77, routed)          4.104     7.814    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2_n_0
    SLICE_X51Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.938 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[10]_i_1/O
                         net (fo=1, routed)           0.000     7.938    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[10]_i_1_n_0
    SLICE_X51Y100        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.644    10.622    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X51Y100        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[10]/C
                         clock pessimism              1.109    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X51Y100        FDPE (Setup_fdpe_C_D)        0.029    11.686    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[10]
  -------------------------------------------------------------------
                         required time                         11.686    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 0.890ns (14.651%)  route 5.185ns (85.349%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.622ns = ( 10.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.787     1.860    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X98Y91         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE (Prop_fdre_C_Q)         0.518     2.378 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/Q
                         net (fo=2, routed)           0.821     3.199    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[6]_0[1]
    SLICE_X97Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.323 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3/O
                         net (fo=1, routed)           0.263     3.586    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3_n_0
    SLICE_X97Y91         LUT4 (Prop_lut4_I3_O)        0.124     3.710 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2/O
                         net (fo=77, routed)          4.101     7.811    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2_n_0
    SLICE_X51Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.935 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[8]_i_1/O
                         net (fo=1, routed)           0.000     7.935    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[8]_i_1_n_0
    SLICE_X51Y100        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.644    10.622    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X51Y100        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[8]/C
                         clock pessimism              1.109    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X51Y100        FDPE (Setup_fdpe_C_D)        0.031    11.688    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[8]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 0.890ns (14.617%)  route 5.199ns (85.383%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.622ns = ( 10.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.787     1.860    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X98Y91         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE (Prop_fdre_C_Q)         0.518     2.378 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/Q
                         net (fo=2, routed)           0.821     3.199    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[6]_0[1]
    SLICE_X97Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.323 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3/O
                         net (fo=1, routed)           0.263     3.586    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3_n_0
    SLICE_X97Y91         LUT4 (Prop_lut4_I3_O)        0.124     3.710 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2/O
                         net (fo=77, routed)          4.115     7.825    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.949 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range[11]_i_1/O
                         net (fo=1, routed)           0.000     7.949    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range[11]_i_1_n_0
    SLICE_X50Y100        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.644    10.622    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X50Y100        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[11]/C
                         clock pessimism              1.109    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X50Y100        FDCE (Setup_fdce_C_D)        0.077    11.734    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[11]
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 0.890ns (14.624%)  route 5.196ns (85.376%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.622ns = ( 10.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.787     1.860    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X98Y91         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE (Prop_fdre_C_Q)         0.518     2.378 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/Q
                         net (fo=2, routed)           0.821     3.199    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[6]_0[1]
    SLICE_X97Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.323 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3/O
                         net (fo=1, routed)           0.263     3.586    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3_n_0
    SLICE_X97Y91         LUT4 (Prop_lut4_I3_O)        0.124     3.710 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2/O
                         net (fo=77, routed)          4.112     7.822    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I1_O)        0.124     7.946 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[11]_i_1/O
                         net (fo=1, routed)           0.000     7.946    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[11]_i_1_n_0
    SLICE_X50Y100        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.644    10.622    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X50Y100        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[11]/C
                         clock pessimism              1.109    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X50Y100        FDPE (Setup_fdpe_C_D)        0.081    11.738    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[11]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 0.890ns (14.694%)  route 5.167ns (85.306%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 10.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.787     1.860    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X98Y91         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDRE (Prop_fdre_C_Q)         0.518     2.378 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[1]/Q
                         net (fo=2, routed)           0.821     3.199    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_data_reg[6]_0[1]
    SLICE_X97Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.323 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3/O
                         net (fo=1, routed)           0.263     3.586    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_3_n_0
    SLICE_X97Y91         LUT4 (Prop_lut4_I3_O)        0.124     3.710 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2/O
                         net (fo=77, routed)          4.083     7.793    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_ready_i_2_n_0
    SLICE_X46Y102        LUT6 (Prop_lut6_I1_O)        0.124     7.917 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[18]_i_1/O
                         net (fo=1, routed)           0.000     7.917    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match[18]_i_1_n_0
    SLICE_X46Y102        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.656    10.634    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X46Y102        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[18]/C
                         clock pessimism              1.109    11.743    
                         clock uncertainty           -0.074    11.669    
    SLICE_X46Y102        FDPE (Setup_fdpe_C_D)        0.077    11.746    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[18]
  -------------------------------------------------------------------
                         required time                         11.746    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.070%)  route 0.172ns (54.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.575     1.027    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.172     1.340    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.842     0.943    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.097     1.040    
    SLICE_X58Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.280    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.070%)  route 0.172ns (54.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.575     1.027    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.172     1.340    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.842     0.943    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.097     1.040    
    SLICE_X58Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.280    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.070%)  route 0.172ns (54.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.575     1.027    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.172     1.340    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.842     0.943    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.097     1.040    
    SLICE_X58Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.280    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.070%)  route 0.172ns (54.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.575     1.027    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.172     1.340    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.842     0.943    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.097     1.040    
    SLICE_X58Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.280    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.070%)  route 0.172ns (54.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.575     1.027    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.172     1.340    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.842     0.943    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/CLK
                         clock pessimism              0.097     1.040    
    SLICE_X58Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.280    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.070%)  route 0.172ns (54.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.575     1.027    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.172     1.340    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.842     0.943    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.097     1.040    
    SLICE_X58Y32         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.280    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.070%)  route 0.172ns (54.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.575     1.027    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.172     1.340    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X58Y32         RAMS32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.842     0.943    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X58Y32         RAMS32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD/CLK
                         clock pessimism              0.097     1.040    
    SLICE_X58Y32         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.280    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.070%)  route 0.172ns (54.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.575     1.027    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=43, routed)          0.172     1.340    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD3
    SLICE_X58Y32         RAMS32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.842     0.943    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X58Y32         RAMS32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism              0.097     1.040    
    SLICE_X58Y32         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.280    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.575     1.027    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=45, routed)          0.263     1.431    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD1
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.842     0.943    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.097     1.040    
    SLICE_X58Y32         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.349    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.575     1.027    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141     1.168 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=45, routed)          0.263     1.431    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/ADDRD1
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.842     0.943    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X58Y32         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.097     1.040    
    SLICE_X58Y32         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.349    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CLRX_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X52Y99     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X51Y100    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X50Y100    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X54Y100    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X53Y100    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X52Y100    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X60Y100    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[15]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X49Y101    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y32     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y29     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y29     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_X/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_CLRX_clk_wiz_0_0
  To Clock:  clk_out2_CLRX_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_CLRX_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         10.000      8.333      ILOGIC_X1Y98     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/iserdes_ddr_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         10.000      8.333      ILOGIC_X1Y98     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/iserdes_ddr_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         10.000      8.333      ILOGIC_X1Y96     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/iserdes_ddr_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         10.000      8.333      ILOGIC_X1Y96     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/iserdes_ddr_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         10.000      8.333      ILOGIC_X1Y92     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/iserdes_ddr_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         10.000      8.333      ILOGIC_X1Y92     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/iserdes_ddr_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         10.000      8.333      ILOGIC_X1Y90     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/iserdes_ddr_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         10.000      8.333      ILOGIC_X1Y90     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/iserdes_ddr_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         10.000      8.333      ILOGIC_X1Y129    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/iserdes_ddr_clk/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_CLRX_clk_wiz_0_0
  To Clock:  clk_out3_CLRX_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.932ns (22.017%)  route 3.301ns (77.983%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.526ns = ( 10.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X59Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     2.244 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/Q
                         net (fo=4, routed)           0.929     3.174    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bsclk0/counter_reg[0]
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.150     3.324 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_2/O
                         net (fo=5, routed)           1.443     4.767    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter2
    SLICE_X66Y89         LUT5 (Prop_lut5_I1_O)        0.326     5.093 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_1__2/O
                         net (fo=5, routed)           0.929     6.021    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter0
    SLICE_X84Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.548    10.526    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X84Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_reg/C
                         clock pessimism              1.210    11.735    
                         clock uncertainty           -0.074    11.661    
    SLICE_X84Y91         FDCE (Setup_fdce_C_D)       -0.067    11.594    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_reg
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/bitslip_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.932ns (22.059%)  route 3.293ns (77.941%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.526ns = ( 10.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X59Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     2.244 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/Q
                         net (fo=4, routed)           0.929     3.174    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bsclk0/counter_reg[0]
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.150     3.324 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_2/O
                         net (fo=5, routed)           1.003     4.326    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter2
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.326     4.652 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_1/O
                         net (fo=5, routed)           1.361     6.013    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/E[0]
    SLICE_X84Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.548    10.526    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/div8_clk_x
    SLICE_X84Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/bitslip_reg/C
                         clock pessimism              1.210    11.735    
                         clock uncertainty           -0.074    11.661    
    SLICE_X84Y91         FDCE (Setup_fdce_C_D)       -0.058    11.603    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/bitslip_reg
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs03/bitslip_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.932ns (22.114%)  route 3.282ns (77.885%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.526ns = ( 10.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X59Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     2.244 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/Q
                         net (fo=4, routed)           0.929     3.174    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bsclk0/counter_reg[0]
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.150     3.324 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_2/O
                         net (fo=5, routed)           1.102     4.426    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter2
    SLICE_X53Y93         LUT5 (Prop_lut5_I1_O)        0.326     4.752 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_1__3/O
                         net (fo=5, routed)           1.251     6.003    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs03/E[0]
    SLICE_X84Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs03/bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.548    10.526    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs03/div8_clk_x
    SLICE_X84Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs03/bitslip_reg/C
                         clock pessimism              1.210    11.735    
                         clock uncertainty           -0.074    11.661    
    SLICE_X84Y91         FDCE (Setup_fdce_C_D)       -0.061    11.600    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs03/bitslip_reg
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/bitslip_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.932ns (23.432%)  route 3.045ns (76.568%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.526ns = ( 10.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X59Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     2.244 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/Q
                         net (fo=4, routed)           0.929     3.174    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bsclk0/counter_reg[0]
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.150     3.324 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_2/O
                         net (fo=5, routed)           1.303     4.627    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter2
    SLICE_X66Y90         LUT5 (Prop_lut5_I1_O)        0.326     4.953 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_1__1/O
                         net (fo=5, routed)           0.813     5.766    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/E[0]
    SLICE_X84Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.548    10.526    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/div8_clk_x
    SLICE_X84Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/bitslip_reg/C
                         clock pessimism              1.210    11.735    
                         clock uncertainty           -0.074    11.661    
    SLICE_X84Y91         FDCE (Setup_fdce_C_D)       -0.081    11.580    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/bitslip_reg
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.932ns (25.211%)  route 2.765ns (74.789%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 10.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X59Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     2.244 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/Q
                         net (fo=4, routed)           0.929     3.174    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bsclk0/counter_reg[0]
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.150     3.324 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_2/O
                         net (fo=5, routed)           1.443     4.767    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter2
    SLICE_X66Y89         LUT5 (Prop_lut5_I1_O)        0.326     5.093 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_1__2/O
                         net (fo=5, routed)           0.393     5.485    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter0
    SLICE_X66Y89         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.542    10.520    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X66Y89         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[0]/C
                         clock pessimism              1.210    11.729    
                         clock uncertainty           -0.074    11.655    
    SLICE_X66Y89         FDCE (Setup_fdce_C_CE)      -0.169    11.486    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.932ns (25.211%)  route 2.765ns (74.789%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 10.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X59Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     2.244 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/Q
                         net (fo=4, routed)           0.929     3.174    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bsclk0/counter_reg[0]
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.150     3.324 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_2/O
                         net (fo=5, routed)           1.443     4.767    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter2
    SLICE_X66Y89         LUT5 (Prop_lut5_I1_O)        0.326     5.093 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_1__2/O
                         net (fo=5, routed)           0.393     5.485    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter0
    SLICE_X66Y89         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.542    10.520    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X66Y89         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[1]/C
                         clock pessimism              1.210    11.729    
                         clock uncertainty           -0.074    11.655    
    SLICE_X66Y89         FDCE (Setup_fdce_C_CE)      -0.169    11.486    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.932ns (25.211%)  route 2.765ns (74.789%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 10.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X59Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     2.244 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/Q
                         net (fo=4, routed)           0.929     3.174    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bsclk0/counter_reg[0]
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.150     3.324 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_2/O
                         net (fo=5, routed)           1.443     4.767    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter2
    SLICE_X66Y89         LUT5 (Prop_lut5_I1_O)        0.326     5.093 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_1__2/O
                         net (fo=5, routed)           0.393     5.485    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter0
    SLICE_X66Y89         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.542    10.520    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X66Y89         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[2]/C
                         clock pessimism              1.210    11.729    
                         clock uncertainty           -0.074    11.655    
    SLICE_X66Y89         FDCE (Setup_fdce_C_CE)      -0.169    11.486    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.932ns (25.211%)  route 2.765ns (74.789%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 10.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X59Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     2.244 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/Q
                         net (fo=4, routed)           0.929     3.174    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bsclk0/counter_reg[0]
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.150     3.324 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_2/O
                         net (fo=5, routed)           1.443     4.767    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter2
    SLICE_X66Y89         LUT5 (Prop_lut5_I1_O)        0.326     5.093 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_1__2/O
                         net (fo=5, routed)           0.393     5.485    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter0
    SLICE_X66Y89         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.542    10.520    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X66Y89         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[3]/C
                         clock pessimism              1.210    11.729    
                         clock uncertainty           -0.074    11.655    
    SLICE_X66Y89         FDCE (Setup_fdce_C_CE)      -0.169    11.486    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.486    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.932ns (27.423%)  route 2.467ns (72.577%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 10.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X59Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     2.244 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/Q
                         net (fo=4, routed)           0.929     3.174    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bsclk0/counter_reg[0]
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.150     3.324 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_2/O
                         net (fo=5, routed)           1.003     4.326    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter2
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.326     4.652 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_1/O
                         net (fo=5, routed)           0.534     5.187    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/E[0]
    SLICE_X49Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.479    10.457    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/div8_clk_x
    SLICE_X49Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[0]/C
                         clock pessimism              1.109    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X49Y91         FDCE (Setup_fdce_C_CE)      -0.205    11.287    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.287    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.932ns (27.423%)  route 2.467ns (72.577%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 10.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X59Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     2.244 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/Q
                         net (fo=4, routed)           0.929     3.174    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bsclk0/counter_reg[0]
    SLICE_X59Y93         LUT3 (Prop_lut3_I0_O)        0.150     3.324 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_2/O
                         net (fo=5, routed)           1.003     4.326    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/slip_counter2
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.326     4.652 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_i_1/O
                         net (fo=5, routed)           0.534     5.187    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/E[0]
    SLICE_X49Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.479    10.457    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/div8_clk_x
    SLICE_X49Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[1]/C
                         clock pessimism              1.109    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X49Y91         FDCE (Setup_fdce_C_CE)      -0.205    11.287    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.287    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                  6.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[2].mem/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.109%)  route 0.327ns (69.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.720     1.173    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X107Y100       FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141     1.314 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_data_reg[2]/Q
                         net (fo=2, routed)           0.327     1.641    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[2].mem/D
    SLICE_X104Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[2].mem/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.881     0.982    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[2].mem/WCLK
    SLICE_X104Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[2].mem/SP/CLK
                         clock pessimism              0.346     1.329    
    SLICE_X104Y93        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.475    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[2].mem/SP
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[0].mem/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.676%)  route 0.334ns (70.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    -0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.692     1.145    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X105Y105       FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.141     1.286 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_data_reg[0]/Q
                         net (fo=2, routed)           0.334     1.620    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[0].mem/D
    SLICE_X104Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[0].mem/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.881     0.982    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[0].mem/WCLK
    SLICE_X104Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[0].mem/SP/CLK
                         clock pessimism              0.346     1.329    
    SLICE_X104Y93        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121     1.450    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[0].mem/SP
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[4].mem/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.724%)  route 0.239ns (59.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.609     1.061    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X100Y90        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.225 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/Q
                         net (fo=121, routed)         0.239     1.464    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[4].mem/A4
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[4].mem/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.880     0.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[4].mem/WCLK
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[4].mem/DP/CLK
                         clock pessimism              0.097     1.078    
    SLICE_X100Y93        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.278    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[4].mem/DP
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[4].mem/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.724%)  route 0.239ns (59.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.609     1.061    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X100Y90        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.225 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/Q
                         net (fo=121, routed)         0.239     1.464    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[4].mem/A4
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[4].mem/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.880     0.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[4].mem/WCLK
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[4].mem/SP/CLK
                         clock pessimism              0.097     1.078    
    SLICE_X100Y93        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.278    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[4].mem/SP
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[5].mem/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.724%)  route 0.239ns (59.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.609     1.061    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X100Y90        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.225 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/Q
                         net (fo=121, routed)         0.239     1.464    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[5].mem/A4
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[5].mem/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.880     0.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[5].mem/WCLK
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[5].mem/DP/CLK
                         clock pessimism              0.097     1.078    
    SLICE_X100Y93        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.278    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[5].mem/DP
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[5].mem/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.724%)  route 0.239ns (59.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.609     1.061    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X100Y90        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.225 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/Q
                         net (fo=121, routed)         0.239     1.464    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[5].mem/A4
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[5].mem/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.880     0.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[5].mem/WCLK
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[5].mem/SP/CLK
                         clock pessimism              0.097     1.078    
    SLICE_X100Y93        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.278    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[5].mem/SP
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[6].mem/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.724%)  route 0.239ns (59.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.609     1.061    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X100Y90        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.225 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/Q
                         net (fo=121, routed)         0.239     1.464    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[6].mem/A4
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[6].mem/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.880     0.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[6].mem/WCLK
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[6].mem/DP/CLK
                         clock pessimism              0.097     1.078    
    SLICE_X100Y93        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.278    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[6].mem/DP
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[6].mem/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.724%)  route 0.239ns (59.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.609     1.061    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X100Y90        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.225 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/Q
                         net (fo=121, routed)         0.239     1.464    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[6].mem/A4
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[6].mem/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.880     0.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[6].mem/WCLK
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[6].mem/SP/CLK
                         clock pessimism              0.097     1.078    
    SLICE_X100Y93        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.278    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[6].mem/SP
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[7].mem/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.724%)  route 0.239ns (59.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.609     1.061    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X100Y90        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.225 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/Q
                         net (fo=121, routed)         0.239     1.464    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[7].mem/A4
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[7].mem/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.880     0.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[7].mem/WCLK
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[7].mem/DP/CLK
                         clock pessimism              0.097     1.078    
    SLICE_X100Y93        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.278    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[7].mem/DP
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[7].mem/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.724%)  route 0.239ns (59.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.609     1.061    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X100Y90        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDPE (Prop_fdpe_C_Q)         0.164     1.225 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/Q
                         net (fo=121, routed)         0.239     1.464    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[7].mem/A4
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[7].mem/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.880     0.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[7].mem/WCLK
    SLICE_X100Y93        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[7].mem/SP/CLK
                         clock pessimism              0.097     1.078    
    SLICE_X100Y93        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.278    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/genblk1[7].mem/SP
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_CLRX_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y98     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y96     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y92     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y90     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y130    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y129    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/C
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         10.000      8.333      ILOGIC_X1Y98     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/iserdes_ddr_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         10.000      8.333      ILOGIC_X1Y96     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/iserdes_ddr_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         10.000      8.333      ILOGIC_X1Y92     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/iserdes_ddr_m/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y87    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y87    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y87    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y87    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y87    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y87    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y87    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y87    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y87    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/genblk1[0].mem/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y87    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/genblk1[0].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y88    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/genblk1[4].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y88    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/genblk1[4].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y88    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/genblk1[5].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y88    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/genblk1[5].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y88    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/genblk1[6].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y88    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/genblk1[6].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y88    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/genblk1[7].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y88    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/genblk1[7].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y86    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/genblk1[0].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y86    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/genblk1[0].mem/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLRX_clk_wiz_0_0
  To Clock:  clkfbout_CLRX_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLRX_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLRX_i/clk_wiz_1/inst/clk_in1
  To Clock:  CLRX_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLRX_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLRX_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CLRX_clk_wiz_1_0
  To Clock:  clk_out1_CLRX_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.773ns (8.518%)  route 8.302ns (91.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.590ns = ( 7.410 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.779    -1.925    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_clk_y
    SLICE_X98Y67         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDRE (Prop_fdre_C_Q)         0.478    -1.447 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[4]/Q
                         net (fo=2, routed)           3.478     2.031    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/px_data[4]
    SLICE_X93Y65         LUT3 (Prop_lut3_I0_O)        0.295     2.326 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[19]_INST_0/O
                         net (fo=3, routed)           4.824     7.150    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/DATA_OUT1[19]
    SLICE_X71Y30         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     7.410    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/px_clk_y
    SLICE_X71Y30         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[19]/C
                         clock pessimism              0.431     7.840    
                         clock uncertainty           -0.074     7.766    
    SLICE_X71Y30         FDRE (Setup_fdre_C_D)       -0.081     7.685    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 0.642ns (7.392%)  route 8.043ns (92.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 7.411 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.779    -1.925    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_clk_y
    SLICE_X98Y67         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDRE (Prop_fdre_C_Q)         0.518    -1.407 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/Q
                         net (fo=2, routed)           3.539     2.132    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/px_data[2]
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.124     2.256 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[11]_INST_0/O
                         net (fo=3, routed)           4.504     6.760    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/DATA_OUT1[11]
    SLICE_X60Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.545     7.411    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/px_clk_y
    SLICE_X60Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[11]/C
                         clock pessimism              0.431     7.841    
                         clock uncertainty           -0.074     7.767    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)       -0.081     7.686    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 0.801ns (9.590%)  route 7.552ns (90.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.590ns = ( 7.410 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.779    -1.925    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_clk_y
    SLICE_X98Y67         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDRE (Prop_fdre_C_Q)         0.478    -1.447 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[4]/Q
                         net (fo=2, routed)           3.478     2.031    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/px_data[4]
    SLICE_X93Y65         LUT3 (Prop_lut3_I2_O)        0.323     2.354 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[25]_INST_0/O
                         net (fo=3, routed)           4.073     6.428    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/DATA_OUT1[25]
    SLICE_X70Y30         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     7.410    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/px_clk_y
    SLICE_X70Y30         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[25]/C
                         clock pessimism              0.431     7.840    
                         clock uncertainty           -0.074     7.766    
    SLICE_X70Y30         FDRE (Setup_fdre_C_D)       -0.289     7.477    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          7.477    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.578ns  (logic 0.580ns (6.761%)  route 7.998ns (93.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.583ns = ( 7.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.929ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.775    -1.929    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_clk_y
    SLICE_X99Y70         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.473 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[3]/Q
                         net (fo=2, routed)           2.855     1.382    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2_n_3
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.124     1.506 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[14]_INST_0/O
                         net (fo=3, routed)           5.143     6.649    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/DATA_OUT1[14]
    SLICE_X62Y39         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.551     7.417    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/px_clk_y
    SLICE_X62Y39         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[14]/C
                         clock pessimism              0.431     7.847    
                         clock uncertainty           -0.074     7.773    
    SLICE_X62Y39         FDRE (Setup_fdre_C_D)       -0.028     7.745    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.240ns  (logic 0.580ns (7.039%)  route 7.660ns (92.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 7.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.935ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.769    -1.935    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_clk_y
    SLICE_X97Y73         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.479 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[0]/Q
                         net (fo=2, routed)           2.824     1.345    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1_n_6
    SLICE_X93Y65         LUT3 (Prop_lut3_I0_O)        0.124     1.469 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[1]_INST_0/O
                         net (fo=3, routed)           4.836     6.305    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/DATA_OUT1[1]
    SLICE_X61Y30         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.542     7.408    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/px_clk_y
    SLICE_X61Y30         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[1]/C
                         clock pessimism              0.431     7.838    
                         clock uncertainty           -0.074     7.764    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)       -0.081     7.683    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.683    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.580ns (7.036%)  route 7.664ns (92.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 7.411 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.934ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.770    -1.934    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_clk_y
    SLICE_X99Y73         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.478 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[3]/Q
                         net (fo=2, routed)           2.730     1.252    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1_n_3
    SLICE_X92Y65         LUT3 (Prop_lut3_I2_O)        0.124     1.376 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[10]_INST_0/O
                         net (fo=3, routed)           4.934     6.310    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/DATA_OUT1[10]
    SLICE_X60Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.545     7.411    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/px_clk_y
    SLICE_X60Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[10]/C
                         clock pessimism              0.431     7.841    
                         clock uncertainty           -0.074     7.767    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)       -0.067     7.700    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 0.606ns (7.722%)  route 7.241ns (92.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 7.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.936ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.768    -1.936    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_clk_y
    SLICE_X103Y74        FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.480 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[3]/Q
                         net (fo=2, routed)           2.888     1.408    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0_n_8
    SLICE_X93Y65         LUT3 (Prop_lut3_I2_O)        0.150     1.558 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[3]_INST_0/O
                         net (fo=3, routed)           4.354     5.911    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/DATA_OUT1[3]
    SLICE_X61Y30         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.542     7.408    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/px_clk_y
    SLICE_X61Y30         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[3]/C
                         clock pessimism              0.431     7.838    
                         clock uncertainty           -0.074     7.764    
    SLICE_X61Y30         FDRE (Setup_fdre_C_D)       -0.260     7.504    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.504    
                         arrival time                          -5.911    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 0.580ns (7.227%)  route 7.446ns (92.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 7.411 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.936ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.768    -1.936    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_clk_y
    SLICE_X103Y74        FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.480 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[3]/Q
                         net (fo=2, routed)           2.888     1.408    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0_n_8
    SLICE_X93Y65         LUT3 (Prop_lut3_I0_O)        0.124     1.532 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[12]_INST_0/O
                         net (fo=3, routed)           4.558     6.090    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/DATA_OUT1[12]
    SLICE_X61Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.545     7.411    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/px_clk_y
    SLICE_X61Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[12]/C
                         clock pessimism              0.431     7.841    
                         clock uncertainty           -0.074     7.767    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)       -0.067     7.700    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 0.802ns (10.299%)  route 6.985ns (89.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 7.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.934ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.770    -1.934    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_clk_y
    SLICE_X102Y73        FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDRE (Prop_fdre_C_Q)         0.478    -1.456 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[4]/Q
                         net (fo=2, routed)           2.910     1.454    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0_n_7
    SLICE_X92Y65         LUT3 (Prop_lut3_I2_O)        0.324     1.778 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[4]_INST_0/O
                         net (fo=3, routed)           4.076     5.853    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/DATA_OUT1[4]
    SLICE_X60Y30         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.542     7.408    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/px_clk_y
    SLICE_X60Y30         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[4]/C
                         clock pessimism              0.431     7.838    
                         clock uncertainty           -0.074     7.764    
    SLICE_X60Y30         FDRE (Setup_fdre_C_D)       -0.274     7.490    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.490    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 0.642ns (8.048%)  route 7.335ns (91.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.591ns = ( 7.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.779    -1.925    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_clk_y
    SLICE_X98Y67         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDRE (Prop_fdre_C_Q)         0.518    -1.407 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/Q
                         net (fo=2, routed)           2.881     1.474    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/px_data[2]
    SLICE_X92Y65         LUT3 (Prop_lut3_I2_O)        0.124     1.598 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[23]_INST_0/O
                         net (fo=3, routed)           4.454     6.052    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/DATA_OUT1[23]
    SLICE_X67Y30         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.543     7.409    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/px_clk_y
    SLICE_X67Y30         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[23]/C
                         clock pessimism              0.431     7.839    
                         clock uncertainty           -0.074     7.765    
    SLICE_X67Y30         FDRE (Setup_fdre_C_D)       -0.067     7.698    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          7.698    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  1.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.577    -0.739    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/px_clk_y
    SLICE_X61Y32         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/data_y_reg_reg[12]/Q
                         net (fo=1, routed)           0.099    -0.499    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIA0
    SLICE_X62Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.842    -1.152    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X62Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.426    -0.726    
    SLICE_X62Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.579    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.056%)  route 0.299ns (67.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.576    -0.740    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y31         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.299    -0.300    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/ADDRD0
    SLICE_X58Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.841    -1.153    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X58Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.445    -0.708    
    SLICE_X58Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.398    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.056%)  route 0.299ns (67.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.576    -0.740    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y31         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.299    -0.300    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/ADDRD0
    SLICE_X58Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.841    -1.153    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X58Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.445    -0.708    
    SLICE_X58Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.398    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.056%)  route 0.299ns (67.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.576    -0.740    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y31         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.299    -0.300    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/ADDRD0
    SLICE_X58Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.841    -1.153    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X58Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.445    -0.708    
    SLICE_X58Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.398    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.056%)  route 0.299ns (67.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.576    -0.740    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y31         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.299    -0.300    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/ADDRD0
    SLICE_X58Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.841    -1.153    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X58Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.445    -0.708    
    SLICE_X58Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.398    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.056%)  route 0.299ns (67.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.576    -0.740    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y31         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.299    -0.300    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/ADDRD0
    SLICE_X58Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.841    -1.153    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X58Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.445    -0.708    
    SLICE_X58Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.398    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.056%)  route 0.299ns (67.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.576    -0.740    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y31         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.299    -0.300    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/ADDRD0
    SLICE_X58Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.841    -1.153    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X58Y31         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.445    -0.708    
    SLICE_X58Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.398    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.056%)  route 0.299ns (67.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.576    -0.740    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y31         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.299    -0.300    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/ADDRD0
    SLICE_X58Y31         RAMS32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.841    -1.153    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X58Y31         RAMS32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.445    -0.708    
    SLICE_X58Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.398    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.056%)  route 0.299ns (67.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.576    -0.740    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y31         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=45, routed)          0.299    -0.300    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/ADDRD0
    SLICE_X58Y31         RAMS32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.841    -1.153    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X58Y31         RAMS32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.445    -0.708    
    SLICE_X58Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.398    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.280%)  route 0.283ns (66.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.576    -0.740    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X61Y31         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=45, routed)          0.283    -0.316    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/ADDRD1
    SLICE_X62Y30         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.841    -1.153    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X62Y30         RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.426    -0.727    
    SLICE_X62Y30         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.418    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CLRX_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y73    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y74    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y73    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y74    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y73    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y74    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y73    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X102Y74    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_rd_last_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y30     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y29     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_27/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y29     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/rx_adap/cl_sync_capture_Y/mem_line/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_27/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_CLRX_clk_wiz_1_0
  To Clock:  clk_out2_CLRX_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_CLRX_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         10.000      8.333      ILOGIC_X1Y86     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/iserdes_ddr_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         10.000      8.333      ILOGIC_X1Y86     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/iserdes_ddr_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         10.000      8.333      ILOGIC_X1Y84     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/iserdes_ddr_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         10.000      8.333      ILOGIC_X1Y84     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/iserdes_ddr_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         10.000      8.333      ILOGIC_X1Y80     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/iserdes_ddr_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         10.000      8.333      ILOGIC_X1Y80     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/iserdes_ddr_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         10.000      8.333      ILOGIC_X1Y68     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/iserdes_ddr_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         10.000      8.333      ILOGIC_X1Y68     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/iserdes_ddr_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         10.000      8.333      ILOGIC_X1Y121    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/iserdes_ddr_clk/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_CLRX_clk_wiz_1_0
  To Clock:  clk_out3_CLRX_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/bitslip_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.903ns (18.299%)  route 4.032ns (81.701%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.591ns = ( 7.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.714    -1.990    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y87         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDCE (Prop_fdce_C_Q)         0.478    -1.512 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/Q
                         net (fo=2, routed)           0.699    -0.813    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bsclk0/counter_reg[2]
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.301    -0.512 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_2__0/O
                         net (fo=5, routed)           1.822     1.309    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter2__0
    SLICE_X52Y92         LUT5 (Prop_lut5_I1_O)        0.124     1.433 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_1__8/O
                         net (fo=5, routed)           1.511     2.945    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/E[0]
    SLICE_X86Y86         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.544     7.409    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/div8_clk_y
    SLICE_X86Y86         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/bitslip_reg/C
                         clock pessimism              0.545     7.954    
                         clock uncertainty           -0.074     7.880    
    SLICE_X86Y86         FDCE (Setup_fdce_C_D)       -0.028     7.852    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/bitslip_reg
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/bitslip_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 0.903ns (18.939%)  route 3.865ns (81.061%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 7.413 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.714    -1.990    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y87         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDCE (Prop_fdce_C_Q)         0.478    -1.512 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/Q
                         net (fo=2, routed)           0.699    -0.813    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bsclk0/counter_reg[2]
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.301    -0.512 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_2__0/O
                         net (fo=5, routed)           1.971     1.459    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter2__0
    SLICE_X50Y91         LUT5 (Prop_lut5_I1_O)        0.124     1.583 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_1__4/O
                         net (fo=5, routed)           1.195     2.778    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/E[0]
    SLICE_X85Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.548     7.413    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/div8_clk_y
    SLICE_X85Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/bitslip_reg/C
                         clock pessimism              0.545     7.958    
                         clock uncertainty           -0.074     7.884    
    SLICE_X85Y91         FDCE (Setup_fdce_C_D)       -0.067     7.817    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/bitslip_reg
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -2.778    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.903ns (22.863%)  route 3.047ns (77.137%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.666ns = ( 7.334 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.714    -1.990    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y87         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDCE (Prop_fdce_C_Q)         0.478    -1.512 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/Q
                         net (fo=2, routed)           0.699    -0.813    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bsclk0/counter_reg[2]
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.301    -0.512 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_2__0/O
                         net (fo=5, routed)           1.822     1.309    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter2__0
    SLICE_X52Y92         LUT5 (Prop_lut5_I1_O)        0.124     1.433 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_1__8/O
                         net (fo=5, routed)           0.526     1.960    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/E[0]
    SLICE_X52Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.469     7.334    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/div8_clk_y
    SLICE_X52Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[0]/C
                         clock pessimism              0.545     7.879    
                         clock uncertainty           -0.074     7.805    
    SLICE_X52Y93         FDCE (Setup_fdce_C_CE)      -0.205     7.600    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -1.960    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.903ns (22.863%)  route 3.047ns (77.137%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.666ns = ( 7.334 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.714    -1.990    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y87         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDCE (Prop_fdce_C_Q)         0.478    -1.512 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/Q
                         net (fo=2, routed)           0.699    -0.813    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bsclk0/counter_reg[2]
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.301    -0.512 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_2__0/O
                         net (fo=5, routed)           1.822     1.309    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter2__0
    SLICE_X52Y92         LUT5 (Prop_lut5_I1_O)        0.124     1.433 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_1__8/O
                         net (fo=5, routed)           0.526     1.960    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/E[0]
    SLICE_X52Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.469     7.334    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/div8_clk_y
    SLICE_X52Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[1]/C
                         clock pessimism              0.545     7.879    
                         clock uncertainty           -0.074     7.805    
    SLICE_X52Y93         FDCE (Setup_fdce_C_CE)      -0.205     7.600    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -1.960    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.903ns (22.863%)  route 3.047ns (77.137%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.666ns = ( 7.334 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.714    -1.990    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y87         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDCE (Prop_fdce_C_Q)         0.478    -1.512 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/Q
                         net (fo=2, routed)           0.699    -0.813    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bsclk0/counter_reg[2]
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.301    -0.512 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_2__0/O
                         net (fo=5, routed)           1.822     1.309    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter2__0
    SLICE_X52Y92         LUT5 (Prop_lut5_I1_O)        0.124     1.433 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_1__8/O
                         net (fo=5, routed)           0.526     1.960    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/E[0]
    SLICE_X52Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.469     7.334    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/div8_clk_y
    SLICE_X52Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[2]/C
                         clock pessimism              0.545     7.879    
                         clock uncertainty           -0.074     7.805    
    SLICE_X52Y93         FDCE (Setup_fdce_C_CE)      -0.205     7.600    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -1.960    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.903ns (22.863%)  route 3.047ns (77.137%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.666ns = ( 7.334 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.714    -1.990    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y87         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDCE (Prop_fdce_C_Q)         0.478    -1.512 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/Q
                         net (fo=2, routed)           0.699    -0.813    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bsclk0/counter_reg[2]
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.301    -0.512 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_2__0/O
                         net (fo=5, routed)           1.822     1.309    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter2__0
    SLICE_X52Y92         LUT5 (Prop_lut5_I1_O)        0.124     1.433 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_1__8/O
                         net (fo=5, routed)           0.526     1.960    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/E[0]
    SLICE_X52Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.469     7.334    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/div8_clk_y
    SLICE_X52Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[3]/C
                         clock pessimism              0.545     7.879    
                         clock uncertainty           -0.074     7.805    
    SLICE_X52Y93         FDCE (Setup_fdce_C_CE)      -0.205     7.600    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs03/slip_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -1.960    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.903ns (22.773%)  route 3.062ns (77.227%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( 7.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.714    -1.990    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y87         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDCE (Prop_fdce_C_Q)         0.478    -1.512 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/Q
                         net (fo=2, routed)           0.699    -0.813    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bsclk0/counter_reg[2]
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.301    -0.512 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_2__0/O
                         net (fo=5, routed)           1.971     1.459    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter2__0
    SLICE_X50Y91         LUT5 (Prop_lut5_I1_O)        0.124     1.583 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_1__4/O
                         net (fo=5, routed)           0.393     1.975    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/E[0]
    SLICE_X50Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.468     7.333    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/div8_clk_y
    SLICE_X50Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[0]/C
                         clock pessimism              0.545     7.878    
                         clock uncertainty           -0.074     7.804    
    SLICE_X50Y91         FDCE (Setup_fdce_C_CE)      -0.169     7.635    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.903ns (22.773%)  route 3.062ns (77.227%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( 7.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.714    -1.990    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y87         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDCE (Prop_fdce_C_Q)         0.478    -1.512 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/Q
                         net (fo=2, routed)           0.699    -0.813    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bsclk0/counter_reg[2]
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.301    -0.512 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_2__0/O
                         net (fo=5, routed)           1.971     1.459    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter2__0
    SLICE_X50Y91         LUT5 (Prop_lut5_I1_O)        0.124     1.583 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_1__4/O
                         net (fo=5, routed)           0.393     1.975    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/E[0]
    SLICE_X50Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.468     7.333    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/div8_clk_y
    SLICE_X50Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[1]/C
                         clock pessimism              0.545     7.878    
                         clock uncertainty           -0.074     7.804    
    SLICE_X50Y91         FDCE (Setup_fdce_C_CE)      -0.169     7.635    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.903ns (22.773%)  route 3.062ns (77.227%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( 7.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.714    -1.990    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y87         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDCE (Prop_fdce_C_Q)         0.478    -1.512 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/Q
                         net (fo=2, routed)           0.699    -0.813    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bsclk0/counter_reg[2]
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.301    -0.512 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_2__0/O
                         net (fo=5, routed)           1.971     1.459    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter2__0
    SLICE_X50Y91         LUT5 (Prop_lut5_I1_O)        0.124     1.583 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_1__4/O
                         net (fo=5, routed)           0.393     1.975    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/E[0]
    SLICE_X50Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.468     7.333    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/div8_clk_y
    SLICE_X50Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[2]/C
                         clock pessimism              0.545     7.878    
                         clock uncertainty           -0.074     7.804    
    SLICE_X50Y91         FDCE (Setup_fdce_C_CE)      -0.169     7.635    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.903ns (22.773%)  route 3.062ns (77.227%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( 7.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.990ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.714    -1.990    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y87         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDCE (Prop_fdce_C_Q)         0.478    -1.512 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/Q
                         net (fo=2, routed)           0.699    -0.813    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bsclk0/counter_reg[2]
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.301    -0.512 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_2__0/O
                         net (fo=5, routed)           1.971     1.459    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter2__0
    SLICE_X50Y91         LUT5 (Prop_lut5_I1_O)        0.124     1.583 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/bitslip_i_1__4/O
                         net (fo=5, routed)           0.393     1.975    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/E[0]
    SLICE_X50Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.468     7.333    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/div8_clk_y
    SLICE_X50Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[3]/C
                         clock pessimism              0.545     7.878    
                         clock uncertainty           -0.074     7.804    
    SLICE_X50Y91         FDCE (Setup_fdce_C_CE)      -0.169     7.635    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.635    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                  5.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.498%)  route 0.251ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.125ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.601    -0.715    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X102Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDCE (Prop_fdce_C_Q)         0.164    -0.551 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/Q
                         net (fo=123, routed)         0.251    -0.299    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/A2
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.869    -1.125    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/WCLK
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/DP/CLK
                         clock pessimism              0.444    -0.681    
    SLICE_X104Y78        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.427    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/DP
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.498%)  route 0.251ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.125ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.601    -0.715    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X102Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDCE (Prop_fdce_C_Q)         0.164    -0.551 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/Q
                         net (fo=123, routed)         0.251    -0.299    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/A2
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.869    -1.125    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/WCLK
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/SP/CLK
                         clock pessimism              0.444    -0.681    
    SLICE_X104Y78        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.427    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/SP
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.498%)  route 0.251ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.125ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.601    -0.715    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X102Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDCE (Prop_fdce_C_Q)         0.164    -0.551 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/Q
                         net (fo=123, routed)         0.251    -0.299    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/A2
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.869    -1.125    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/WCLK
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/DP/CLK
                         clock pessimism              0.444    -0.681    
    SLICE_X104Y78        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.427    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/DP
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.498%)  route 0.251ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.125ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.601    -0.715    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X102Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDCE (Prop_fdce_C_Q)         0.164    -0.551 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/Q
                         net (fo=123, routed)         0.251    -0.299    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/A2
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.869    -1.125    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/WCLK
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/SP/CLK
                         clock pessimism              0.444    -0.681    
    SLICE_X104Y78        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.427    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[5].mem/SP
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.498%)  route 0.251ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.125ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.601    -0.715    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X102Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDCE (Prop_fdce_C_Q)         0.164    -0.551 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/Q
                         net (fo=123, routed)         0.251    -0.299    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/A2
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.869    -1.125    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/WCLK
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/DP/CLK
                         clock pessimism              0.444    -0.681    
    SLICE_X104Y78        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.427    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/DP
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.498%)  route 0.251ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.125ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.601    -0.715    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X102Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDCE (Prop_fdce_C_Q)         0.164    -0.551 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/Q
                         net (fo=123, routed)         0.251    -0.299    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/A2
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.869    -1.125    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/WCLK
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/SP/CLK
                         clock pessimism              0.444    -0.681    
    SLICE_X104Y78        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.427    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[6].mem/SP
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.498%)  route 0.251ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.125ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.601    -0.715    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X102Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDCE (Prop_fdce_C_Q)         0.164    -0.551 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/Q
                         net (fo=123, routed)         0.251    -0.299    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/A2
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.869    -1.125    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/WCLK
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/DP/CLK
                         clock pessimism              0.444    -0.681    
    SLICE_X104Y78        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.427    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/DP
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.498%)  route 0.251ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.125ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.601    -0.715    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X102Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDCE (Prop_fdce_C_Q)         0.164    -0.551 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/Q
                         net (fo=123, routed)         0.251    -0.299    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/A2
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.869    -1.125    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/WCLK
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/SP/CLK
                         clock pessimism              0.444    -0.681    
    SLICE_X104Y78        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.427    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[7].mem/SP
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.244%)  route 0.377ns (72.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.125ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.601    -0.715    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X101Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        FDCE (Prop_fdce_C_Q)         0.141    -0.574 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[0]/Q
                         net (fo=125, routed)         0.377    -0.197    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/A0
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.869    -1.125    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/WCLK
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/DP/CLK
                         clock pessimism              0.444    -0.681    
    SLICE_X104Y78        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.371    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/DP
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.244%)  route 0.377ns (72.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.125ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.601    -0.715    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X101Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        FDCE (Prop_fdce_C_Q)         0.141    -0.574 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[0]/Q
                         net (fo=125, routed)         0.377    -0.197    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/A0
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.869    -1.125    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/WCLK
    SLICE_X104Y78        RAMD32                                       r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/SP/CLK
                         clock pessimism              0.444    -0.681    
    SLICE_X104Y78        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.371    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/SP
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_CLRX_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y86     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y84     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y80     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y68     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y122    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y121    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/C
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         10.000      8.333      ILOGIC_X1Y86     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/iserdes_ddr_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         10.000      8.333      ILOGIC_X1Y84     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/iserdes_ddr_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         10.000      8.333      ILOGIC_X1Y80     CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/iserdes_ddr_m/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y76    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[0].mem/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y76    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[0].mem/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y76    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[1].mem/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y76    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[1].mem/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y76    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[2].mem/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y76    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[2].mem/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y76    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[3].mem/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y76    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[3].mem/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y78    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y78    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/genblk1[4].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y74    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/genblk1[0].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y74    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/genblk1[0].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y74    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/genblk1[1].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y74    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/genblk1[1].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y74    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/genblk1[2].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y74    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/genblk1[2].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y74    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/genblk1[3].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y74    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/genblk1[3].mem/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y75    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/genblk1[4].mem/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y75    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/genblk1[4].mem/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLRX_clk_wiz_1_0
  To Clock:  clkfbout_CLRX_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLRX_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 1.450ns (15.663%)  route 7.808ns (84.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.737     3.031    CLRX_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=91, routed)          7.808    12.288    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[24]
    SLICE_X2Y36          FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.654    12.833    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X2Y36          FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][24]/C
                         clock pessimism              0.115    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)       -0.045    12.749    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][24]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 2.385ns (26.175%)  route 6.727ns (73.825%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.844     3.138    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aclk
    SLICE_X34Y103        FDRE                                         r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg/Q
                         net (fo=19, routed)          1.417     5.073    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/p_256_out
    SLICE_X34Y112        LUT4 (Prop_lut4_I1_O)        0.150     5.223 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.821     6.044    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_2_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.328     6.372 f  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0/O
                         net (fo=42, routed)          0.939     7.310    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0_n_0
    SLICE_X37Y114        LUT3 (Prop_lut3_I0_O)        0.124     7.434 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[10].muxf_s3_inst_i_1__0/O
                         net (fo=1, routed)           0.771     8.205    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[10]
    SLICE_X38Y108        MUXF8 (Prop_muxf8_I1_O)      0.421     8.626 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_9_12[10].muxf_s3_inst/O
                         net (fo=9, routed)           1.210     9.836    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/m_valid_i_reg_9
    SLICE_X31Y105        LUT6 (Prop_lut6_I1_O)        0.319    10.155 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[51]_i_4__0/O
                         net (fo=1, routed)           0.000    10.155    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[51]_i_4__0_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.556 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51]_i_3__0/CO[3]
                         net (fo=1, routed)           0.851    11.407    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_2_out
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.124    11.531 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.719    12.250    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_21
    SLICE_X32Y107        FDRE                                         r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.652    12.831    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X32Y107        FDRE                                         r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[48]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X32Y107        FDRE (Setup_fdre_C_CE)      -0.169    12.755    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 2.385ns (26.175%)  route 6.727ns (73.825%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.844     3.138    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aclk
    SLICE_X34Y103        FDRE                                         r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg/Q
                         net (fo=19, routed)          1.417     5.073    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/p_256_out
    SLICE_X34Y112        LUT4 (Prop_lut4_I1_O)        0.150     5.223 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.821     6.044    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_2_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.328     6.372 f  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0/O
                         net (fo=42, routed)          0.939     7.310    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0_n_0
    SLICE_X37Y114        LUT3 (Prop_lut3_I0_O)        0.124     7.434 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_9_12[10].muxf_s3_inst_i_1__0/O
                         net (fo=1, routed)           0.771     8.205    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.hh[10]
    SLICE_X38Y108        MUXF8 (Prop_muxf8_I1_O)      0.421     8.626 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_9_12[10].muxf_s3_inst/O
                         net (fo=9, routed)           1.210     9.836    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/m_valid_i_reg_9
    SLICE_X31Y105        LUT6 (Prop_lut6_I1_O)        0.319    10.155 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[51]_i_4__0/O
                         net (fo=1, routed)           0.000    10.155    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[51]_i_4__0_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.556 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51]_i_3__0/CO[3]
                         net (fo=1, routed)           0.851    11.407    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_2_out
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.124    11.531 r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.719    12.250    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_21
    SLICE_X32Y107        FDRE                                         r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.652    12.831    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X32Y107        FDRE                                         r  CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X32Y107        FDRE (Setup_fdre_C_CE)      -0.169    12.755    CLRX_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 1.574ns (16.987%)  route 7.692ns (83.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.737     3.031    CLRX_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=97, routed)          7.692    12.173    CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wdata[7]
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.124    12.297 r  CLRX_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][7]_i_1/O
                         net (fo=1, routed)           0.000    12.297    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][31]_1[7]
    SLICE_X7Y29          FDSE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.647    12.826    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X7Y29          FDSE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][7]/C
                         clock pessimism              0.115    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X7Y29          FDSE (Setup_fdse_C_D)        0.029    12.816    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][7]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 1.450ns (15.766%)  route 7.747ns (84.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.737     3.031    CLRX_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=91, routed)          7.747    12.228    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[24]
    SLICE_X2Y39          FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.657    12.837    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X2Y39          FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][24]/C
                         clock pessimism              0.115    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)       -0.031    12.766    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][24]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 1.450ns (15.835%)  route 7.707ns (84.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.737     3.031    CLRX_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=91, routed)          7.707    12.188    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[24]
    SLICE_X1Y39          FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.657    12.837    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X1Y39          FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][24]/C
                         clock pessimism              0.115    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.067    12.730    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][24]
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 1.450ns (15.971%)  route 7.629ns (84.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.737     3.031    CLRX_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.481 r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=93, routed)          7.629    12.110    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[22]
    SLICE_X13Y42         FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.579    12.759    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X13Y42         FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][22]/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)       -0.067    12.652    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][22]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkout0_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 1.450ns (15.980%)  route 7.624ns (84.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.737     3.031    CLRX_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=95, routed)          7.624    12.105    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[17]
    SLICE_X10Y31         FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkout0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.571    12.750    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X10Y31         FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkout0_reg_reg[14]/C
                         clock pessimism              0.115    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)       -0.047    12.664    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clkout0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 1.450ns (15.870%)  route 7.687ns (84.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.737     3.031    CLRX_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=91, routed)          7.687    12.168    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[24]
    SLICE_X5Y36          FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.653    12.832    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X5Y36          FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][24]/C
                         clock pessimism              0.115    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X5Y36          FDRE (Setup_fdre_C_D)       -0.061    12.732    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][24]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.168    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.450ns (16.022%)  route 7.600ns (83.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.737     3.031    CLRX_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  CLRX_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=95, routed)          7.600    12.081    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_wdata[17]
    SLICE_X9Y35          FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.575    12.754    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X9Y35          FDRE                                         r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][17]/C
                         clock pessimism              0.115    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.067    12.648    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][17]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  0.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.208%)  route 0.254ns (60.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.591     0.927    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X12Y16         FDRE                                         r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[10]/Q
                         net (fo=1, routed)           0.254     1.345    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB36_X1Y3          RAMB36E1                                     r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.896     1.262    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.263     0.999    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.295    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.157%)  route 0.255ns (60.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.591     0.927    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X20Y15         FDRE                                         r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[13]/Q
                         net (fo=1, routed)           0.255     1.345    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X1Y3          RAMB36E1                                     r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.896     1.262    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.263     0.999    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.295    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.792%)  route 0.251ns (66.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.545     0.881    CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y68         FDRE                                         r  CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  CLRX_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/Q
                         net (fo=1, routed)           0.251     1.259    CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X46Y66         SRLC32E                                      r  CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.817     1.183    CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y66         SRLC32E                                      r  CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.148    
    SLICE_X46Y66         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.209    CLRX_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 CLRX_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.531%)  route 0.177ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.557     0.893    CLRX_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X36Y50         FDRE                                         r  CLRX_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  CLRX_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[45]/Q
                         net (fo=1, routed)           0.177     1.218    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[36]
    SLICE_X36Y49         FDRE                                         r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.830     1.196    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X36Y49         FDRE                                         r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)        -0.001     1.165    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.246%)  route 0.220ns (59.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.544     0.880    CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X46Y73         FDRE                                         r  CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.148     1.028 r  CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.220     1.247    CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X50Y72         SRLC32E                                      r  CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.807     1.173    CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X50Y72         SRLC32E                                      r  CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.194    CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.555     0.891    CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y57         FDRE                                         r  CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  CLRX_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/Q
                         net (fo=1, routed)           0.112     1.144    CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X46Y58         SRLC32E                                      r  CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.823     1.189    CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y58         SRLC32E                                      r  CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X46Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    CLRX_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.245ns (45.798%)  route 0.290ns (54.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.557     0.893    CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X38Y99         FDRE                                         r  CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.290     1.331    CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[4]
    SLICE_X38Y100        LUT3 (Prop_lut3_I2_O)        0.097     1.428 r  CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.000     1.428    CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[4]
    SLICE_X38Y100        FDRE                                         r  CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.911     1.277    CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X38Y100        FDRE                                         r  CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.131     1.373    CLRX_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CLRX_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.583%)  route 0.240ns (59.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.557     0.893    CLRX_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X36Y50         FDRE                                         r  CLRX_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  CLRX_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[37]/Q
                         net (fo=1, routed)           0.240     1.297    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[28]
    SLICE_X36Y47         FDRE                                         r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.830     1.196    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X36Y47         FDRE                                         r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.076     1.242    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.592     0.928    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X27Y47         FDRE                                         r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[3]/Q
                         net (fo=1, routed)           0.110     1.179    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X26Y47         SRL16E                                       r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.860     1.226    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X26Y47         SRL16E                                       r  CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X26Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.124    CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][162]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.582     0.918    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y3          FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.164     1.082 r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][162]/Q
                         net (fo=1, routed)           0.107     1.188    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[5]
    RAMB36_X3Y0          RAMB36E1                                     r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.892     1.258    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/out
    RAMB36_X3Y0          RAMB36E1                                     r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.976    
    RAMB36_X3Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.131    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DNA_PORT/CLK        n/a            10.000        10.000      0.000      DNA_PORT_X0Y0    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/hash_dna/inst/DNA_i/DNA_PORT_inst/CLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y1      CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y1      CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3      CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3      CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y0      CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y0      CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y4      CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36     CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36     CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36     CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36     CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36     CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y36     CLRX_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y15     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y15     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y15     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y15     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y15     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y15     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/bufg_200_ref/I
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/IDELAYCTRL_inst_REPLICATED_0/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 2.070ns (30.401%)  route 4.739ns (69.599%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 36.700 - 33.000 ) 
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.794     4.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y38         FDRE (Prop_fdre_C_Q)         0.419     4.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.887     6.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y35         LUT4 (Prop_lut4_I3_O)        0.322     6.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.837     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X98Y37         LUT6 (Prop_lut6_I4_O)        0.348     8.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X92Y38         LUT5 (Prop_lut5_I1_O)        0.153     9.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.903    10.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X92Y37         LUT3 (Prop_lut3_I1_O)        0.331    11.010 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X92Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.615    36.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.475    37.175    
                         clock uncertainty           -0.035    37.139    
    SLICE_X92Y37         FDRE (Setup_fdre_C_D)        0.079    37.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.218    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                 26.209    

Slack (MET) :             26.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.070ns (30.486%)  route 4.720ns (69.514%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 36.700 - 33.000 ) 
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.794     4.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y38         FDRE (Prop_fdre_C_Q)         0.419     4.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.887     6.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y35         LUT4 (Prop_lut4_I3_O)        0.322     6.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.837     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X98Y37         LUT6 (Prop_lut6_I4_O)        0.348     8.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X92Y38         LUT5 (Prop_lut5_I1_O)        0.153     9.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.884    10.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X92Y37         LUT3 (Prop_lut3_I1_O)        0.331    10.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X92Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.615    36.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.475    37.175    
                         clock uncertainty           -0.035    37.139    
    SLICE_X92Y37         FDRE (Setup_fdre_C_D)        0.079    37.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.218    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                 26.228    

Slack (MET) :             26.545ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 2.070ns (32.089%)  route 4.381ns (67.911%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.701ns = ( 36.701 - 33.000 ) 
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.794     4.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y38         FDRE (Prop_fdre_C_Q)         0.419     4.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.887     6.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y35         LUT4 (Prop_lut4_I3_O)        0.322     6.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.837     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X98Y37         LUT6 (Prop_lut6_I4_O)        0.348     8.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X92Y38         LUT5 (Prop_lut5_I1_O)        0.153     9.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.545    10.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X93Y38         LUT6 (Prop_lut6_I2_O)        0.331    10.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X93Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616    36.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.500    37.201    
                         clock uncertainty           -0.035    37.165    
    SLICE_X93Y38         FDRE (Setup_fdre_C_D)        0.031    37.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.196    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                 26.545    

Slack (MET) :             26.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 2.070ns (32.314%)  route 4.336ns (67.686%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 36.700 - 33.000 ) 
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.794     4.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y38         FDRE (Prop_fdre_C_Q)         0.419     4.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.887     6.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y35         LUT4 (Prop_lut4_I3_O)        0.322     6.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.837     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X98Y37         LUT6 (Prop_lut6_I4_O)        0.348     8.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X92Y38         LUT5 (Prop_lut5_I1_O)        0.153     9.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.500    10.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X92Y37         LUT3 (Prop_lut3_I1_O)        0.331    10.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.607    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X92Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.615    36.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.475    37.175    
                         clock uncertainty           -0.035    37.139    
    SLICE_X92Y37         FDRE (Setup_fdre_C_D)        0.081    37.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.220    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 26.614    

Slack (MET) :             26.621ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 2.070ns (32.369%)  route 4.325ns (67.631%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 36.700 - 33.000 ) 
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.794     4.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y38         FDRE (Prop_fdre_C_Q)         0.419     4.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.887     6.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y35         LUT4 (Prop_lut4_I3_O)        0.322     6.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.837     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X98Y37         LUT6 (Prop_lut6_I4_O)        0.348     8.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X92Y38         LUT5 (Prop_lut5_I1_O)        0.153     9.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.489    10.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X92Y37         LUT3 (Prop_lut3_I1_O)        0.331    10.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X92Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.615    36.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.475    37.175    
                         clock uncertainty           -0.035    37.139    
    SLICE_X92Y37         FDRE (Setup_fdre_C_D)        0.077    37.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.216    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                 26.621    

Slack (MET) :             26.643ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.834ns (28.997%)  route 4.491ns (71.003%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 36.700 - 33.000 ) 
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.794     4.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y38         FDRE (Prop_fdre_C_Q)         0.419     4.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.887     6.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y35         LUT4 (Prop_lut4_I3_O)        0.322     6.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.837     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X98Y37         LUT6 (Prop_lut6_I4_O)        0.348     8.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.961     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.806    10.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X93Y37         LUT6 (Prop_lut6_I5_O)        0.124    10.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X93Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.615    36.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.475    37.175    
                         clock uncertainty           -0.035    37.139    
    SLICE_X93Y37         FDRE (Setup_fdre_C_D)        0.029    37.168    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                 26.643    

Slack (MET) :             26.782ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.145ns (18.842%)  route 4.932ns (81.158%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.701ns = ( 36.701 - 33.000 ) 
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.792     4.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X98Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDRE (Prop_fdre_C_Q)         0.478     4.677 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.885     5.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][1]
    SLICE_X98Y15         LUT6 (Prop_lut6_I0_O)        0.295     5.857 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.157     7.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X95Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.248     8.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X96Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.960     9.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X93Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.681    10.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X96Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616    36.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X96Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.437    37.138    
                         clock uncertainty           -0.035    37.102    
    SLICE_X96Y14         FDPE (Setup_fdpe_C_D)       -0.045    37.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         37.057    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                 26.782    

Slack (MET) :             26.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 2.070ns (33.179%)  route 4.169ns (66.821%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.701ns = ( 36.701 - 33.000 ) 
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.794     4.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y38         FDRE (Prop_fdre_C_Q)         0.419     4.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.887     6.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y35         LUT4 (Prop_lut4_I3_O)        0.322     6.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.837     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X98Y37         LUT6 (Prop_lut6_I4_O)        0.348     8.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X92Y38         LUT5 (Prop_lut5_I1_O)        0.153     9.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.333    10.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X92Y38         LUT3 (Prop_lut3_I1_O)        0.331    10.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X92Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616    36.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.478    37.179    
                         clock uncertainty           -0.035    37.143    
    SLICE_X92Y38         FDRE (Setup_fdre_C_D)        0.081    37.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.224    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                 26.785    

Slack (MET) :             26.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 2.070ns (33.238%)  route 4.158ns (66.762%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.701ns = ( 36.701 - 33.000 ) 
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.794     4.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y38         FDRE (Prop_fdre_C_Q)         0.419     4.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.887     6.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y35         LUT4 (Prop_lut4_I3_O)        0.322     6.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.837     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X98Y37         LUT6 (Prop_lut6_I4_O)        0.348     8.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.112     9.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X92Y38         LUT5 (Prop_lut5_I1_O)        0.153     9.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.322    10.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X92Y38         LUT3 (Prop_lut3_I1_O)        0.331    10.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X92Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616    36.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.478    37.179    
                         clock uncertainty           -0.035    37.143    
    SLICE_X92Y38         FDRE (Setup_fdre_C_D)        0.077    37.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.220    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                 26.792    

Slack (MET) :             26.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.834ns (30.411%)  route 4.197ns (69.589%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.701ns = ( 36.701 - 33.000 ) 
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.794     4.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y38         FDRE (Prop_fdre_C_Q)         0.419     4.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.887     6.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y35         LUT4 (Prop_lut4_I3_O)        0.322     6.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=2, routed)           0.837     7.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X98Y37         LUT6 (Prop_lut6_I4_O)        0.348     8.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     8.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X98Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X98Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.510 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.319     9.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.154    10.107    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X93Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X93Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616    36.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.500    37.201    
                         clock uncertainty           -0.035    37.165    
    SLICE_X93Y38         FDRE (Setup_fdre_C_D)        0.029    37.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.194    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 26.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.978%)  route 0.287ns (67.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y6          FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.368     1.670    
    SLICE_X86Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.978%)  route 0.287ns (67.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y6          FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.368     1.670    
    SLICE_X86Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.978%)  route 0.287ns (67.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y6          FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.368     1.670    
    SLICE_X86Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.978%)  route 0.287ns (67.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y6          FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.368     1.670    
    SLICE_X86Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.978%)  route 0.287ns (67.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y6          FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.368     1.670    
    SLICE_X86Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.978%)  route 0.287ns (67.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y6          FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.368     1.670    
    SLICE_X86Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.978%)  route 0.287ns (67.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y6          FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y7          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y7          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.368     1.670    
    SLICE_X86Y7          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.978%)  route 0.287ns (67.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y6          FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y7          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y7          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.368     1.670    
    SLICE_X86Y7          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y8          FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.125     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.387     1.651    
    SLICE_X86Y7          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X83Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y4          FDCE (Prop_fdce_C_Q)         0.141     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X83Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X83Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.404     1.635    
    SLICE_X83Y4          FDCE (Hold_fdce_C_D)         0.075     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X94Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X96Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X93Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X93Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X93Y5    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X93Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X93Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X93Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X93Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X86Y9    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CLRX_clk_wiz_0_0
  To Clock:  clk_out3_CLRX_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/en_manual_tap_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.718ns (15.624%)  route 3.877ns (84.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 10.831 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.922ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.718     1.791    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X63Y97         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/en_manual_tap_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.419     2.210 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/en_manual_tap_r1_reg/Q
                         net (fo=7, routed)           1.006     3.216    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/en_manual_tap_r1
    SLICE_X64Y99         LUT6 (Prop_lut6_I1_O)        0.299     3.515 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs_i_6/O
                         net (fo=1, routed)           2.872     6.387    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/delay_tap[0]
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.853    10.831    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.922    11.753    
                         clock uncertainty           -0.194    11.558    
    IDELAY_X1Y129        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102    11.456    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                         11.456    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 0.580ns (13.344%)  route 3.767ns (86.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 10.831 - 10.000 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.922ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.908     1.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X59Y100        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.456     2.437 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[0]/Q
                         net (fo=18, routed)          0.893     3.330    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/minmax_fsm__0[0]
    SLICE_X61Y99         LUT6 (Prop_lut6_I4_O)        0.124     3.454 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs_i_3/O
                         net (fo=1, routed)           2.874     6.328    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/delay_tap[3]
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.853    10.831    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.922    11.753    
                         clock uncertainty           -0.194    11.558    
    IDELAY_X1Y129        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    11.456    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                         11.456    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.580ns (12.831%)  route 3.940ns (87.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 10.831 - 10.000 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.922ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.716     1.789    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X61Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     2.245 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[2]/Q
                         net (fo=1, routed)           1.183     3.429    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1[2]
    SLICE_X61Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.553 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs_i_4/O
                         net (fo=1, routed)           2.757     6.310    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/delay_tap[2]
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.853    10.831    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.922    11.753    
                         clock uncertainty           -0.194    11.558    
    IDELAY_X1Y129        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    11.456    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                         11.456    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.580ns (13.579%)  route 3.691ns (86.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 10.831 - 10.000 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.922ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.908     1.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X59Y100        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDCE (Prop_fdce_C_Q)         0.456     2.437 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[1]/Q
                         net (fo=16, routed)          0.823     3.260    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/minmax_fsm__0[1]
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.124     3.384 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs_i_2/O
                         net (fo=1, routed)           2.869     6.253    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/delay_tap[4]
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.853    10.831    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.922    11.753    
                         clock uncertainty           -0.194    11.558    
    IDELAY_X1Y129        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    11.456    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                         11.456    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.580ns (14.035%)  route 3.553ns (85.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 10.831 - 10.000 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.922ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.716     1.789    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X61Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     2.245 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[1]/Q
                         net (fo=1, routed)           1.278     3.523    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1[1]
    SLICE_X61Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.647 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs_i_5/O
                         net (fo=1, routed)           2.275     5.922    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/delay_tap[1]
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.853    10.831    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.922    11.753    
                         clock uncertainty           -0.194    11.558    
    IDELAY_X1Y129        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    11.456    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                         11.456    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  5.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/avg_tap_ref_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.186ns (13.033%)  route 1.241ns (86.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.582     1.034    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X61Y99         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/avg_tap_ref_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.141     1.175 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/avg_tap_ref_reg[1]/Q
                         net (fo=1, routed)           0.136     1.312    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/avg_tap_ref_reg_n_0_[1]
    SLICE_X61Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.357 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs_i_5/O
                         net (fo=1, routed)           1.105     2.462    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/delay_tap[1]
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.987     1.088    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.401     1.489    
                         clock uncertainty            0.194     1.683    
    IDELAY_X1Y129        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.743    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/avg_tap_ref_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.186ns (10.621%)  route 1.565ns (89.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.582     1.034    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X64Y99         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/avg_tap_ref_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDCE (Prop_fdce_C_Q)         0.141     1.175 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/avg_tap_ref_reg[0]/Q
                         net (fo=1, routed)           0.162     1.337    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/avg_tap_ref_reg_n_0_[0]
    SLICE_X64Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.382 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs_i_6/O
                         net (fo=1, routed)           1.404     2.786    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/delay_tap[0]
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.987     1.088    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.401     1.489    
                         clock uncertainty            0.194     1.683    
    IDELAY_X1Y129        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060     1.743    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.186ns (10.502%)  route 1.585ns (89.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.580     1.032    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X61Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141     1.173 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[3]/Q
                         net (fo=1, routed)           0.195     1.369    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1[3]
    SLICE_X61Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.414 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs_i_3/O
                         net (fo=1, routed)           1.390     2.803    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/delay_tap[3]
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.987     1.088    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.401     1.489    
                         clock uncertainty            0.194     1.683    
    IDELAY_X1Y129        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     1.743    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.186ns (10.274%)  route 1.624ns (89.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.582     1.034    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X63Y97         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141     1.175 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[4]/Q
                         net (fo=1, routed)           0.220     1.395    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1[4]
    SLICE_X64Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.440 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs_i_2/O
                         net (fo=1, routed)           1.405     2.845    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/delay_tap[4]
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.987     1.088    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.401     1.489    
                         clock uncertainty            0.194     1.683    
    IDELAY_X1Y129        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.743    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/en_manual_tap_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.227ns (12.533%)  route 1.584ns (87.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.582     1.034    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X63Y97         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/en_manual_tap_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.128     1.162 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/en_manual_tap_r1_reg/Q
                         net (fo=7, routed)           0.209     1.372    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/en_manual_tap_r1
    SLICE_X61Y99         LUT6 (Prop_lut6_I1_O)        0.099     1.471 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs_i_4/O
                         net (fo=1, routed)           1.375     2.846    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/delay_tap[2]
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.987     1.088    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    IDELAY_X1Y129        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.401     1.489    
                         clock uncertainty            0.194     1.683    
    IDELAY_X1Y129        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     1.743    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  1.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CLRX_clk_wiz_1_0
  To Clock:  clk_out3_CLRX_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.580ns (13.001%)  route 3.881ns (86.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.282ns = ( 7.718 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.989ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.715    -1.989    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X59Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.456    -1.533 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1_reg[4]/Q
                         net (fo=1, routed)           1.170    -0.363    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1[4]
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.239 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs_i_2__0/O
                         net (fo=1, routed)           2.711     2.472    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/delay_tap[4]
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.852     7.718    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.257     7.974    
                         clock uncertainty           -0.194     7.780    
    IDELAY_X1Y121        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102     7.678    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.580ns (13.452%)  route 3.732ns (86.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.282ns = ( 7.718 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.717    -1.987    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X63Y96         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.456    -1.531 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[0]/Q
                         net (fo=18, routed)          1.029    -0.502    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/minmax_fsm__0[0]
    SLICE_X65Y96         LUT6 (Prop_lut6_I4_O)        0.124    -0.378 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs_i_5__0/O
                         net (fo=1, routed)           2.702     2.325    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/delay_tap[1]
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.852     7.718    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.257     7.974    
                         clock uncertainty           -0.194     7.780    
    IDELAY_X1Y121        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102     7.678    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/en_manual_tap_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.718ns (16.816%)  route 3.552ns (83.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.282ns = ( 7.718 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.717    -1.987    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X63Y96         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/en_manual_tap_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.419    -1.568 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/en_manual_tap_r1_reg/Q
                         net (fo=7, routed)           0.872    -0.696    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/en_manual_tap_r1
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.299    -0.397 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs_i_3__0/O
                         net (fo=1, routed)           2.680     2.283    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/delay_tap[3]
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.852     7.718    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.257     7.974    
                         clock uncertainty           -0.194     7.780    
    IDELAY_X1Y121        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102     7.678    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.580ns (14.484%)  route 3.424ns (85.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.282ns = ( 7.718 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.986ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.718    -1.986    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X64Y96         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.456    -1.530 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[1]/Q
                         net (fo=16, routed)          0.911    -0.619    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/minmax_fsm__0[1]
    SLICE_X65Y96         LUT6 (Prop_lut6_I3_O)        0.124    -0.495 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs_i_6__0/O
                         net (fo=1, routed)           2.514     2.018    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/delay_tap[0]
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.852     7.718    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.257     7.974    
                         clock uncertainty           -0.194     7.780    
    IDELAY_X1Y121        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102     7.678    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.642ns (16.148%)  route 3.334ns (83.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.282ns = ( 7.718 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.989ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.715    -1.989    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X58Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.518    -1.471 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1_reg[2]/Q
                         net (fo=1, routed)           1.045    -0.426    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1[2]
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124    -0.302 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs_i_4__0/O
                         net (fo=1, routed)           2.289     1.987    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/delay_tap[2]
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.852     7.718    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.257     7.974    
                         clock uncertainty           -0.194     7.780    
    IDELAY_X1Y121        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102     7.678    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                  5.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.186ns (11.989%)  route 1.365ns (88.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.729ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.581    -0.735    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X64Y96         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.594 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/FSM_sequential_minmax_fsm_reg[1]/Q
                         net (fo=16, routed)          0.244    -0.350    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/minmax_fsm__0[1]
    SLICE_X62Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs_i_4__0/O
                         net (fo=1, routed)           1.122     0.817    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/delay_tap[2]
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.986    -1.008    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.729    -0.279    
                         clock uncertainty            0.194    -0.085    
    IDELAY_X1Y121        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060    -0.025    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/avg_tap_ref_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.186ns (11.781%)  route 1.393ns (88.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.729ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.581    -0.735    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X65Y96         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/avg_tap_ref_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.594 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/avg_tap_ref_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.436    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/avg_tap_ref_reg_n_0_[0]
    SLICE_X65Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.391 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs_i_6__0/O
                         net (fo=1, routed)           1.235     0.844    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/delay_tap[0]
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.986    -1.008    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.729    -0.279    
                         clock uncertainty            0.194    -0.085    
    IDELAY_X1Y121        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060    -0.025    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.227ns (13.908%)  route 1.405ns (86.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.729ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.581    -0.735    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X65Y95         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.128    -0.607 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1_reg[1]/Q
                         net (fo=1, routed)           0.111    -0.496    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1[1]
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.099    -0.397 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs_i_5__0/O
                         net (fo=1, routed)           1.294     0.897    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/delay_tap[1]
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.986    -1.008    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.729    -0.279    
                         clock uncertainty            0.194    -0.085    
    IDELAY_X1Y121        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060    -0.025    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.209ns (12.282%)  route 1.493ns (87.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.729ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.579    -0.737    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X58Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.573 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1_reg[3]/Q
                         net (fo=1, routed)           0.175    -0.398    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_tap_r1[3]
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.353 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs_i_3__0/O
                         net (fo=1, routed)           1.318     0.965    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/delay_tap[3]
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.986    -1.008    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.729    -0.279    
                         clock uncertainty            0.194    -0.085    
    IDELAY_X1Y121        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060    -0.025    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/en_manual_tap_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_CLRX_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.227ns (13.153%)  route 1.499ns (86.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.729ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.581    -0.735    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X63Y96         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/en_manual_tap_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.607 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/en_manual_tap_r1_reg/Q
                         net (fo=7, routed)           0.200    -0.407    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/en_manual_tap_r1
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.099    -0.308 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs_i_2__0/O
                         net (fo=1, routed)           1.299     0.991    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/delay_tap[4]
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.986    -1.008    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    IDELAY_X1Y121        IDELAYE2                                     r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs/C
                         clock pessimism              0.729    -0.279    
                         clock uncertainty            0.194    -0.085    
    IDELAY_X1Y121        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060    -0.025    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cs
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  1.016    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CLRX_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 0.773ns (12.326%)  route 5.498ns (87.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.780     1.853    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_clk_x
    SLICE_X96Y84         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y84         FDRE (Prop_fdre_C_Q)         0.478     2.331 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[5]/Q
                         net (fo=2, routed)           1.505     3.836    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0_n_6
    SLICE_X92Y75         LUT3 (Prop_lut3_I2_O)        0.295     4.131 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[5]_INST_0/O
                         net (fo=3, routed)           3.993     8.125    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[5]
    SLICE_X38Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.483    12.663    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X38Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/CLK
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.266    12.396    
    SLICE_X38Y28         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    12.366    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.746ns (12.579%)  route 5.185ns (87.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.780     1.853    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_clk_x
    SLICE_X97Y84         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDRE (Prop_fdre_C_Q)         0.419     2.272 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[6]/Q
                         net (fo=2, routed)           1.446     3.718    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0_n_5
    SLICE_X93Y75         LUT3 (Prop_lut3_I2_O)        0.327     4.045 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[6]_INST_0/O
                         net (fo=3, routed)           3.739     7.784    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[6]
    SLICE_X38Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.483    12.663    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X38Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.266    12.396    
    SLICE_X38Y28         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    12.169    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8
  -------------------------------------------------------------------
                         required time                         12.169    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.746ns (12.774%)  route 5.094ns (87.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.782     1.855    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_clk_x
    SLICE_X97Y85         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDRE (Prop_fdre_C_Q)         0.419     2.274 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[4]/Q
                         net (fo=2, routed)           1.270     3.544    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0_n_7
    SLICE_X93Y74         LUT3 (Prop_lut3_I2_O)        0.327     3.871 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[4]_INST_0/O
                         net (fo=3, routed)           3.824     7.695    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[4]
    SLICE_X38Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.483    12.663    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X38Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/CLK
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.266    12.396    
    SLICE_X38Y28         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.252    12.144    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 0.642ns (10.727%)  route 5.343ns (89.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.784     1.857    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_clk_x
    SLICE_X98Y87         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y87         FDRE (Prop_fdre_C_Q)         0.518     2.375 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[3]/Q
                         net (fo=2, routed)           1.569     3.944    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/px_data[3]
    SLICE_X93Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.068 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[15]_INST_0/O
                         net (fo=3, routed)           3.774     7.842    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[15]
    SLICE_X42Y25         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.478    12.658    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X42Y25         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/CLK
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.266    12.391    
    SLICE_X42Y25         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    12.550    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 0.668ns (12.230%)  route 4.794ns (87.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.771     1.844    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_clk_x
    SLICE_X100Y77        FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y77        FDRE (Prop_fdre_C_Q)         0.518     2.362 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[0]/Q
                         net (fo=2, routed)           1.024     3.386    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2_n_6
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.150     3.536 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[2]_INST_0/O
                         net (fo=3, routed)           3.770     7.306    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[2]
    SLICE_X38Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.483    12.663    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X38Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.266    12.396    
    SLICE_X38Y28         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222    12.174    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 0.801ns (14.665%)  route 4.661ns (85.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.779     1.852    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/px_clk_x
    SLICE_X98Y82         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y82         FDRE (Prop_fdre_C_Q)         0.478     2.330 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[4]/Q
                         net (fo=2, routed)           1.219     3.549    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1_n_2
    SLICE_X93Y75         LUT3 (Prop_lut3_I0_O)        0.323     3.872 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[17]_INST_0/O
                         net (fo=3, routed)           3.442     7.314    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[17]
    SLICE_X65Y35         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.552    12.731    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X65Y35         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/C
                         clock pessimism              0.000    12.731    
                         clock uncertainty           -0.266    12.465    
    SLICE_X65Y35         FDRE (Setup_fdre_C_D)       -0.263    12.202    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 0.606ns (11.342%)  route 4.737ns (88.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.780     1.853    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_clk_x
    SLICE_X97Y84         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         FDRE (Prop_fdre_C_Q)         0.456     2.309 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[2]/Q
                         net (fo=2, routed)           1.098     3.407    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0_n_9
    SLICE_X92Y75         LUT3 (Prop_lut3_I0_O)        0.150     3.557 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[8]_INST_0/O
                         net (fo=3, routed)           3.639     7.196    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[8]
    SLICE_X42Y25         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.478    12.658    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X42Y25         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.266    12.391    
    SLICE_X42Y25         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.271    12.120    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8
  -------------------------------------------------------------------
                         required time                         12.120    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.606ns (11.345%)  route 4.736ns (88.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.782     1.855    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_clk_x
    SLICE_X97Y86         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.456     2.311 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[0]/Q
                         net (fo=2, routed)           1.203     3.514    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/px_data[0]
    SLICE_X91Y74         LUT3 (Prop_lut3_I0_O)        0.150     3.664 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[3]_INST_0/O
                         net (fo=3, routed)           3.533     7.197    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[3]
    SLICE_X38Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.483    12.663    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X38Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.266    12.396    
    SLICE_X38Y28         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.241    12.155    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.605ns (10.948%)  route 4.921ns (89.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.782     1.855    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_clk_x
    SLICE_X97Y86         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.456     2.311 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[1]/Q
                         net (fo=2, routed)           1.422     3.733    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/px_data[1]
    SLICE_X93Y74         LUT3 (Prop_lut3_I0_O)        0.149     3.882 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[7]_INST_0/O
                         net (fo=3, routed)           3.500     7.382    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[7]
    SLICE_X38Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.483    12.663    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X38Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.266    12.396    
    SLICE_X38Y28         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.049    12.347    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.773ns (13.985%)  route 4.755ns (86.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.779     1.852    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/px_clk_x
    SLICE_X98Y82         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y82         FDRE (Prop_fdre_C_Q)         0.478     2.330 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[4]/Q
                         net (fo=2, routed)           1.219     3.549    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1_n_2
    SLICE_X93Y75         LUT3 (Prop_lut3_I2_O)        0.295     3.844 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[11]_INST_0/O
                         net (fo=3, routed)           3.536     7.380    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[11]
    SLICE_X42Y25         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.478    12.658    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X42Y25         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/CLK
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.266    12.391    
    SLICE_X42Y25         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    12.352    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  4.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.518ns (17.421%)  route 2.455ns (82.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633     4.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -2.804 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -1.113    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -1.022 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.603     0.581    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/px_clk_x
    SLICE_X100Y82        FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y82        FDRE (Prop_fdre_C_Q)         0.418     0.999 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[3]/Q
                         net (fo=2, routed)           0.891     1.889    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_1_n_3
    SLICE_X93Y74         LUT3 (Prop_lut3_I0_O)        0.100     1.989 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[13]_INST_0/O
                         net (fo=3, routed)           1.565     3.554    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[13]
    SLICE_X65Y34         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.725     3.019    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X65Y34         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.000     3.019    
                         clock uncertainty            0.266     3.285    
    SLICE_X65Y34         FDRE (Hold_fdre_C_D)         0.171     3.456    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.456    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.578ns (18.418%)  route 2.560ns (81.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633     4.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -2.804 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -1.113    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -1.022 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.599     0.577    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_clk_x
    SLICE_X101Y78        FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y78        FDRE (Prop_fdre_C_Q)         0.337     0.914 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[6]/Q
                         net (fo=2, routed)           0.715     1.628    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2_n_0
    SLICE_X93Y75         LUT3 (Prop_lut3_I2_O)        0.241     1.869 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[20]_INST_0/O
                         net (fo=3, routed)           1.845     3.715    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[20]
    SLICE_X90Y26         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.782     3.076    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X90Y26         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/CLK
                         clock pessimism              0.000     3.076    
                         clock uncertainty            0.266     3.342    
    SLICE_X90Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.249     3.591    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.467ns (14.866%)  route 2.674ns (85.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633     4.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -2.804 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -1.113    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -1.022 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.606     0.584    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_clk_x
    SLICE_X97Y86         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.367     0.951 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[0]/Q
                         net (fo=2, routed)           0.872     1.822    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/px_data[0]
    SLICE_X91Y74         LUT3 (Prop_lut3_I2_O)        0.100     1.922 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[21]_INST_0/O
                         net (fo=3, routed)           1.803     3.725    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[21]
    SLICE_X90Y26         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.782     3.076    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X90Y26         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.000     3.076    
                         clock uncertainty            0.266     3.342    
    SLICE_X90Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.243     3.585    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                         -3.585    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.385ns (13.126%)  route 2.548ns (86.874%))
  Logic Levels:           0  
  Clock Path Skew:        2.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633     4.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -2.804 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -1.113    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -1.022 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.606     0.584    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_clk_x
    SLICE_X98Y85         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y85         FDRE (Prop_fdre_C_Q)         0.385     0.969 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[6]/Q
                         net (fo=3, routed)           2.548     3.517    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[27]
    SLICE_X64Y36         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.727     3.021    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X64Y36         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/C
                         clock pessimism              0.000     3.021    
                         clock uncertainty            0.266     3.287    
    SLICE_X64Y36         FDRE (Hold_fdre_C_D)         0.061     3.348    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.518ns (15.075%)  route 2.918ns (84.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633     4.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -2.804 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -1.113    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -1.022 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.606     0.584    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_clk_x
    SLICE_X98Y85         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y85         FDRE (Prop_fdre_C_Q)         0.418     1.002 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/Q
                         net (fo=2, routed)           1.021     2.023    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/px_data[2]
    SLICE_X93Y75         LUT3 (Prop_lut3_I2_O)        0.100     2.123 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[23]_INST_0/O
                         net (fo=3, routed)           1.897     4.020    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[23]
    SLICE_X90Y26         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.782     3.076    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X90Y26         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/CLK
                         clock pessimism              0.000     3.076    
                         clock uncertainty            0.266     3.342    
    SLICE_X90Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.425     3.767    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8
  -------------------------------------------------------------------
                         required time                         -3.767    
                         arrival time                           4.020    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.337ns (10.666%)  route 2.823ns (89.334%))
  Logic Levels:           0  
  Clock Path Skew:        2.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633     4.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -2.804 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -1.113    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -1.022 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     0.522    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X64Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.337     0.859 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_ready_reg/Q
                         net (fo=4, routed)           2.823     3.681    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe4[0]
    SLICE_X54Y21         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.714     3.008    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y21         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/CLK
                         clock pessimism              0.000     3.008    
                         clock uncertainty            0.266     3.274    
    SLICE_X54Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.383    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8
  -------------------------------------------------------------------
                         required time                         -3.383    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.578ns (17.446%)  route 2.735ns (82.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633     4.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -2.804 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -1.113    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -1.022 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.606     0.584    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_clk_x
    SLICE_X97Y85         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y85         FDRE (Prop_fdre_C_Q)         0.337     0.921 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[4]/Q
                         net (fo=2, routed)           1.057     1.978    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_0_n_7
    SLICE_X93Y74         LUT3 (Prop_lut3_I0_O)        0.241     2.219 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[16]_INST_0/O
                         net (fo=3, routed)           1.678     3.897    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[16]
    SLICE_X90Y26         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.782     3.076    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X90Y26         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/CLK
                         clock pessimism              0.000     3.076    
                         clock uncertainty            0.266     3.342    
    SLICE_X90Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.250     3.592    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8
  -------------------------------------------------------------------
                         required time                         -3.592    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.467ns (14.435%)  route 2.768ns (85.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633     4.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -2.804 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -1.113    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -1.022 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.599     0.577    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_clk_x
    SLICE_X99Y78         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDRE (Prop_fdre_C_Q)         0.367     0.944 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[1]/Q
                         net (fo=2, routed)           0.623     1.566    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2_n_5
    SLICE_X93Y75         LUT3 (Prop_lut3_I2_O)        0.100     1.666 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[15]_INST_0/O
                         net (fo=3, routed)           2.146     3.812    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[15]
    SLICE_X65Y34         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.725     3.019    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X65Y34         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.000     3.019    
                         clock uncertainty            0.266     3.285    
    SLICE_X65Y34         FDRE (Hold_fdre_C_D)         0.179     3.464    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.513ns (15.762%)  route 2.742ns (84.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633     4.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -2.804 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -1.113    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -1.022 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.599     0.577    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_clk_x
    SLICE_X100Y78        FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y78        FDRE (Prop_fdre_C_Q)         0.418     0.995 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[3]/Q
                         net (fo=2, routed)           0.713     1.708    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_2_n_3
    SLICE_X93Y75         LUT3 (Prop_lut3_I2_O)        0.095     1.803 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[17]_INST_0/O
                         net (fo=3, routed)           2.029     3.831    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe3[17]
    SLICE_X90Y26         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.782     3.076    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X90Y26         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/CLK
                         clock pessimism              0.000     3.076    
                         clock uncertainty            0.266     3.342    
    SLICE_X90Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.103     3.445    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.831    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.512ns (16.118%)  route 2.664ns (83.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633     4.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -2.804 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -1.113    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -1.022 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.607     0.585    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_clk_x
    SLICE_X98Y87         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y87         FDRE (Prop_fdre_C_Q)         0.418     1.003 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[3]/Q
                         net (fo=2, routed)           0.831     1.834    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/px_data[3]
    SLICE_X93Y75         LUT3 (Prop_lut3_I2_O)        0.094     1.928 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/deserializer_inst/DATA_OUT0[24]_INST_0/O
                         net (fo=3, routed)           1.833     3.761    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[24]
    SLICE_X64Y36         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.727     3.021    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X64Y36         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/C
                         clock pessimism              0.000     3.021    
                         clock uncertainty            0.266     3.287    
    SLICE_X64Y36         FDRE (Hold_fdre_C_D)         0.024     3.311    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.761    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CLRX_clk_wiz_1_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 0.456ns (3.934%)  route 11.136ns (96.066%))
  Logic Levels:           0  
  Clock Path Skew:        4.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.718    -1.986    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X65Y95         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.530 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_ready_reg/Q
                         net (fo=4, routed)          11.136     9.606    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe18[0]
    SLICE_X73Y28         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.547    12.726    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X73Y28         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    12.726    
                         clock uncertainty           -0.266    12.460    
    SLICE_X73Y28         FDRE (Setup_fdre_C_D)       -0.067    12.393    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 0.642ns (5.983%)  route 10.089ns (94.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.779    -1.925    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_clk_y
    SLICE_X98Y67         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDRE (Prop_fdre_C_Q)         0.518    -1.407 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/Q
                         net (fo=2, routed)           3.539     2.132    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/px_data[2]
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.124     2.256 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[11]_INST_0/O
                         net (fo=3, routed)           6.550     8.806    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe14[11]
    SLICE_X67Y36         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.552    12.731    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X67Y36         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.000    12.731    
                         clock uncertainty           -0.266    12.465    
    SLICE_X67Y36         FDRE (Setup_fdre_C_D)       -0.093    12.372    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][115]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.409ns  (logic 0.642ns (6.168%)  route 9.767ns (93.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.779    -1.925    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_clk_y
    SLICE_X98Y67         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDRE (Prop_fdre_C_Q)         0.518    -1.407 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[2]/Q
                         net (fo=2, routed)           3.539     2.132    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/px_data[2]
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.124     2.256 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[11]_INST_0/O
                         net (fo=3, routed)           6.227     8.484    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe14[11]
    SLICE_X54Y33         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][115]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.546    12.726    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y33         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][115]_srl8/CLK
                         clock pessimism              0.000    12.726    
                         clock uncertainty           -0.266    12.459    
    SLICE_X54Y33         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    12.420    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][115]_srl8
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 0.572ns (5.675%)  route 9.507ns (94.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.775    -1.929    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_clk_y
    SLICE_X99Y70         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.473 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[3]/Q
                         net (fo=2, routed)           2.931     1.458    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2_n_3
    SLICE_X92Y66         LUT3 (Prop_lut3_I2_O)        0.116     1.574 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[17]_INST_0/O
                         net (fo=3, routed)           6.576     8.150    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe14[17]
    SLICE_X90Y30         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.611    12.790    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X90Y30         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8/CLK
                         clock pessimism              0.000    12.790    
                         clock uncertainty           -0.266    12.524    
    SLICE_X90Y30         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.256    12.268    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][130]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 0.808ns (8.359%)  route 8.858ns (91.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.779    -1.925    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_clk_y
    SLICE_X98Y67         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDRE (Prop_fdre_C_Q)         0.478    -1.447 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[5]/Q
                         net (fo=2, routed)           2.803     1.356    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/px_data[5]
    SLICE_X92Y66         LUT3 (Prop_lut3_I2_O)        0.330     1.686 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[26]_INST_0/O
                         net (fo=3, routed)           6.056     7.741    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe14[26]
    SLICE_X90Y11         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][130]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.619    12.799    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X90Y11         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][130]_srl8/CLK
                         clock pessimism              0.000    12.799    
                         clock uncertainty           -0.266    12.532    
    SLICE_X90Y11         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.225    12.307    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][130]_srl8
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 0.668ns (7.147%)  route 8.678ns (92.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.770    -1.934    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_clk_y
    SLICE_X102Y73        FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDRE (Prop_fdre_C_Q)         0.518    -1.416 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[2]/Q
                         net (fo=2, routed)           2.595     1.179    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0_n_9
    SLICE_X92Y66         LUT3 (Prop_lut3_I2_O)        0.150     1.329 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[2]_INST_0/O
                         net (fo=3, routed)           6.083     7.412    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe14[2]
    SLICE_X67Y34         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.551    12.731    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X67Y34         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000    12.731    
                         clock uncertainty           -0.266    12.464    
    SLICE_X67Y34         FDRE (Setup_fdre_C_D)       -0.305    12.159    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][162]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 0.456ns (4.749%)  route 9.147ns (95.251%))
  Logic Levels:           0  
  Clock Path Skew:        4.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.718    -1.986    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X65Y95         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.530 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_ready_reg/Q
                         net (fo=4, routed)           9.147     7.617    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe18[0]
    SLICE_X54Y3          SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][162]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.553    12.733    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y3          SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][162]_srl8/CLK
                         clock pessimism              0.000    12.733    
                         clock uncertainty           -0.266    12.466    
    SLICE_X54Y3          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    12.448    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][162]_srl8
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 0.773ns (8.209%)  route 8.643ns (91.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.779    -1.925    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_clk_y
    SLICE_X98Y67         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDRE (Prop_fdre_C_Q)         0.478    -1.447 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[4]/Q
                         net (fo=2, routed)           3.478     2.031    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/px_data[4]
    SLICE_X93Y65         LUT3 (Prop_lut3_I0_O)        0.295     2.326 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[19]_INST_0/O
                         net (fo=3, routed)           5.165     7.491    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe14[19]
    SLICE_X71Y38         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.555    12.734    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X71Y38         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/C
                         clock pessimism              0.000    12.734    
                         clock uncertainty           -0.266    12.468    
    SLICE_X71Y38         FDRE (Setup_fdre_C_D)       -0.081    12.387    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 0.580ns (6.269%)  route 8.672ns (93.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.775    -1.929    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_clk_y
    SLICE_X99Y70         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.473 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[3]/Q
                         net (fo=2, routed)           2.855     1.382    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2_n_3
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.124     1.506 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[14]_INST_0/O
                         net (fo=3, routed)           5.816     7.323    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe14[14]
    SLICE_X67Y36         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.552    12.731    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X67Y36         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.000    12.731    
                         clock uncertainty           -0.266    12.465    
    SLICE_X67Y36         FDRE (Setup_fdre_C_D)       -0.047    12.418    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 0.668ns (7.394%)  route 8.367ns (92.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.770    -1.934    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_clk_y
    SLICE_X102Y73        FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDRE (Prop_fdre_C_Q)         0.518    -1.416 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[2]/Q
                         net (fo=2, routed)           2.595     1.179    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0_n_9
    SLICE_X92Y66         LUT3 (Prop_lut3_I2_O)        0.150     1.329 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[2]_INST_0/O
                         net (fo=3, routed)           5.772     7.101    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe14[2]
    SLICE_X54Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.541    12.720    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK
                         clock pessimism              0.000    12.720    
                         clock uncertainty           -0.266    12.454    
    SLICE_X54Y28         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.242    12.212    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  5.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 0.623ns (10.212%)  route 5.478ns (89.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.022ns
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563     1.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    -5.951 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.226    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -4.135 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.595    -2.540    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_clk_y
    SLICE_X102Y74        FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.385    -2.155 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[5]/Q
                         net (fo=2, routed)           1.356    -0.799    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0_n_6
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.238    -0.561 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[20]_INST_0/O
                         net (fo=3, routed)           4.122     3.561    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe14[20]
    SLICE_X67Y37         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.728     3.022    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X67Y37         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/C
                         clock pessimism              0.000     3.022    
                         clock uncertainty            0.266     3.288    
    SLICE_X67Y37         FDRE (Hold_fdre_C_D)         0.196     3.484    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][116]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 0.576ns (9.323%)  route 5.602ns (90.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    -2.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563     1.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    -5.951 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.226    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -4.135 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.596    -2.539    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_clk_y
    SLICE_X97Y73         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDRE (Prop_fdre_C_Q)         0.337    -2.202 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[5]/Q
                         net (fo=2, routed)           1.246    -0.956    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1_n_1
    SLICE_X93Y65         LUT3 (Prop_lut3_I2_O)        0.239    -0.717 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[12]_INST_0/O
                         net (fo=3, routed)           4.356     3.639    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe14[12]
    SLICE_X54Y33         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][116]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.720     3.014    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y33         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][116]_srl8/CLK
                         clock pessimism              0.000     3.014    
                         clock uncertainty            0.266     3.280    
    SLICE_X54Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.249     3.529    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][116]_srl8
  -------------------------------------------------------------------
                         required time                         -3.529    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][124]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 0.623ns (9.934%)  route 5.648ns (90.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    -2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563     1.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    -5.951 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.226    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -4.135 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.595    -2.540    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_clk_y
    SLICE_X102Y74        FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.385    -2.155 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[5]/Q
                         net (fo=2, routed)           1.356    -0.799    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0_n_6
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.238    -0.561 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[20]_INST_0/O
                         net (fo=3, routed)           4.293     3.732    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe14[20]
    SLICE_X90Y30         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][124]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.788     3.082    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X90Y30         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][124]_srl8/CLK
                         clock pessimism              0.000     3.082    
                         clock uncertainty            0.266     3.348    
    SLICE_X90Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.249     3.597    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][124]_srl8
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           3.732    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 0.649ns (10.787%)  route 5.368ns (89.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    -2.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563     1.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    -5.951 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.226    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -4.135 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.597    -2.538    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_clk_y
    SLICE_X102Y73        FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDRE (Prop_fdre_C_Q)         0.385    -2.153 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[6]/Q
                         net (fo=2, routed)           1.326    -0.827    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0_n_5
    SLICE_X92Y65         LUT3 (Prop_lut3_I2_O)        0.264    -0.563 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[6]_INST_0/O
                         net (fo=3, routed)           4.042     3.479    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe14[6]
    SLICE_X54Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.714     3.008    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/CLK
                         clock pessimism              0.000     3.008    
                         clock uncertainty            0.266     3.274    
    SLICE_X54Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.047     3.321    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8
  -------------------------------------------------------------------
                         required time                         -3.321    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 0.649ns (10.780%)  route 5.371ns (89.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    -2.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563     1.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    -5.951 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.226    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -4.135 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.597    -2.538    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_clk_y
    SLICE_X102Y73        FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDRE (Prop_fdre_C_Q)         0.385    -2.153 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0/px_data_reg[6]/Q
                         net (fo=2, routed)           1.326    -0.827    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_0_n_5
    SLICE_X92Y65         LUT3 (Prop_lut3_I2_O)        0.264    -0.563 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[6]_INST_0/O
                         net (fo=3, routed)           4.045     3.483    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe14[6]
    SLICE_X66Y34         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.725     3.019    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X66Y34         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     3.019    
                         clock uncertainty            0.266     3.285    
    SLICE_X66Y34         FDRE (Hold_fdre_C_D)         0.037     3.322    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][118]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.518ns (8.340%)  route 5.693ns (91.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    -2.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563     1.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    -5.951 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.226    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -4.135 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.600    -2.535    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_clk_y
    SLICE_X98Y70         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y70         FDRE (Prop_fdre_C_Q)         0.418    -2.117 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[0]/Q
                         net (fo=2, routed)           1.151    -0.966    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2_n_6
    SLICE_X92Y66         LUT3 (Prop_lut3_I2_O)        0.100    -0.866 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[14]_INST_0/O
                         net (fo=3, routed)           4.542     3.677    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe14[14]
    SLICE_X54Y33         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][118]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.720     3.014    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y33         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][118]_srl8/CLK
                         clock pessimism              0.000     3.014    
                         clock uncertainty            0.266     3.280    
    SLICE_X54Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.228     3.508    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][118]_srl8
  -------------------------------------------------------------------
                         required time                         -3.508    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.576ns (9.115%)  route 5.744ns (90.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.022ns
    Source Clock Delay      (SCD):    -2.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563     1.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    -5.951 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.226    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -4.135 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.596    -2.539    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_clk_y
    SLICE_X97Y73         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDRE (Prop_fdre_C_Q)         0.337    -2.202 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1/px_data_reg[5]/Q
                         net (fo=2, routed)           1.086    -1.115    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_1_n_1
    SLICE_X93Y65         LUT3 (Prop_lut3_I0_O)        0.239    -0.876 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[21]_INST_0/O
                         net (fo=3, routed)           4.657     3.781    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe14[21]
    SLICE_X70Y36         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.728     3.022    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X70Y36         FDRE                                         r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/C
                         clock pessimism              0.000     3.022    
                         clock uncertainty            0.266     3.288    
    SLICE_X70Y36         FDRE (Hold_fdre_C_D)         0.192     3.480    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][131]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 0.385ns (5.995%)  route 6.037ns (94.005%))
  Logic Levels:           0  
  Clock Path Skew:        5.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    -2.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563     1.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    -5.951 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.226    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -4.135 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.603    -2.532    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_clk_y
    SLICE_X98Y67         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDRE (Prop_fdre_C_Q)         0.385    -2.147 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[6]/Q
                         net (fo=3, routed)           6.037     3.890    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe14[27]
    SLICE_X90Y11         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][131]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.797     3.091    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X90Y11         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][131]_srl8/CLK
                         clock pessimism              0.000     3.091    
                         clock uncertainty            0.266     3.357    
    SLICE_X90Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     3.486    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][131]_srl8
  -------------------------------------------------------------------
                         required time                         -3.486    
                         arrival time                           3.890    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 0.513ns (8.112%)  route 5.811ns (91.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    -2.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563     1.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    -5.951 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.226    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -4.135 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.603    -2.532    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_clk_y
    SLICE_X98Y67         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDRE (Prop_fdre_C_Q)         0.418    -2.114 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_3/px_data_reg[0]/Q
                         net (fo=2, routed)           2.021    -0.093    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/px_data[0]
    SLICE_X93Y65         LUT3 (Prop_lut3_I0_O)        0.095     0.002 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[3]_INST_0/O
                         net (fo=3, routed)           3.791     3.792    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe14[3]
    SLICE_X54Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.714     3.008    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X54Y28         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/CLK
                         clock pessimism              0.000     3.008    
                         clock uncertainty            0.266     3.274    
    SLICE_X54Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.105     3.379    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8
  -------------------------------------------------------------------
                         required time                         -3.379    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][123]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 0.627ns (9.542%)  route 5.944ns (90.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    -2.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563     1.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    -5.951 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.226    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -4.135 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.600    -2.535    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_clk_y
    SLICE_X98Y70         FDRE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y70         FDRE (Prop_fdre_C_Q)         0.385    -2.150 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2/px_data_reg[5]/Q
                         net (fo=2, routed)           2.154     0.004    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/deserializer_1to7_inst_2_n_1
    SLICE_X93Y65         LUT3 (Prop_lut3_I2_O)        0.242     0.246 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/deserializer_inst/DATA_OUT1[19]_INST_0/O
                         net (fo=3, routed)           3.790     4.036    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/probe14[19]
    SLICE_X90Y30         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][123]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.788     3.082    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X90Y30         SRL16E                                       r  CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][123]_srl8/CLK
                         clock pessimism              0.000     3.082    
                         clock uncertainty            0.266     3.348    
    SLICE_X90Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.268     3.616    CLRX_i/system_ila_3/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][123]_srl8
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  0.420    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.695ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.258ns  (logic 0.518ns (41.165%)  route 0.740ns (58.835%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y13                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X90Y13         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.740     1.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X90Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y12         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                 31.695    

Slack (MET) :             31.700ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.032ns  (logic 0.419ns (40.589%)  route 0.613ns (59.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X84Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.613     1.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X84Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y5          FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                 31.700    

Slack (MET) :             31.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.138ns  (logic 0.456ns (40.066%)  route 0.682ns (59.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y6                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X85Y6          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.682     1.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X84Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y5          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 31.767    

Slack (MET) :             31.826ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.268%)  route 0.623ns (57.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y13                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X91Y13         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.623     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X91Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X91Y12         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 31.826    

Slack (MET) :             31.849ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.886ns  (logic 0.419ns (47.316%)  route 0.467ns (52.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y13                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X91Y13         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.467     0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X91Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X91Y12         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                 31.849    

Slack (MET) :             31.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.365%)  route 0.596ns (56.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y13                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X93Y13         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.596     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X91Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X91Y11         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 31.853    

Slack (MET) :             31.867ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.040ns  (logic 0.456ns (43.841%)  route 0.584ns (56.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X84Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.584     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X84Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y5          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 31.867    

Slack (MET) :             31.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.108%)  route 0.492ns (51.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y5                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X85Y5          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.492     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X84Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y4          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 31.957    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.570ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.163ns  (logic 0.419ns (36.017%)  route 0.744ns (63.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X84Y4          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.744     1.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X83Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y4          FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  8.570    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.071ns  (logic 0.419ns (39.117%)  route 0.652ns (60.883%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X91Y12         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.652     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X92Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X92Y12         FDCE (Setup_fdce_C_D)       -0.218     9.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.516%)  route 0.592ns (56.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y4                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X84Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.592     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X83Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y5          FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.879ns  (logic 0.419ns (47.652%)  route 0.460ns (52.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y5                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X84Y5          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.460     0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X82Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X82Y5          FDCE (Setup_fdce_C_D)       -0.222     9.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.971ns  (logic 0.518ns (53.348%)  route 0.453ns (46.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X90Y12         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.453     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X92Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X92Y13         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  8.982    

Slack (MET) :             9.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.481%)  route 0.447ns (49.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X91Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.447     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X91Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y13         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  9.002    

Slack (MET) :             9.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.603%)  route 0.445ns (49.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y5                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X84Y5          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.445     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X83Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y5          FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  9.004    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (50.006%)  route 0.456ns (49.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X91Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.456     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X92Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X92Y12         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  9.041    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.518ns (15.460%)  route 2.833ns (84.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.797     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y14        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.518     3.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.833     6.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X89Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.563    12.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X89Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X89Y3          FDCE (Recov_fdce_C_CLR)     -0.405    12.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.518ns (16.843%)  route 2.557ns (83.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.797     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y14        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.518     3.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.557     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X88Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.563    12.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X88Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.518ns (16.843%)  route 2.557ns (83.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.797     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y14        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.518     3.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.557     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X88Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.563    12.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X88Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.518ns (16.843%)  route 2.557ns (83.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.797     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y14        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.518     3.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.557     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X88Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.563    12.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X88Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.518ns (16.843%)  route 2.557ns (83.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.797     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y14        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.518     3.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.557     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X88Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.563    12.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X88Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.518ns (16.867%)  route 2.553ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.797     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y14        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.518     3.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.553     6.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X89Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.563    12.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X89Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X89Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.518ns (16.867%)  route 2.553ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.797     3.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y14        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.518     3.609 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.553     6.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X89Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.563    12.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X89Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X89Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.773ns (24.415%)  route 2.393ns (75.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.756     3.050    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y45         FDPE                                         r  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.528 f  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.279     4.807    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y43         LUT3 (Prop_lut3_I2_O)        0.295     5.102 f  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=31, routed)          1.114     6.216    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X20Y43         FDCE                                         f  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.579    12.759    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X20Y43         FDCE                                         r  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X20Y43         FDCE (Recov_fdce_C_CLR)     -0.361    12.473    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.773ns (24.415%)  route 2.393ns (75.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.756     3.050    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y45         FDPE                                         r  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.528 f  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.279     4.807    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y43         LUT3 (Prop_lut3_I2_O)        0.295     5.102 f  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=31, routed)          1.114     6.216    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X20Y43         FDPE                                         f  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.579    12.759    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X20Y43         FDPE                                         r  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X20Y43         FDPE (Recov_fdpe_C_PRE)     -0.361    12.473    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.773ns (24.415%)  route 2.393ns (75.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.756     3.050    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y45         FDPE                                         r  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.528 f  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.279     4.807    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y43         LUT3 (Prop_lut3_I2_O)        0.295     5.102 f  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=31, routed)          1.114     6.216    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X20Y43         FDCE                                         f  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       1.579    12.759    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X20Y43         FDCE                                         r  CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X20Y43         FDCE (Recov_fdce_C_CLR)     -0.361    12.473    CLRX_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  6.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.630%)  route 0.143ns (50.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.589     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X86Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.858     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X86Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.263     0.961    
    SLICE_X86Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.630%)  route 0.143ns (50.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.589     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X86Y3          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.858     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X86Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.263     0.961    
    SLICE_X86Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.776%)  route 0.197ns (58.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.589     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.197     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X86Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.858     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X86Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X86Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.776%)  route 0.197ns (58.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.589     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.197     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X86Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.858     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X86Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X86Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.776%)  route 0.197ns (58.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.589     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.197     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X86Y4          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.858     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X86Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X86Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.529%)  route 0.199ns (58.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.589     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.199     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X85Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.858     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.940    
    SLICE_X85Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.529%)  route 0.199ns (58.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.589     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.199     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X85Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.858     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.284     0.940    
    SLICE_X85Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.529%)  route 0.199ns (58.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.589     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.199     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X85Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.858     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.284     0.940    
    SLICE_X85Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.529%)  route 0.199ns (58.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.589     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.199     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X85Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.858     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.284     0.940    
    SLICE_X85Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.529%)  route 0.199ns (58.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.589     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y3          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.199     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X85Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CLRX_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    CLRX_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  CLRX_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15069, routed)       0.858     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.284     0.940    
    SLICE_X85Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_CLRX_clk_wiz_0_0
  To Clock:  clk_out1_CLRX_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.518ns (11.381%)  route 4.033ns (88.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 10.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.723     1.796    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.518     2.314 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         4.033     6.348    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X44Y101        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.656    10.634    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X44Y101        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[24]/C
                         clock pessimism              1.109    11.743    
                         clock uncertainty           -0.074    11.669    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.405    11.264    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[24]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.518ns (11.381%)  route 4.033ns (88.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 10.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.723     1.796    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.518     2.314 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         4.033     6.348    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X44Y101        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.656    10.634    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X44Y101        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[27]/C
                         clock pessimism              1.109    11.743    
                         clock uncertainty           -0.074    11.669    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.405    11.264    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[27]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.518ns (11.381%)  route 4.033ns (88.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 10.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.723     1.796    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.518     2.314 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         4.033     6.348    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X44Y101        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.656    10.634    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X44Y101        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[28]/C
                         clock pessimism              1.109    11.743    
                         clock uncertainty           -0.074    11.669    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.405    11.264    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_reg[28]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[28]/PRE
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.518ns (11.381%)  route 4.033ns (88.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 10.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.723     1.796    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.518     2.314 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         4.033     6.348    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X44Y101        FDPE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.656    10.634    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X44Y101        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[28]/C
                         clock pessimism              1.109    11.743    
                         clock uncertainty           -0.074    11.669    
    SLICE_X44Y101        FDPE (Recov_fdpe_C_PRE)     -0.359    11.310    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[28]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[27]/PRE
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.518ns (11.392%)  route 4.029ns (88.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 10.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.723     1.796    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.518     2.314 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         4.029     6.343    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X45Y101        FDPE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.656    10.634    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X45Y101        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[27]/C
                         clock pessimism              1.109    11.743    
                         clock uncertainty           -0.074    11.669    
    SLICE_X45Y101        FDPE (Recov_fdpe_C_PRE)     -0.359    11.310    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[27]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[29]/PRE
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.518ns (11.392%)  route 4.029ns (88.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 10.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.723     1.796    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.518     2.314 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         4.029     6.343    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X45Y101        FDPE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.656    10.634    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X45Y101        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[29]/C
                         clock pessimism              1.109    11.743    
                         clock uncertainty           -0.074    11.669    
    SLICE_X45Y101        FDPE (Recov_fdpe_C_PRE)     -0.359    11.310    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_range_no_match_reg[29]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.518ns (11.943%)  route 3.819ns (88.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 10.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.723     1.796    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.518     2.314 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.819     6.134    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X60Y99         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544    10.522    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X60Y99         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[1]/C
                         clock pessimism              1.210    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X60Y99         FDCE (Recov_fdce_C_CLR)     -0.405    11.252    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[1]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.518ns (11.943%)  route 3.819ns (88.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 10.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.723     1.796    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.518     2.314 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.819     6.134    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X60Y99         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544    10.522    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X60Y99         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[2]/C
                         clock pessimism              1.210    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X60Y99         FDCE (Recov_fdce_C_CLR)     -0.405    11.252    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[2]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.518ns (11.943%)  route 3.819ns (88.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 10.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.723     1.796    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.518     2.314 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.819     6.134    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X60Y99         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544    10.522    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X60Y99         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[3]/C
                         clock pessimism              1.210    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X60Y99         FDCE (Recov_fdce_C_CLR)     -0.405    11.252    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[3]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.518ns (11.943%)  route 3.819ns (88.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 10.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.723     1.796    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.518     2.314 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.819     6.134    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X60Y99         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544    10.522    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X60Y99         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[4]/C
                         clock pessimism              1.210    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X60Y99         FDCE (Recov_fdce_C_CLR)     -0.405    11.252    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/clk_tap_reg[4]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  5.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_change_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.164ns (19.866%)  route 0.662ns (80.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.584     1.036    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.200 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.662     1.862    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X66Y100        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_change_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.937     1.038    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X66Y100        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_change_cnt_reg[2]/C
                         clock pessimism              0.346     1.385    
    SLICE_X66Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.318    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_change_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_change_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.164ns (19.866%)  route 0.662ns (80.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.584     1.036    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.200 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.662     1.862    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X66Y100        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_change_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.937     1.038    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X66Y100        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_change_cnt_reg[5]/C
                         clock pessimism              0.346     1.385    
    SLICE_X66Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.318    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_change_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_change_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.164ns (19.866%)  route 0.662ns (80.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.584     1.036    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.200 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.662     1.862    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X66Y100        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_change_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.937     1.038    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X66Y100        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_change_cnt_reg[6]/C
                         clock pessimism              0.346     1.385    
    SLICE_X66Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.318    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/tap_change_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_seq_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.164ns (27.881%)  route 0.424ns (72.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.584     1.036    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.200 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.424     1.625    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X97Y91         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_seq_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.878     0.979    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X97Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_seq_reg[0]/C
                         clock pessimism              0.117     1.096    
    SLICE_X97Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.004    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_seq_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_seq_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.164ns (27.881%)  route 0.424ns (72.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.584     1.036    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.200 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.424     1.625    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X97Y91         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_seq_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.878     0.979    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X97Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_seq_reg[1]/C
                         clock pessimism              0.117     1.096    
    SLICE_X97Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.004    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_seq_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_seq_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.164ns (27.881%)  route 0.424ns (72.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.584     1.036    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.200 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.424     1.625    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X97Y91         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_seq_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.878     0.979    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X97Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_seq_reg[2]/C
                         clock pessimism              0.117     1.096    
    SLICE_X97Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.004    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_seq_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.164ns (27.533%)  route 0.432ns (72.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.584     1.036    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.200 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.432     1.632    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X64Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850     0.951    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X64Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[0]/C
                         clock pessimism              0.117     1.068    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.976    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.164ns (27.533%)  route 0.432ns (72.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.584     1.036    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.200 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.432     1.632    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X64Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850     0.951    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X64Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r_reg[0]/C
                         clock pessimism              0.117     1.068    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.976    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_tap_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_correct_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.164ns (27.533%)  route 0.432ns (72.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.584     1.036    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.200 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.432     1.632    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X64Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_correct_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850     0.951    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X64Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_correct_reg[0]/C
                         clock pessimism              0.117     1.068    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.976    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_correct_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_enable_reg/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.164ns (27.533%)  route 0.432ns (72.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.584     1.036    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X82Y92         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.200 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.432     1.632    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_reset
    SLICE_X64Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850     0.951    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X64Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_enable_reg/C
                         clock pessimism              0.117     1.068    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.976    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rd_enable_reg
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.656    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_CLRX_clk_wiz_0_0
  To Clock:  clk_out1_CLRX_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.456ns (23.689%)  route 1.469ns (76.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 10.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.922ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X59Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.244 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           1.469     3.713    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y94         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544    10.522    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X66Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[0]/C
                         clock pessimism              0.922    11.443    
                         clock uncertainty           -0.194    11.249    
    SLICE_X66Y94         FDCE (Recov_fdce_C_CLR)     -0.319    10.930    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.456ns (23.689%)  route 1.469ns (76.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 10.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.922ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X59Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.244 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           1.469     3.713    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y94         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544    10.522    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X66Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[1]/C
                         clock pessimism              0.922    11.443    
                         clock uncertainty           -0.194    11.249    
    SLICE_X66Y94         FDCE (Recov_fdce_C_CLR)     -0.319    10.930    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.456ns (23.689%)  route 1.469ns (76.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 10.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.922ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X59Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.244 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           1.469     3.713    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y94         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544    10.522    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X66Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[2]/C
                         clock pessimism              0.922    11.443    
                         clock uncertainty           -0.194    11.249    
    SLICE_X66Y94         FDCE (Recov_fdce_C_CLR)     -0.319    10.930    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.456ns (23.689%)  route 1.469ns (76.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 10.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.922ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.715     1.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X59Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.244 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           1.469     3.713    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y94         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544    10.522    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X66Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[3]/C
                         clock pessimism              0.922    11.443    
                         clock uncertainty           -0.194    11.249    
    SLICE_X66Y94         FDCE (Recov_fdce_C_CLR)     -0.319    10.930    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         10.930    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  7.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.859%)  route 0.535ns (79.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579     1.031    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X59Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.172 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           0.535     1.707    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y94         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850     0.951    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X66Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[0]/C
                         clock pessimism              0.401     1.352    
                         clock uncertainty            0.194     1.546    
    SLICE_X66Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.479    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.859%)  route 0.535ns (79.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579     1.031    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X59Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.172 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           0.535     1.707    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y94         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850     0.951    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X66Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[1]/C
                         clock pessimism              0.401     1.352    
                         clock uncertainty            0.194     1.546    
    SLICE_X66Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.479    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.859%)  route 0.535ns (79.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579     1.031    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X59Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.172 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           0.535     1.707    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y94         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850     0.951    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X66Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[2]/C
                         clock pessimism              0.401     1.352    
                         clock uncertainty            0.194     1.546    
    SLICE_X66Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.479    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.859%)  route 0.535ns (79.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579     1.031    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X59Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.172 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           0.535     1.707    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y94         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850     0.951    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_clk_x
    SLICE_X66Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[3]/C
                         clock pessimism              0.401     1.352    
                         clock uncertainty            0.194     1.546    
    SLICE_X66Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.479    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/px_rx_ready_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_CLRX_clk_wiz_1_0
  To Clock:  clk_out1_CLRX_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.456ns (10.709%)  route 3.802ns (89.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.653ns = ( 7.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.982ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.722    -1.982    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.526 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.802     2.276    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X46Y97         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.482     7.347    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X46Y97         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[29]/C
                         clock pessimism              0.445     7.792    
                         clock uncertainty           -0.074     7.717    
    SLICE_X46Y97         FDCE (Recov_fdce_C_CLR)     -0.319     7.398    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[29]
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.456ns (10.709%)  route 3.802ns (89.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.653ns = ( 7.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.982ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.722    -1.982    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.526 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.802     2.276    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X46Y97         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.482     7.347    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X46Y97         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[30]/C
                         clock pessimism              0.445     7.792    
                         clock uncertainty           -0.074     7.717    
    SLICE_X46Y97         FDCE (Recov_fdce_C_CLR)     -0.319     7.398    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[30]
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.456ns (11.484%)  route 3.515ns (88.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.653ns = ( 7.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.982ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.722    -1.982    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.526 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.515     1.989    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X47Y98         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.482     7.347    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X47Y98         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[26]/C
                         clock pessimism              0.445     7.792    
                         clock uncertainty           -0.074     7.717    
    SLICE_X47Y98         FDCE (Recov_fdce_C_CLR)     -0.405     7.312    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[26]
  -------------------------------------------------------------------
                         required time                          7.312    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.456ns (11.484%)  route 3.515ns (88.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.653ns = ( 7.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.982ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.722    -1.982    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.526 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.515     1.989    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X47Y98         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.482     7.347    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X47Y98         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[28]/C
                         clock pessimism              0.445     7.792    
                         clock uncertainty           -0.074     7.717    
    SLICE_X47Y98         FDCE (Recov_fdce_C_CLR)     -0.405     7.312    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[28]
  -------------------------------------------------------------------
                         required time                          7.312    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.456ns (11.542%)  route 3.495ns (88.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.654ns = ( 7.346 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.982ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.722    -1.982    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.526 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.495     1.969    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X49Y99         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.481     7.346    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X49Y99         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[21]/C
                         clock pessimism              0.445     7.791    
                         clock uncertainty           -0.074     7.716    
    SLICE_X49Y99         FDCE (Recov_fdce_C_CLR)     -0.405     7.311    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[21]
  -------------------------------------------------------------------
                         required time                          7.311    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.456ns (11.542%)  route 3.495ns (88.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.654ns = ( 7.346 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.982ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.722    -1.982    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.526 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.495     1.969    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X49Y99         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.481     7.346    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X49Y99         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[22]/C
                         clock pessimism              0.445     7.791    
                         clock uncertainty           -0.074     7.716    
    SLICE_X49Y99         FDCE (Recov_fdce_C_CLR)     -0.405     7.311    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[22]
  -------------------------------------------------------------------
                         required time                          7.311    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_no_match_reg[28]/PRE
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.456ns (11.484%)  route 3.515ns (88.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.653ns = ( 7.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.982ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.722    -1.982    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.526 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.515     1.989    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X47Y98         FDPE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_no_match_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.482     7.347    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X47Y98         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_no_match_reg[28]/C
                         clock pessimism              0.445     7.792    
                         clock uncertainty           -0.074     7.717    
    SLICE_X47Y98         FDPE (Recov_fdpe_C_PRE)     -0.359     7.358    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_no_match_reg[28]
  -------------------------------------------------------------------
                         required time                          7.358    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_no_match_reg[31]/PRE
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.456ns (11.484%)  route 3.515ns (88.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.653ns = ( 7.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.982ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.722    -1.982    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.526 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.515     1.989    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X47Y98         FDPE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_no_match_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.482     7.347    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X47Y98         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_no_match_reg[31]/C
                         clock pessimism              0.445     7.792    
                         clock uncertainty           -0.074     7.717    
    SLICE_X47Y98         FDPE (Recov_fdpe_C_PRE)     -0.359     7.358    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_no_match_reg[31]
  -------------------------------------------------------------------
                         required time                          7.358    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_no_match_reg[21]/PRE
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.456ns (11.542%)  route 3.495ns (88.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.654ns = ( 7.346 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.982ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.722    -1.982    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.526 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.495     1.969    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X49Y99         FDPE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_no_match_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.481     7.346    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X49Y99         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_no_match_reg[21]/C
                         clock pessimism              0.445     7.791    
                         clock uncertainty           -0.074     7.716    
    SLICE_X49Y99         FDPE (Recov_fdpe_C_PRE)     -0.359     7.357    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_no_match_reg[21]
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.456ns (11.484%)  route 3.515ns (88.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.653ns = ( 7.347 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.982ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.722    -1.982    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.526 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         3.515     1.989    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X46Y98         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.482     7.347    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X46Y98         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[24]/C
                         clock pessimism              0.445     7.792    
                         clock uncertainty           -0.074     7.717    
    SLICE_X46Y98         FDCE (Recov_fdce_C_CLR)     -0.319     7.398    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/tap_range_reg[24]
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                  5.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_correct_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.316%)  route 0.439ns (75.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.583    -0.733    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.592 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.439    -0.153    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X65Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_correct_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850    -1.144    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X65Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_correct_reg[0]/C
                         clock pessimism              0.444    -0.700    
    SLICE_X65Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.792    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_correct_reg[0]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_correct_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.316%)  route 0.439ns (75.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.583    -0.733    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.592 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.439    -0.153    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X65Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_correct_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850    -1.144    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X65Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_correct_reg[1]/C
                         clock pessimism              0.444    -0.700    
    SLICE_X65Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.792    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_correct_reg[1]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_correct_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.316%)  route 0.439ns (75.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.583    -0.733    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.592 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.439    -0.153    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X65Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_correct_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850    -1.144    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X65Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_correct_reg[2]/C
                         clock pessimism              0.444    -0.700    
    SLICE_X65Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.792    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_correct_reg[2]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rd_enable_reg/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.316%)  route 0.439ns (75.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.583    -0.733    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.592 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.439    -0.153    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X65Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rd_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850    -1.144    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X65Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rd_enable_reg/C
                         clock pessimism              0.444    -0.700    
    SLICE_X65Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.792    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rd_enable_reg
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.511%)  route 0.514ns (78.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.583    -0.733    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.592 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.514    -0.077    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X65Y94         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850    -1.144    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X65Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[0]/C
                         clock pessimism              0.444    -0.700    
    SLICE_X65Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.792    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.511%)  route 0.514ns (78.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.583    -0.733    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.592 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.514    -0.077    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X65Y94         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850    -1.144    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X65Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[1]/C
                         clock pessimism              0.444    -0.700    
    SLICE_X65Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.792    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.511%)  route 0.514ns (78.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.583    -0.733    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.592 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.514    -0.077    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X65Y94         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850    -1.144    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X65Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[2]/C
                         clock pessimism              0.444    -0.700    
    SLICE_X65Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.792    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.141ns (21.511%)  route 0.514ns (78.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.583    -0.733    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.592 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.514    -0.077    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X65Y94         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850    -1.144    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X65Y94         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[3]/C
                         clock pessimism              0.444    -0.700    
    SLICE_X65Y94         FDCE (Remov_fdce_C_CLR)     -0.092    -0.792    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rd_seq_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.141ns (19.383%)  route 0.586ns (80.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.121ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.583    -0.733    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.592 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.586    -0.005    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X98Y83         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rd_seq_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.873    -1.121    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X98Y83         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rd_seq_reg[0]/C
                         clock pessimism              0.444    -0.677    
    SLICE_X98Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.744    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rd_seq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rd_seq_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.141ns (19.383%)  route 0.586ns (80.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.121ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.583    -0.733    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X80Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.592 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset_sync_reg[0]/Q
                         net (fo=164, routed)         0.586    -0.005    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_reset
    SLICE_X98Y83         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rd_seq_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.873    -1.121    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X98Y83         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rd_seq_reg[1]/C
                         clock pessimism              0.444    -0.677    
    SLICE_X98Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.744    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rd_seq_reg[1]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.738    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_CLRX_clk_wiz_1_0
  To Clock:  clk_out1_CLRX_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.518ns (26.499%)  route 1.437ns (73.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.591ns = ( 7.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717    -1.987    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X66Y91         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDPE (Prop_fdpe_C_Q)         0.518    -1.469 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           1.437    -0.032    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     7.409    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X66Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[0]/C
                         clock pessimism              0.257     7.666    
                         clock uncertainty           -0.194     7.471    
    SLICE_X66Y93         FDCE (Recov_fdce_C_CLR)     -0.319     7.152    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.518ns (26.499%)  route 1.437ns (73.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.591ns = ( 7.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717    -1.987    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X66Y91         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDPE (Prop_fdpe_C_Q)         0.518    -1.469 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           1.437    -0.032    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     7.409    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X66Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[1]/C
                         clock pessimism              0.257     7.666    
                         clock uncertainty           -0.194     7.471    
    SLICE_X66Y93         FDCE (Recov_fdce_C_CLR)     -0.319     7.152    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.518ns (26.499%)  route 1.437ns (73.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.591ns = ( 7.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717    -1.987    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X66Y91         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDPE (Prop_fdpe_C_Q)         0.518    -1.469 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           1.437    -0.032    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     7.409    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X66Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[2]/C
                         clock pessimism              0.257     7.666    
                         clock uncertainty           -0.194     7.471    
    SLICE_X66Y93         FDCE (Recov_fdce_C_CLR)     -0.319     7.152    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[2]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.518ns (26.499%)  route 1.437ns (73.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.591ns = ( 7.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.987ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717    -1.987    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X66Y91         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDPE (Prop_fdpe_C_Q)         0.518    -1.469 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           1.437    -0.032    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     7.409    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X66Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[3]/C
                         clock pessimism              0.257     7.666    
                         clock uncertainty           -0.194     7.471    
    SLICE_X66Y93         FDCE (Recov_fdce_C_CLR)     -0.319     7.152    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[3]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  7.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.336%)  route 0.539ns (76.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.729ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.580    -0.736    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X66Y91         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDPE (Prop_fdpe_C_Q)         0.164    -0.572 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           0.539    -0.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850    -1.144    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X66Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[0]/C
                         clock pessimism              0.729    -0.415    
                         clock uncertainty            0.194    -0.221    
    SLICE_X66Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.288    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.336%)  route 0.539ns (76.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.729ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.580    -0.736    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X66Y91         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDPE (Prop_fdpe_C_Q)         0.164    -0.572 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           0.539    -0.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850    -1.144    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X66Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[1]/C
                         clock pessimism              0.729    -0.415    
                         clock uncertainty            0.194    -0.221    
    SLICE_X66Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.288    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.336%)  route 0.539ns (76.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.729ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.580    -0.736    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X66Y91         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDPE (Prop_fdpe_C_Q)         0.164    -0.572 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           0.539    -0.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850    -1.144    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X66Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[2]/C
                         clock pessimism              0.729    -0.415    
                         clock uncertainty            0.194    -0.221    
    SLICE_X66Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.288    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.336%)  route 0.539ns (76.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.729ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.580    -0.736    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X66Y91         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDPE (Prop_fdpe_C_Q)         0.164    -0.572 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/Q
                         net (fo=4, routed)           0.539    -0.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv_n_0
    SLICE_X66Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=368, routed)         0.850    -1.144    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_clk_y
    SLICE_X66Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[3]/C
                         clock pessimism              0.729    -0.415    
                         clock uncertainty            0.194    -0.221    
    SLICE_X66Y93         FDCE (Remov_fdce_C_CLR)     -0.067    -0.288    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/px_rx_ready_sync_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_CLRX_clk_wiz_0_0
  To Clock:  clk_out3_CLRX_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.456ns (19.786%)  route 1.849ns (80.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 10.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717     1.790    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.246 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.849     4.095    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/AR[0]
    SLICE_X101Y90        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.609    10.587    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X101Y90        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[0]/C
                         clock pessimism              1.210    11.796    
                         clock uncertainty           -0.074    11.722    
    SLICE_X101Y90        FDCE (Recov_fdce_C_CLR)     -0.405    11.317    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.456ns (19.786%)  route 1.849ns (80.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 10.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717     1.790    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.246 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.849     4.095    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/AR[0]
    SLICE_X100Y90        FDPE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.609    10.587    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X100Y90        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]/C
                         clock pessimism              1.210    11.796    
                         clock uncertainty           -0.074    11.722    
    SLICE_X100Y90        FDPE (Recov_fdpe_C_PRE)     -0.361    11.361    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.361    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.456ns (19.786%)  route 1.849ns (80.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 10.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717     1.790    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.246 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.849     4.095    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/AR[0]
    SLICE_X100Y90        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.609    10.587    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X100Y90        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[1]/C
                         clock pessimism              1.210    11.796    
                         clock uncertainty           -0.074    11.722    
    SLICE_X100Y90        FDCE (Recov_fdce_C_CLR)     -0.319    11.403    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.456ns (19.786%)  route 1.849ns (80.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 10.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717     1.790    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.246 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.849     4.095    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/AR[0]
    SLICE_X100Y90        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.609    10.587    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X100Y90        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[2]/C
                         clock pessimism              1.210    11.796    
                         clock uncertainty           -0.074    11.722    
    SLICE_X100Y90        FDCE (Recov_fdce_C_CLR)     -0.319    11.403    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.456ns (19.786%)  route 1.849ns (80.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 10.587 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717     1.790    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.246 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.849     4.095    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/AR[0]
    SLICE_X100Y90        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.609    10.587    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X100Y90        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[3]/C
                         clock pessimism              1.210    11.796    
                         clock uncertainty           -0.074    11.722    
    SLICE_X100Y90        FDCE (Recov_fdce_C_CLR)     -0.319    11.403    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_wr_count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.456ns (25.304%)  route 1.346ns (74.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 10.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717     1.790    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.246 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.346     3.592    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/AR[0]
    SLICE_X49Y91         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.479    10.457    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/div8_clk_x
    SLICE_X49Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[0]/C
                         clock pessimism              1.109    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X49Y91         FDCE (Recov_fdce_C_CLR)     -0.405    11.087    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.087    
                         arrival time                          -3.592    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.456ns (25.304%)  route 1.346ns (74.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 10.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717     1.790    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.246 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.346     3.592    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/AR[0]
    SLICE_X49Y91         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.479    10.457    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/div8_clk_x
    SLICE_X49Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[1]/C
                         clock pessimism              1.109    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X49Y91         FDCE (Recov_fdce_C_CLR)     -0.405    11.087    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.087    
                         arrival time                          -3.592    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.456ns (25.304%)  route 1.346ns (74.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 10.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717     1.790    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.246 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.346     3.592    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/AR[0]
    SLICE_X49Y91         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.479    10.457    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/div8_clk_x
    SLICE_X49Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[2]/C
                         clock pessimism              1.109    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X49Y91         FDCE (Recov_fdce_C_CLR)     -0.405    11.087    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.087    
                         arrival time                          -3.592    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.456ns (25.304%)  route 1.346ns (74.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 10.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    1.109ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717     1.790    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.246 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.346     3.592    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/AR[0]
    SLICE_X49Y91         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.479    10.457    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/div8_clk_x
    SLICE_X49Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[3]/C
                         clock pessimism              1.109    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X49Y91         FDCE (Recov_fdce_C_CLR)     -0.405    11.087    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bsclk0/slip_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.087    
                         arrival time                          -3.592    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.754ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_reg/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.637%)  route 1.256ns (73.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.526ns = ( 10.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           5.460     5.460    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.883 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.028    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.073 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.717     1.790    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.456     2.246 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.256     3.502    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/AR[0]
    SLICE_X84Y91         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           4.633    14.633    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     7.196 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     8.887    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.978 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.548    10.526    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X84Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_reg/C
                         clock pessimism              1.210    11.735    
                         clock uncertainty           -0.074    11.661    
    SLICE_X84Y91         FDCE (Recov_fdce_C_CLR)     -0.405    11.256    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/bitslip_reg
  -------------------------------------------------------------------
                         required time                         11.256    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  7.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.057%)  route 0.261ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.581     1.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.174 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.261     1.436    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/AR[0]
    SLICE_X59Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.849     0.950    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X59Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]/C
                         clock pessimism              0.117     1.067    
    SLICE_X59Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.975    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.057%)  route 0.261ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.581     1.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.174 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.261     1.436    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/AR[0]
    SLICE_X59Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.849     0.950    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X59Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[1]/C
                         clock pessimism              0.117     1.067    
    SLICE_X59Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.975    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.057%)  route 0.261ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.581     1.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.174 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.261     1.436    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/AR[0]
    SLICE_X59Y93         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.849     0.950    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/div8_clk_x
    SLICE_X59Y93         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[2]/C
                         clock pessimism              0.117     1.067    
    SLICE_X59Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.975    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs00/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/PRE
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.057%)  route 0.261ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.581     1.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.174 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.261     1.436    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/AR[0]
    SLICE_X59Y93         FDPE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.849     0.950    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X59Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                         clock pessimism              0.117     1.067    
    SLICE_X59Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     0.972    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_locked_ready_reg_inv
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.426%)  route 0.294ns (67.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.581     1.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.174 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.294     1.468    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/AR[0]
    SLICE_X62Y92         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.849     0.950    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/div8_clk_x
    SLICE_X62Y92         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[0]/C
                         clock pessimism              0.098     1.048    
    SLICE_X62Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.426%)  route 0.294ns (67.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.581     1.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.174 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.294     1.468    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/AR[0]
    SLICE_X62Y92         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.849     0.950    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/div8_clk_x
    SLICE_X62Y92         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[1]/C
                         clock pessimism              0.098     1.048    
    SLICE_X62Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.426%)  route 0.294ns (67.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.581     1.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.174 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.294     1.468    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/AR[0]
    SLICE_X62Y92         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.849     0.950    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/div8_clk_x
    SLICE_X62Y92         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[2]/C
                         clock pessimism              0.098     1.048    
    SLICE_X62Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.426%)  route 0.294ns (67.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.581     1.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.174 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.294     1.468    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/AR[0]
    SLICE_X62Y92         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.849     0.950    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/div8_clk_x
    SLICE_X62Y92         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[3]/C
                         clock pessimism              0.098     1.048    
    SLICE_X62Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.981    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs02/slip_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/slip_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.358%)  route 0.339ns (70.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.581     1.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.174 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.339     1.514    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/AR[0]
    SLICE_X66Y90         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/slip_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.849     0.950    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/div8_clk_x
    SLICE_X66Y90         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/slip_counter_reg[0]/C
                         clock pessimism              0.117     1.067    
    SLICE_X66Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.000    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/slip_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/slip_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.358%)  route 0.339ns (70.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.329     2.329    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -0.091 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.427    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.453 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.581     1.033    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/div8_clk_x
    SLICE_X63Y93         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.174 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.339     1.514    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/AR[0]
    SLICE_X66Y90         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/slip_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y130        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           2.712     2.712    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -0.492 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     0.072    CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.101 r  CLRX_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.849     0.950    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/div8_clk_x
    SLICE_X66Y90         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/slip_counter_reg[1]/C
                         clock pessimism              0.117     1.067    
    SLICE_X66Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.000    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top0/bs01/slip_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.513    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_CLRX_clk_wiz_1_0
  To Clock:  clk_out3_CLRX_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.456ns (16.793%)  route 2.259ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 7.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.716    -1.988    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.532 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          2.259     0.727    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/AR[0]
    SLICE_X102Y79        FDPE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.601     7.466    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X102Y79        FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[4]/C
                         clock pessimism              0.545     8.011    
                         clock uncertainty           -0.074     7.937    
    SLICE_X102Y79        FDPE (Recov_fdpe_C_PRE)     -0.361     7.576    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.576    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.456ns (16.793%)  route 2.259ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 7.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.716    -1.988    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.532 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          2.259     0.727    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/AR[0]
    SLICE_X102Y79        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.601     7.466    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X102Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]/C
                         clock pessimism              0.545     8.011    
                         clock uncertainty           -0.074     7.937    
    SLICE_X102Y79        FDCE (Recov_fdce_C_CLR)     -0.319     7.618    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.618    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.456ns (16.793%)  route 2.259ns (83.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.534ns = ( 7.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.716    -1.988    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.532 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          2.259     0.727    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/AR[0]
    SLICE_X102Y79        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.601     7.466    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X102Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[3]/C
                         clock pessimism              0.545     8.011    
                         clock uncertainty           -0.074     7.937    
    SLICE_X102Y79        FDCE (Recov_fdce_C_CLR)     -0.319     7.618    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.618    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.456ns (18.772%)  route 1.973ns (81.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.535ns = ( 7.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.716    -1.988    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.532 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.973     0.441    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/AR[0]
    SLICE_X101Y79        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.600     7.465    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X101Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[0]/C
                         clock pessimism              0.545     8.010    
                         clock uncertainty           -0.074     7.936    
    SLICE_X101Y79        FDCE (Recov_fdce_C_CLR)     -0.405     7.531    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.531    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.456ns (18.772%)  route 1.973ns (81.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.535ns = ( 7.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.716    -1.988    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.532 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.973     0.441    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/AR[0]
    SLICE_X101Y79        FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.600     7.465    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X101Y79        FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[1]/C
                         clock pessimism              0.545     8.010    
                         clock uncertainty           -0.074     7.936    
    SLICE_X101Y79        FDCE (Recov_fdce_C_CLR)     -0.405     7.531    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_wr_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.531    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/PRE
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.456ns (20.550%)  route 1.763ns (79.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 7.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.716    -1.988    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.532 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.763     0.231    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/AR[0]
    SLICE_X66Y91         FDPE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.543     7.408    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X66Y91         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv/C
                         clock pessimism              0.580     7.988    
                         clock uncertainty           -0.074     7.914    
    SLICE_X66Y91         FDPE (Recov_fdpe_C_PRE)     -0.361     7.553    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_locked_ready_reg_inv
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/bitslip_reg/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.456ns (23.494%)  route 1.485ns (76.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.587ns = ( 7.413 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.716    -1.988    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.532 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.485    -0.047    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/AR[0]
    SLICE_X85Y91         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/bitslip_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.548     7.413    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/div8_clk_y
    SLICE_X85Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/bitslip_reg/C
                         clock pessimism              0.545     7.958    
                         clock uncertainty           -0.074     7.884    
    SLICE_X85Y91         FDCE (Recov_fdce_C_CLR)     -0.405     7.479    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/bitslip_reg
  -------------------------------------------------------------------
                         required time                          7.479    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.456ns (24.891%)  route 1.376ns (75.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( 7.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.716    -1.988    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.532 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.376    -0.156    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/AR[0]
    SLICE_X50Y91         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.468     7.333    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/div8_clk_y
    SLICE_X50Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[1]/C
                         clock pessimism              0.545     7.878    
                         clock uncertainty           -0.074     7.804    
    SLICE_X50Y91         FDCE (Recov_fdce_C_CLR)     -0.361     7.443    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.456ns (24.891%)  route 1.376ns (75.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( 7.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.716    -1.988    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.532 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.376    -0.156    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/AR[0]
    SLICE_X50Y91         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.468     7.333    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/div8_clk_y
    SLICE_X50Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[3]/C
                         clock pessimism              0.545     7.878    
                         clock uncertainty           -0.074     7.804    
    SLICE_X50Y91         FDCE (Recov_fdce_C_CLR)     -0.361     7.443    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@10.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.456ns (24.891%)  route 1.376ns (75.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( 7.333 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.727     1.727    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.421    -5.694 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -3.805    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.704 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.716    -1.988    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.456    -1.532 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          1.376    -0.156    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/AR[0]
    SLICE_X50Y91         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000    10.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.563    11.563    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.514     4.049 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     5.774    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.865 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         1.468     7.333    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/div8_clk_y
    SLICE_X50Y91         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[0]/C
                         clock pessimism              0.545     7.878    
                         clock uncertainty           -0.074     7.804    
    SLICE_X50Y91         FDCE (Recov_fdce_C_CLR)     -0.319     7.485    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bsclk0/slip_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.485    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  7.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.047%)  route 0.203ns (58.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579    -0.737    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.596 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.203    -0.393    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/AR[0]
    SLICE_X63Y89         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.848    -1.146    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/div8_clk_y
    SLICE_X63Y89         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[0]/C
                         clock pessimism              0.444    -0.702    
    SLICE_X63Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.794    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.047%)  route 0.203ns (58.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579    -0.737    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.596 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.203    -0.393    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/AR[0]
    SLICE_X63Y89         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.848    -1.146    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/div8_clk_y
    SLICE_X63Y89         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[1]/C
                         clock pessimism              0.444    -0.702    
    SLICE_X63Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.794    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.047%)  route 0.203ns (58.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579    -0.737    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.596 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.203    -0.393    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/AR[0]
    SLICE_X63Y89         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.848    -1.146    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/div8_clk_y
    SLICE_X63Y89         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[2]/C
                         clock pessimism              0.444    -0.702    
    SLICE_X63Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.794    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.047%)  route 0.203ns (58.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579    -0.737    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.596 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.203    -0.393    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/AR[0]
    SLICE_X63Y89         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.848    -1.146    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/div8_clk_y
    SLICE_X63Y89         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[3]/C
                         clock pessimism              0.444    -0.702    
    SLICE_X63Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.794    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs02/slip_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.104%)  route 0.229ns (61.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579    -0.737    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.596 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.229    -0.367    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/AR[0]
    SLICE_X66Y87         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.846    -1.148    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y87         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[0]/C
                         clock pessimism              0.425    -0.723    
    SLICE_X66Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.790    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.104%)  route 0.229ns (61.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579    -0.737    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.596 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.229    -0.367    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/AR[0]
    SLICE_X66Y87         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.846    -1.148    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y87         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[1]/C
                         clock pessimism              0.425    -0.723    
    SLICE_X66Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.790    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.104%)  route 0.229ns (61.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579    -0.737    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.596 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.229    -0.367    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/AR[0]
    SLICE_X66Y87         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.846    -1.148    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y87         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]/C
                         clock pessimism              0.425    -0.723    
    SLICE_X66Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.790    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.221%)  route 0.283ns (66.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579    -0.737    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.596 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.283    -0.312    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/AR[0]
    SLICE_X66Y88         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.848    -1.146    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y88         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter_reg[0]/C
                         clock pessimism              0.425    -0.721    
    SLICE_X66Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.221%)  route 0.283ns (66.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579    -0.737    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.596 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.283    -0.312    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/AR[0]
    SLICE_X66Y88         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.848    -1.146    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y88         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter_reg[1]/C
                         clock pessimism              0.425    -0.721    
    SLICE_X66Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_CLRX_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns - clk_out3_CLRX_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.221%)  route 0.283ns (66.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.578     0.578    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.449    -1.870 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.341    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.315 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.579    -0.737    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/div8_clk_y
    SLICE_X67Y89         FDPE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.596 f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/rx_reset_sync_reg[0]/Q
                         net (fo=38, routed)          0.283    -0.312    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/AR[0]
    SLICE_X66Y88         FDCE                                         f  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLRX_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    IDELAY_X1Y122        IDELAYE2                     0.000     0.000 r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/dser_mmcm_inst/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.635     0.635    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    -2.599 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.023    CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out3_CLRX_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.994 r  CLRX_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/O
                         net (fo=169, routed)         0.848    -1.146    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/div8_clk_y
    SLICE_X66Y88         FDCE                                         r  CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter_reg[2]/C
                         clock pessimism              0.425    -0.721    
    SLICE_X66Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.788    CLRX_i/YV_CL_RX_TOP_0/inst/yv_cl_rx_top_enc/YV_TOP/D_Top1/bs00/slip_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.475    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.955ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.828ns (18.075%)  route 3.753ns (81.925%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.200ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDRE (Prop_fdre_C_Q)         0.456     4.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X91Y37         LUT6 (Prop_lut6_I1_O)        0.124     5.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.456     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.884     8.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.610    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.437    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X96Y19         FDCE (Recov_fdce_C_CLR)     -0.361    36.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.735    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 27.955    

Slack (MET) :             27.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.828ns (18.075%)  route 3.753ns (81.925%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.200ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDRE (Prop_fdre_C_Q)         0.456     4.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X91Y37         LUT6 (Prop_lut6_I1_O)        0.124     5.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.456     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.884     8.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.610    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.437    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X96Y19         FDCE (Recov_fdce_C_CLR)     -0.319    36.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.777    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 27.997    

Slack (MET) :             27.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.828ns (18.075%)  route 3.753ns (81.925%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.200ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDRE (Prop_fdre_C_Q)         0.456     4.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X91Y37         LUT6 (Prop_lut6_I1_O)        0.124     5.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.456     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.884     8.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.610    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.437    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X96Y19         FDCE (Recov_fdce_C_CLR)     -0.319    36.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.777    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 27.997    

Slack (MET) :             27.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.828ns (18.075%)  route 3.753ns (81.925%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.200ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDRE (Prop_fdre_C_Q)         0.456     4.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X91Y37         LUT6 (Prop_lut6_I1_O)        0.124     5.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.456     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.884     8.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.610    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.437    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X96Y19         FDCE (Recov_fdce_C_CLR)     -0.319    36.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.777    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 27.997    

Slack (MET) :             27.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.828ns (18.075%)  route 3.753ns (81.925%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.200ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDRE (Prop_fdre_C_Q)         0.456     4.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X91Y37         LUT6 (Prop_lut6_I1_O)        0.124     5.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.456     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.884     8.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.610    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.437    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X96Y19         FDCE (Recov_fdce_C_CLR)     -0.319    36.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.777    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                 27.997    

Slack (MET) :             28.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.828ns (19.318%)  route 3.458ns (80.682%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 36.696 - 33.000 ) 
    Source Clock Delay      (SCD):    4.200ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDRE (Prop_fdre_C_Q)         0.456     4.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X91Y37         LUT6 (Prop_lut6_I1_O)        0.124     5.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.456     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.590     8.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X97Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.611    36.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.437    37.133    
                         clock uncertainty           -0.035    37.097    
    SLICE_X97Y18         FDCE (Recov_fdce_C_CLR)     -0.405    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.692    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 28.206    

Slack (MET) :             28.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.828ns (19.318%)  route 3.458ns (80.682%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 36.696 - 33.000 ) 
    Source Clock Delay      (SCD):    4.200ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDRE (Prop_fdre_C_Q)         0.456     4.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X91Y37         LUT6 (Prop_lut6_I1_O)        0.124     5.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.456     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.590     8.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.611    36.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.437    37.133    
                         clock uncertainty           -0.035    37.097    
    SLICE_X96Y18         FDCE (Recov_fdce_C_CLR)     -0.319    36.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.778    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 28.292    

Slack (MET) :             28.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.828ns (19.318%)  route 3.458ns (80.682%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 36.696 - 33.000 ) 
    Source Clock Delay      (SCD):    4.200ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDRE (Prop_fdre_C_Q)         0.456     4.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X91Y37         LUT6 (Prop_lut6_I1_O)        0.124     5.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.456     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.590     8.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.611    36.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.437    37.133    
                         clock uncertainty           -0.035    37.097    
    SLICE_X96Y18         FDCE (Recov_fdce_C_CLR)     -0.319    36.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.778    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 28.292    

Slack (MET) :             28.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.828ns (19.318%)  route 3.458ns (80.682%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 36.696 - 33.000 ) 
    Source Clock Delay      (SCD):    4.200ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDRE (Prop_fdre_C_Q)         0.456     4.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X91Y37         LUT6 (Prop_lut6_I1_O)        0.124     5.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.456     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.590     8.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.611    36.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.437    37.133    
                         clock uncertainty           -0.035    37.097    
    SLICE_X96Y18         FDCE (Recov_fdce_C_CLR)     -0.319    36.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.778    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 28.292    

Slack (MET) :             28.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.828ns (19.318%)  route 3.458ns (80.682%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.696ns = ( 36.696 - 33.000 ) 
    Source Clock Delay      (SCD):    4.200ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.793     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDRE (Prop_fdre_C_Q)         0.456     4.656 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.806     5.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X91Y37         LUT6 (Prop_lut6_I1_O)        0.124     5.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.607     6.193    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.456     7.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.590     8.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.611    36.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.437    37.133    
                         clock uncertainty           -0.035    37.097    
    SLICE_X96Y18         FDCE (Recov_fdce_C_CLR)     -0.319    36.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.778    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 28.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.609     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y11         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y11         FDPE (Prop_fdpe_C_Q)         0.128     1.785 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.163     1.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X96Y11         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.879     2.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y11         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.389     1.673    
    SLICE_X96Y11         FDPE (Remov_fdpe_C_PRE)     -0.125     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.503%)  route 0.205ns (55.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.608     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y12         FDPE (Prop_fdpe_C_Q)         0.164     1.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.205     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X92Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.876     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X92Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.368     1.691    
    SLICE_X92Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.503%)  route 0.205ns (55.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.608     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y12         FDPE (Prop_fdpe_C_Q)         0.164     1.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.205     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X92Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.876     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X92Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.368     1.691    
    SLICE_X92Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.503%)  route 0.205ns (55.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.608     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y12         FDPE (Prop_fdpe_C_Q)         0.164     1.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.205     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X92Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.876     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X92Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.368     1.691    
    SLICE_X92Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.503%)  route 0.205ns (55.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.608     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y12         FDPE (Prop_fdpe_C_Q)         0.164     1.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.205     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X92Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.876     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X92Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.368     1.691    
    SLICE_X92Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.133%)  route 0.162ns (55.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDPE (Prop_fdpe_C_Q)         0.128     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.162     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y0          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.388     1.652    
    SLICE_X83Y0          FDPE (Remov_fdpe_C_PRE)     -0.149     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.356%)  route 0.190ns (53.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X83Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.388     1.651    
    SLICE_X83Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.356%)  route 0.190ns (53.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X83Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.388     1.651    
    SLICE_X83Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.356%)  route 0.190ns (53.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X83Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.388     1.651    
    SLICE_X83Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.356%)  route 0.190ns (53.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.023     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.587     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y4          FDPE (Prop_fdpe_C_Q)         0.164     1.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X83Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.155     1.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.388     1.651    
    SLICE_X83Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.430    





