Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "processor"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\one_bit_adder.vhd" into library work
Parsing entity <one_bit_adder>.
Parsing architecture <struct> of entity <one_bit_adder>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\Two_bit_adder.vhd" into library work
Parsing entity <Two_bit_adder>.
Parsing architecture <st1> of entity <two_bit_adder>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\four_bit_adder.vhd" into library work
Parsing entity <four_bit_adder>.
Parsing architecture <Behavioral> of entity <four_bit_adder>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\adder_8bit.vhd" into library work
Parsing entity <adder_8bit>.
Parsing architecture <Behavioral> of entity <adder_8bit>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\adder-16.vhd" into library work
Parsing entity <adder_16>.
Parsing architecture <Behavioral> of entity <adder_16>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\xor_bit.vhd" into library work
Parsing entity <xor_bit>.
Parsing architecture <Behavioral> of entity <xor_bit>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\or_bit.vhd" into library work
Parsing entity <or_bit>.
Parsing architecture <Behavioral> of entity <or_bit>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\MUlT.vhd" into library work
Parsing entity <MUlT>.
Parsing architecture <Behavioral> of entity <mult>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\AND.vhd" into library work
Parsing entity <and_bit>.
Parsing architecture <Behavioral> of entity <and_bit>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\adder_32.vhd" into library work
Parsing entity <adder_32>.
Parsing architecture <Behavioral> of entity <adder_32>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\register_file.vhd" into library work
Parsing entity <register_file>.
Parsing architecture <Behavioral> of entity <register_file>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\mux_reg.vhd" into library work
Parsing entity <mux_reg>.
Parsing architecture <Behavioral> of entity <mux_reg>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\mux_mem.vhd" into library work
Parsing entity <mux_mem>.
Parsing architecture <Behavioral> of entity <mux_mem>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\mux_alu.vhd" into library work
Parsing entity <mux_alu>.
Parsing architecture <Behavioral> of entity <mux_alu>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\memory.vhd" into library work
Parsing entity <memory>.
Parsing architecture <Behavioral> of entity <memory>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\Control_Unit.vhd" into library work
Parsing entity <Control_Unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\alu_control.vhd" into library work
Parsing entity <alu_control>.
Parsing architecture <Behavioral> of entity <alu_control>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "D:\vhdl_github_2\vhdl_github_2\p1\processor.vhd" into library work
Parsing entity <processor>.
Parsing architecture <Behavioral> of entity <processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <processor> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu> (architecture <Behavioral>) from library <work>.

Elaborating entity <adder_32> (architecture <Behavioral>) from library <work>.

Elaborating entity <adder_16> (architecture <Behavioral>) from library <work>.

Elaborating entity <adder_8bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <four_bit_adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <Two_bit_adder> (architecture <st1>) from library <work>.

Elaborating entity <one_bit_adder> (architecture <struct>) from library <work>.

Elaborating entity <MUlT> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\vhdl_github_2\vhdl_github_2\p1\MUlT.vhd" Line 70: i should be on the sensitivity list of the process

Elaborating entity <and_bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <or_bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <xor_bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Control_Unit> (architecture <Behavioral>) from library <work>.

Elaborating entity <register_file> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu_control> (architecture <Behavioral>) from library <work>.

Elaborating entity <memory> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux_mem> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\vhdl_github_2\vhdl_github_2\p1\mux_mem.vhd" Line 45: alu should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\vhdl_github_2\vhdl_github_2\p1\mux_mem.vhd" Line 47: mem should be on the sensitivity list of the process

Elaborating entity <mux_alu> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\vhdl_github_2\vhdl_github_2\p1\mux_alu.vhd" Line 45: read_data_2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\vhdl_github_2\vhdl_github_2\p1\mux_alu.vhd" Line 47: immediate should be on the sensitivity list of the process

Elaborating entity <mux_reg> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <processor>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\processor.vhd".
INFO:Xst:3210 - "D:\vhdl_github_2\vhdl_github_2\p1\processor.vhd" line 169: Output port <sr> of the instance <alu1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\vhdl_github_2\vhdl_github_2\p1\processor.vhd" line 170: Output port <Branch> of the instance <controller> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <processor> synthesized.

Synthesizing Unit <alu>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\alu.vhd".
WARNING:Xst:653 - Signal <sr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_and_bit<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_or_bit<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_or_bit<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_xor_bit<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_xor_bit<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_adder<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_adder<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cin_adder>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_mult<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <b_mult<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <str_mult>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_and_bit<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred 322 Latch(s).
	inferred   8 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <adder_32>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\adder_32.vhd".
    Summary:
	no macro.
Unit <adder_32> synthesized.

Synthesizing Unit <adder_16>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\adder-16.vhd".
    Summary:
	no macro.
Unit <adder_16> synthesized.

Synthesizing Unit <adder_8bit>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\adder_8bit.vhd".
    Summary:
	no macro.
Unit <adder_8bit> synthesized.

Synthesizing Unit <four_bit_adder>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\four_bit_adder.vhd".
    Summary:
	no macro.
Unit <four_bit_adder> synthesized.

Synthesizing Unit <Two_bit_adder>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\Two_bit_adder.vhd".
    Summary:
	no macro.
Unit <Two_bit_adder> synthesized.

Synthesizing Unit <one_bit_adder>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\one_bit_adder.vhd".
    Summary:
Unit <one_bit_adder> synthesized.

Synthesizing Unit <MUlT>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\MUlT.vhd".
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <sum<31>>.
    Found 1-bit register for signal <sum<30>>.
    Found 1-bit register for signal <sum<29>>.
    Found 1-bit register for signal <sum<28>>.
    Found 1-bit register for signal <sum<27>>.
    Found 1-bit register for signal <sum<26>>.
    Found 1-bit register for signal <sum<25>>.
    Found 1-bit register for signal <sum<24>>.
    Found 1-bit register for signal <sum<23>>.
    Found 1-bit register for signal <sum<22>>.
    Found 1-bit register for signal <sum<21>>.
    Found 1-bit register for signal <sum<20>>.
    Found 1-bit register for signal <sum<19>>.
    Found 1-bit register for signal <sum<18>>.
    Found 1-bit register for signal <sum<17>>.
    Found 1-bit register for signal <sum<16>>.
    Found 1-bit register for signal <sum<15>>.
    Found 1-bit register for signal <sum<14>>.
    Found 1-bit register for signal <sum<13>>.
    Found 1-bit register for signal <sum<12>>.
    Found 1-bit register for signal <sum<11>>.
    Found 1-bit register for signal <sum<10>>.
    Found 1-bit register for signal <sum<9>>.
    Found 1-bit register for signal <sum<8>>.
    Found 1-bit register for signal <sum<7>>.
    Found 1-bit register for signal <sum<6>>.
    Found 1-bit register for signal <sum<5>>.
    Found 1-bit register for signal <sum<4>>.
    Found 1-bit register for signal <sum<3>>.
    Found 1-bit register for signal <sum<2>>.
    Found 1-bit register for signal <sum<1>>.
    Found 1-bit register for signal <sum<0>>.
    Found 1-bit register for signal <R<31>>.
    Found 1-bit register for signal <R<30>>.
    Found 1-bit register for signal <R<29>>.
    Found 1-bit register for signal <R<28>>.
    Found 1-bit register for signal <R<27>>.
    Found 1-bit register for signal <R<26>>.
    Found 1-bit register for signal <R<25>>.
    Found 1-bit register for signal <R<24>>.
    Found 1-bit register for signal <R<23>>.
    Found 1-bit register for signal <R<22>>.
    Found 1-bit register for signal <R<21>>.
    Found 1-bit register for signal <R<20>>.
    Found 1-bit register for signal <R<19>>.
    Found 1-bit register for signal <R<18>>.
    Found 1-bit register for signal <R<17>>.
    Found 1-bit register for signal <R<16>>.
    Found 1-bit register for signal <R<15>>.
    Found 1-bit register for signal <R<14>>.
    Found 1-bit register for signal <R<13>>.
    Found 1-bit register for signal <R<12>>.
    Found 1-bit register for signal <R<11>>.
    Found 1-bit register for signal <R<10>>.
    Found 1-bit register for signal <R<9>>.
    Found 1-bit register for signal <R<8>>.
    Found 1-bit register for signal <R<7>>.
    Found 1-bit register for signal <R<6>>.
    Found 1-bit register for signal <R<5>>.
    Found 1-bit register for signal <R<4>>.
    Found 1-bit register for signal <R<3>>.
    Found 1-bit register for signal <R<2>>.
    Found 1-bit register for signal <R<1>>.
    Found 1-bit register for signal <R<0>>.
    Found 1-bit register for signal <store<31>>.
    Found 1-bit register for signal <store<30>>.
    Found 1-bit register for signal <store<29>>.
    Found 1-bit register for signal <store<28>>.
    Found 1-bit register for signal <store<27>>.
    Found 1-bit register for signal <store<26>>.
    Found 1-bit register for signal <store<25>>.
    Found 1-bit register for signal <store<24>>.
    Found 1-bit register for signal <store<23>>.
    Found 1-bit register for signal <store<22>>.
    Found 1-bit register for signal <store<21>>.
    Found 1-bit register for signal <store<20>>.
    Found 1-bit register for signal <store<19>>.
    Found 1-bit register for signal <store<18>>.
    Found 1-bit register for signal <store<17>>.
    Found 1-bit register for signal <store<16>>.
    Found 1-bit register for signal <store<15>>.
    Found 1-bit register for signal <store<14>>.
    Found 1-bit register for signal <store<13>>.
    Found 1-bit register for signal <store<12>>.
    Found 1-bit register for signal <store<11>>.
    Found 1-bit register for signal <store<10>>.
    Found 1-bit register for signal <store<9>>.
    Found 1-bit register for signal <store<8>>.
    Found 1-bit register for signal <store<7>>.
    Found 1-bit register for signal <store<6>>.
    Found 1-bit register for signal <store<5>>.
    Found 1-bit register for signal <store<4>>.
    Found 1-bit register for signal <store<3>>.
    Found 1-bit register for signal <store<2>>.
    Found 1-bit register for signal <store<1>>.
    Found 1-bit register for signal <store<0>>.
    Found 1-bit register for signal <i<31>>.
    Found 1-bit register for signal <i<30>>.
    Found 1-bit register for signal <i<29>>.
    Found 1-bit register for signal <i<28>>.
    Found 1-bit register for signal <i<27>>.
    Found 1-bit register for signal <i<26>>.
    Found 1-bit register for signal <i<25>>.
    Found 1-bit register for signal <i<24>>.
    Found 1-bit register for signal <i<23>>.
    Found 1-bit register for signal <i<22>>.
    Found 1-bit register for signal <i<21>>.
    Found 1-bit register for signal <i<20>>.
    Found 1-bit register for signal <i<19>>.
    Found 1-bit register for signal <i<18>>.
    Found 1-bit register for signal <i<17>>.
    Found 1-bit register for signal <i<16>>.
    Found 1-bit register for signal <i<15>>.
    Found 1-bit register for signal <i<14>>.
    Found 1-bit register for signal <i<13>>.
    Found 1-bit register for signal <i<12>>.
    Found 1-bit register for signal <i<11>>.
    Found 1-bit register for signal <i<10>>.
    Found 1-bit register for signal <i<9>>.
    Found 1-bit register for signal <i<8>>.
    Found 1-bit register for signal <i<7>>.
    Found 1-bit register for signal <i<6>>.
    Found 1-bit register for signal <i<5>>.
    Found 1-bit register for signal <i<4>>.
    Found 1-bit register for signal <i<3>>.
    Found 1-bit register for signal <i<2>>.
    Found 1-bit register for signal <i<1>>.
    Found 1-bit register for signal <i<0>>.
    Found 32-bit adder for signal <sum[31]_store[31]_add_12_OUT> created at line 152.
    Found 32-bit adder for signal <i[31]_GND_14_o_add_14_OUT> created at line 187.
    Found 1-bit 32-to-1 multiplexer for signal <i[4]_Q[31]_Mux_11_o> created at line 78.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred 257 Multiplexer(s).
Unit <MUlT> synthesized.

Synthesizing Unit <and_bit>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\AND.vhd".
    Summary:
	no macro.
Unit <and_bit> synthesized.

Synthesizing Unit <or_bit>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\or_bit.vhd".
    Summary:
	no macro.
Unit <or_bit> synthesized.

Synthesizing Unit <xor_bit>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\xor_bit.vhd".
    Summary:
Unit <xor_bit> synthesized.

Synthesizing Unit <Control_Unit>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\Control_Unit.vhd".
WARNING:Xst:653 - Signal <Branch> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ALU_Src>.
    Found 1-bit register for signal <Mem_write>.
    Found 1-bit register for signal <Mem_read>.
    Found 1-bit register for signal <Mem_to_reg>.
    Found 2-bit register for signal <ALU_op>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <Control_Unit> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\register_file.vhd".
    Found 32-bit register for signal <reg_b>.
    Found 32-bit register for signal <reg_a>.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Summary:
	inferred   2 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <register_file> synthesized.

Synthesizing Unit <alu_control>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\alu_control.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <alu_control_input<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_control_input<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_control_input<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_control_input<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
Unit <alu_control> synthesized.

Synthesizing Unit <memory>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\memory.vhd".
WARNING:Xst:647 - Input <address<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x32-bit single-port RAM <Mram_memory> for signal <memory>.
    Found 32-bit register for signal <read_data>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <memory> synthesized.

Synthesizing Unit <mux_mem>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\mux_mem.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_mem> synthesized.

Synthesizing Unit <mux_alu>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\mux_alu.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_alu> synthesized.

Synthesizing Unit <mux_reg>.
    Related source file is "D:\vhdl_github_2\vhdl_github_2\p1\mux_reg.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_reg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x32-bit dual-port RAM                               : 2
 32x32-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 136
 1-bit register                                        : 132
 2-bit register                                        : 1
 32-bit register                                       : 3
# Latches                                              : 326
 1-bit latch                                           : 326
# Multiplexers                                         : 269
 1-bit 2-to-1 multiplexer                              : 252
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 15
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 65
 1-bit xor2                                            : 64
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <read_data_13> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_14> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_15> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_16> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_17> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_18> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_19> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_20> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_21> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_22> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_23> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_24> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_25> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_26> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_27> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_28> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_29> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_30> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_31> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_read> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_Src> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_write> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mem_to_reg> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_op_0> (without init value) has a constant value of 0 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_op_1> (without init value) has a constant value of 1 in block <controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <str_mult> (without init value) has a constant value of 0 in block <alu1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_0> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_1> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_2> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_3> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_4> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_5> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_6> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_7> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_8> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_9> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_10> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_11> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_data_12> (without init value) has a constant value of 0 in block <memory_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <alu_control_input_2> is equivalent to a wire in block <alu_control_unit>.
WARNING:Xst:1294 - Latch <alu_control_input_1> is equivalent to a wire in block <alu_control_unit>.
WARNING:Xst:1294 - Latch <alu_control_input_0> is equivalent to a wire in block <alu_control_unit>.
WARNING:Xst:1294 - Latch <alu_control_input_3> is equivalent to a wire in block <alu_control_unit>.

Synthesizing (advanced) Unit <memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <mem_write>     | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <write_data>    |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memory> synthesized (advanced).

Synthesizing (advanced) Unit <register_file>.
INFO:Xst:3226 - The RAM <Mram_registers> will be implemented as a BLOCK RAM, absorbing the following register(s): <reg_a>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <N0_0>          | high     |
    |     addrA          | connected to signal <sel_reg_w>     |          |
    |     diA            | connected to signal <_n0019>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <sel_reg_a>     |          |
    |     doB            | connected to signal <reg_a>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_registers1> will be implemented as a BLOCK RAM, absorbing the following register(s): <reg_b>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <N0_0>          | high     |
    |     addrA          | connected to signal <sel_reg_w>     |          |
    |     diA            | connected to signal <_n0019>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <sel_reg_b>     |          |
    |     doB            | connected to signal <reg_b>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <register_file> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x32-bit dual-port block RAM                         : 2
 32x32-bit single-port distributed RAM                 : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 166
 Flip-Flops                                            : 166
# Multiplexers                                         : 269
 1-bit 2-to-1 multiplexer                              : 252
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 15
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 65
 1-bit xor2                                            : 64
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Mem_read> (without init value) has a constant value of 0 in block <Control_Unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ALU_Src> (without init value) has a constant value of 0 in block <Control_Unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_write> (without init value) has a constant value of 0 in block <Control_Unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mem_to_reg> (without init value) has a constant value of 0 in block <Control_Unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ALU_op_0> (without init value) has a constant value of 0 in block <Control_Unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ALU_op_1> (without init value) has a constant value of 1 in block <Control_Unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <str_mult> (without init value) has a constant value of 0 in block <alu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <alu_control_input_2> is equivalent to a wire in block <alu_control>.
WARNING:Xst:1294 - Latch <alu_control_input_1> is equivalent to a wire in block <alu_control>.
WARNING:Xst:1294 - Latch <alu_control_input_0> is equivalent to a wire in block <alu_control>.
WARNING:Xst:1294 - Latch <alu_control_input_3> is equivalent to a wire in block <alu_control>.
WARNING:Xst:1710 - FF/Latch <read_data_31> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_30> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_29> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_28> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_27> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_26> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_25> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_24> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_23> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_22> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_21> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_20> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_19> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_18> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_17> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_16> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_15> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_14> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_13> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_12> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_11> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_10> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_9> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_8> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_7> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_6> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_5> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_4> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_3> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_2> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_1> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_data_0> (without init value) has a constant value of 0 in block <memory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2973 - All outputs of instance <memory_unit> of block <memory> are unconnected in block <processor>. Underlying logic will be removed.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    R_31 in unit <MUlT>
    R_0 in unit <MUlT>
    sum_31 in unit <MUlT>
    sum_0 in unit <MUlT>
    store_1 in unit <MUlT>
    store_31 in unit <MUlT>
    store_30 in unit <MUlT>
    store_29 in unit <MUlT>
    store_28 in unit <MUlT>
    store_27 in unit <MUlT>
    store_26 in unit <MUlT>
    store_25 in unit <MUlT>
    store_24 in unit <MUlT>
    store_23 in unit <MUlT>
    store_22 in unit <MUlT>
    store_21 in unit <MUlT>
    store_20 in unit <MUlT>
    store_19 in unit <MUlT>
    store_18 in unit <MUlT>
    store_17 in unit <MUlT>
    store_16 in unit <MUlT>
    store_15 in unit <MUlT>
    store_14 in unit <MUlT>
    store_13 in unit <MUlT>
    store_12 in unit <MUlT>
    store_11 in unit <MUlT>
    store_10 in unit <MUlT>
    store_9 in unit <MUlT>
    store_8 in unit <MUlT>
    store_7 in unit <MUlT>
    store_6 in unit <MUlT>
    store_5 in unit <MUlT>
    i_31 in unit <MUlT>
    store_4 in unit <MUlT>
    i_0 in unit <MUlT>
    store_3 in unit <MUlT>
    i_1 in unit <MUlT>
    i_6 in unit <MUlT>
    i_7 in unit <MUlT>
    i_5 in unit <MUlT>
    i_9 in unit <MUlT>
    i_10 in unit <MUlT>
    i_8 in unit <MUlT>
    i_12 in unit <MUlT>
    i_13 in unit <MUlT>
    i_11 in unit <MUlT>
    i_15 in unit <MUlT>
    i_16 in unit <MUlT>
    i_14 in unit <MUlT>
    i_18 in unit <MUlT>
    i_19 in unit <MUlT>
    i_17 in unit <MUlT>
    i_21 in unit <MUlT>
    i_22 in unit <MUlT>
    i_20 in unit <MUlT>
    i_24 in unit <MUlT>
    i_25 in unit <MUlT>
    i_23 in unit <MUlT>
    i_26 in unit <MUlT>
    i_27 in unit <MUlT>
    i_28 in unit <MUlT>
    i_29 in unit <MUlT>
    i_30 in unit <MUlT>
    R_1 in unit <MUlT>
    R_2 in unit <MUlT>
    R_4 in unit <MUlT>
    R_5 in unit <MUlT>
    R_3 in unit <MUlT>
    R_7 in unit <MUlT>
    R_8 in unit <MUlT>
    R_6 in unit <MUlT>
    R_10 in unit <MUlT>
    R_11 in unit <MUlT>
    R_9 in unit <MUlT>
    R_13 in unit <MUlT>
    R_14 in unit <MUlT>
    R_12 in unit <MUlT>
    R_16 in unit <MUlT>
    R_17 in unit <MUlT>
    R_15 in unit <MUlT>
    R_19 in unit <MUlT>
    R_20 in unit <MUlT>
    R_18 in unit <MUlT>
    R_22 in unit <MUlT>
    R_23 in unit <MUlT>
    R_21 in unit <MUlT>
    R_25 in unit <MUlT>
    R_26 in unit <MUlT>
    R_24 in unit <MUlT>
    R_28 in unit <MUlT>
    R_29 in unit <MUlT>
    R_27 in unit <MUlT>
    R_30 in unit <MUlT>
    store_2 in unit <MUlT>
    sum_2 in unit <MUlT>
    sum_3 in unit <MUlT>
    sum_1 in unit <MUlT>
    sum_5 in unit <MUlT>
    sum_6 in unit <MUlT>
    sum_4 in unit <MUlT>
    sum_8 in unit <MUlT>
    sum_9 in unit <MUlT>
    sum_7 in unit <MUlT>
    sum_11 in unit <MUlT>
    sum_12 in unit <MUlT>
    sum_10 in unit <MUlT>
    sum_14 in unit <MUlT>
    sum_15 in unit <MUlT>
    sum_13 in unit <MUlT>
    sum_17 in unit <MUlT>
    sum_18 in unit <MUlT>
    sum_16 in unit <MUlT>
    sum_20 in unit <MUlT>
    sum_21 in unit <MUlT>
    sum_19 in unit <MUlT>
    sum_23 in unit <MUlT>
    sum_24 in unit <MUlT>
    sum_22 in unit <MUlT>
    sum_26 in unit <MUlT>
    sum_27 in unit <MUlT>
    sum_25 in unit <MUlT>
    sum_28 in unit <MUlT>
    sum_29 in unit <MUlT>
    sum_30 in unit <MUlT>
    i_3 in unit <MUlT>
    i_4 in unit <MUlT>
    i_2 in unit <MUlT>
    flag in unit <MUlT>


Optimizing unit <processor> ...

Optimizing unit <alu> ...

Optimizing unit <MUlT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block processor, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 254
 Flip-Flops                                            : 254

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 744
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 31
#      LUT2                        : 32
#      LUT3                        : 210
#      LUT4                        : 5
#      LUT5                        : 129
#      LUT6                        : 177
#      MUXCY                       : 61
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 63
# FlipFlops/Latches                : 703
#      FDC                         : 127
#      FDP                         : 127
#      LD                          : 321
#      LDC                         : 128
# RAMS                             : 2
#      RAMB18E1                    : 2
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 23
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             702  out of  126800     0%  
 Number of Slice LUTs:                  617  out of  63400     0%  
    Number used as Logic:               617  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1042
   Number with an unused Flip Flop:     340  out of   1042    32%  
   Number with an unused LUT:           425  out of   1042    40%  
   Number of fully used LUT-FF pairs:   277  out of   1042    26%  
   Number of unique control sets:       387

IO Utilization: 
 Number of IOs:                          63
 Number of bonded IOBs:                  25  out of    210    11%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------+--------------------------------------+-------+
Clock Signal                                                                                           | Clock buffer(FF name)                | Load  |
-------------------------------------------------------------------------------------------------------+--------------------------------------+-------+
alu1/Mmux_r110(alu1/Mmux_r1102:O)                                                                      | BUFG(*)(alu1/b_mult_0)               | 64    |
alu1/Mmux_r112(alu1/Mmux_r1121:O)                                                                      | BUFG(*)(alu1/b_adder_0)              | 65    |
alu1/Mmux_r111(alu1/Mmux_r1112:O)                                                                      | BUFG(*)(alu1/b_or_bit_0)             | 64    |
alu1/Mmux_r114(alu1/Mmux_r1141:O)                                                                      | BUFG(*)(alu1/b_and_bit_0)            | 64    |
alu1/Mmux_r113(alu1/Mmux_r1131:O)                                                                      | BUFG(*)(alu1/b_xor_bit_0)            | 64    |
alu1/Multiplier/GND_14_o_GND_14_o_AND_70_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_70_o11:O)        | NONE(*)(alu1/Multiplier/R_31_LDC)    | 1     |
clock                                                                                                  | BUFGP                                | 256   |
alu1/Multiplier/GND_14_o_GND_14_o_AND_132_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_132_o11:O)      | NONE(*)(alu1/Multiplier/R_0_LDC)     | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_6_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_6_o11:O)          | NONE(*)(alu1/Multiplier/sum_31_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_68_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_68_o11:O)        | NONE(*)(alu1/Multiplier/sum_0_LDC)   | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_194_o11:O)      | NONE(*)(alu1/Multiplier/store_1_LDC) | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_134_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_134_o11:O)      | NONE(*)(alu1/Multiplier/store_31_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_136_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_136_o11:O)      | NONE(*)(alu1/Multiplier/store_30_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_138_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_138_o11:O)      | NONE(*)(alu1/Multiplier/store_29_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_140_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_140_o11:O)      | NONE(*)(alu1/Multiplier/store_28_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_142_o11:O)      | NONE(*)(alu1/Multiplier/store_27_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_144_o11:O)      | NONE(*)(alu1/Multiplier/store_26_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_146_o11:O)      | NONE(*)(alu1/Multiplier/store_25_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_148_o11:O)      | NONE(*)(alu1/Multiplier/store_24_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_150_o11:O)      | NONE(*)(alu1/Multiplier/store_23_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_152_o11:O)      | NONE(*)(alu1/Multiplier/store_22_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_154_o11:O)      | NONE(*)(alu1/Multiplier/store_21_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_156_o11:O)      | NONE(*)(alu1/Multiplier/store_20_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_158_o11:O)      | NONE(*)(alu1/Multiplier/store_19_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_160_o11:O)      | NONE(*)(alu1/Multiplier/store_18_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_162_o11:O)      | NONE(*)(alu1/Multiplier/store_17_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_164_o11:O)      | NONE(*)(alu1/Multiplier/store_16_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_166_o11:O)      | NONE(*)(alu1/Multiplier/store_15_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_168_o11:O)      | NONE(*)(alu1/Multiplier/store_14_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_170_o11:O)      | NONE(*)(alu1/Multiplier/store_13_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_172_o11:O)      | NONE(*)(alu1/Multiplier/store_12_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_174_o11:O)      | NONE(*)(alu1/Multiplier/store_11_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_176_o11:O)      | NONE(*)(alu1/Multiplier/store_10_LDC)| 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_178_o11:O)      | NONE(*)(alu1/Multiplier/store_9_LDC) | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_180_o11:O)      | NONE(*)(alu1/Multiplier/store_8_LDC) | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_182_o11:O)      | NONE(*)(alu1/Multiplier/store_7_LDC) | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_184_o11:O)      | NONE(*)(alu1/Multiplier/store_6_LDC) | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_186_o11:O)      | NONE(*)(alu1/Multiplier/store_5_LDC) | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<31>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<31>:O)| NONE(*)(alu1/Multiplier/i_31_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_188_o11:O)      | NONE(*)(alu1/Multiplier/store_4_LDC) | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<0>:O)  | NONE(*)(alu1/Multiplier/i_0_LDC)     | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_190_o11:O)      | NONE(*)(alu1/Multiplier/store_3_LDC) | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<1>:O)  | NONE(*)(alu1/Multiplier/i_1_LDC)     | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<6>:O)  | NONE(*)(alu1/Multiplier/i_6_LDC)     | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<7>:O)  | NONE(*)(alu1/Multiplier/i_7_LDC)     | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<5>:O)  | NONE(*)(alu1/Multiplier/i_5_LDC)     | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<9>:O)  | NONE(*)(alu1/Multiplier/i_9_LDC)     | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<10>:O)| NONE(*)(alu1/Multiplier/i_10_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<8>:O)  | NONE(*)(alu1/Multiplier/i_8_LDC)     | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<12>:O)| NONE(*)(alu1/Multiplier/i_12_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<13>:O)| NONE(*)(alu1/Multiplier/i_13_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<11>:O)| NONE(*)(alu1/Multiplier/i_11_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<15>:O)| NONE(*)(alu1/Multiplier/i_15_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<16>:O)| NONE(*)(alu1/Multiplier/i_16_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<14>:O)| NONE(*)(alu1/Multiplier/i_14_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<18>:O)| NONE(*)(alu1/Multiplier/i_18_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<19>:O)| NONE(*)(alu1/Multiplier/i_19_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<17>:O)| NONE(*)(alu1/Multiplier/i_17_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<21>:O)| NONE(*)(alu1/Multiplier/i_21_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<22>:O)| NONE(*)(alu1/Multiplier/i_22_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<20>:O)| NONE(*)(alu1/Multiplier/i_20_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<24>:O)| NONE(*)(alu1/Multiplier/i_24_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<25>:O)| NONE(*)(alu1/Multiplier/i_25_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<23>:O)| NONE(*)(alu1/Multiplier/i_23_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<26>:O)| NONE(*)(alu1/Multiplier/i_26_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<27>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<27>:O)| NONE(*)(alu1/Multiplier/i_27_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<28>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<28>:O)| NONE(*)(alu1/Multiplier/i_28_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<29>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<29>:O)| NONE(*)(alu1/Multiplier/i_29_LDC)    | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<30>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<30>:O)| NONE(*)(alu1/Multiplier/i_30_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_130_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_130_o11:O)      | NONE(*)(alu1/Multiplier/R_1_LDC)     | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_128_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_128_o11:O)      | NONE(*)(alu1/Multiplier/R_2_LDC)     | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_124_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_124_o11:O)      | NONE(*)(alu1/Multiplier/R_4_LDC)     | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_122_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_122_o11:O)      | NONE(*)(alu1/Multiplier/R_5_LDC)     | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_126_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_126_o11:O)      | NONE(*)(alu1/Multiplier/R_3_LDC)     | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_118_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_118_o11:O)      | NONE(*)(alu1/Multiplier/R_7_LDC)     | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_116_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_116_o11:O)      | NONE(*)(alu1/Multiplier/R_8_LDC)     | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_120_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_120_o11:O)      | NONE(*)(alu1/Multiplier/R_6_LDC)     | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_112_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_112_o11:O)      | NONE(*)(alu1/Multiplier/R_10_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_110_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_110_o11:O)      | NONE(*)(alu1/Multiplier/R_11_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_114_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_114_o11:O)      | NONE(*)(alu1/Multiplier/R_9_LDC)     | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_106_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_106_o11:O)      | NONE(*)(alu1/Multiplier/R_13_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_104_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_104_o11:O)      | NONE(*)(alu1/Multiplier/R_14_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_108_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_108_o11:O)      | NONE(*)(alu1/Multiplier/R_12_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_100_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_100_o11:O)      | NONE(*)(alu1/Multiplier/R_16_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_98_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_98_o11:O)        | NONE(*)(alu1/Multiplier/R_17_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_102_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_102_o11:O)      | NONE(*)(alu1/Multiplier/R_15_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_94_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_94_o11:O)        | NONE(*)(alu1/Multiplier/R_19_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_92_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_92_o11:O)        | NONE(*)(alu1/Multiplier/R_20_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_96_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_96_o11:O)        | NONE(*)(alu1/Multiplier/R_18_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_88_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_88_o11:O)        | NONE(*)(alu1/Multiplier/R_22_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_86_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_86_o11:O)        | NONE(*)(alu1/Multiplier/R_23_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_90_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_90_o11:O)        | NONE(*)(alu1/Multiplier/R_21_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_82_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_82_o11:O)        | NONE(*)(alu1/Multiplier/R_25_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_80_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_80_o11:O)        | NONE(*)(alu1/Multiplier/R_26_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_84_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_84_o11:O)        | NONE(*)(alu1/Multiplier/R_24_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_76_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_76_o11:O)        | NONE(*)(alu1/Multiplier/R_28_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_74_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_74_o11:O)        | NONE(*)(alu1/Multiplier/R_29_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_78_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_78_o11:O)        | NONE(*)(alu1/Multiplier/R_27_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_72_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_72_o11:O)        | NONE(*)(alu1/Multiplier/R_30_LDC)    | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_192_o11:O)      | NONE(*)(alu1/Multiplier/store_2_LDC) | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_64_o11:O)        | NONE(*)(alu1/Multiplier/sum_2_LDC)   | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_62_o11:O)        | NONE(*)(alu1/Multiplier/sum_3_LDC)   | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_66_o11:O)        | NONE(*)(alu1/Multiplier/sum_1_LDC)   | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_58_o11:O)        | NONE(*)(alu1/Multiplier/sum_5_LDC)   | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_56_o11:O)        | NONE(*)(alu1/Multiplier/sum_6_LDC)   | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_60_o11:O)        | NONE(*)(alu1/Multiplier/sum_4_LDC)   | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_52_o11:O)        | NONE(*)(alu1/Multiplier/sum_8_LDC)   | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_50_o11:O)        | NONE(*)(alu1/Multiplier/sum_9_LDC)   | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_54_o11:O)        | NONE(*)(alu1/Multiplier/sum_7_LDC)   | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_46_o11:O)        | NONE(*)(alu1/Multiplier/sum_11_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_44_o11:O)        | NONE(*)(alu1/Multiplier/sum_12_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_48_o11:O)        | NONE(*)(alu1/Multiplier/sum_10_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_40_o11:O)        | NONE(*)(alu1/Multiplier/sum_14_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_38_o11:O)        | NONE(*)(alu1/Multiplier/sum_15_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_42_o11:O)        | NONE(*)(alu1/Multiplier/sum_13_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_34_o11:O)        | NONE(*)(alu1/Multiplier/sum_17_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_32_o11:O)        | NONE(*)(alu1/Multiplier/sum_18_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_36_o11:O)        | NONE(*)(alu1/Multiplier/sum_16_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_28_o11:O)        | NONE(*)(alu1/Multiplier/sum_20_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_26_o11:O)        | NONE(*)(alu1/Multiplier/sum_21_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_30_o11:O)        | NONE(*)(alu1/Multiplier/sum_19_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_22_o11:O)        | NONE(*)(alu1/Multiplier/sum_23_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_20_o11:O)        | NONE(*)(alu1/Multiplier/sum_24_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_24_o11:O)        | NONE(*)(alu1/Multiplier/sum_22_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_16_o11:O)        | NONE(*)(alu1/Multiplier/sum_26_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_14_o11:O)        | NONE(*)(alu1/Multiplier/sum_27_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_18_o11:O)        | NONE(*)(alu1/Multiplier/sum_25_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_12_o11:O)        | NONE(*)(alu1/Multiplier/sum_28_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_10_o11:O)        | NONE(*)(alu1/Multiplier/sum_29_LDC)  | 1     |
alu1/Multiplier/GND_14_o_GND_14_o_AND_8_o(alu1/Multiplier/Mmux_GND_14_o_GND_14_o_AND_8_o11:O)          | NONE(*)(alu1/Multiplier/sum_30_LDC)  | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<3>:O)  | NONE(*)(alu1/Multiplier/i_3_LDC)     | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<4>:O)  | NONE(*)(alu1/Multiplier/i_4_LDC)     | 1     |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>(alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<2>:O)  | NONE(*)(alu1/Multiplier/i_2_LDC)     | 1     |
alu1/Multiplier/flag_LDC                                                                               | NONE(alu1/Multiplier/flag_LDC)       | 1     |
-------------------------------------------------------------------------------------------------------+--------------------------------------+-------+
(*) These 132 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.705ns (Maximum Frequency: 269.935MHz)
   Minimum input arrival time before clock: 3.467ns
   Maximum output required time after clock: 10.807ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.705ns (frequency: 269.935MHz)
  Total number of paths / destination ports: 19948 / 572
-------------------------------------------------------------------------
Delay:               3.705ns (Levels of Logic = 34)
  Source:            alu1/Multiplier/i_1_P_1 (FF)
  Destination:       alu1/Multiplier/i_31_C_31 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: alu1/Multiplier/i_1_P_1 to alu1/Multiplier/i_31_C_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.361   0.379  alu1/Multiplier/i_1_P_1 (alu1/Multiplier/i_1_P_1)
     LUT3:I1->O           12   0.097   0.346  alu1/Multiplier/i_110 (alu1/Multiplier/i_1)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<1>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<1>_rt)
     MUXCY:S->O            1   0.353   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<1> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<2> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<3> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<4> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<5> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<6> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<7> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<8> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<9> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<10> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<11> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<12> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<13> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<14> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<15> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<16> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<17> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<18> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<19> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<20> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<21> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<22> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<23> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<24> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<25> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<26> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<27> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<28> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<29> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<30> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<30>)
     XORCY:CI->O           3   0.370   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<31> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<31>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_196_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_196_o_inv)
     FDC:CLR                   0.349          alu1/Multiplier/i_31_C_31
    ----------------------------------------
    Total                      3.705ns (2.407ns logic, 1.298ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_6_o'
  Clock period: 2.478ns (frequency: 403.502MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.478ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_31_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_31_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_6_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_6_o falling

  Data Path: alu1/Multiplier/sum_31_LDC to alu1/Multiplier/sum_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.697  alu1/Multiplier/sum_31_LDC (alu1/Multiplier/sum_31_LDC)
     LUT6:I0->O            0   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<31> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<31>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<31> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<31>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_6_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_6_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_31_LDC
    ----------------------------------------
    Total                      2.478ns (1.188ns logic, 1.290ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_68_o'
  Clock period: 1.777ns (frequency: 562.841MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.777ns (Levels of Logic = 1)
  Source:            alu1/Multiplier/sum_0_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_0_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_68_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_68_o falling

  Data Path: alu1/Multiplier/sum_0_LDC to alu1/Multiplier/sum_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.472   0.575  alu1/Multiplier/sum_0_LDC (alu1/Multiplier/sum_0_LDC)
     LUT5:I1->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_68_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_68_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_0_LDC
    ----------------------------------------
    Total                      1.777ns (0.918ns logic, 0.859ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<31>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_31_LDC (LATCH)
  Destination:       alu1/Multiplier/i_31_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<31> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<31> falling

  Data Path: alu1/Multiplier/i_31_LDC to alu1/Multiplier/i_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_31_LDC (alu1/Multiplier/i_31_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_311 (alu1/Multiplier/i_31)
     LUT1:I0->O            0   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<31>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<31>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<31> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<31>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_196_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_196_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_31_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>'
  Clock period: 2.292ns (frequency: 436.281MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.292ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/i_0_LDC (LATCH)
  Destination:       alu1/Multiplier/i_0_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> falling

  Data Path: alu1/Multiplier/i_0_LDC to alu1/Multiplier/i_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  alu1/Multiplier/i_0_LDC (alu1/Multiplier/i_0_LDC)
     LUT3:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_lut<0> (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_lut<0>)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<0> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_258_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_258_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_0_LDC
    ----------------------------------------
    Total                      2.292ns (1.204ns logic, 1.088ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>'
  Clock period: 2.731ns (frequency: 366.220MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.731ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_1_LDC (LATCH)
  Destination:       alu1/Multiplier/i_1_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> falling

  Data Path: alu1/Multiplier/i_1_LDC to alu1/Multiplier/i_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_1_LDC (alu1/Multiplier/i_1_LDC)
     LUT3:I0->O           12   0.097   0.346  alu1/Multiplier/i_110 (alu1/Multiplier/i_1)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<1>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<1>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<1> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_256_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_256_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_1_LDC
    ----------------------------------------
    Total                      2.731ns (1.301ns logic, 1.430ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_6_LDC (LATCH)
  Destination:       alu1/Multiplier/i_6_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> falling

  Data Path: alu1/Multiplier/i_6_LDC to alu1/Multiplier/i_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_6_LDC (alu1/Multiplier/i_6_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_61 (alu1/Multiplier/i_6)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<6>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<6>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<6> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_246_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_246_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_6_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_7_LDC (LATCH)
  Destination:       alu1/Multiplier/i_7_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> falling

  Data Path: alu1/Multiplier/i_7_LDC to alu1/Multiplier/i_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_7_LDC (alu1/Multiplier/i_7_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_71 (alu1/Multiplier/i_7)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<7>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<7>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<7> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_244_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_244_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_7_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_5_LDC (LATCH)
  Destination:       alu1/Multiplier/i_5_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> falling

  Data Path: alu1/Multiplier/i_5_LDC to alu1/Multiplier/i_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_5_LDC (alu1/Multiplier/i_5_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_51 (alu1/Multiplier/i_5)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<5>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<5>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<5> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_248_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_248_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_5_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_9_LDC (LATCH)
  Destination:       alu1/Multiplier/i_9_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> falling

  Data Path: alu1/Multiplier/i_9_LDC to alu1/Multiplier/i_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_9_LDC (alu1/Multiplier/i_9_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_91 (alu1/Multiplier/i_9)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<9>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<9>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<9> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_240_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_240_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_9_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_10_LDC (LATCH)
  Destination:       alu1/Multiplier/i_10_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10> falling

  Data Path: alu1/Multiplier/i_10_LDC to alu1/Multiplier/i_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_10_LDC (alu1/Multiplier/i_10_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_101 (alu1/Multiplier/i_10)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<10>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<10>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<10> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_238_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_238_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_10_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_8_LDC (LATCH)
  Destination:       alu1/Multiplier/i_8_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> falling

  Data Path: alu1/Multiplier/i_8_LDC to alu1/Multiplier/i_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_8_LDC (alu1/Multiplier/i_8_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_81 (alu1/Multiplier/i_8)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<8>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<8>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<8> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_242_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_242_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_8_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_12_LDC (LATCH)
  Destination:       alu1/Multiplier/i_12_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12> falling

  Data Path: alu1/Multiplier/i_12_LDC to alu1/Multiplier/i_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_12_LDC (alu1/Multiplier/i_12_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_121 (alu1/Multiplier/i_12)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<12>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<12>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<12> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_234_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_234_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_12_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_13_LDC (LATCH)
  Destination:       alu1/Multiplier/i_13_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13> falling

  Data Path: alu1/Multiplier/i_13_LDC to alu1/Multiplier/i_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_13_LDC (alu1/Multiplier/i_13_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_131 (alu1/Multiplier/i_13)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<13>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<13>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<13> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_232_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_232_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_13_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_11_LDC (LATCH)
  Destination:       alu1/Multiplier/i_11_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11> falling

  Data Path: alu1/Multiplier/i_11_LDC to alu1/Multiplier/i_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_11_LDC (alu1/Multiplier/i_11_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_111 (alu1/Multiplier/i_11)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<11>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<11>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<11> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_236_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_236_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_11_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_15_LDC (LATCH)
  Destination:       alu1/Multiplier/i_15_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15> falling

  Data Path: alu1/Multiplier/i_15_LDC to alu1/Multiplier/i_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_15_LDC (alu1/Multiplier/i_15_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_151 (alu1/Multiplier/i_15)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<15>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<15>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<15> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_228_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_228_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_15_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_16_LDC (LATCH)
  Destination:       alu1/Multiplier/i_16_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16> falling

  Data Path: alu1/Multiplier/i_16_LDC to alu1/Multiplier/i_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_16_LDC (alu1/Multiplier/i_16_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_161 (alu1/Multiplier/i_16)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<16>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<16>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<16> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_226_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_226_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_16_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_14_LDC (LATCH)
  Destination:       alu1/Multiplier/i_14_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14> falling

  Data Path: alu1/Multiplier/i_14_LDC to alu1/Multiplier/i_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_14_LDC (alu1/Multiplier/i_14_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_141 (alu1/Multiplier/i_14)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<14>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<14>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<14> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_230_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_230_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_14_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_18_LDC (LATCH)
  Destination:       alu1/Multiplier/i_18_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18> falling

  Data Path: alu1/Multiplier/i_18_LDC to alu1/Multiplier/i_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_18_LDC (alu1/Multiplier/i_18_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_181 (alu1/Multiplier/i_18)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<18>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<18>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<18> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_222_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_222_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_18_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_19_LDC (LATCH)
  Destination:       alu1/Multiplier/i_19_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19> falling

  Data Path: alu1/Multiplier/i_19_LDC to alu1/Multiplier/i_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_19_LDC (alu1/Multiplier/i_19_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_191 (alu1/Multiplier/i_19)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<19>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<19>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<19> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_220_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_220_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_19_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_17_LDC (LATCH)
  Destination:       alu1/Multiplier/i_17_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17> falling

  Data Path: alu1/Multiplier/i_17_LDC to alu1/Multiplier/i_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_17_LDC (alu1/Multiplier/i_17_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_171 (alu1/Multiplier/i_17)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<17>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<17>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<17> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_224_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_224_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_17_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_21_LDC (LATCH)
  Destination:       alu1/Multiplier/i_21_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21> falling

  Data Path: alu1/Multiplier/i_21_LDC to alu1/Multiplier/i_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_21_LDC (alu1/Multiplier/i_21_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_211 (alu1/Multiplier/i_21)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<21>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<21>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<21> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_216_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_216_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_21_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_22_LDC (LATCH)
  Destination:       alu1/Multiplier/i_22_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22> falling

  Data Path: alu1/Multiplier/i_22_LDC to alu1/Multiplier/i_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_22_LDC (alu1/Multiplier/i_22_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_221 (alu1/Multiplier/i_22)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<22>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<22>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<22> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_214_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_214_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_22_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_20_LDC (LATCH)
  Destination:       alu1/Multiplier/i_20_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20> falling

  Data Path: alu1/Multiplier/i_20_LDC to alu1/Multiplier/i_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_20_LDC (alu1/Multiplier/i_20_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_201 (alu1/Multiplier/i_20)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<20>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<20>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<20> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_218_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_218_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_20_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_24_LDC (LATCH)
  Destination:       alu1/Multiplier/i_24_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24> falling

  Data Path: alu1/Multiplier/i_24_LDC to alu1/Multiplier/i_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_24_LDC (alu1/Multiplier/i_24_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_241 (alu1/Multiplier/i_24)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<24>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<24>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<24> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_210_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_210_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_24_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_25_LDC (LATCH)
  Destination:       alu1/Multiplier/i_25_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25> falling

  Data Path: alu1/Multiplier/i_25_LDC to alu1/Multiplier/i_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_25_LDC (alu1/Multiplier/i_25_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_251 (alu1/Multiplier/i_25)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<25>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<25>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<25> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_208_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_208_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_25_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_23_LDC (LATCH)
  Destination:       alu1/Multiplier/i_23_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23> falling

  Data Path: alu1/Multiplier/i_23_LDC to alu1/Multiplier/i_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_23_LDC (alu1/Multiplier/i_23_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_231 (alu1/Multiplier/i_23)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<23>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<23>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<23> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_212_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_212_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_23_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_26_LDC (LATCH)
  Destination:       alu1/Multiplier/i_26_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26> falling

  Data Path: alu1/Multiplier/i_26_LDC to alu1/Multiplier/i_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_26_LDC (alu1/Multiplier/i_26_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_261 (alu1/Multiplier/i_26)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<26>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<26>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<26> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_206_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_206_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_26_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<27>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_27_LDC (LATCH)
  Destination:       alu1/Multiplier/i_27_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<27> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<27> falling

  Data Path: alu1/Multiplier/i_27_LDC to alu1/Multiplier/i_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_27_LDC (alu1/Multiplier/i_27_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_271 (alu1/Multiplier/i_27)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<27>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<27>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<27> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<27>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_204_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_204_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_27_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<28>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_28_LDC (LATCH)
  Destination:       alu1/Multiplier/i_28_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<28> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<28> falling

  Data Path: alu1/Multiplier/i_28_LDC to alu1/Multiplier/i_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_28_LDC (alu1/Multiplier/i_28_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_281 (alu1/Multiplier/i_28)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<28>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<28>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<28> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<28>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_202_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_202_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_28_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<29>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_29_LDC (LATCH)
  Destination:       alu1/Multiplier/i_29_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<29> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<29> falling

  Data Path: alu1/Multiplier/i_29_LDC to alu1/Multiplier/i_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_29_LDC (alu1/Multiplier/i_29_LDC)
     LUT3:I0->O            4   0.097   0.309  alu1/Multiplier/i_291 (alu1/Multiplier/i_29)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<29>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<29>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<29> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<29>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_200_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_200_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_29_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<30>'
  Clock period: 2.694ns (frequency: 371.168MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.694ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_30_LDC (LATCH)
  Destination:       alu1/Multiplier/i_30_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<30> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<30> falling

  Data Path: alu1/Multiplier/i_30_LDC to alu1/Multiplier/i_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  alu1/Multiplier/i_30_LDC (alu1/Multiplier/i_30_LDC)
     LUT3:I0->O            3   0.097   0.305  alu1/Multiplier/i_301 (alu1/Multiplier/i_30)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<30>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<30>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<30> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<30>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_198_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_198_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_30_LDC
    ----------------------------------------
    Total                      2.694ns (1.301ns logic, 1.393ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_2_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_2_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o falling

  Data Path: alu1/Multiplier/sum_2_LDC to alu1/Multiplier/sum_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_2_LDC (alu1/Multiplier/sum_2_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<2> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<2>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<2> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<2>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_2_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_3_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_3_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o falling

  Data Path: alu1/Multiplier/sum_3_LDC to alu1/Multiplier/sum_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_3_LDC (alu1/Multiplier/sum_3_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<3> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<3>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<3> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<3>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_3_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o'
  Clock period: 2.552ns (frequency: 391.803MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.552ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_1_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_1_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o falling

  Data Path: alu1/Multiplier/sum_1_LDC to alu1/Multiplier/sum_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.687  alu1/Multiplier/sum_1_LDC (alu1/Multiplier/sum_1_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<1> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<1>)
     XORCY:LI->O           4   0.173   0.393  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<1> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<1>)
     LUT3:I1->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_1_LDC
    ----------------------------------------
    Total                      2.552ns (1.188ns logic, 1.364ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_5_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_5_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o falling

  Data Path: alu1/Multiplier/sum_5_LDC to alu1/Multiplier/sum_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_5_LDC (alu1/Multiplier/sum_5_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<5> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<5>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<5> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<5>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_5_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_6_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_6_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o falling

  Data Path: alu1/Multiplier/sum_6_LDC to alu1/Multiplier/sum_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_6_LDC (alu1/Multiplier/sum_6_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<6> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<6>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<6> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<6>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_6_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_4_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_4_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o falling

  Data Path: alu1/Multiplier/sum_4_LDC to alu1/Multiplier/sum_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_4_LDC (alu1/Multiplier/sum_4_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<4> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<4>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<4> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<4>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_4_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_8_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_8_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o falling

  Data Path: alu1/Multiplier/sum_8_LDC to alu1/Multiplier/sum_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_8_LDC (alu1/Multiplier/sum_8_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<8> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<8>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<8> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<8>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_8_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_9_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_9_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o falling

  Data Path: alu1/Multiplier/sum_9_LDC to alu1/Multiplier/sum_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_9_LDC (alu1/Multiplier/sum_9_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<9> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<9>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<9> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<9>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_9_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_7_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_7_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o falling

  Data Path: alu1/Multiplier/sum_7_LDC to alu1/Multiplier/sum_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_7_LDC (alu1/Multiplier/sum_7_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<7> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<7>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<7> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<7>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_7_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_11_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_11_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o falling

  Data Path: alu1/Multiplier/sum_11_LDC to alu1/Multiplier/sum_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_11_LDC (alu1/Multiplier/sum_11_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<11> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<11>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<11> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<11>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_11_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_12_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_12_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o falling

  Data Path: alu1/Multiplier/sum_12_LDC to alu1/Multiplier/sum_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_12_LDC (alu1/Multiplier/sum_12_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<12> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<12>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<12> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<12>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_12_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_10_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_10_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o falling

  Data Path: alu1/Multiplier/sum_10_LDC to alu1/Multiplier/sum_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_10_LDC (alu1/Multiplier/sum_10_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<10> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<10>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<10> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<10>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_10_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_14_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_14_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o falling

  Data Path: alu1/Multiplier/sum_14_LDC to alu1/Multiplier/sum_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_14_LDC (alu1/Multiplier/sum_14_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<14> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<14>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<14> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<14>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_14_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_15_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_15_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o falling

  Data Path: alu1/Multiplier/sum_15_LDC to alu1/Multiplier/sum_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_15_LDC (alu1/Multiplier/sum_15_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<15> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<15>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<15> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<15>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_15_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_13_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_13_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o falling

  Data Path: alu1/Multiplier/sum_13_LDC to alu1/Multiplier/sum_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_13_LDC (alu1/Multiplier/sum_13_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<13> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<13>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<13> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<13>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_13_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_17_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_17_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o falling

  Data Path: alu1/Multiplier/sum_17_LDC to alu1/Multiplier/sum_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_17_LDC (alu1/Multiplier/sum_17_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<17> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<17>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<17> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<17>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_17_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_18_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_18_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o falling

  Data Path: alu1/Multiplier/sum_18_LDC to alu1/Multiplier/sum_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_18_LDC (alu1/Multiplier/sum_18_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<18> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<18>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<18> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<18>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_18_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_16_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_16_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o falling

  Data Path: alu1/Multiplier/sum_16_LDC to alu1/Multiplier/sum_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_16_LDC (alu1/Multiplier/sum_16_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<16> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<16>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<16> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<16>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_16_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_20_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_20_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o falling

  Data Path: alu1/Multiplier/sum_20_LDC to alu1/Multiplier/sum_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_20_LDC (alu1/Multiplier/sum_20_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<20> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<20>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<20> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<20>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_20_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_21_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_21_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o falling

  Data Path: alu1/Multiplier/sum_21_LDC to alu1/Multiplier/sum_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_21_LDC (alu1/Multiplier/sum_21_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<21> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<21>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<21> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<21>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_21_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_19_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_19_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o falling

  Data Path: alu1/Multiplier/sum_19_LDC to alu1/Multiplier/sum_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_19_LDC (alu1/Multiplier/sum_19_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<19> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<19>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<19> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<19>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_19_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_23_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_23_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o falling

  Data Path: alu1/Multiplier/sum_23_LDC to alu1/Multiplier/sum_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_23_LDC (alu1/Multiplier/sum_23_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<23> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<23>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<23> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<23>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_23_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_24_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_24_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o falling

  Data Path: alu1/Multiplier/sum_24_LDC to alu1/Multiplier/sum_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_24_LDC (alu1/Multiplier/sum_24_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<24> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<24>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<24> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<24>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_24_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_22_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_22_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o falling

  Data Path: alu1/Multiplier/sum_22_LDC to alu1/Multiplier/sum_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_22_LDC (alu1/Multiplier/sum_22_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<22> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<22>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<22> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<22>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_22_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_26_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_26_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o falling

  Data Path: alu1/Multiplier/sum_26_LDC to alu1/Multiplier/sum_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_26_LDC (alu1/Multiplier/sum_26_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<26> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<26>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<26> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<26>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_26_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_27_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_27_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o falling

  Data Path: alu1/Multiplier/sum_27_LDC to alu1/Multiplier/sum_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_27_LDC (alu1/Multiplier/sum_27_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<27> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<27>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<27> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<27>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_27_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_25_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_25_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o falling

  Data Path: alu1/Multiplier/sum_25_LDC to alu1/Multiplier/sum_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_25_LDC (alu1/Multiplier/sum_25_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<25> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<25>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<25> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<25>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_25_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_28_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_28_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o falling

  Data Path: alu1/Multiplier/sum_28_LDC to alu1/Multiplier/sum_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_28_LDC (alu1/Multiplier/sum_28_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<28> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<28>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<28> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<28>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_28_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_29_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_29_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o falling

  Data Path: alu1/Multiplier/sum_29_LDC to alu1/Multiplier/sum_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_29_LDC (alu1/Multiplier/sum_29_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<29> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<29>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<29> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<29>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_29_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/GND_14_o_GND_14_o_AND_8_o'
  Clock period: 2.468ns (frequency: 405.137MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.468ns (Levels of Logic = 3)
  Source:            alu1/Multiplier/sum_30_LDC (LATCH)
  Destination:       alu1/Multiplier/sum_30_LDC (LATCH)
  Source Clock:      alu1/Multiplier/GND_14_o_GND_14_o_AND_8_o falling
  Destination Clock: alu1/Multiplier/GND_14_o_GND_14_o_AND_8_o falling

  Data Path: alu1/Multiplier/sum_30_LDC to alu1/Multiplier/sum_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.688  alu1/Multiplier/sum_30_LDC (alu1/Multiplier/sum_30_LDC)
     LUT6:I1->O            1   0.097   0.000  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<30> (alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_lut<30>)
     XORCY:LI->O           4   0.173   0.309  alu1/Multiplier/Madd_sum[31]_store[31]_add_12_OUT_xor<30> (alu1/Multiplier/sum[31]_store[31]_add_12_OUT<30>)
     LUT3:I2->O            2   0.097   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_8_o_inv1 (alu1/Multiplier/GND_14_o_GND_14_o_AND_8_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/sum_30_LDC
    ----------------------------------------
    Total                      2.468ns (1.188ns logic, 1.280ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>'
  Clock period: 2.703ns (frequency: 369.918MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.703ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_3_LDC (LATCH)
  Destination:       alu1/Multiplier/i_3_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> falling

  Data Path: alu1/Multiplier/i_3_LDC to alu1/Multiplier/i_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_3_LDC (alu1/Multiplier/i_3_LDC)
     LUT3:I0->O            6   0.097   0.318  alu1/Multiplier/i_31 (alu1/Multiplier/i_3)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<3>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<3>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<3> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_252_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_252_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_3_LDC
    ----------------------------------------
    Total                      2.703ns (1.301ns logic, 1.402ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>'
  Clock period: 2.703ns (frequency: 369.918MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.703ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_4_LDC (LATCH)
  Destination:       alu1/Multiplier/i_4_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> falling

  Data Path: alu1/Multiplier/i_4_LDC to alu1/Multiplier/i_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_4_LDC (alu1/Multiplier/i_4_LDC)
     LUT3:I0->O            6   0.097   0.318  alu1/Multiplier/i_41 (alu1/Multiplier/i_4)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<4>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<4>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<4> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_250_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_250_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_4_LDC
    ----------------------------------------
    Total                      2.703ns (1.301ns logic, 1.402ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>'
  Clock period: 2.699ns (frequency: 370.494MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.699ns (Levels of Logic = 4)
  Source:            alu1/Multiplier/i_2_LDC (LATCH)
  Destination:       alu1/Multiplier/i_2_LDC (LATCH)
  Source Clock:      alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> falling
  Destination Clock: alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> falling

  Data Path: alu1/Multiplier/i_2_LDC to alu1/Multiplier/i_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  alu1/Multiplier/i_2_LDC (alu1/Multiplier/i_2_LDC)
     LUT3:I0->O            5   0.097   0.314  alu1/Multiplier/i_21 (alu1/Multiplier/i_2)
     LUT1:I0->O            1   0.097   0.000  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<2>_rt (alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_cy<2>_rt)
     XORCY:LI->O           3   0.173   0.289  alu1/Multiplier/Madd_i[31]_GND_14_o_add_14_OUT_xor<2> (alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>)
     INV:I->O              2   0.113   0.283  alu1/Multiplier/GND_14_o_GND_14_o_AND_254_o_inv1_INV_0 (alu1/Multiplier/GND_14_o_GND_14_o_AND_254_o_inv)
     LDC:CLR                   0.349          alu1/Multiplier/i_2_LDC
    ----------------------------------------
    Total                      2.699ns (1.301ns logic, 1.398ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu1/Multiplier/flag_LDC'
  Clock period: 2.498ns (frequency: 400.289MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.498ns (Levels of Logic = 2)
  Source:            alu1/Multiplier/flag_LDC (LATCH)
  Destination:       alu1/Multiplier/flag_LDC (LATCH)
  Source Clock:      alu1/Multiplier/flag_LDC rising
  Destination Clock: alu1/Multiplier/flag_LDC rising

  Data Path: alu1/Multiplier/flag_LDC to alu1/Multiplier/flag_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q            192   0.472   0.511  alu1/Multiplier/flag_LDC (alu1/Multiplier/flag_LDC)
     LUT6:I4->O            1   0.097   0.693  alu1/Multiplier/GND_14_o_flag_AND_261_o1 (alu1/Multiplier/GND_14_o_flag_AND_261_o1)
     LUT6:I0->O            1   0.097   0.279  alu1/Multiplier/GND_14_o_flag_AND_261_o7 (alu1/Multiplier/GND_14_o_flag_AND_261_o)
     LDC:CLR                   0.349          alu1/Multiplier/flag_LDC
    ----------------------------------------
    Total                      2.498ns (1.015ns logic, 1.483ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'alu1/Mmux_r112'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.280ns (Levels of Logic = 1)
  Source:            alu_in_m (PAD)
  Destination:       alu1/cin_adder (LATCH)
  Destination Clock: alu1/Mmux_r112 falling

  Data Path: alu_in_m to alu1/cin_adder
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  alu_in_m_IBUF (alu_in_m_IBUF)
     LD:D                     -0.028          alu1/cin_adder
    ----------------------------------------
    Total                      0.280ns (0.001ns logic, 0.279ns route)
                                       (0.4% logic, 99.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 6996 / 84
-------------------------------------------------------------------------
Offset:              3.467ns (Levels of Logic = 5)
  Source:            f_code<3> (PAD)
  Destination:       registers/Mram_registers1 (RAM)
  Destination Clock: clock rising

  Data Path: f_code<3> to registers/Mram_registers1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.707  f_code_3_IBUF (f_code_3_IBUF)
     LUT6:I0->O            7   0.097   0.539  alu_control_unit/PWR_342_o_GND_342_o_select_9_OUT<2>1 (alu_control_line_s<2>)
     LUT3:I0->O           64   0.097   0.795  alu1/Mmux_r11011 (alu1/Mmux_r1101)
     LUT6:I1->O            1   0.097   0.556  registers/Mmux__n0019322 (registers/Mmux__n0019321)
     LUT5:I1->O            2   0.097   0.283  registers/Mmux__n0019325 (registers/_n0019<9>)
     RAMB18E1:DIBDI7           0.197          registers/Mram_registers1
    ----------------------------------------
    Total                      3.467ns (0.586ns logic, 2.881ns route)
                                       (16.9% logic, 83.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'alu1/Mmux_r112'
  Total number of paths / destination ports: 65 / 1
-------------------------------------------------------------------------
Offset:              10.807ns (Levels of Logic = 17)
  Source:            alu1/a_adder_1 (LATCH)
  Destination:       alu_out_m (PAD)
  Source Clock:      alu1/Mmux_r112 falling

  Data Path: alu1/a_adder_1 to alu_out_m
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.688  alu1/a_adder_1 (alu1/a_adder_1)
     LUT5:I0->O            3   0.097   0.521  alu1/Adder/adder1/adder1/adder1/f0/f2/cout1 (alu1/Adder/adder1/adder1/adder1/c_temp0)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder1/adder1/adder1/f1/f2/cout1 (alu1/Adder/adder1/adder1/carry)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder1/adder1/adder2/f0/f2/cout1 (alu1/Adder/adder1/adder1/adder2/c_temp0)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder1/adder1/adder2/f1/f2/cout1 (alu1/Adder/adder1/carry)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder1/adder2/adder1/f0/f2/cout1 (alu1/Adder/adder1/adder2/adder1/c_temp0)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder1/adder2/adder1/f1/f2/cout1 (alu1/Adder/adder1/adder2/carry)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder1/adder2/adder2/f0/f2/cout1 (alu1/Adder/adder1/adder2/adder2/c_temp0)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder1/adder2/adder2/f1/f2/cout1 (alu1/Adder/carry)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder2/adder1/adder1/f0/f2/cout1 (alu1/Adder/adder2/adder1/adder1/c_temp0)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder2/adder1/adder1/f1/f2/cout1 (alu1/Adder/adder2/adder1/carry)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder2/adder1/adder2/f0/f2/cout1 (alu1/Adder/adder2/adder1/adder2/c_temp0)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder2/adder1/adder2/f1/f2/cout1 (alu1/Adder/adder2/carry)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder2/adder2/adder1/f0/f2/cout1 (alu1/Adder/adder2/adder2/adder1/c_temp0)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder2/adder2/adder1/f1/f2/cout1 (alu1/Adder/adder2/adder2/carry)
     LUT5:I2->O            3   0.097   0.521  alu1/Adder/adder2/adder2/adder2/f0/f2/cout1 (alu1/Adder/adder2/adder2/adder2/c_temp0)
     LUT5:I2->O            1   0.097   0.279  alu1/Adder/adder2/adder2/adder2/f1/f2/cout1 (alu_out_m_OBUF)
     OBUF:I->O                 0.000          alu_out_m_OBUF (alu_out_m)
    ----------------------------------------
    Total                     10.807ns (2.024ns logic, 8.783ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock alu1/Mmux_r110
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    2.389|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Mmux_r111
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    2.389|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Mmux_r112
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    2.389|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Mmux_r113
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    2.389|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Mmux_r114
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    2.389|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_100_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.421|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.444|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.484|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.507|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.530|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_102_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.421|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.484|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.507|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_104_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.484|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_106_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.461|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_108_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.438|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_138_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_140_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.521|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.544|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.567|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.590|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.613|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.636|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.659|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.584|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.607|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.630|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.653|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.676|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.699|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.722|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.745|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.502|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_110_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.415|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_112_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.392|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_114_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.369|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_116_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.346|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_118_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.323|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_120_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.300|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_122_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.277|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_124_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.254|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_126_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.231|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_128_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.208|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_140_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.521|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.544|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.567|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.590|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.613|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.636|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.584|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.607|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.630|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.653|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.676|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.699|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.722|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.479|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_130_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    2.552|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_132_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_68_o  |         |         |    1.777|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_134_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_136_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_136_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_138_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_138_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_140_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_140_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.521|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.544|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.567|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.590|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.613|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.584|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.607|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.630|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.653|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.676|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.699|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.456|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.521|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.544|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.567|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.590|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.584|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.607|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.630|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.653|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.676|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.433|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.521|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.544|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.567|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.584|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.607|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.630|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.653|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.410|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    1.772|         |
alu1/Multiplier/flag_LDC                    |         |         |    2.016|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.712|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.521|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.544|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.584|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.607|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.630|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.387|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.521|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.584|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.607|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.364|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.584|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.341|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.561|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.318|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.538|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.295|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.515|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.272|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.492|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.249|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.469|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.226|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.446|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.203|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.423|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.180|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.400|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.157|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.377|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.134|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.354|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.111|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.331|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.088|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.308|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.065|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.285|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.042|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.262|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.019|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.239|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    2.996|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.216|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    2.973|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.193|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    2.950|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.170|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    2.927|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.147|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    2.904|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.124|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    2.881|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.520|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    2.552|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.844|         |
clock                                      |         |         |    2.314|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_68_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                            |         |         |    1.520|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_68_o|         |         |    1.777|         |
alu1/Multiplier/flag_LDC                  |         |         |    2.016|         |
clock                                     |         |         |    1.621|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_6_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.727|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_134_o|         |         |    2.164|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_136_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_138_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_140_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.521|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.544|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.567|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.590|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.613|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.636|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.659|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.682|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.705|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.584|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.607|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.630|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.653|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.676|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.699|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.722|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.745|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.768|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.791|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_6_o  |         |         |    2.478|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_8_o  |         |         |    3.124|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.548|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_70_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.425|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o  |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o  |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_134_o |         |         |    2.164|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_136_o |         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_138_o |         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_140_o |         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o |         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o |         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o |         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o |         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o  |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o |         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o |         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o |         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o |         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o  |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.521|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.544|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.567|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.590|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.613|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.636|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o  |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.659|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.682|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.705|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o  |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o  |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o  |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o  |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o  |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o  |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.584|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.607|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.630|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.653|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.676|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.699|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.722|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.745|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.768|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.791|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_6_o   |         |         |    2.478|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_8_o   |         |         |    3.124|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.769|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.943|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.403|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.393|         |
clock                                       |         |         |    3.548|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_72_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.425|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o  |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o  |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_136_o |         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_138_o |         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_140_o |         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o |         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o |         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o |         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o |         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o  |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o |         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o |         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o |         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o |         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o  |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.521|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.544|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.567|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.590|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.613|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o  |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.636|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.659|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.682|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o  |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o  |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o  |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o  |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o  |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o  |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.584|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.607|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.630|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.653|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.676|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.699|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.722|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.745|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.768|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_8_o   |         |         |    2.468|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.769|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.943|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.403|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.393|         |
clock                                       |         |         |    3.526|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_74_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.425|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o  |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o  |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_138_o |         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_140_o |         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o |         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o |         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o |         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o |         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o  |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o |         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o |         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o |         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o |         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o  |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.521|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.544|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.567|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.590|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o  |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.613|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.636|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.659|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o  |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o  |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o  |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o  |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o  |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o  |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.584|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.607|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.630|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.653|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.676|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.699|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.722|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.745|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.769|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.943|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.403|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.393|         |
clock                                       |         |         |    3.526|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_76_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.425|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o  |         |         |    2.468|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_140_o |         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o |         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o |         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o |         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o |         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o  |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o |         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o |         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o |         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o |         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o  |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.521|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.544|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.567|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o  |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.590|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.613|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.636|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o  |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o  |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o  |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o  |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o  |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o  |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.584|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.607|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.630|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.653|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.676|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.699|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.722|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.769|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.943|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.403|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.393|         |
clock                                       |         |         |    3.526|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_78_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.421|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.444|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.467|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.490|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.513|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.536|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.559|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.582|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.605|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.628|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.651|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.674|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.697|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.484|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.507|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.530|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.553|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.576|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.599|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.622|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.645|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.668|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.691|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.714|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.737|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.760|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.783|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.540|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_80_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.421|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.444|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.467|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.490|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.513|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.536|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.559|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.582|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.605|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.628|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.651|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.674|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.484|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.507|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.530|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.553|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.576|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.599|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.622|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.645|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.668|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.691|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.714|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.737|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.760|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.517|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_82_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.421|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.444|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.467|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.490|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.513|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.536|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.559|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.582|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.605|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.628|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.651|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.484|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.507|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.530|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.553|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.576|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.599|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.622|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.645|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.668|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.691|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.714|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.737|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.494|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_84_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.421|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.444|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.467|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.490|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.513|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.536|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.559|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.582|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.605|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.628|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.484|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.507|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.530|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.553|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.576|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.599|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.622|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.645|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.668|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.691|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.714|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.471|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_86_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.421|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.444|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.467|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.490|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.513|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.536|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.559|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.582|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.605|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.484|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.507|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.530|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.553|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.576|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.599|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.622|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.645|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.668|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.691|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.448|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_88_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.421|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.444|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.467|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.490|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.513|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.536|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.559|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.582|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.484|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.507|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.530|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.553|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.576|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.599|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.622|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.645|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.668|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_8_o
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                             |         |         |    1.736|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o |         |         |    3.124|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o |         |         |    3.147|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_136_o|         |         |    2.488|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_138_o|         |         |    3.038|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_140_o|         |         |    3.061|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o|         |         |    3.084|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o|         |         |    3.107|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o|         |         |    3.130|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o|         |         |    3.153|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o |         |         |    3.170|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o|         |         |    3.176|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o|         |         |    3.199|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o|         |         |    3.222|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o|         |         |    3.245|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o|         |         |    3.268|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o|         |         |    3.291|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o|         |         |    3.314|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o|         |         |    3.337|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o|         |         |    3.360|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o|         |         |    3.383|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o |         |         |    3.193|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o|         |         |    3.406|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o|         |         |    3.429|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o|         |         |    3.452|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o|         |         |    3.475|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o|         |         |    3.498|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o|         |         |    3.521|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o|         |         |    3.544|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o|         |         |    3.567|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o|         |         |    3.590|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o|         |         |    3.613|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o |         |         |    3.216|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o|         |         |    3.636|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o|         |         |    3.659|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o|         |         |    3.682|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o |         |         |    3.239|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o |         |         |    3.262|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o |         |         |    3.285|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o |         |         |    3.308|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o |         |         |    3.331|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o |         |         |    3.354|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o |         |         |    3.377|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o |         |         |    3.400|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o |         |         |    3.423|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o |         |         |    3.446|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o |         |         |    3.469|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o |         |         |    3.492|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o |         |         |    3.515|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o |         |         |    3.538|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o |         |         |    3.561|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o |         |         |    3.584|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o |         |         |    3.607|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o |         |         |    3.630|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o |         |         |    3.653|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o |         |         |    3.676|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o |         |         |    3.699|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o |         |         |    3.722|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o |         |         |    3.745|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o |         |         |    3.768|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_8_o  |         |         |    2.468|         |
alu1/Multiplier/flag_LDC                   |         |         |    1.712|         |
clock                                      |         |         |    3.525|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_90_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.421|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.444|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.467|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.490|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.513|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.536|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.559|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.484|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.507|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.530|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.553|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.576|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.599|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.622|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.645|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_92_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.421|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.444|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.467|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.490|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.513|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.536|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.484|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.507|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.530|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.553|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.576|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.599|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.622|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_94_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.421|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.444|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.467|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.490|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.513|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.484|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.507|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.530|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.553|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.576|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.599|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_96_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.421|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.444|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.467|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.490|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.484|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.507|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.530|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.553|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.576|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/GND_14_o_GND_14_o_AND_98_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                              |         |         |    3.341|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o |         |         |    2.572|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o |         |         |    3.122|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o |         |         |    3.145|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o |         |         |    3.168|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o |         |         |    3.191|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o |         |         |    3.214|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o |         |         |    3.237|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o |         |         |    3.260|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o |         |         |    3.283|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o |         |         |    3.306|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o |         |         |    3.329|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o |         |         |    3.352|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o |         |         |    3.375|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o |         |         |    3.398|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o |         |         |    3.421|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o |         |         |    3.444|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o |         |         |    3.467|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o  |         |         |    2.552|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o  |         |         |    3.208|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o  |         |         |    3.231|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o  |         |         |    3.254|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o  |         |         |    3.277|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o  |         |         |    3.300|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o  |         |         |    3.323|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o  |         |         |    3.346|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o  |         |         |    3.369|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o  |         |         |    3.392|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o  |         |         |    3.415|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o  |         |         |    3.438|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o  |         |         |    3.461|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o  |         |         |    3.484|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o  |         |         |    3.507|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o  |         |         |    3.530|         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o  |         |         |    3.553|         |
alu1/Multiplier/flag_LDC                    |         |         |    1.889|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.685|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.601|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.859|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.319|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.309|         |
clock                                       |         |         |    3.442|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/flag_LDC
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/flag_LDC                     |    2.498|         |         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |    3.340|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |    2.895|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |    3.156|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |    3.166|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |    3.029|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |    2.984|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |    2.852|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |    2.768|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |    3.111|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |    3.121|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |    2.984|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |    3.330|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |    2.939|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>|         |    2.807|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>|         |    2.723|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>|         |    2.979|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>|         |    2.989|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25>|         |    2.852|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26>|         |    2.807|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<27>|         |    2.675|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<28>|         |    2.591|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<29>|         |    2.895|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |    3.171|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<30>|         |    2.105|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<31>|         |    2.768|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |    3.130|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |    3.292|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |    2.905|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |    3.293|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |    3.156|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |    3.111|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |    2.979|         |         |
clock                                        |    3.097|         |         |         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    2.292|         |
clock                                       |         |         |    2.049|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.049|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.465|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.410|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.391|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.368|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.244|         |
clock                                        |         |         |    3.222|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.072|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.488|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.433|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.414|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.391|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.267|         |
clock                                        |         |         |    3.245|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.095|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.511|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.456|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.437|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.414|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.290|         |
clock                                        |         |         |    3.268|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.118|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.534|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.479|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.460|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.437|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.313|         |
clock                                        |         |         |    3.291|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.141|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.557|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.502|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.483|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.460|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.336|         |
clock                                        |         |         |    3.314|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.164|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.580|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.525|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.506|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.483|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.359|         |
clock                                        |         |         |    3.337|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.187|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.603|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.548|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.529|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.506|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.382|         |
clock                                        |         |         |    3.360|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.210|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.626|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.571|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.552|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.529|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.405|         |
clock                                        |         |         |    3.383|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.233|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.649|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.594|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.575|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.552|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.520|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.428|         |
clock                                        |         |         |    3.406|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.256|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.672|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.617|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.598|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.575|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.543|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.520|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.451|         |
clock                                        |         |         |    3.429|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    2.842|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    2.731|         |
clock                                       |         |         |    2.599|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.279|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.695|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.640|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.621|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.598|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.566|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.543|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.520|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.474|         |
clock                                        |         |         |    3.452|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.302|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.718|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.663|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.644|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.621|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.589|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.566|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.543|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.520|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.497|         |
clock                                        |         |         |    3.475|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.325|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.741|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.686|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.667|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.644|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.612|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.589|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.566|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.543|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.520|         |
clock                                        |         |         |    3.498|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.348|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.520|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.764|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.709|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.690|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.667|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.635|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.612|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.589|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.566|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.543|         |
clock                                        |         |         |    3.521|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.371|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.543|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.520|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.787|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.732|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.713|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.690|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.658|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.635|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.612|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.589|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.566|         |
clock                                        |         |         |    3.544|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.394|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.566|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.543|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.520|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.810|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.755|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.736|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.713|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.681|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.658|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.635|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.612|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.589|         |
clock                                        |         |         |    3.567|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.417|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.589|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.566|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.543|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.520|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.833|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.778|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.759|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.736|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.704|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.681|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.658|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.635|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.612|         |
clock                                        |         |         |    3.590|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<27>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.440|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.612|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.589|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.566|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.543|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.520|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.856|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<27>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.801|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.782|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.759|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.727|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.704|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.681|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.658|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.635|         |
clock                                        |         |         |    3.613|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<28>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.463|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.635|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.612|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.589|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.566|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.543|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.520|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.879|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<27>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<28>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.824|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.805|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.782|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.750|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.727|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.704|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.681|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.658|         |
clock                                        |         |         |    3.636|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<29>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.486|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.658|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.635|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.612|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.589|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.566|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.543|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.520|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.902|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<27>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<28>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<29>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.847|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.828|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.805|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.773|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.750|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.727|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.704|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.681|         |
clock                                        |         |         |    3.659|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    2.865|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.281|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    2.699|         |
clock                                       |         |         |    3.038|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<30>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.509|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.681|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.658|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.635|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.612|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.589|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.566|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.543|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.520|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.925|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>|         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<27>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<28>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<29>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.870|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<30>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.851|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.828|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.796|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.773|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.750|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.727|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.704|         |
clock                                        |         |         |    3.682|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<31>
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |         |    3.532|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |         |    3.704|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |         |    3.681|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |         |    3.658|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |         |    3.635|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |         |    3.612|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |         |    3.589|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |         |    3.566|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |         |    3.543|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |         |    3.520|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |         |    3.497|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |         |    3.948|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |         |    3.474|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>|         |         |    3.451|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>|         |         |    3.428|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>|         |         |    3.405|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>|         |         |    3.382|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25>|         |         |    3.359|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26>|         |         |    3.336|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<27>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<28>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<29>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |         |    3.893|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<30>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<31>|         |         |    2.694|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |         |    3.874|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |         |    3.851|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |         |    3.819|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |         |    3.796|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |         |    3.773|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |         |    3.750|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |         |    3.727|         |
clock                                        |         |         |    3.705|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    2.888|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.304|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    3.249|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    2.703|         |
clock                                       |         |         |    3.061|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    2.911|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.327|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    3.272|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.253|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    2.703|         |
clock                                       |         |         |    3.084|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5>
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    2.934|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.350|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    3.295|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.276|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.253|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5>|         |         |    2.694|         |
clock                                       |         |         |    3.107|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6>
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    2.957|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.373|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    3.318|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.299|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.276|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6>|         |         |    2.694|         |
clock                                       |         |         |    3.130|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7>
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    2.980|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.396|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    3.341|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.322|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.299|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7>|         |         |    2.694|         |
clock                                       |         |         |    3.153|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8>
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.003|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.419|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    3.364|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.345|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.322|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8>|         |         |    2.694|         |
clock                                       |         |         |    3.176|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9>
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0>|         |         |    3.026|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1>|         |         |    3.442|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2>|         |         |    3.387|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3>|         |         |    3.368|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4>|         |         |    3.345|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5>|         |         |    3.313|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6>|         |         |    3.290|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7>|         |         |    3.267|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8>|         |         |    3.244|         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9>|         |         |    2.694|         |
clock                                       |         |         |    3.199|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
alu1/Mmux_r110                               |         |    3.425|         |         |
alu1/Mmux_r111                               |         |    1.998|         |         |
alu1/Mmux_r112                               |         |   11.617|         |         |
alu1/Mmux_r113                               |         |    2.259|         |         |
alu1/Mmux_r114                               |         |    2.558|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_100_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_102_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_104_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_106_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_108_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_10_o   |         |    3.147|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_110_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_112_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_114_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_116_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_118_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_120_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_122_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_124_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_126_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_128_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_12_o   |         |    3.170|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_130_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_132_o  |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_134_o  |         |    2.164|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_136_o  |         |    3.038|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_138_o  |         |    3.061|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_140_o  |         |    3.084|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_142_o  |         |    3.107|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_144_o  |         |    3.130|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_146_o  |         |    3.153|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_148_o  |         |    3.176|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_14_o   |         |    3.193|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_150_o  |         |    3.199|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_152_o  |         |    3.222|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_154_o  |         |    3.245|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_156_o  |         |    3.268|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_158_o  |         |    3.291|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_160_o  |         |    3.314|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_162_o  |         |    3.337|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_164_o  |         |    3.360|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_166_o  |         |    3.383|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_168_o  |         |    3.406|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_16_o   |         |    3.216|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_170_o  |         |    3.429|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_172_o  |         |    3.452|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_174_o  |         |    3.475|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_176_o  |         |    3.498|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_178_o  |         |    3.521|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_180_o  |         |    3.544|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_182_o  |         |    3.567|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_184_o  |         |    3.590|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_186_o  |         |    3.613|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_188_o  |         |    3.636|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_18_o   |         |    3.239|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_190_o  |         |    3.659|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_192_o  |         |    3.682|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_194_o  |         |    3.705|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_20_o   |         |    3.262|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_22_o   |         |    3.285|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_24_o   |         |    3.308|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_26_o   |         |    3.331|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_28_o   |         |    3.354|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_30_o   |         |    3.377|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_32_o   |         |    3.400|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_34_o   |         |    3.423|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_36_o   |         |    3.446|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_38_o   |         |    3.469|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_40_o   |         |    3.492|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_42_o   |         |    3.515|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_44_o   |         |    3.538|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_46_o   |         |    3.561|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_48_o   |         |    3.584|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_50_o   |         |    3.607|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_52_o   |         |    3.630|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_54_o   |         |    3.653|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_56_o   |         |    3.676|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_58_o   |         |    3.699|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_60_o   |         |    3.722|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_62_o   |         |    3.745|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_64_o   |         |    3.768|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_66_o   |         |    3.791|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_68_o   |         |    1.777|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_6_o    |         |    2.478|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_70_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_72_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_74_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_76_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_78_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_80_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_82_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_84_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_86_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_88_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_8_o    |         |    3.124|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_90_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_92_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_94_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_96_o   |         |    2.355|         |         |
alu1/Multiplier/GND_14_o_GND_14_o_AND_98_o   |         |    2.355|         |         |
alu1/Multiplier/flag_LDC                     |    2.016|         |         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<0> |         |    3.769|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<10>|         |    3.704|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<11>|         |    3.681|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<12>|         |    3.658|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<13>|         |    3.635|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<14>|         |    3.612|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<15>|         |    3.589|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<16>|         |    3.566|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<17>|         |    3.543|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<18>|         |    3.520|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<19>|         |    3.497|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<1> |         |    3.948|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<20>|         |    3.474|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<21>|         |    3.451|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<22>|         |    3.428|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<23>|         |    3.405|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<24>|         |    3.382|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<25>|         |    3.359|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<26>|         |    3.336|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<27>|         |    3.313|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<28>|         |    3.290|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<29>|         |    3.267|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<2> |         |    3.893|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<30>|         |    3.244|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<31>|         |    2.694|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<3> |         |    3.874|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<4> |         |    3.851|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<5> |         |    3.819|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<6> |         |    3.796|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<7> |         |    3.773|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<8> |         |    3.750|         |         |
alu1/Multiplier/i[31]_GND_14_o_add_14_OUT<9> |         |    3.727|         |         |
clock                                        |    3.705|         |         |         |
---------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.29 secs
 
--> 

Total memory usage is 4633488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  422 (   0 filtered)
Number of infos    :    6 (   0 filtered)

