#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fe8f77042d0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x7fe8f7715750_0 .var "clk", 0 0;
v0x7fe8f77157e0_0 .var "led_num", 7 0;
v0x7fe8f7715870_0 .var "reset", 0 0;
v0x7fe8f7715940_0 .var "rgb_data", 23 0;
v0x7fe8f77159f0_0 .var "write", 0 0;
E_0x7fe8f7704450 .event anyedge, v0x7fe8f7715570_0;
E_0x7fe8f77044b0 .event anyedge, v0x7fe8f7715110_0;
S_0x7fe8f7704500 .scope module, "ws2812_inst" "ws2812" 2 31, 3 10 0, S_0x7fe8f77042d0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "rgb_data";
    .port_info 1 /INPUT 8 "led_num";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 1 "data";
P_0x7fe8f77046d0 .param/l "CLK_MHZ" 0 3 20, +C4<00000000000000000000000000001100>;
P_0x7fe8f7704710 .param/l "COUNT_BITS" 1 3 47, +C4<00000000000000000000000000001100>;
P_0x7fe8f7704750 .param/l "LED_BITS" 1 3 21, +C4<00000000000000000000000000000010>;
P_0x7fe8f7704790 .param/l "NUM_LEDS" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x7fe8f77047d0 .param/l "STATE_DATA" 1 3 57, +C4<00000000000000000000000000000000>;
P_0x7fe8f7704810 .param/l "STATE_RESET" 1 3 58, +C4<00000000000000000000000000000001>;
P_0x7fe8f7704850 .param/l "t_off" 0 3 44, +C4<00000000000000000000000000000100>;
P_0x7fe8f7704890 .param/l "t_on" 0 3 43, +C4<00000000000000000000000000001010>;
P_0x7fe8f77048d0 .param/l "t_period" 1 3 46, +C4<00000000000000000000000000001111>;
P_0x7fe8f7704910 .param/l "t_reset" 0 3 45, +C4<00000000000000000000110100100000>;
v0x7fe8f7704e90_0 .var "bit_counter", 11 0;
v0x7fe8f7714f50_0 .net "clk", 0 0, v0x7fe8f7715750_0;  1 drivers
v0x7fe8f7714ff0_0 .var "data", 0 0;
v0x7fe8f7715080_0 .var "led_color", 23 0;
v0x7fe8f7715110_0 .var "led_counter", 1 0;
v0x7fe8f77151c0_0 .net "led_num", 7 0, v0x7fe8f77157e0_0;  1 drivers
v0x7fe8f7715270 .array "led_reg", 0 3, 23 0;
v0x7fe8f7715310_0 .net "reset", 0 0, v0x7fe8f7715870_0;  1 drivers
v0x7fe8f77153b0_0 .var "rgb_counter", 4 0;
v0x7fe8f77154c0_0 .net "rgb_data", 23 0, v0x7fe8f7715940_0;  1 drivers
v0x7fe8f7715570_0 .var "state", 1 0;
v0x7fe8f7715620_0 .net "write", 0 0, v0x7fe8f77159f0_0;  1 drivers
E_0x7fe8f7704e30 .event posedge, v0x7fe8f7714f50_0;
    .scope S_0x7fe8f7704500;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe8f7715110_0, 0, 2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fe8f7704e90_0, 0, 12;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe8f77153b0_0, 0, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe8f7715570_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7fe8f7704500;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8f7714ff0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fe8f7704500;
T_2 ;
    %wait E_0x7fe8f7704e30;
    %load/vec4 v0x7fe8f7715620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fe8f77154c0_0;
    %ix/getv 3, v0x7fe8f77151c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8f7715270, 0, 4;
T_2.0 ;
    %load/vec4 v0x7fe8f7715110_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fe8f7715270, 4;
    %assign/vec4 v0x7fe8f7715080_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe8f7704500;
T_3 ;
    %wait E_0x7fe8f7704e30;
    %load/vec4 v0x7fe8f7715310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 3 80 "$display", "Bypassing memory reset to allow BRAM" {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fe8f7715570_0, 0;
    %pushi/vec4 3360, 0, 12;
    %assign/vec4 v0x7fe8f7704e90_0, 0;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0x7fe8f77153b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fe8f7715110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8f7714ff0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fe8f7715570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0x7fe8f77153b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fe8f7715110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8f7714ff0_0, 0;
    %load/vec4 v0x7fe8f7704e90_0;
    %subi 1, 0, 12;
    %assign/vec4 v0x7fe8f7704e90_0, 0;
    %load/vec4 v0x7fe8f7704e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe8f7715570_0, 0;
    %pushi/vec4 15, 0, 12;
    %assign/vec4 v0x7fe8f7704e90_0, 0;
T_3.5 ;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x7fe8f7715080_0;
    %load/vec4 v0x7fe8f77153b0_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x7fe8f7704e90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x7fe8f7714ff0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 11, 0, 32;
    %load/vec4 v0x7fe8f7704e90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x7fe8f7714ff0_0, 0;
T_3.8 ;
    %load/vec4 v0x7fe8f7704e90_0;
    %subi 1, 0, 12;
    %assign/vec4 v0x7fe8f7704e90_0, 0;
    %load/vec4 v0x7fe8f7704e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 15, 0, 12;
    %assign/vec4 v0x7fe8f7704e90_0, 0;
    %load/vec4 v0x7fe8f77153b0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x7fe8f77153b0_0, 0;
    %load/vec4 v0x7fe8f77153b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.11, 4;
    %load/vec4 v0x7fe8f7715110_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x7fe8f7715110_0, 0;
    %pushi/vec4 15, 0, 12;
    %assign/vec4 v0x7fe8f7704e90_0, 0;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0x7fe8f77153b0_0, 0;
    %load/vec4 v0x7fe8f7715110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fe8f7715570_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fe8f7715110_0, 0;
    %pushi/vec4 3360, 0, 12;
    %assign/vec4 v0x7fe8f7704e90_0, 0;
T_3.13 ;
T_3.11 ;
T_3.9 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe8f77042d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8f7715750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe8f7715870_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe8f77157e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe8f77159f0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fe8f7715940_0, 0, 24;
    %end;
    .thread T_4;
    .scope S_0x7fe8f77042d0;
T_5 ;
    %vpi_call 2 10 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe8f77042d0 {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x7fe8f7715270, 0> {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8f7715870_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe8f77157e0_0, 0;
    %pushi/vec4 11193565, 0, 24;
    %assign/vec4 v0x7fe8f7715940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe8f77159f0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8f77159f0_0, 0;
    %pushi/vec4 6, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
T_5.2 ;
    %load/vec4 v0x7fe8f7715110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_0x7fe8f77044b0;
    %jmp T_5.2;
T_5.3 ;
T_5.4 ;
    %load/vec4 v0x7fe8f7715570_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0x7fe8f7704450;
    %jmp T_5.4;
T_5.5 ;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fe8f77042d0;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x7fe8f7715750_0;
    %nor/r;
    %store/vec4 v0x7fe8f7715750_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ws2812_tb.v";
    "ws2812.v";
