`timescale 1ns / 1ps

module Structural(
    input [7:0] A,
    input [3:0] B,
    input [3:0] C, // note: it does not look like C is ever refrenced in part 2
    output [7:0] Q
    );



endmodule
