// Seed: 2711095537
module module_0 #(
    parameter id_5 = 32'd4
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout uwire id_2;
  inout wire id_1;
  wire id_4;
  logic [1  +  -1 : (  -1  )] _id_5;
  ;
  wire [-1 'b0 : id_5] id_6;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd28,
    parameter id_11 = 32'd89,
    parameter id_9  = 32'd72
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    _id_10
);
  input wire _id_10;
  inout wire _id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wor id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6
  );
  input wire id_1;
  logic [-1 : id_10] _id_11 = id_11;
  assign id_3 = -1'b0;
  wire id_12;
  logic [id_11 : 1 'b0] id_13;
  wire [id_11 : id_9] id_14;
endmodule
