--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xlink\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml RAM.twx RAM.ncd -o RAM.twr RAM.pcf

Design file:              RAM.ncd
Physical constraint file: RAM.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Enable
------------+------------+------------+------------+------------+------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                        | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)       | Phase  |
------------+------------+------------+------------+------------+------------------------+--------+
Address<0>  |    0.468(F)|      FAST  |    2.862(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
Address<1>  |    0.501(F)|      FAST  |    3.161(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
Address<2>  |    0.353(F)|      FAST  |    2.933(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
Address<3>  |    0.097(F)|      FAST  |    3.141(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
Address<4>  |    0.527(F)|      FAST  |    3.015(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<0>   |   -0.129(F)|      FAST  |    3.732(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<1>   |   -0.294(F)|      FAST  |    3.661(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<2>   |   -0.408(F)|      FAST  |    3.804(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<3>   |   -0.497(F)|      FAST  |    3.674(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<4>   |   -0.856(F)|      FAST  |    3.456(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<5>   |   -0.671(F)|      FAST  |    3.348(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<6>   |   -0.076(F)|      FAST  |    3.624(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<7>   |   -0.169(F)|      FAST  |    3.585(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
------------+------------+------------+------------+------------+------------------------+--------+

Setup/Hold to clock Mode
------------+------------+------------+------------+------------+------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                        | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)       | Phase  |
------------+------------+------------+------------+------------+------------------------+--------+
Address<0>  |    4.681(R)|      SLOW  |    0.021(R)|      SLOW  |Mode_IBUF_BUFG          |   0.000|
            |    0.475(F)|      FAST  |    2.859(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
Address<1>  |    4.451(R)|      SLOW  |    0.058(R)|      SLOW  |Mode_IBUF_BUFG          |   0.000|
            |    0.508(F)|      FAST  |    3.158(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
Address<2>  |    1.469(R)|      FAST  |    0.364(R)|      SLOW  |Mode_IBUF_BUFG          |   0.000|
            |    0.360(F)|      FAST  |    2.930(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
Address<3>  |    1.678(R)|      FAST  |    0.215(R)|      SLOW  |Mode_IBUF_BUFG          |   0.000|
            |    0.104(F)|      FAST  |    3.138(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
Address<4>  |    1.447(R)|      FAST  |    0.360(R)|      SLOW  |Mode_IBUF_BUFG          |   0.000|
            |    0.534(F)|      FAST  |    3.012(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<0>   |   -0.122(F)|      FAST  |    3.729(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<1>   |   -0.287(F)|      FAST  |    3.658(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<2>   |   -0.401(F)|      FAST  |    3.801(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<3>   |   -0.490(F)|      FAST  |    3.671(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<4>   |   -0.849(F)|      FAST  |    3.453(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<5>   |   -0.664(F)|      FAST  |    3.345(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<6>   |   -0.069(F)|      FAST  |    3.621(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
DataIn<7>   |   -0.162(F)|      FAST  |    3.582(F)|      SLOW  |Enable_Mode_AND_2_o_BUFG|   0.000|
------------+------------+------------+------------+------------+------------------------+--------+

Clock Mode to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DataOut<0>  |         8.618(R)|      SLOW  |         2.798(R)|      FAST  |Mode_IBUF_BUFG    |   0.000|
DataOut<1>  |         8.815(R)|      SLOW  |         2.797(R)|      FAST  |Mode_IBUF_BUFG    |   0.000|
DataOut<2>  |         8.612(R)|      SLOW  |         2.797(R)|      FAST  |Mode_IBUF_BUFG    |   0.000|
DataOut<3>  |         8.600(R)|      SLOW  |         2.802(R)|      FAST  |Mode_IBUF_BUFG    |   0.000|
DataOut<4>  |         8.708(R)|      SLOW  |         2.795(R)|      FAST  |Mode_IBUF_BUFG    |   0.000|
DataOut<5>  |         8.679(R)|      SLOW  |         2.771(R)|      FAST  |Mode_IBUF_BUFG    |   0.000|
DataOut<6>  |         8.585(R)|      SLOW  |         2.802(R)|      FAST  |Mode_IBUF_BUFG    |   0.000|
DataOut<7>  |         8.598(R)|      SLOW  |         2.794(R)|      FAST  |Mode_IBUF_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Mode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Enable         |    1.914|    6.442|         |         |
Mode           |    1.907|    6.442|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Mar 25 23:24:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 615 MB



