
*** Running vivado
    with args -log UART.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source UART.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 446.191 ; gain = 164.934
Command: synth_design -top UART -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3724
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.008 ; gain = 409.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART.vhd:40]
INFO: [Synth 8-3491] module 'UART_RX' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART_RX.vhd:34' bound to instance 'RX' of component 'UART_RX' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART_RX.vhd:40]
INFO: [Synth 8-3491] module 'Clk_div_pulse' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Clk_div_pulse.vhd:34' bound to instance 'clk_d' of component 'Clk_div_pulse' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART_RX.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Clk_div_pulse' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Clk_div_pulse.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Clk_div_pulse' (0#1) [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Clk_div_pulse.vhd:39]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Controller.vhd:34' bound to instance 'cntr' of component 'Controller' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART_RX.vhd:68]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Controller.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Controller' (0#1) [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Controller.vhd:39]
INFO: [Synth 8-3491] module 'Shift_8' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Shift_8.vhd:34' bound to instance 'sh_8' of component 'Shift_8' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART_RX.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Shift_8' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Shift_8.vhd:39]
INFO: [Synth 8-3491] module 'DFlip' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/DFlip.vhd:34' bound to instance 'D0' of component 'DFlip' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Shift_8.vhd:48]
INFO: [Synth 8-638] synthesizing module 'DFlip' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/DFlip.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'DFlip' (0#1) [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/DFlip.vhd:39]
INFO: [Synth 8-3491] module 'DFlip' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/DFlip.vhd:34' bound to instance 'D1' of component 'DFlip' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Shift_8.vhd:52]
INFO: [Synth 8-3491] module 'DFlip' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/DFlip.vhd:34' bound to instance 'D2' of component 'DFlip' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Shift_8.vhd:56]
INFO: [Synth 8-3491] module 'DFlip' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/DFlip.vhd:34' bound to instance 'D3' of component 'DFlip' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Shift_8.vhd:60]
INFO: [Synth 8-3491] module 'DFlip' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/DFlip.vhd:34' bound to instance 'D4' of component 'DFlip' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Shift_8.vhd:64]
INFO: [Synth 8-3491] module 'DFlip' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/DFlip.vhd:34' bound to instance 'D5' of component 'DFlip' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Shift_8.vhd:68]
INFO: [Synth 8-3491] module 'DFlip' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/DFlip.vhd:34' bound to instance 'D6' of component 'DFlip' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Shift_8.vhd:72]
INFO: [Synth 8-3491] module 'DFlip' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/DFlip.vhd:34' bound to instance 'D7' of component 'DFlip' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Shift_8.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Shift_8' (0#1) [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Shift_8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (0#1) [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART_RX.vhd:40]
INFO: [Synth 8-3491] module 'UART_TX' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART_TX.vhd:34' bound to instance 'TX' of component 'UART_TX' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART.vhd:62]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART_TX.vhd:40]
INFO: [Synth 8-3491] module 'Clk_div_pulse' declared at 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/Clk_div_pulse.vhd:34' bound to instance 'Clk2' of component 'Clk_div_pulse' [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART_TX.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (0#1) [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART_TX.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'UART' (0#1) [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/sources_1/new/UART.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1351.230 ; gain = 501.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1351.230 ; gain = 501.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1351.230 ; gain = 501.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1351.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc]
WARNING: [Vivado 12-584] No ports matched 'sdata'. [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata'. [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ready'. [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ready'. [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_RX_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_const.xdc]
Finished Parsing XDC File [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.srcs/constrs_1/new/UART_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1392.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1392.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'Controller'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               data_time |                               01 |                               01
                  st_bit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    data |                               01 |                               01
                    sbit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |    28|
|4     |LUT2   |    73|
|5     |LUT3   |     1|
|6     |LUT4   |    10|
|7     |LUT5   |     7|
|8     |LUT6   |     5|
|9     |FDCE   |    53|
|10    |FDPE   |    13|
|11    |FDRE   |    21|
|12    |IBUF   |     3|
|13    |OBUF   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1392.000 ; gain = 542.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1392.000 ; gain = 501.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1392.000 ; gain = 542.461
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1394.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1402.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 207402c
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1402.363 ; gain = 956.172
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/enslo_l5het9y/Documents/ECE3610/UART_RX/UART_RX/UART_RX.runs/synth_1/UART.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_utilization_synth.rpt -pb UART_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 21 16:30:01 2023...
