
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000036                       # Number of seconds simulated
sim_ticks                                    35936000                       # Number of ticks simulated
final_tick                                   35936000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108152                       # Simulator instruction rate (inst/s)
host_op_rate                                   119375                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               75833506                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659988                       # Number of bytes of host memory used
host_seconds                                     0.47                       # Real time elapsed on the host
sim_insts                                       51247                       # Number of instructions simulated
sim_ops                                         56567                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          19200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              70976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  4                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1068566340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         534283170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          97951915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          26714159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          97951915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          26714159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          94390027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          28495102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1975066785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1068566340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     97951915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     97951915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     94390027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1358860196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7123776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7123776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7123776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1068566340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        534283170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         97951915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         26714159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         97951915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         26714159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         94390027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         28495102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1982190561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1110                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          4                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1110                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        4                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  71040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   71040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      35927500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1110                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    4                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    315.555556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.076427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.394790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           78     36.11%     36.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53     24.54%     60.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           18      8.33%     68.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      5.56%     74.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      5.09%     79.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      5.56%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.78%     87.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.31%     90.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21      9.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          216                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     12549500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                33362000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11305.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30055.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1976.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1976.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      882                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      32250.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1202040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   655875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5826600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21430575                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                66750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               31216080                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            992.798919                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        15000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30400500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   196560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   107250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1084200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20423385                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               927750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24773385                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            788.835695                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      1569500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      28931000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9269                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             6892                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              945                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6469                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   2932                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            45.323852                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    893                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                11                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  60                       # Number of system calls
system.cpu0.numCycles                           71873                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             18892                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         44908                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9269                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              3825                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        19966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1981                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5454                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  609                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             39852                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.319231                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.715740                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   30776     77.23%     77.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     709      1.78%     79.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     922      2.31%     81.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     701      1.76%     83.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     592      1.49%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     532      1.33%     85.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     580      1.46%     87.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     910      2.28%     89.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4130     10.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               39852                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.128964                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.624824                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14683                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                17124                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     6031                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1326                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   688                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1064                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  312                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 44961                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1176                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   688                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   15532                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2764                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7364                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     6472                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 7032                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 43006                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  2058                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    58                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  4743                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              49187                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               199238                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           50869                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                27818                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   21369                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               144                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           144                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     6350                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                6874                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               5831                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              554                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             455                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     40292                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                285                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    28086                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2041                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          16816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        60044                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            91                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        39852                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.704758                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.921693                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              24547     61.60%     61.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               2524      6.33%     67.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              12781     32.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          39852                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                18747     66.75%     66.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 109      0.39%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                4884     17.39%     84.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4343     15.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 28086                       # Type of FU issued
system.cpu0.iq.rate                          0.390773                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads             98009                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            57393                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        27033                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 28058                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              60                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3352                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1845                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   688                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2392                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  223                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              40586                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               94                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 6874                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                5831                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               129                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    13                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  199                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            28                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           106                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          570                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 676                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                27650                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 4696                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              436                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            9                       # number of nop insts executed
system.cpu0.iew.exec_refs                        8929                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    4602                       # Number of branches executed
system.cpu0.iew.exec_stores                      4233                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.384706                       # Inst execution rate
system.cpu0.iew.wb_sent                         27229                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        27061                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    15212                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    33903                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.376511                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.448692                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          16828                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              643                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        37301                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.637007                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.276064                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        26215     70.28%     70.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         4510     12.09%     82.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         4075     10.92%     93.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          988      2.65%     95.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          385      1.03%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          635      1.70%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          207      0.55%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          108      0.29%     99.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          178      0.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        37301                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               19746                       # Number of instructions committed
system.cpu0.commit.committedOps                 23761                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          7508                       # Number of memory references committed
system.cpu0.commit.loads                         3522                       # Number of loads committed
system.cpu0.commit.membars                        116                       # Number of memory barriers committed
system.cpu0.commit.branches                      3970                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    20307                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 298                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           16146     67.95%     67.95% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            104      0.44%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.40% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           3522     14.82%     83.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          3986     16.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            23761                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  178                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       77425                       # The number of ROB reads
system.cpu0.rob.rob_writes                      83738                       # The number of ROB writes
system.cpu0.timesIdled                            398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          32021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      19746                       # Number of Instructions Simulated
system.cpu0.committedOps                        23761                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.639876                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.639876                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.274735                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.274735                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   31354                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  15154                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                    95758                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   16386                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  10125                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               13                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          162.081287                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               6591                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              291                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.649485                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   162.081287                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.158283                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.158283                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.271484                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            17012                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           17012                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         4163                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           4163                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2332                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2332                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         6495                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            6495                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         6498                       # number of overall hits
system.cpu0.dcache.overall_hits::total           6498                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          245                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          245                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1503                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1503                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1748                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1748                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1748                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1748                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     13809766                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     13809766                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     80490973                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     80490973                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       127250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       127250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        24999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        24999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     94300739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     94300739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     94300739                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     94300739                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         4408                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         4408                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         3835                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         3835                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         8243                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         8243                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         8246                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         8246                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.055581                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.055581                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.391917                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.391917                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.212059                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.212059                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.211982                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.211982                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56366.391837                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56366.391837                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 53553.541583                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53553.541583                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 42416.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42416.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12499.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12499.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53947.791190                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53947.791190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53947.791190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53947.791190                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    30.466667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu0.dcache.writebacks::total                4                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           90                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1351                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1351                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1441                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          155                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          152                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          307                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9105998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9105998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      8299501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8299501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       117250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       117250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        17501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        17501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     17405499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     17405499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     17405499                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     17405499                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.035163                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.035163                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.039635                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039635                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.037244                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.037244                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.037230                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.037230                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58748.374194                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58748.374194                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54601.980263                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54601.980263                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 39083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8750.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8750.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 56695.436482                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56695.436482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 56695.436482                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56695.436482                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              224                       # number of replacements
system.cpu0.icache.tags.tagsinuse          241.838821                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4674                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              600                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.790000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   241.838821                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.472341                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.472341                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            11508                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           11508                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4674                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4674                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4674                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4674                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4674                       # number of overall hits
system.cpu0.icache.overall_hits::total           4674                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          780                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          780                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          780                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           780                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          780                       # number of overall misses
system.cpu0.icache.overall_misses::total          780                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     42738500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42738500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     42738500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42738500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     42738500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42738500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5454                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5454                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5454                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5454                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5454                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5454                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.143014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.143014                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.143014                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.143014                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.143014                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.143014                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54792.948718                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54792.948718                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54792.948718                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54792.948718                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54792.948718                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54792.948718                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          179                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          179                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          179                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          601                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          601                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          601                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          601                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     32760750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     32760750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     32760750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     32760750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     32760750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     32760750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.110194                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110194                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.110194                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110194                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.110194                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110194                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54510.399334                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54510.399334                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54510.399334                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54510.399334                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54510.399334                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54510.399334                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   3722                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             3305                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              124                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                2039                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   1738                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.237862                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    140                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           12367                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         15869                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       3722                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              1878                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         6887                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    285                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                      678                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   71                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples              9255                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.879417                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.244177                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    6654     71.90%     71.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     222      2.40%     74.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      38      0.41%     74.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     132      1.43%     76.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      68      0.73%     76.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     120      1.30%     78.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      96      1.04%     79.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     148      1.60%     80.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1777     19.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                9255                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.300962                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.283173                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2032                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 4942                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                      824                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1344                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   113                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 201                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 15849                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  104                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   113                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2546                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    304                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1187                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     1641                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 3464                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 15400                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  3442                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              25103                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                74317                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           20384                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                21420                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    3679                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                39                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     6651                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                2264                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                797                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              152                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              56                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     15007                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 56                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    12887                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              408                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           2795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        11034                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            15                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples         9255                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.392437                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.902574                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               2666     28.81%     28.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                291      3.14%     31.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               6298     68.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           9255                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                10476     81.29%     81.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  52      0.40%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                1982     15.38%     97.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                377      2.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 12887                       # Type of FU issued
system.cpu1.iq.rate                          1.042047                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             35435                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            17865                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        12700                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 12887                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          500                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          455                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   113                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    296                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              15066                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 2264                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 797                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            20                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 104                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                12817                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 1944                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               68                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        2313                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    2900                       # Number of branches executed
system.cpu1.iew.exec_stores                       369                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.036387                       # Inst execution rate
system.cpu1.iew.wb_sent                         12732                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        12700                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                     8980                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    17925                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.026926                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.500976                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           2722                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts               95                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples         8846                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.386842                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.695344                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3358     37.96%     37.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2891     32.68%     70.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          731      8.26%     78.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          849      9.60%     88.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           20      0.23%     88.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          849      9.60%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           39      0.44%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           63      0.71%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8           46      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         8846                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               11774                       # Number of instructions committed
system.cpu1.commit.committedOps                 12268                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          2106                       # Number of memory references committed
system.cpu1.commit.loads                         1764                       # Number of loads committed
system.cpu1.commit.membars                         23                       # Number of memory barriers committed
system.cpu1.commit.branches                      2829                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                     9526                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  55                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           10111     82.42%     82.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             51      0.42%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.83% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           1764     14.38%     97.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           342      2.79%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            12268                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                   46                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       23608                       # The number of ROB reads
system.cpu1.rob.rob_writes                      30468                       # The number of ROB writes
system.cpu1.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       59505                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      11774                       # Number of Instructions Simulated
system.cpu1.committedOps                        12268                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.050365                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.050365                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.952050                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.952050                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   16962                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   5700                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    44028                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   16330                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   2684                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            4.186332                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2175                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               30                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            72.500000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     4.186332                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004088                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.004088                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             4589                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            4589                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         1859                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           1859                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          312                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           312                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         2171                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2171                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         2173                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2173                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           67                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           23                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data           90                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            90                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           91                       # number of overall misses
system.cpu1.dcache.overall_misses::total           91                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2195250                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2195250                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1235500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1235500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        49000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        49000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      3430750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      3430750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      3430750                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      3430750                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         1926                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         1926                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          335                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          335                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         2261                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2261                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         2264                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         2264                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.034787                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.034787                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.068657                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.068657                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.039805                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.039805                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.040194                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040194                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 32764.925373                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32764.925373                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 53717.391304                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53717.391304                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12250                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 38119.444444                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38119.444444                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 37700.549451                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37700.549451                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           35                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           49                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           49                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           32                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           41                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           42                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       963250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       963250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       371250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       371250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1334500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1334500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1343500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1343500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.016615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.016615                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.026866                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026866                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.018134                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.018134                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.018551                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.018551                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 30101.562500                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30101.562500                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        41250                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        41250                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 32548.780488                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32548.780488                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 31988.095238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 31988.095238                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.793774                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                596                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            10.836364                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.793774                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013269                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013269                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             1411                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            1411                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst          596                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            596                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst          596                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             596                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst          596                       # number of overall hits
system.cpu1.icache.overall_hits::total            596                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           82                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           82                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            82                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           82                       # number of overall misses
system.cpu1.icache.overall_misses::total           82                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      7103250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7103250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      7103250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7103250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      7103250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7103250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst          678                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          678                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst          678                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          678                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst          678                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          678                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.120944                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.120944                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.120944                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.120944                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.120944                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.120944                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst        86625                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        86625                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst        86625                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        86625                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst        86625                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        86625                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           89                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           27                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           27                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           55                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3821000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3821000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3821000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3821000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3821000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3821000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.081121                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.081121                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.081121                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.081121                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.081121                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.081121                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 69472.727273                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69472.727273                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 69472.727273                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69472.727273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 69472.727273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69472.727273                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   3414                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             3020                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              119                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                1786                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   1569                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.849944                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    126                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           11850                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         14565                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       3414                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              1695                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         6152                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    267                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                      631                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   72                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples              8408                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.901284                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.222528                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    5879     69.92%     69.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     349      4.15%     74.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      34      0.40%     74.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     118      1.40%     75.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                      54      0.64%     76.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     111      1.32%     77.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      90      1.07%     78.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     280      3.33%     82.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1493     17.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                8408                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.288101                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.229114                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    1820                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 4493                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                      769                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 1222                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   104                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 192                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 14576                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  110                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   104                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    2286                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    310                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1057                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     1513                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 3138                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 14157                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  3121                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              22952                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups                68310                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           18722                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                19271                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    3670                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                32                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            34                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     6018                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                2094                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                744                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              151                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              55                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     13774                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 48                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    11703                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              427                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           2797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        10674                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples         8408                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.391889                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.902907                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               2425     28.84%     28.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                263      3.13%     31.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               5720     68.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total           8408                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                 9523     81.37%     81.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.44%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.82% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                1801     15.39%     97.21% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                327      2.79%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 11703                       # Type of FU issued
system.cpu2.iq.rate                          0.987595                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             32239                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            16622                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        11541                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 11703                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          511                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          452                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   104                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    305                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              13825                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 2094                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 744                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            19                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 102                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                11647                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 1774                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               54                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        2090                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    2637                       # Number of branches executed
system.cpu2.iew.exec_stores                       316                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.982869                       # Inst execution rate
system.cpu2.iew.wb_sent                         11571                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        11541                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                     8179                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    16390                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.973924                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.499024                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           2735                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts               90                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples         7999                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.378297                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.689193                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3059     38.24%     38.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2604     32.55%     70.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          655      8.19%     78.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          769      9.61%     88.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           18      0.23%     88.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          767      9.59%     98.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           33      0.41%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           53      0.66%     99.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8           41      0.51%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total         7999                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               10609                       # Number of instructions committed
system.cpu2.commit.committedOps                 11025                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          1875                       # Number of memory references committed
system.cpu2.commit.loads                         1583                       # Number of loads committed
system.cpu2.commit.membars                         21                       # Number of memory barriers committed
system.cpu2.commit.branches                      2545                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                     8553                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  47                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu            9099     82.53%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             51      0.46%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.99% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           1583     14.36%     97.35% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           292      2.65%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            11025                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                   41                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       21575                       # The number of ROB reads
system.cpu2.rob.rob_writes                      27994                       # The number of ROB writes
system.cpu2.timesIdled                             37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       60022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      10609                       # Number of Instructions Simulated
system.cpu2.committedOps                        11025                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.116976                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.116976                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.895274                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.895274                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   15412                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   5214                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    40035                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   14839                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   2470                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            3.691320                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               1956                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               28                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            69.857143                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     3.691320                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.003605                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.003605                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.027344                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             4146                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            4146                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         1693                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           1693                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          263                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           263                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         1956                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1956                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         1958                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1958                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           64                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           23                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data           87                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data           88                       # number of overall misses
system.cpu2.dcache.overall_misses::total           88                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      1901000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      1901000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1166250                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1166250                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        37500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        37500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      3067250                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      3067250                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      3067250                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      3067250                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         1757                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1757                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          286                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          286                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         2043                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         2043                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         2046                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         2046                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.036426                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036426                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.080420                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.080420                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.042584                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.042584                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.043011                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.043011                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 29703.125000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29703.125000                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 50706.521739                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 50706.521739                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 35255.747126                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35255.747126                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 34855.113636                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34855.113636                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           34                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           48                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           48                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           30                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           39                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           40                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       903750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       903750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       358500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       358500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1262250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1262250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1271750                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1271750                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.017075                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017075                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.031469                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.031469                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.019090                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.019090                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.019550                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.019550                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data        30125                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        30125                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 39833.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 39833.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 32365.384615                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32365.384615                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 31793.750000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 31793.750000                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            6.439122                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                551                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            10.018182                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     6.439122                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.012576                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.012576                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             1317                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            1317                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst          551                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            551                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst          551                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             551                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst          551                       # number of overall hits
system.cpu2.icache.overall_hits::total            551                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           80                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           80                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            80                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           80                       # number of overall misses
system.cpu2.icache.overall_misses::total           80                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5293500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5293500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5293500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5293500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5293500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5293500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst          631                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          631                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst          631                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          631                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst          631                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          631                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.126783                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.126783                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.126783                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.126783                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.126783                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.126783                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 66168.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66168.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 66168.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66168.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 66168.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66168.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           25                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           25                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3729750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3729750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3729750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3729750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3729750                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3729750                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.087163                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.087163                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.087163                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.087163                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.087163                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.087163                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 67813.636364                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67813.636364                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 67813.636364                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67813.636364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 67813.636364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67813.636364                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   2864                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             2518                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              106                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                2665                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   1295                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            48.592871                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                     98                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           11530                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2405                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         12348                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       2864                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              1393                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         5498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    245                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                      556                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   64                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples              8033                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.689033                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.124078                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    5985     74.51%     74.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     202      2.51%     77.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      30      0.37%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                      89      1.11%     78.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                      51      0.63%     79.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                      91      1.13%     80.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      77      0.96%     81.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     146      1.82%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1362     16.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                8033                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.248395                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.070945                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    1893                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 4357                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                      663                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 1028                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                    92                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 167                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 12302                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                    92                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2295                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    216                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1504                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     1280                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 2646                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 11934                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  2624                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              19233                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups                57618                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           15822                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                16490                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    2737                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                36                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            38                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     5158                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                1763                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                635                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              120                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              55                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     11578                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 48                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    10004                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              291                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           2113                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         8276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            11                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples         8033                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.245363                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.952259                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               2898     36.08%     36.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                266      3.31%     39.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               4869     60.61%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           8033                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 8080     80.77%     80.77% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  52      0.52%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.29% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                1555     15.54%     96.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                317      3.17%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 10004                       # Type of FU issued
system.cpu3.iq.rate                          0.867650                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             28330                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            13746                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses         9847                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 10004                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          383                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          349                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                    92                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    211                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              11629                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 1763                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 635                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                22                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            10                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                  81                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                 9942                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 1525                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               60                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        1835                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    2218                       # Number of branches executed
system.cpu3.iew.exec_stores                       310                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.862272                       # Inst execution rate
system.cpu3.iew.wb_sent                          9871                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                         9847                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                     6908                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    13699                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.854033                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.504270                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           2052                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts               76                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples         7730                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.230660                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.660066                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3480     45.02%     45.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2234     28.90%     73.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          573      7.41%     81.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          656      8.49%     89.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           19      0.25%     90.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          647      8.37%     98.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           32      0.41%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           50      0.65%     99.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8           39      0.50%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         7730                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts                9118                       # Number of instructions committed
system.cpu3.commit.committedOps                  9513                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          1666                       # Number of memory references committed
system.cpu3.commit.loads                         1380                       # Number of loads committed
system.cpu3.commit.membars                         20                       # Number of memory barriers committed
system.cpu3.commit.branches                      2168                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                     7413                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  44                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            7796     81.95%     81.95% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             51      0.54%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           1380     14.51%     96.99% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           286      3.01%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total             9513                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                   39                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       19100                       # The number of ROB reads
system.cpu3.rob.rob_writes                      23499                       # The number of ROB writes
system.cpu3.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       60342                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                       9118                       # Number of Instructions Simulated
system.cpu3.committedOps                         9513                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.264532                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.264532                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.790807                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.790807                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   13163                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   4496                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    34191                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   12444                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   2214                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    17                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            4.113341                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               1718                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               34                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            50.529412                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     4.113341                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.004017                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004017                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           34                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.033203                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             3626                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            3626                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         1450                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           1450                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          256                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           256                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            2                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         1706                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            1706                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         1708                       # number of overall hits
system.cpu3.dcache.overall_hits::total           1708                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           52                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           22                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           74                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           75                       # number of overall misses
system.cpu3.dcache.overall_misses::total           75                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1681499                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1681499                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1392250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1392250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        41001                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        41001                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        26001                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        26001                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      3073749                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3073749                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      3073749                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3073749                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         1502                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         1502                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          278                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          278                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         1780                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         1780                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         1783                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         1783                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.034621                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.034621                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.079137                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079137                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.041573                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.041573                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.042064                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042064                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 32336.519231                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32336.519231                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 63284.090909                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 63284.090909                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        13667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        13667                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         9250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         9250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 41537.148649                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41537.148649                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 40983.320000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 40983.320000                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           22                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           34                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           34                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           30                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           40                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           41                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       953001                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       953001                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       453500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       453500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        31499                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        31499                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        22499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        22499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1406501                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1406501                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1416001                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1416001                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.019973                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.019973                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.035971                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.035971                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.022472                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.022472                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.022995                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.022995                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 31766.700000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 31766.700000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data        45350                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        45350                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 10499.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10499.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         7000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 35162.525000                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 35162.525000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 34536.609756                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34536.609756                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            5.965516                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                480                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             9.056604                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     5.965516                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.011651                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.011651                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             1165                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            1165                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst          480                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            480                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst          480                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             480                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst          480                       # number of overall hits
system.cpu3.icache.overall_hits::total            480                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           76                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           76                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            76                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           76                       # number of overall misses
system.cpu3.icache.overall_misses::total           76                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4786500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4786500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4786500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4786500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4786500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4786500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst          556                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          556                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst          556                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          556                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst          556                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          556                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.136691                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.136691                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.136691                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.136691                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.136691                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.136691                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 62980.263158                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62980.263158                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 62980.263158                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62980.263158                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 62980.263158                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62980.263158                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           23                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           23                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3785250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3785250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3785250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3785250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3785250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3785250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.095324                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.095324                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.095324                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.095324                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.095324                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.095324                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 71419.811321                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 71419.811321                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 71419.811321                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 71419.811321                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 71419.811321                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 71419.811321                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1027                       # Transaction distribution
system.membus.trans_dist::ReadResp               1026                       # Transaction distribution
system.membus.trans_dist::Writeback                 4                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             11                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              22                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               169                       # Transaction distribution
system.membus.trans_dist::ReadExResp              169                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        19456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   71232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              102                       # Total snoops (count)
system.membus.snoop_fanout::samples              1223                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    1223    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                1223                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1508496                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3194750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1648495                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer5.occupancy             294000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             236500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer9.occupancy             290250                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer10.occupancy            221250                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer13.occupancy            282750                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer14.occupancy            226501                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
