<?xml version="1.0"?>
<block name="i2c_master_top.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:cac8e1ce5e007c89ef841e8f1d18aee3de1b465eb7b26650fe559f1f2c721d57" atom_netlist_id="SHA256:aaf95077b25779b25e3d607acbe6e25ea750619dc48f509b1671f4f175feedbb">
	<inputs>wb_clk_i wb_rst_i arst_i wb_adr_i[0] wb_adr_i[1] wb_adr_i[2] wb_dat_i[0] wb_dat_i[1] wb_dat_i[2] wb_dat_i[3] wb_dat_i[4] wb_dat_i[5] wb_dat_i[6] wb_dat_i[7] wb_we_i wb_stb_i wb_cyc_i scl_pad_i sda_pad_i</inputs>
	<outputs>out:wb_dat_o[0] out:wb_dat_o[1] out:wb_dat_o[2] out:wb_dat_o[3] out:wb_dat_o[4] out:wb_dat_o[5] out:wb_dat_o[6] out:wb_dat_o[7] out:wb_ack_o out:wb_inta_o out:scl_pad_o out:scl_padoen_o out:sda_pad_o out:sda_padoen_o out:tip_o out:DrivingI2cBusOut out:TP1 out:TP2</outputs>
	<clocks>wb_clk_i</clocks>
	<block name="TP1_adder_a_cin" instance="clb[0]" mode="default">
		<inputs>
			<port name="I0">$true open byte_controller.bit_controller.cnt[6] open open open open open open open</port>
			<port name="I1">byte_controller.bit_controller.cnt[4] byte_controller.bit_controller.cnt[13] open byte_controller.bit_controller.cnt[9] TP2 open open $true open open</port>
			<port name="I2">open byte_controller.bit_controller.cnt[12] open byte_controller.bit_controller.cnt[2] byte_controller.bit_controller.cnt[5] byte_controller.bit_controller.cnt[8] byte_controller.bit_controller.cnt[10] TP1_$lut_A_Y_$lut_A_Y scl_pad_o__sda_pad_o__wb_inta_o byte_controller.bit_controller.cnt[11]</port>
			<port name="I3">byte_controller.bit_controller.cnt[3] open open open open open byte_controller.bit_controller.cnt[7] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open arst_i open open open</port>
			<port name="enable">open open open open open open open open open byte_controller.bit_controller.slave_wait_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.bit_controller.cnt_dffre_Q_1_D" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[7]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 open fle[9].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt_dffre_Q_1_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="TP1" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="TP1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="TP1_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="TP1_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">TP1_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="TP1" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="TP1" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">TP1</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_1_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_1_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_1_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_1_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_1_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cnt[14]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[14]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="TP1_adder_a_cin" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="TP1_adder_a_cin" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">0 1 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cnt[15]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[15]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="TP1_adder_a_cin" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="TP1_adder_a_cin" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">open</port>
						</inputs>
						<outputs>
							<port name="out">open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="TP1_adder_a_cin" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">open</port>
							</inputs>
							<outputs>
								<port name="cout">TP1_adder_a_cin</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="TP1_adder_a_cout" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 open open</port>
				<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="TP1_adder_a_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="TP1_adder_a_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="TP1_adder_a_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="TP1_adder_a_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">TP1_adder_a_cout</port>
								<port name="sumout">TP1_dffre_Q_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="TP2_adder_a_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="TP2_adder_a_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="TP2_adder_a_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">TP2_adder_a_cout</port>
								<port name="sumout">TP2_dffre_Q_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="TP2_adder_a_cout_adder_cin_cout" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[3]-&gt;crossbar1 clb.I1[7]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 open open</port>
				<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="TP2_adder_a_cout_adder_cin_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="TP2_adder_a_cout_adder_cin_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="TP2_adder_a_cout_adder_cin_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="TP2_adder_a_cout_adder_cin_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">TP2_adder_a_cout_adder_cin_cout</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_13_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.cnt_dffre_Q_12_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_12_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cnt_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I1[7]-&gt;crossbar1 open clb.I1[0]-&gt;crossbar3 open open</port>
				<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.cnt_dffre_Q_11_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_11_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.cnt_dffre_Q_10_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_10_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cnt_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[7]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 open open</port>
				<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.cnt_dffre_Q_9_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_9_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.cnt_dffre_Q_8_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_8_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cnt_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[5]-&gt;crossbar1 clb.I1[7]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 open open</port>
				<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.cnt_dffre_Q_7_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_7_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.cnt_dffre_Q_6_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_6_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cnt_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I1[7]-&gt;crossbar2 open open open</port>
				<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.cnt_dffre_Q_5_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_5_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.cnt_dffre_Q_4_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_4_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cnt_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[1]-&gt;crossbar1 clb.I1[7]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 open open</port>
				<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.cnt_dffre_Q_3_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_3_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.cnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_2_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cnt_dffre_Q_1_D_$lut_Y_A_adder_sumout_cout" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 open clb.I1[7]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">fle[8].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt_dffre_Q_1_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_1_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_1_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_1_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.cnt_dffre_Q_1_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_1_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">byte_controller.bit_controller.cnt_dffre_Q_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A_adder_sumout_cin" instance="clb[1]" mode="default">
		<inputs>
			<port name="I0">open open byte_controller.bit_controller.filter_cnt[2] open open open open open open open</port>
			<port name="I1">byte_controller.bit_controller.filter_cnt[8] byte_controller.bit_controller.filter_cnt[4] scl_pad_o__sda_pad_o__wb_inta_o byte_controller.bit_controller.filter_cnt[9] byte_controller.bit_controller.filter_cnt[3] open open open open $true</port>
			<port name="I2">open open open byte_controller.bit_controller.filter_cnt[6] open open open byte_controller.bit_controller.fSCL_dffse_Q_E $true byte_controller.bit_controller.filter_cnt[5]</port>
			<port name="I3">byte_controller.bit_controller.filter_cnt[7] open open open open open byte_controller.bit_controller.filter_cnt[10] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open arst_i open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_2_D" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar0 open open fle[2].out[1]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_2_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_12_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_12_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_12_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[1]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[1]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_2_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_2_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_2_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_2_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_2_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[11]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[11]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A_adder_sumout_cin" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 open open fle[8].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A_adder_sumout_cin" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[13]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[13]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A_adder_sumout_cin" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A_adder_sumout_cin" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">open</port>
						</inputs>
						<outputs>
							<port name="out">open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A_adder_sumout_cin" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">open</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A_adder_sumout_cin</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A_adder_sumout_cout" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 fle[9].out[0]-&gt;crossbar2 fle[0].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_13_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_12_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_12_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_12_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_12_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_12_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_11_D_$lut_Y_A_adder_sumout_cout" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[8]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 open open</port>
				<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_11_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_11_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_11_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_11_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_11_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_11_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_10_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_10_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_10_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_10_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_10_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_9_D_$lut_Y_A_adder_sumout_cout" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 open clb.I1[9]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 open open</port>
				<port name="cin">fle[3].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_9_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_9_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_9_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_9_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_9_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_9_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_8_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_8_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_8_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_8_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_8_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_7_D_$lut_Y_A_adder_sumout_cout" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 open clb.I3[0]-&gt;crossbar3 open open</port>
				<port name="cin">fle[4].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_7_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_7_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_7_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_7_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_7_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_7_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_6_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_6_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_6_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_6_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_6_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_5_D_$lut_Y_A_adder_sumout_cout" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[3]-&gt;crossbar1 clb.I1[9]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 open open</port>
				<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_5_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_5_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_5_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_5_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_5_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_5_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_4_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_4_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_4_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_4_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_4_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_3_D_$lut_Y_A_adder_sumout_cout" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 fle[0].out[1]-&gt;crossbar1 clb.I1[9]-&gt;crossbar2 open open open</port>
				<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_3_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_3_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_3_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_3_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_3_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_3_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_2_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_2_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_2_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_2_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_2_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_1_D_$lut_Y_A_adder_sumout_cout" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_1_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_1_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_1_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_1_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.bit_controller.filter_cnt_dffr_Q_1_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_1_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_D_$lut_Y_A_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">byte_controller.bit_controller.filter_cnt_dffr_Q_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_1_D" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 open open fle[8].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_1_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_13_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_13_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">0 1 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_13_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[0]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[0]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_1_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_1_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_1_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_1_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_1_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[12]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[12]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cin" instance="clb[2]" mode="default">
		<inputs>
			<port name="I0">byte_controller.read__byte_controller.shift_dffr_Q_D_$lut_Y_A[0]__byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[5]__cr[5] $true byte_controller.c_state_dffr_Q_D_$lut_Y_A wb_rst_i open byte_controller.c_state[1]__byte_controller.shift_dffr_Q_D_$lut_Y_A[3]__byte_controller.shift_frac_lut6_in_in[0] open open open open</port>
			<port name="I1">open open open byte_controller.ld__byte_controller.shift_frac_lut6_in_lut6_out[3]__byte_controller.shift_frac_lut6_in_in[4] byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[2] open open open open open</port>
			<port name="I2">open open open open open open open open open byte_controller.bit_controller.cmd_ack_dffr_Q_D</port>
			<port name="I3">open open open open open open open open open wb_rst_i</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open arst_i</port>
			<port name="enable">open open open open open open open open open byte_controller.dcnt_dffre_Q_E</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.c_state_dffr_Q_2_D" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar0 fle[0].out[0]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 fle[8].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.c_state_dffr_Q_2_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.c_state[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.c_state[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.c_state_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.c_state_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.c_state_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.c_state[6]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.c_state[6]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.c_state[6]__byte_controller.shift_dffr_Q_D_$lut_Y_A[2]__byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.c_state_dffr_Q_2_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.c_state_dffr_Q_2_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.c_state_dffr_Q_2_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.c_state_dffr_Q_2_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.c_state_dffr_Q_2_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.c_state[4]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.c_state[4]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.c_state[4]__byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cin" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[3]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 fle[2].out[0]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cin" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.dcnt[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.dcnt[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.dcnt_dffre_Q_2_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.dcnt_dffre_Q_2_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.dcnt_dffre_Q_2_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.dcnt[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.dcnt[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.dcnt[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cin" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cin" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">open</port>
						</inputs>
						<outputs>
							<port name="out">open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cin" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">open</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cin</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">fle[1].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A_adder_sumout_cout</port>
								<port name="sumout">byte_controller.dcnt_dffre_Q_2_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.dcnt_dffre_Q_D_$lut_Y_A_adder_sumout_cin" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.dcnt_dffre_Q_D_$lut_Y_A_adder_sumout_cin" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.dcnt_dffre_Q_D_$lut_Y_A_adder_sumout_cin" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">byte_controller.dcnt_dffre_Q_D_$lut_Y_A_adder_sumout_cin</port>
								<port name="sumout">byte_controller.dcnt_dffre_Q_1_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.dcnt_dffre_Q_D_$lut_Y_A_adder_sumout_cout" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">fle[2].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.dcnt_dffre_Q_D_$lut_Y_A_adder_sumout_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.dcnt_dffre_Q_D_$lut_Y_A_adder_sumout_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.dcnt_dffre_Q_D_$lut_Y_A_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.dcnt_dffre_Q_D_$lut_Y_A_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">byte_controller.dcnt_dffre_Q_D_$lut_Y_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.dcnt_dffre_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.dcnt_dffre_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.dcnt_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.dcnt_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.dcnt_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.dcnt[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.dcnt[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.dcnt[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[4]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 fle[5].out[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 fle[0].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.c_state_dffr_Q_1_D" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.c_state_dffr_Q_1_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.cmd_ack" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cmd_ack" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cmd_ack" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cmd_ack" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cmd_ack__byte_controller.shift_dffr_Q_D_$lut_Y_A[1]__byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.c_state_dffr_Q_1_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.c_state_dffr_Q_1_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.c_state_dffr_Q_1_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.c_state_dffr_Q_1_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.c_state_dffr_Q_1_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.c_state[5]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.c_state[5]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.c_state[5]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[4]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 fle[5].out[0]-&gt;crossbar1 fle[9].out[1]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 clb.I3[9]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.shift_dffr_Q_D_$lut_Y_A[4]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 fle[0].out[1]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.shift_dffr_Q_D_$lut_Y_A[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$false" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$false" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$false" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$false" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">scl_pad_o__sda_pad_o__wb_inta_o</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.shift_dffr_Q_D_$lut_Y_A[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.shift_dffr_Q_D_$lut_Y_A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.shift_dffr_Q_D_$lut_Y_A[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.shift_dffr_Q_D_$lut_Y_A[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.shift_dffr_Q_D_$lut_Y_A[4]__byte_controller.shift_frac_lut6_in_in[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.dcnt_dffre_Q_1_D" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.dcnt_dffre_Q_1_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.c_state_dffr_Q_D_$lut_Y_A_1" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.c_state_dffr_Q_D_$lut_Y_A_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.c_state_dffr_Q_D_$lut_Y_A_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.c_state_dffr_Q_D_$lut_Y_A_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.c_state_dffr_Q_D_$lut_Y_A_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.dcnt_dffre_Q_1_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.dcnt_dffre_Q_1_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.dcnt_dffre_Q_1_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.dcnt_dffre_Q_1_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.dcnt_dffre_Q_1_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.dcnt[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.dcnt[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.dcnt[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[3]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 fle[5].out[0]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 fle[8].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="byte_controller.bit_controller.cnt[13]" instance="clb[3]" mode="default">
		<inputs>
			<port name="I0">open open byte_controller.bit_controller.cnt_dffre_Q_7_D_$lut_Y_A open open byte_controller.bit_controller.cnt_dffre_Q_10_D_$lut_Y_A byte_controller.bit_controller.cnt[14] open open open</port>
			<port name="I1">byte_controller.bit_controller.cnt_dffre_Q_11_D_$lut_Y_A byte_controller.bit_controller.cnt_dffre_Q_2_D_$lut_Y_A byte_controller.bit_controller.cnt_dffre_Q_9_D_$lut_Y_A byte_controller.bit_controller.cnt_dffre_Q_13_D_$lut_Y_A byte_controller.bit_controller.cnt[15] open open open open open</port>
			<port name="I2">open open open TP1_$lut_A_Y byte_controller.bit_controller.cnt_dffre_Q_5_D_$lut_Y_A byte_controller.bit_controller.cnt_dffre_Q_4_D_$lut_Y_A byte_controller.bit_controller.cnt_dffre_Q_8_D_$lut_Y_A byte_controller.bit_controller.slave_wait byte_controller.bit_controller.cnt_dffre_Q_3_D_$lut_Y_A byte_controller.bit_controller.cnt_dffre_Q_6_D_$lut_Y_A</port>
			<port name="I3">byte_controller.bit_controller.dSCL_$lut_A_1_Y open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open arst_i</port>
			<port name="enable">open open open open open open open open byte_controller.bit_controller.slave_wait_$lut_A_Y open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.bit_controller.slave_wait_$lut_A_Y" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 open open clb.I1[3]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.slave_wait_$lut_A_Y" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_13_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_13_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_13_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_13_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_13_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cnt[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.slave_wait_$lut_A_Y" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.slave_wait_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.slave_wait_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.slave_wait_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.slave_wait_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="TP1_$lut_A_Y_$lut_A_Y" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 fle[8].out[1]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="TP1_$lut_A_Y_$lut_A_Y" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="TP1_$lut_A_Y_$lut_A_Y" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="TP1_$lut_A_Y_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="TP1_$lut_A_Y_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="TP1_$lut_A_Y_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 4 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">TP1_$lut_A_Y_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="TP1_$lut_A_Y_$lut_A_A" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 fle[3].out[1]-&gt;crossbar2 fle[7].out[1]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="TP1_$lut_A_Y_$lut_A_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt[8]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[8]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="TP1_$lut_A_Y_$lut_A_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="TP1_$lut_A_Y_$lut_A_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="TP1_$lut_A_Y_$lut_A_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="TP1_$lut_A_Y_$lut_A_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 3 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">TP1_$lut_A_Y_$lut_A_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cnt[13]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[1].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt[13]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt[13]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_2_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_2_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_2_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cnt[13]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[13]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt[12]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_3_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_3_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_3_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cnt[12]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[12]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cnt[7]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I1[0]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 clb.I2[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt[7]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_11_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_11_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_11_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_11_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open open 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_11_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt[7]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_8_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_8_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_8_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cnt[7]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[7]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cnt[5]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_9_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_9_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">1 0 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_9_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cnt[6]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[6]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_10_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_10_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">1 open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_10_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cnt[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="TP1_$lut_A_Y_$lut_A_A_1" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 fle[5].out[0]-&gt;crossbar2 fle[4].out[0]-&gt;crossbar3 fle[6].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="TP1_$lut_A_Y_$lut_A_A_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="TP1_$lut_A_Y_$lut_A_A_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="TP1_$lut_A_Y_$lut_A_A_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="TP1_$lut_A_Y_$lut_A_A_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="TP1_$lut_A_Y_$lut_A_A_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 1 open 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">TP1_$lut_A_Y_$lut_A_A_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cnt_dffre_Q_7_D" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 open open clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt_dffre_Q_7_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_6_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_6_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_6_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_6_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">0 1 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_6_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt_dffre_Q_7_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt_dffre_Q_7_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_7_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_7_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_7_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="TP1_$lut_A_Y_$lut_A_A_2" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar0 fle[7].out[0]-&gt;crossbar1 fle[9].out[1]-&gt;crossbar2 fle[8].out[0]-&gt;crossbar3 fle[2].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="TP1_$lut_A_Y_$lut_A_A_2" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.cnt[9]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[9]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="TP1_$lut_A_Y_$lut_A_A_2" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="TP1_$lut_A_Y_$lut_A_A_2" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="TP1_$lut_A_Y_$lut_A_A_2" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="TP1_$lut_A_Y_$lut_A_A_2" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 1 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">TP1_$lut_A_Y_$lut_A_A_2</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cnt[10]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 open open clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt[10]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt[11]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_4_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_4_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">0 1 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_4_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cnt[11]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[11]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.cnt[10]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_5_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_5_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_5_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cnt[10]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[10]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_3_D" instance="clb[4]" mode="default">
		<inputs>
			<port name="I0">wb_rst_i byte_controller.bit_controller.filter_cnt_dffr_Q_9_D_$lut_Y_A byte_controller.bit_controller.filter_cnt_dffr_Q_11_D_$lut_Y_A open open byte_controller.bit_controller.filter_cnt_dffr_Q_3_D_$lut_Y_A byte_controller.bit_controller.filter_cnt[13] open open open</port>
			<port name="I1">byte_controller.bit_controller.filter_cnt[0] byte_controller.bit_controller.filter_cnt[11] byte_controller.bit_controller.filter_cnt_dffr_Q_6_D_$lut_Y_A sda_pad_i byte_controller.bit_controller.filter_cnt[12] open open open wb_rst_i open</port>
			<port name="I2">open open open byte_controller.bit_controller.filter_cnt_dffr_Q_7_D_$lut_Y_A byte_controller.bit_controller.filter_cnt_dffr_Q_8_D_$lut_Y_A open byte_controller.bit_controller.filter_cnt_dffr_Q_10_D_$lut_Y_A open byte_controller.bit_controller.filter_cnt[1] byte_controller.bit_controller.filter_cnt_dffr_Q_4_D_$lut_Y_A</port>
			<port name="I3">open open open open open open byte_controller.bit_controller.filter_cnt_dffr_Q_5_D_$lut_Y_A open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open arst_i</port>
			<port name="enable">open open open open open open byte_controller.bit_controller.fSCL_dffse_Q_E open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.bit_controller.cSDA[1]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[0].out[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cSDA[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.cSDA[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cSDA[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.cSDA_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cSDA_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cSDA_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cSDA[1]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cSDA[1]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cSDA[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.cSDA[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cSDA[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="sda_pad_i_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="sda_pad_i_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">sda_pad_i_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cSDA[0]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cSDA[0]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cSDA[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.fSCL_dffse_Q_E" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.fSCL_dffse_Q_E" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[9]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[9]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.fSCL_dffse_Q_E" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.fSCL_dffse_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.fSCL_dffse_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.fSCL_dffse_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 open 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.fSCL_dffse_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_$lut_A_1_Y" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I1[1]-&gt;crossbar2 fle[7].out[1]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_$lut_A_1_Y" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[7]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[7]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_$lut_A_1_Y" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_$lut_A_1_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_$lut_A_1_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_$lut_A_1_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_$lut_A_1_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_3_D" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 open fle[1].out[1]-&gt;crossbar2 open clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_3_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_3_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_3_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_3_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_3_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_3_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[10]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[10]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt[6]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_7_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_7_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_7_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[6]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[6]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt[5]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[4]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.fSDA[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.fSDA[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.fSDA_dffse_Q_2_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.fSDA_dffse_Q_2_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open open 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.fSDA_dffse_Q_2_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.fSDA[0]" instance="ff[0]" mode="DFFSE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.fSDA[0]" instance="DFFSE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">open</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.fSDA[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_8_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_8_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_8_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[5]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[5]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt[3]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_9_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_9_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_9_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[4]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[4]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_10_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_10_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
									<port_rotation_map name="in">0 1 open open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_10_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[3]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[3]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_frac_lut6_in_lut6_out" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 fle[5].out[1]-&gt;crossbar1 fle[9].out[0]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[4].out[1]-&gt;crossbar4 fle[5].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_frac_lut6_in_lut6_out" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt_frac_lut6_in_lut6_out" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.bit_controller.filter_cnt_frac_lut6_in_lut6_out" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.bit_controller.filter_cnt_frac_lut6_in_lut6_out</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_6_D" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[2]-&gt;crossbar1 open clb.I3[6]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_6_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_5_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_5_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_5_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_5_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_5_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_6_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_6_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_6_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_6_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_6_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_$lut_A_Y" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 fle[2].out[0]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_$lut_A_Y" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[8]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[8]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_$lut_A_Y" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 open 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_4_D" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 open clb.I0[2]-&gt;crossbar2 open fle[1].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_4_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.filter_cnt[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_11_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_11_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_11_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.filter_cnt[2]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.filter_cnt[2]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.filter_cnt[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_4_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_4_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_4_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.filter_cnt_dffr_Q_4_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.filter_cnt_dffr_Q_4_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[2]" instance="clb[5]" mode="default">
		<inputs>
			<port name="I0">wb_rst_i byte_controller.c_state[3] open open open byte_controller.c_state[5]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[0] wb_dat_i_$lut_A_Y[6] open open open</port>
			<port name="I1">open wb_dat_i_$lut_A_Y[5] byte_controller.c_state[2] byte_controller.shift_frac_lut6_in_in_$lut_A_Y[5] open open open open open open</port>
			<port name="I2">open open open wb_rst_i open byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[2]__byte_controller.shift_frac_lut6_in_in_$lut_A_Y[0]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[2] open byte_controller.shift_frac_lut6_in_in_$lut_A_Y[5] wb_dat_i_$lut_A_Y[4] byte_controller.c_state[6]__byte_controller.shift_dffr_Q_D_$lut_Y_A[2]__byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[0]</port>
			<port name="I3">wb_dat_i_$lut_A_Y[7] open open open open open byte_controller.c_state[4]__byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[0] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open arst_i</port>
			<port name="reset">open open open open open open open open open arst_i</port>
			<port name="enable">open open open open open open open open open byte_controller.ack_in_dffre_Q_E_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.c_state_dffs_Q_D_$lut_Y_A_$lut_A_A" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.c_state_dffs_Q_D_$lut_Y_A_$lut_A_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.c_state_dffs_Q_D_$lut_Y_A_$lut_A_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.c_state_dffs_Q_D_$lut_Y_A_$lut_A_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.c_state_dffs_Q_D_$lut_Y_A_$lut_A_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.c_state_dffr_Q_D_$lut_Y_A" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 fle[9].out[1]-&gt;crossbar2 fle[2].out[0]-&gt;crossbar3 fle[2].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.c_state_dffr_Q_D_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.write" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.write" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.write" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.write" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.write__cr[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.c_state_dffr_Q_D_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.c_state_dffr_Q_D_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.c_state_dffr_Q_D_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.c_state_dffr_Q_D_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 3 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.c_state_dffr_Q_D_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.ld_dffr_Q_D_$lut_Y_A" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 fle[4].out[0]-&gt;crossbar1 fle[9].out[0]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 fle[1].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.ld_dffr_Q_D_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.start" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.start" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.start" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.start" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.start__rxack_$lut_A_Y[1]__cr[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.ld_dffr_Q_D_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.ld_dffr_Q_D_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.ld_dffr_Q_D_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.ld_dffr_Q_D_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 3 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.ld_dffr_Q_D_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.shift_frac_lut6_in_in_$lut_A_Y[3]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 fle[8].out[1]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 fle[4].out[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.shift_frac_lut6_in_in_$lut_A_Y[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.shift_frac_lut6_in_in_$lut_A_Y[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.shift_frac_lut6_in_in_$lut_A_Y[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.shift_frac_lut6_in_in_$lut_A_Y[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.shift_frac_lut6_in_in_$lut_A_Y[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 1 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.shift_frac_lut6_in_in_$lut_A_Y[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.cmd_ack" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.cmd_ack" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.cmd_ack" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.cmd_ack" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.cmd_ack</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.core_cmd_dffr_Q_D" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 fle[4].out[1]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.core_cmd_dffr_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.read" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.read" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.read" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.read" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.read__byte_controller.shift_dffr_Q_D_$lut_Y_A[0]__byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[5]__cr[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.core_cmd_dffr_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.core_cmd_dffr_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.core_cmd_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.core_cmd_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.core_cmd_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.core_cmd[4]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.core_cmd[4]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.core_cmd[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.core_cmd_dffs_Q_D" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I1[3]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 fle[6].out[1]-&gt;crossbar4 fle[5].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">clb.set[9]-&gt;sets</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.core_cmd_dffs_Q_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">fle.set[0]-&gt;direct4</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.core_cmd_dffs_Q_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.core_cmd_dffs_Q_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 0 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.core_cmd_dffs_Q_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.core_cmd[0]" instance="ff[0]" mode="DFFS">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">ble6.set[0]-&gt;direct4</port>
						<port name="R">open</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFFS[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.core_cmd[0]" instance="DFFS[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="S">ff.S[0]-&gt;S</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.core_cmd[0]__byte_controller.shift_frac_lut6_in_in_$lut_A_Y[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[3]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar0 fle[0].out[1]-&gt;crossbar1 fle[9].out[1]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 fle[6].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.c_state[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.c_state[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.c_state[1]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.c_state[1]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.c_state[1]__byte_controller.shift_dffr_Q_D_$lut_Y_A[3]__byte_controller.shift_frac_lut6_in_in[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 2 open 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[3]__byte_controller.shift_frac_lut6_in_in_$lut_A_Y[1]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.c_state_dffs_Q_D_$lut_Y_A" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 fle[9].out[0]-&gt;crossbar2 fle[9].out[1]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.c_state_dffs_Q_D_$lut_Y_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.c_state_dffs_Q_D_$lut_Y_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.c_state_dffs_Q_D_$lut_Y_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.c_state_dffs_Q_D_$lut_Y_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[2]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 fle[4].out[0]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 fle[3].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.c_state[0]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 open clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">clb.set[9]-&gt;sets</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.c_state[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;direct4</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.stop" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.stop" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.stop" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.stop" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.stop__cr[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.c_state[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;complete2</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.c_state[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.c_state_dffs_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.c_state_dffs_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.c_state_dffs_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.c_state[0]" instance="ff[0]" mode="DFFS">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFS[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.c_state[0]" instance="DFFS[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">ff.S[0]-&gt;S</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.c_state[0]__byte_controller.shift_frac_lut6_in_in[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="byte_controller.core_cmd_dffr_Q_3_D" instance="clb[6]" mode="default">
		<inputs>
			<port name="I0">byte_controller.read__byte_controller.shift_dffr_Q_D_$lut_Y_A[0]__byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[5]__cr[5] byte_controller.bit_controller.cmd_ack__byte_controller.shift_dffr_Q_D_$lut_Y_A[1]__byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[1] byte_controller.dout[6] byte_controller.c_state[4]__byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[0] byte_controller.c_state[5]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[0] byte_controller.write__cr[4] byte_controller.ld__byte_controller.shift_frac_lut6_in_lut6_out[3]__byte_controller.shift_frac_lut6_in_in[4] byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[1]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[1] open open</port>
			<port name="I1">byte_controller.shift_dffr_Q_D_$lut_Y_A[4]__byte_controller.shift_frac_lut6_in_in[5] byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[3]__byte_controller.shift_frac_lut6_in_in_$lut_A_Y[1]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[3] byte_controller.c_state[0]__byte_controller.shift_frac_lut6_in_in[1] byte_controller.stop__cr[6] open byte_controller.din[7]__rxack_$lut_A_Y[0] open open byte_controller.c_state[5]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[0] byte_controller.c_state[4]__byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[0]</port>
			<port name="I2">byte_controller.ld__byte_controller.shift_frac_lut6_in_lut6_out[3]__byte_controller.shift_frac_lut6_in_in[4] byte_controller.c_state[1]__byte_controller.shift_dffr_Q_D_$lut_Y_A[3]__byte_controller.shift_frac_lut6_in_in[0] byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[4] byte_controller.c_state_dffr_Q_D_$lut_Y_A_1 byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[3]__byte_controller.shift_frac_lut6_in_in_$lut_A_Y[1]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[3] byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[1]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[1] byte_controller.c_state[6]__byte_controller.shift_dffr_Q_D_$lut_Y_A[2]__byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[0] open byte_controller.shift_dffr_Q_D wb_rst_i</port>
			<port name="I3">byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[4] open open open open open byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[2] open open byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[3]__byte_controller.shift_frac_lut6_in_in_$lut_A_Y[1]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[3]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open arst_i open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.sr_dffr_Q_D" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 fle[0].out[1]-&gt;crossbar4 fle[5].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.sr_dffr_Q_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.sr_dffr_Q_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.sr_dffr_Q_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.sr_dffr_Q_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.dout[7]" instance="ff[0]" mode="DFFR">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dout[7]" instance="DFFR[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dout[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="tip_dffr_Q_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="tip_dffr_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="tip_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="tip_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 1 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">tip_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="tip_o" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="tip_o" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">tip_o</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 4 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.c_state_dffr_Q_4_D_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.shift_frac_lut6_in_in[2]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 fle[9].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.shift_frac_lut6_in_in[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.shift" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.shift" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.shift" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.shift" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.shift__byte_controller.shift_frac_lut6_in_in[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.shift_frac_lut6_in_in[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.shift_frac_lut6_in_in[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.shift_frac_lut6_in_in[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.shift_frac_lut6_in_in[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 0 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.shift_frac_lut6_in_in[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[2]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[2]__byte_controller.shift_frac_lut6_in_in_$lut_A_Y[0]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.c_state[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.c_state[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.c_state_dffr_Q_4_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.c_state_dffr_Q_4_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.c_state_dffr_Q_4_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.c_state[2]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.c_state[2]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.c_state[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.core_cmd_dffr_Q_2_D" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[2]-&gt;crossbar0 clb.I1[8]-&gt;crossbar1 fle[3].out[0]-&gt;crossbar2 fle[4].out[1]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 clb.I3[9]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.core_cmd_dffr_Q_2_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.core_cmd_dffr_Q_2_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.core_cmd_dffr_Q_2_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.core_cmd_dffr_Q_2_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.core_cmd[2]" instance="ff[0]" mode="DFFR">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.core_cmd[2]" instance="DFFR[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.core_cmd[2]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.shift_frac_lut6_in_lut6_out[5]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I2[1]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.shift_frac_lut6_in_lut6_out[5]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.shift_frac_lut6_in_lut6_out[5]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.shift_frac_lut6_in_lut6_out[5]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.shift_frac_lut6_in_lut6_out[5]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.c_state_dffr_Q_3_D" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.c_state_dffr_Q_3_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="byte_controller.c_state_dffr_Q_3_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.c_state_dffr_Q_3_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.c_state_dffr_Q_3_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.c_state_dffr_Q_3_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 3 0 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.c_state_dffr_Q_3_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 fle[9].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.shift_frac_lut6_in_in_$lut_A_Y[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.shift_frac_lut6_in_in_$lut_A_Y[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.shift_frac_lut6_in_in_$lut_A_Y[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.shift_frac_lut6_in_in_$lut_A_Y[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 0 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.shift_frac_lut6_in_in_$lut_A_Y[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 1 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.core_cmd_dffr_Q_3_D" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 fle[3].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.core_cmd_dffr_Q_3_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.core_cmd_dffr_Q_3_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.core_cmd_dffr_Q_3_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.core_cmd_dffr_Q_3_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[5]" instance="ff[0]" mode="DFFR">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[5]" instance="DFFR[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[5]__byte_controller.core_cmd[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.core_cmd_dffr_Q_1_D" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.core_cmd_dffr_Q_1_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.c_state[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.c_state[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.c_state[3]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.c_state[3]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.c_state[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.core_cmd_dffr_Q_1_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.core_cmd_dffr_Q_1_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.core_cmd_dffr_Q_1_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.core_cmd_dffr_Q_1_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 open 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.core_cmd_dffr_Q_1_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.core_cmd[3]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.core_cmd[3]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.core_cmd[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="byte_controller.sr_dffr_Q_1_D" instance="clb[7]" mode="default">
		<inputs>
			<port name="I0">wb_adr_i[1] byte_controller.stop__cr[6] byte_controller.bit_controller.c_state[1] byte_controller.bit_controller.sSCL_dffs_Q_D byte_controller.bit_controller.c_state[8] byte_controller.bit_controller.c_state[5] byte_controller.shift_frac_lut6_in_lut6_out[5] open open open</port>
			<port name="I1">wb_rst_i byte_controller.bit_controller.clk_en byte_controller.ld__byte_controller.shift_frac_lut6_in_lut6_out[3]__byte_controller.shift_frac_lut6_in_in[4] byte_controller.bit_controller.c_state[12] open open open open open wb_adr_i[0]</port>
			<port name="I2">open open open wb_dat_i_$lut_A_7_Y[6] byte_controller.bit_controller.c_state[4] byte_controller.dout[5] open byte_controller.bit_controller.c_state[14] wb_adr_i[2] open</port>
			<port name="I3">open open open open open open byte_controller.bit_controller.sSDA_dffs_Q_D open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open arst_i open</port>
			<port name="reset">open open open open open open open open open arst_i</port>
			<port name="enable">open open open open open open open open txr_dffre_Q_E byte_controller.bit_controller.scl_oen_dffse_Q_E</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open open open fle[1].out[1]-&gt;clbouts2 open open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.bit_controller.scl_oen_dffse_Q_D_$lut_Y_A" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.scl_oen_dffse_Q_D_$lut_Y_A" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.scl_oen_dffse_Q_D_$lut_Y_A" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.bit_controller.scl_oen_dffse_Q_D_$lut_Y_A" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.bit_controller.scl_oen_dffse_Q_D_$lut_Y_A</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="cr_frac_lut6_in_lut6_out[6]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="cr_frac_lut6_in_lut6_out[6]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="cr_frac_lut6_in_lut6_out[6]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="cr_frac_lut6_in_lut6_out[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="cr_frac_lut6_in_lut6_out[6]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="cr_frac_lut6_in_lut6_out[6]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">cr_frac_lut6_in_lut6_out[6]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="wb_dat_o[6]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="wb_dat_o[6]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">wb_dat_o[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.busy_frac_lut6_in_lut6_out" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.busy_frac_lut6_in_lut6_out" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.busy_frac_lut6_in_lut6_out" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.bit_controller.busy_frac_lut6_in_lut6_out" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.bit_controller.busy_frac_lut6_in_lut6_out</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.din[6]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 fle[9].out[0]-&gt;crossbar3 fle[3].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.din[6]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.busy" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.busy" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.busy_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.busy_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 0 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.busy_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.busy" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.busy" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.busy</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.din[6]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.din[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.din[6]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.din[6]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.din[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.dSCL" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[0]-&gt;crossbar1 open fle[0].out[1]-&gt;crossbar3 fle[5].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">clb.set[8]-&gt;sets</port>
				<port name="reset">open</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.dSCL" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;direct4</port>
					<port name="reset">open</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="scl_padoen_o" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="scl_padoen_o" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.scl_oen_dffse_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.scl_oen_dffse_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.scl_oen_dffse_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="scl_padoen_o" instance="ff[0]" mode="DFFSE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="scl_padoen_o" instance="DFFSE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">open</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">scl_padoen_o</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.dSCL" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;complete2</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.dSCL" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.dSCL_dffs_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.dSCL_dffs_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.dSCL_dffs_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.dSCL" instance="ff[0]" mode="DFFS">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFS[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.dSCL" instance="DFFS[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">ff.S[0]-&gt;S</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.dSCL</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.sSCL" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[4].out[0]-&gt;crossbar3 fle[5].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">clb.set[8]-&gt;sets</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.sSCL" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;direct4</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.dSCL_$lut_A_1_Y" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.dSCL_$lut_A_1_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.dSCL_$lut_A_1_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.dSCL_$lut_A_1_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 0 open 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.dSCL_$lut_A_1_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.sSCL" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;complete2</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.sSCL" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.sSCL" instance="ff[0]" mode="DFFS">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFS[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.sSCL" instance="DFFS[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">ff.S[0]-&gt;S</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.sSCL</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.sSDA" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[6].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">clb.set[8]-&gt;sets</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.sSDA" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;direct4</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state[13]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_4_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_4_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 1 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_4_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.c_state[13]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[13]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[13]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.sSDA" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;complete2</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.sSDA" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.sSDA" instance="ff[0]" mode="DFFS">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFS[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.sSDA" instance="DFFS[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">ff.S[0]-&gt;S</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.sSDA</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.dSDA_dffs_Q_D" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">clb.set[8]-&gt;sets</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.dSDA_dffs_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;direct4</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.dSDA" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;complete2</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.dSDA" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.dSDA" instance="ff[0]" mode="DFFS">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFS[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.dSDA" instance="DFFS[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">ff.S[0]-&gt;S</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.dSDA</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.dSDA_dffs_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.dSDA_dffs_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.dSDA_dffs_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.dSDA_dffs_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.dSDA_dffs_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.sr_dffr_Q_1_D" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 fle[3].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 clb.I0[6]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.sr_dffr_Q_1_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.sr_dffr_Q_1_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.sr_dffr_Q_1_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 1 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.sr_dffr_Q_1_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.dout[6]" instance="ff[0]" mode="DFFR">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dout[6]" instance="DFFR[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dout[6]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.sto_condition" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 fle[7].out[0]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 fle[6].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.sto_condition" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.sta_condition" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.sta_condition" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.sta_condition_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.sta_condition_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.sta_condition_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.sta_condition" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.sta_condition" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.sta_condition</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.sto_condition" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.sto_condition" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.sto_condition_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.sto_condition_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 3 2 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.sto_condition_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.sto_condition" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.sto_condition" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.sto_condition</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="byte_controller.sr_dffr_Q_2_D" instance="clb[8]" mode="default">
		<inputs>
			<port name="I0">wb_adr_i[0] byte_controller.sr_dffr_Q_4_D wb_dat_i[4] open open wb_we_i byte_controller.read__byte_controller.shift_dffr_Q_D_$lut_Y_A[0]__byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[5]__cr[5] wb_rst_i open open</port>
			<port name="I1">byte_controller.c_state[0]__byte_controller.shift_frac_lut6_in_in[1] wb_ack_o byte_controller.bit_controller.cmd_ack__byte_controller.shift_dffr_Q_D_$lut_Y_A[1]__byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[1] byte_controller.ld_dffr_Q_D_$lut_Y_A byte_controller.shift_frac_lut6_in_lut6_out[5] open open open open byte_controller.write__cr[4]</port>
			<port name="I2">open open open byte_controller.start__rxack_$lut_A_Y[1]__cr[7] open wb_adr_i[0] open wb_rst_i wb_adr_i[1] byte_controller.c_state[6]__byte_controller.shift_dffr_Q_D_$lut_Y_A[2]__byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[0]</port>
			<port name="I3">wb_adr_i[2] open open open open open wb_dat_i[5] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open arst_i</port>
			<port name="enable">open open open open open open open open open txr_dffre_Q_E</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open fle[5].out[0]-&gt;clbouts1 open open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.dout[3]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 open clb.I0[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.dout[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.dout[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.dout[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.dout[3]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.dout[3]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.dout[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="wb_dat_i_$lut_A_Y[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_Y[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_Y[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_Y[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_Y[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="cr_frac_lut6_in_lut6_out[5]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="cr_frac_lut6_in_lut6_out[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="cr_frac_lut6_in_lut6_out[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="cr_frac_lut6_in_lut6_out[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="cr_frac_lut6_in_lut6_out[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="cr_frac_lut6_in_lut6_out[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 0 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">cr_frac_lut6_in_lut6_out[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="wb_dat_o[5]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="wb_dat_o[5]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">wb_dat_o[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="al_frac_lut6_in_lut6_out" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 clb.I0[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="al_frac_lut6_in_lut6_out" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="al_frac_lut6_in_lut6_out" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="al_frac_lut6_in_lut6_out" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">al_frac_lut6_in_lut6_out</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.din[5]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar0 open clb.I0[7]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.din[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="al" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="al" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="al_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="al_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">al_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="al" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="al" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">al</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.din[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.din[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.din[5]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.din[5]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.din[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.din[4]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[2]-&gt;crossbar2 fle[4].out[0]-&gt;crossbar3 clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.din[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat_i_$lut_A_7_Y[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_7_Y[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_7_Y[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_7_Y[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_7_Y[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.din[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.din[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.din[4]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.din[4]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.din[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="wb_dat_i_$lut_A_7_Y[5]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[7]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 fle[7].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat_i_$lut_A_7_Y[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat_i_$lut_A_7_Y[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_7_Y[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_7_Y[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_7_Y[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_7_Y[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.dout[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.dout[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.dout[4]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.dout[4]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.dout[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="cr_frac_lut6_in_lut6_out[4]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 fle[4].out[1]-&gt;crossbar4 clb.I3[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="cr_frac_lut6_in_lut6_out[4]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="cr_frac_lut6_in_lut6_out[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="cr_frac_lut6_in_lut6_out[4]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">cr_frac_lut6_in_lut6_out[4]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[4]" instance="ff[0]" mode="DFF">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[4]" instance="DFF[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[4]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.sr_dffr_Q_3_D" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar0 fle[0].out[0]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[9].out[1]-&gt;crossbar4 fle[5].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.sr_dffr_Q_3_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.sr_dffr_Q_3_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.sr_dffr_Q_3_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.sr_dffr_Q_3_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.sr_dffr_Q_2_D" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[8].out[1]-&gt;crossbar4 fle[3].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.sr_dffr_Q_2_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.sr_dffr_Q_2_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.sr_dffr_Q_2_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 3 0 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.sr_dffr_Q_2_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.dout[5]" instance="ff[0]" mode="DFFR">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.dout[5]" instance="DFFR[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.dout[5]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.ld" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I2[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.ld" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="byte_controller.ld" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.ld" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.ld_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.ld_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 2 4 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.ld_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.ld" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.ld" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.ld__byte_controller.shift_frac_lut6_in_lut6_out[3]__byte_controller.shift_frac_lut6_in_in[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="byte_controller.sr_dffr_Q_4_D" instance="clb[9]" mode="default">
		<inputs>
			<port name="I0">byte_controller.ld__byte_controller.shift_frac_lut6_in_lut6_out[3]__byte_controller.shift_frac_lut6_in_in[4] open wb_dat_i_$lut_A_7_Y[3]__wb_dat_i_$lut_A_Y[3] open open byte_controller.din[1]__tip_$lut_A_Y[0]__byte_controller.shift_frac_lut6_in_lut6_out[1] byte_controller.dout[3] wb_rst_i open open</port>
			<port name="I1">wb_adr_i[1] wb_rst_i byte_controller.shift_frac_lut6_in_lut6_out[5] open open open open open open wb_adr_i[0]</port>
			<port name="I2">open iack__irq_flag_$lut_A_Y[1]__cr[0] byte_controller.cmd_ack byte_controller.bit_controller.dout wb_adr_i[2] byte_controller.ld__byte_controller.shift_frac_lut6_in_lut6_out[3]__byte_controller.shift_frac_lut6_in_in[4] wb_adr_i[0] open wb_dat_i_$lut_A_7_Y[0] byte_controller.din[2]</port>
			<port name="I3">open open open open open open tip_o open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open arst_i</port>
			<port name="enable">open open open open open open open open open txr_dffre_Q_E</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open open open open fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="tip_$lut_A_Y[2]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[6]-&gt;crossbar0 clb.I1[0]-&gt;crossbar1 fle[1].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="tip_$lut_A_Y[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="tip_$lut_A_Y[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="tip_$lut_A_Y[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="tip_$lut_A_Y[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="tip_$lut_A_Y[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">tip_$lut_A_Y[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.dout[1]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 open fle[9].out[1]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.dout[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.dout[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.dout[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.dout[0]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.dout[0]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.dout[0]__byte_controller.shift_frac_lut6_in_lut6_out[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.dout[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.dout[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.dout[1]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.dout[1]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.dout[1]__byte_controller.shift_frac_lut6_in_lut6_out[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.sr_dffr_Q_5_D" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 fle[3].out[0]-&gt;crossbar4 clb.I0[7]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.sr_dffr_Q_5_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.sr_dffr_Q_5_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.sr_dffr_Q_5_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.sr_dffr_Q_5_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.din[3]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[2].out[1]-&gt;crossbar2 open clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.din[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.dout[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.dout[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.dout[2]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.dout[2]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.dout[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.din[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.din[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.din[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.din[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.din[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="cr_frac_lut6_in_lut6_out[0]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I1[9]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I2[4]-&gt;crossbar4 fle[6].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="cr_frac_lut6_in_lut6_out[0]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="cr_frac_lut6_in_lut6_out[0]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="cr_frac_lut6_in_lut6_out[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">cr_frac_lut6_in_lut6_out[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[0]" instance="ff[0]" mode="DFF">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[0]" instance="DFF[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[0]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.sr_dffr_Q_7_D" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 fle[6].out[0]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.sr_dffr_Q_7_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.sr_dffr_Q_7_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.sr_dffr_Q_7_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 1 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.sr_dffr_Q_7_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="irq_flag" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I2[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="irq_flag" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.din[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.din[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.din[0]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.din[0]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.din[0]__irq_flag_$lut_A_Y[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="irq_flag" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="irq_flag" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="irq_flag_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="irq_flag_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 3 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">irq_flag_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="irq_flag" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="irq_flag" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">irq_flag</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="irq_flag_$lut_A_Y[2]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[6].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="irq_flag_$lut_A_Y[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="irq_flag_$lut_A_Y[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="irq_flag_$lut_A_Y[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="irq_flag_$lut_A_Y[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="irq_flag_$lut_A_Y[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">irq_flag_$lut_A_Y[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.sr_dffr_Q_4_D" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[3].out[0]-&gt;crossbar4 fle[3].out[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.sr_dffr_Q_4_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.sr_dffr_Q_4_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.sr_dffr_Q_4_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.sr_dffr_Q_4_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.sr_dffr_Q_6_D" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I1[2]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 fle[1].out[0]-&gt;crossbar4 clb.I0[5]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.sr_dffr_Q_6_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.sr_dffr_Q_6_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.sr_dffr_Q_6_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.sr_dffr_Q_6_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="cr_frac_lut6_in_lut6_out[7]" instance="clb[10]" mode="default">
		<inputs>
			<port name="I0">open wb_adr_i[0] byte_controller.bit_controller.sSDA wb_rst_i byte_controller.dout[7] byte_controller.bit_controller.dSCL wb_dat_i_$lut_A_7_Y[1] wb_stb_i open open</port>
			<port name="I1">wb_dat_i[7] wb_adr_i[1] byte_controller.bit_controller.sSCL open byte_controller.c_state[3] open open wb_rst_i open wb_dat_i_$lut_A_7_Y[3]__wb_dat_i_$lut_A_Y[3]</port>
			<port name="I2">open byte_controller.cmd_ack open wb_adr_i[2] byte_controller.dout[7] byte_controller.start__rxack_$lut_A_Y[1]__cr[7] wb_we_i wb_cyc_i byte_controller.c_state[5]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[0] byte_controller.bit_controller.cmd_ack__byte_controller.shift_dffr_Q_D_$lut_Y_A[1]__byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[1]</port>
			<port name="I3">open open open open open wb_rst_i open open open wb_adr_i[2]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open arst_i open open open open open scl_pad_o__sda_pad_o__wb_inta_o open</port>
			<port name="enable">open open open open byte_controller.ack_out_dffre_Q_E byte_controller.bit_controller.dout_dffre_Q_E byte_controller.ack_in_dffre_Q_E open txr_dffre_Q_E cr_dffre_Q_E</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.core_txd_dffr_Q_D" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 clb.I3[5]-&gt;crossbar3 fle[1].out[0]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.core_txd_dffr_Q_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.core_txd_dffr_Q_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.core_txd_dffr_Q_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.core_txd_dffr_Q_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="byte_controller.bit_controller.din" instance="ff[0]" mode="DFFR">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">ble6.reset[0]-&gt;direct5</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="byte_controller.bit_controller.din" instance="DFFR[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
							<port name="R">ff.R[0]-&gt;R</port>
						</inputs>
						<outputs>
							<port name="Q">byte_controller.bit_controller.din</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="wb_ack_o" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 clb.I0[7]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[6]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_ack_o" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.ack_in" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.ack_in" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.ack_in" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.ack_in" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.ack_in__cr[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="wb_ack_o" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="wb_ack_o" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="wb_ack_i_dff_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_ack_i_dff_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_ack_i_dff_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="wb_ack_o" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="wb_ack_o" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">wb_ack_o</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="rxack_$lut_A_Y[2]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="rxack_$lut_A_Y[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="rxack_$lut_A_Y[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="rxack_$lut_A_Y[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="rxack_$lut_A_Y[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="rxack_$lut_A_Y[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">rxack_$lut_A_Y[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="rxack" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar0 open clb.I0[3]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[4]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="rxack" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.ack_out" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.ack_out" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.ack_out_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.ack_out_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.ack_out_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.ack_out" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.ack_out" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.ack_out</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="rxack" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="rxack" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="rxack_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="rxack_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">rxack_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="rxack" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="rxack" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">rxack</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.ack_in_dffre_Q_E" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I3[5]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 fle[1].out[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 clb.I3[9]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.ack_in_dffre_Q_E" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.ack_in_dffre_Q_E" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.ack_in_dffre_Q_E" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.ack_in_dffre_Q_E</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.dout_dffre_Q_E" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[2]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 fle[7].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[8]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.dout_dffre_Q_E" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.dout_dffre_Q_E" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.dout_dffre_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.dout_dffre_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.dout_dffre_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.dout_dffre_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.din[7]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.din[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.din[7]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.din[7]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.din[7]__rxack_$lut_A_Y[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.ack_in_dffre_Q_E_$lut_A_Y" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 fle[1].out[1]-&gt;crossbar2 fle[4].out[1]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[2]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.ack_in_dffre_Q_E_$lut_A_Y" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat_i_$lut_A_Y[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_Y[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_Y[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_Y[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 1 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_Y[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="tip_$lut_A_Y[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="tip_$lut_A_Y[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">tip_$lut_A_Y[1]__cr[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.ack_in_dffre_Q_E_$lut_A_Y" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.ack_in_dffre_Q_E_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.ack_in_dffre_Q_E_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.ack_in_dffre_Q_E_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 1 3 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.ack_in_dffre_Q_E_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="wb_dat_i_$lut_A_7_Y[7]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="wb_dat_i_$lut_A_7_Y[7]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="wb_dat_i_$lut_A_Y[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_Y[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_Y[7]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_Y[7]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_Y[7]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="wb_dat_i_$lut_A_7_Y[7]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_7_Y[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_7_Y[7]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_7_Y[7]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_7_Y[7]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="cr_frac_lut6_in_lut6_out[7]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="cr_frac_lut6_in_lut6_out[7]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="cr_frac_lut6_in_lut6_out[7]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="cr_frac_lut6_in_lut6_out[7]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">cr_frac_lut6_in_lut6_out[7]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[7]" instance="ff[0]" mode="DFF">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[7]" instance="DFF[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[7]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.ack_out_dffre_Q_E" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I1[7]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[8]-&gt;resets</port>
				<port name="enable">clb.enable[5]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.ack_out_dffre_Q_E" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.dout" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.dout" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.dout" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.dout" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.dout</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.ack_out_dffre_Q_E" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.ack_out_dffre_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.ack_out_dffre_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.ack_out_dffre_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.ack_out_dffre_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="cr_frac_lut6_in_lut6_out[1]" instance="clb[11]" mode="default">
		<inputs>
			<port name="I0">open wb_adr_i[1] wb_dat_i[1] wb_we_i wb_rst_i tip_$lut_A_Y[1]__cr[1] tip_$lut_A_Y[2] open open open</port>
			<port name="I1">byte_controller.din[3] byte_controller.dout[3] wb_rst_i wb_dat_i[6] wb_adr_i[0] open open open wb_we_i open</port>
			<port name="I2">open open open wb_ack_o byte_controller.dout[2] wb_dat_i[0] open byte_controller.ack_in__cr[3] wb_adr_i[2] open</port>
			<port name="I3">wb_dat_i[2] open open open open open wb_dat_i_$lut_A_7_Y[5] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open arst_i</port>
			<port name="enable">open open open open cr_dffre_Q_E open open txr_dffre_Q_E open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="cr_frac_lut6_in_lut6_out[3]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I2[8]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="cr_frac_lut6_in_lut6_out[3]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="cr_frac_lut6_in_lut6_out[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="cr_frac_lut6_in_lut6_out[3]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 5 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">cr_frac_lut6_in_lut6_out[3]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[3]" instance="ff[0]" mode="DFF">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[3]" instance="DFF[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[3]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="cr_frac_lut6_in_lut6_out[2]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I1[4]-&gt;crossbar2 fle[5].out[0]-&gt;crossbar3 fle[9].out[0]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="cr_frac_lut6_in_lut6_out[2]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="cr_frac_lut6_in_lut6_out[2]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="cr_frac_lut6_in_lut6_out[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">cr_frac_lut6_in_lut6_out[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[2]" instance="ff[0]" mode="DFF">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[2]" instance="DFF[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[2]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="txr_dffre_Q_E" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 clb.I0[4]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="txr_dffre_Q_E" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="txr_dffre_Q_E" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="txr_dffre_Q_E" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">txr_dffre_Q_E</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.din[1]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar0 open open clb.I1[2]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.din[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat_i_$lut_A_7_Y[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_7_Y[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_7_Y[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_7_Y[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_7_Y[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.din[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.din[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.din[1]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.din[1]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.din[1]__tip_$lut_A_Y[0]__byte_controller.shift_frac_lut6_in_lut6_out[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="wb_dat_i_$lut_A_7_Y[0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 clb.I0[4]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="wb_dat_i_$lut_A_7_Y[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="wb_dat_i_$lut_A_7_Y[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_7_Y[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_7_Y[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_7_Y[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_7_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="wb_dat_i_$lut_A_Y[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_Y[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_Y[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_Y[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_Y[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="wb_dat_i_$lut_A_Y[2]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 fle[9].out[1]-&gt;crossbar1 open clb.I1[8]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[4]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wb_dat_i_$lut_A_Y[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wb_dat_i_$lut_A_Y[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_Y[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_Y[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_Y[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 2 open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_Y[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="cr[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="cr[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">cr[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="iack" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="iack" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_Y[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_Y[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_Y[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="iack" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="iack" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">iack__irq_flag_$lut_A_Y[1]__cr[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="wb_dat_i_$lut_A_Y[6]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[3]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 fle[6].out[0]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="wb_dat_i_$lut_A_Y[6]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="wb_dat_i_$lut_A_7_Y[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_7_Y[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_7_Y[6]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_7_Y[6]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_7_Y[6]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="wb_dat_i_$lut_A_Y[6]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_Y[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_Y[6]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_Y[6]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_Y[6]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="cr_dffre_Q_E" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 clb.I0[3]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="cr_dffre_Q_E" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="cr_dffre_Q_E" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="cr_dffre_Q_E" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">cr_dffre_Q_E</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="cr_frac_lut6_in_lut6_out[1]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 fle[3].out[1]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="cr_frac_lut6_in_lut6_out[1]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="cr_frac_lut6_in_lut6_out[1]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="cr_frac_lut6_in_lut6_out[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">cr_frac_lut6_in_lut6_out[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="wb_dat_o[1]" instance="ff[0]" mode="DFF">
					<inputs>
						<port name="D">lut6[0].lut6_out[0]-&gt;direct2</port>
						<port name="S">open</port>
						<port name="R">open</port>
						<port name="E">open</port>
					</inputs>
					<outputs>
						<port name="Q">DFF[0].Q[0]-&gt;Q</port>
					</outputs>
					<clocks>
						<port name="clk">ble6.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="wb_dat_o[1]" instance="DFF[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">ff.D[0]-&gt;D</port>
						</inputs>
						<outputs>
							<port name="Q">wb_dat_o[1]</port>
						</outputs>
						<clocks>
							<port name="C">ff.clk[0]-&gt;C</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.din[2]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 open fle[9].out[1]-&gt;crossbar2 open clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[7]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.din[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.din[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.din[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.din[2]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.din[2]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.din[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="wb_dat_i_$lut_A_7_Y[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_7_Y[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_7_Y[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_7_Y[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_7_Y[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="byte_controller.core_txd_$lut_A_A_1" instance="clb[12]" mode="default">
		<inputs>
			<port name="I0">wb_rst_i open byte_controller.bit_controller.c_state[17] open open byte_controller.bit_controller.c_state[6] byte_controller.bit_controller.c_state[13] open open open</port>
			<port name="I1">open byte_controller.bit_controller.c_state[10] open open byte_controller.bit_controller.din open open open open open</port>
			<port name="I2">open open open byte_controller.core_cmd[4] byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[5]__byte_controller.core_cmd[1] byte_controller.bit_controller.c_state_dffr_Q_13_D byte_controller.bit_controller.c_state[16] byte_controller.core_cmd[3] byte_controller.bit_controller.c_state_dffr_Q_12_D byte_controller.bit_controller.clk_en</port>
			<port name="I3">byte_controller.bit_controller.c_state_dffr_Q_9_D open open wb_rst_i open open byte_controller.core_cmd[2]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[5] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open arst_i open open open</port>
			<port name="reset">open open open open open open open open open arst_i</port>
			<port name="enable">open open open byte_controller.bit_controller.sda_oen_dffse_Q_E open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open open open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.bit_controller.c_state_dffr_Q_16_D" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 fle[0].out[0]-&gt;crossbar3 fle[6].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state_dffr_Q_16_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_15_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_15_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 0 1 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_15_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.c_state[2]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[2]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state_dffr_Q_16_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state_dffr_Q_16_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_16_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_16_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 1 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_16_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state[9]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 fle[1].out[0]-&gt;crossbar2 fle[5].out[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_14_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_14_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 3 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_14_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.c_state[3]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[3]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state[9]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.c_state[9]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[9]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[9]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.core_txd_$lut_A_A" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 fle[0].out[0]-&gt;crossbar2 fle[9].out[1]-&gt;crossbar3 fle[6].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.core_txd_$lut_A_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.c_state[7]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[7]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[7]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.core_txd_$lut_A_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.core_txd_$lut_A_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.core_txd_$lut_A_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.core_txd_$lut_A_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 0 2 open 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.core_txd_$lut_A_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.core_txd_$lut_A_Y" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 fle[8].out[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">clb.enable[3]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.core_txd_$lut_A_Y" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.core_txd_$lut_A_Y" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.core_txd_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.core_txd_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.core_txd_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 0 3 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.core_txd_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="sda_padoen_o" instance="ff[0]" mode="DFFSE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="sda_padoen_o" instance="DFFSE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">open</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">sda_padoen_o</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state_dffs_Q_D" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 fle[6].out[1]-&gt;crossbar1 fle[4].out[0]-&gt;crossbar2 clb.I3[3]-&gt;crossbar3 fle[7].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">clb.set[6]-&gt;sets</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state_dffs_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;direct4</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state_dffs_Q_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;complete2</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state_dffs_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffs_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffs_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 4 3 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffs_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.c_state[0]" instance="ff[0]" mode="DFFS">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFS[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[0]" instance="DFFS[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">ff.S[0]-&gt;S</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.sda_oen_dffse_Q_E" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.sda_oen_dffse_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.sda_oen_dffse_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.sda_oen_dffse_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 open 2 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.sda_oen_dffse_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state[8]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[8]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state_dffr_Q_8_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state_dffr_Q_8_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_8_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_8_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 2 1 open 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_8_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state[8]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.c_state[8]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[8]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[8]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A_1" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 fle[0].out[1]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A_1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.c_state[1]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[1]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A_1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A_1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A_1" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A_1" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 1 open 3 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A_1</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 fle[1].out[1]-&gt;crossbar3 fle[6].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.c_state[5]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[5]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 0 1 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffs_Q_D_$lut_Y_A</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.core_txd_$lut_A_A_1" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 fle[7].out[0]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 fle[2].out[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 clb.I0[2]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.core_txd_$lut_A_A_1" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.core_txd_$lut_A_A_1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.core_txd_$lut_A_A_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.core_txd_$lut_A_A_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state[4]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[5]-&gt;crossbar0 clb.I2[9]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.c_state[4]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[4]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state_dffr_Q_10_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state_dffr_Q_10_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_10_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_10_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 3 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_10_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="byte_controller.bit_controller.cmd_ack_dffr_Q_D" instance="clb[13]" mode="default">
		<inputs>
			<port name="I0">open wb_rst_i byte_controller.core_cmd[3] byte_controller.bit_controller.c_state[0] open scl_padoen_o byte_controller.bit_controller.c_state[7] open open open</port>
			<port name="I1">open TP1_$lut_A_Y_$lut_A_Y byte_controller.bit_controller.c_state[8] byte_controller.bit_controller.c_state[2] byte_controller.core_cmd[4] open open open open wb_rst_i</port>
			<port name="I2">open open open open open open open open open byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[5]__byte_controller.core_cmd[1]</port>
			<port name="I3">byte_controller.bit_controller.c_state[5] open open open open open open open byte_controller.bit_controller.c_state[0] wb_rst_i</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open arst_i open open open open</port>
			<port name="reset">open open open open open open open open open arst_i</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.bit_controller.c_state_dffr_Q_9_D" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[4].out[0]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state_dffr_Q_9_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="byte_controller.bit_controller.c_state_dffr_Q_9_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state_dffr_Q_9_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_9_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_9_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_9_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state[10]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 fle[1].out[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 fle[9].out[0]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[10]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state[11]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_6_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_6_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 3 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_6_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.c_state[11]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[11]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[11]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state[10]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_7_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_7_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 2 1 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_7_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.c_state[10]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[10]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[10]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state_dffr_Q_3_D" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 fle[4].out[0]-&gt;crossbar3 fle[3].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state_dffr_Q_3_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state[15]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_2_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_2_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 1 3 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_2_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.c_state[15]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[15]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[15]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state_dffr_Q_3_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state_dffr_Q_3_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_3_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_3_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_3_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state[6]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 fle[3].out[0]-&gt;crossbar1 fle[2].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[6]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_11_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_11_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 3 open 1 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_11_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.c_state[6]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[6]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state[14]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.c_state[14]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[14]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[14]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.clk_en" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[8]-&gt;crossbar0 fle[4].out[0]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">clb.set[5]-&gt;sets</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.clk_en" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;direct4</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.clk_en" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;complete2</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.clk_en" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.clk_en" instance="ff[0]" mode="DFFS">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFS[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.clk_en" instance="DFFS[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">ff.S[0]-&gt;S</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.clk_en</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.scl_oen_dffse_Q_E" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.scl_oen_dffse_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.scl_oen_dffse_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.scl_oen_dffse_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.scl_oen_dffse_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state[16]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 fle[5].out[0]-&gt;crossbar3 fle[5].out[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[16]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state[17]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.c_state[17]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[17]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[17]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state[16]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_1_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_1_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 open 2 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_1_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.c_state[16]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[16]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[16]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state_dffr_Q_12_D" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 fle[4].out[0]-&gt;crossbar1 fle[3].out[0]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state_dffr_Q_12_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.dscl_oen" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.dscl_oen" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.dscl_oen" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.dscl_oen" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.dscl_oen</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.c_state_dffr_Q_12_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state_dffr_Q_12_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_12_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_12_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 0 2 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_12_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state_dffr_Q_D" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state_dffr_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="byte_controller.bit_controller.c_state_dffr_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state_dffr_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 3 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cmd_ack_dffr_Q_D" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[3].out[1]-&gt;crossbar2 fle[3].out[0]-&gt;crossbar3 fle[1].out[1]-&gt;crossbar4 clb.I0[1]-&gt;crossbar5</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open ble6[0].out[0]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.cmd_ack_dffr_Q_D" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].lut6_out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.bit_controller.cmd_ack_dffr_Q_D" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="lut6_out">lut[0].lut6_out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="byte_controller.bit_controller.cmd_ack_dffr_Q_D" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="lut6_out">byte_controller.bit_controller.cmd_ack_dffr_Q_D</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state[12]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I0[3]-&gt;crossbar2 fle[9].out[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state[12]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.c_state[12]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_5_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_5_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_5_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.c_state[12]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.c_state[12]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.c_state[12]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[1]" instance="clb[14]" mode="default">
		<inputs>
			<port name="I0">byte_controller.bit_controller.cmd_ack__byte_controller.shift_dffr_Q_D_$lut_Y_A[1]__byte_controller.c_state_dffr_Q_4_D_$lut_Y_A_$lut_Y_A_1[1] byte_controller.shift_dffr_Q_D_$lut_Y_A[4]__byte_controller.shift_frac_lut6_in_in[5] byte_controller.core_cmd[4] byte_controller.bit_controller.sSCL scl_padoen_o byte_controller.bit_controller.c_state[4] byte_controller.dcnt[1] open open open</port>
			<port name="I1">wb_rst_i open byte_controller.bit_controller.dscl_oen byte_controller.core_cmd[2]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[5] byte_controller.dcnt[2] open open open open open</port>
			<port name="I2">scl_pad_i byte_controller.bit_controller.c_state[0] byte_controller.shift__byte_controller.shift_frac_lut6_in_in[3] byte_controller.c_state[3] byte_controller.c_state[5]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[0] byte_controller.core_cmd[0]__byte_controller.shift_frac_lut6_in_in_$lut_A_Y[2] byte_controller.bit_controller.clk_en byte_controller.ld__byte_controller.shift_frac_lut6_in_lut6_out[3]__byte_controller.shift_frac_lut6_in_in[4] byte_controller.bit_controller.fSDA[0] byte_controller.dcnt[0]</port>
			<port name="I3">open open open open open open byte_controller.core_cmd[3] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open arst_i open open open</port>
			<port name="enable">open open open open open open open open open byte_controller.bit_controller.fSCL_dffse_Q_E</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="byte_controller.bit_controller.slave_wait_dffr_Q_D" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 open clb.I0[3]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.slave_wait_dffr_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="byte_controller.bit_controller.slave_wait_dffr_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.slave_wait_dffr_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.slave_wait_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.slave_wait_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 3 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.slave_wait_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.slave_wait" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.slave_wait" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.slave_wait</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.c_state_dffr_Q_13_D" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[1]-&gt;crossbar0 clb.I2[6]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.bit_controller.c_state_dffr_Q_13_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="byte_controller.bit_controller.c_state_dffr_Q_13_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.c_state_dffr_Q_13_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.c_state_dffr_Q_13_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.c_state_dffr_Q_13_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 0 1 4 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.c_state_dffr_Q_13_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="DrivingI2cBusOut" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 clb.I3[6]-&gt;crossbar3 clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="DrivingI2cBusOut" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.fSCL[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.fSCL[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="byte_controller.bit_controller.fSCL[2]" instance="ff[0]" mode="DFFSE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.fSCL[2]" instance="DFFSE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">open</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.fSCL[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="DrivingI2cBusOut" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="DrivingI2cBusOut" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="DrivingI2cBusOut" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="DrivingI2cBusOut" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 3 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">DrivingI2cBusOut</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.shift_dffr_Q_D" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[4]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 clb.I0[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.shift_dffr_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="byte_controller.shift_dffr_Q_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.shift_dffr_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.shift_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.shift_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">4 3 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.shift_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="byte_controller.bit_controller.fSCL_dffse_Q_D" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[8]-&gt;crossbar0 fle[7].out[1]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.fSCL_dffse_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.fSDA[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.fSDA[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.fSDA_dffse_Q_1_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.fSDA_dffse_Q_1_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.fSDA_dffse_Q_1_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.fSDA[1]" instance="ff[0]" mode="DFFSE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.fSDA[1]" instance="DFFSE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">open</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.fSDA[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.fSCL_dffse_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.fSCL_dffse_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.fSCL_dffse_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.fSCL_dffse_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.fSCL_dffse_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.cSCL_dffr_Q_D" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[0]-&gt;crossbar1 fle[9].out[1]-&gt;crossbar2 fle[5].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cSCL_dffr_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.fSCL_dffse_Q_2_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.fSCL_dffse_Q_2_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.fSCL_dffse_Q_2_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.fSCL_dffse_Q_2_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.fSCL_dffse_Q_2_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.fSCL[0]" instance="ff[0]" mode="DFFSE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.fSCL[0]" instance="DFFSE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">open</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.fSCL[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="byte_controller.bit_controller.cSCL_dffr_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cSCL_dffr_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.cSCL_dffr_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cSCL_dffr_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 1 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cSCL_dffr_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cSCL[1]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cSCL[1]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cSCL[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.fSDA_dffse_Q_D" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[8]-&gt;crossbar1 fle[6].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 fle[4].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.fSDA_dffse_Q_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.sSDA_dffs_Q_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.sSDA_dffs_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.sSDA_dffs_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.sSDA_dffs_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 0 3</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.sSDA_dffs_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.fSDA_dffse_Q_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.fSDA_dffse_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.fSDA_dffse_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.fSDA_dffse_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open open 1 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.fSDA_dffse_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.fSDA[2]" instance="ff[0]" mode="DFFSE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.fSDA[2]" instance="DFFSE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">open</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.fSDA[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.bit_controller.fSCL_dffse_Q_1_D" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[0]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 fle[2].out[0]-&gt;crossbar3 fle[5].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.fSCL_dffse_Q_1_D" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.sSCL_dffs_Q_D" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.bit_controller.sSCL_dffs_Q_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.bit_controller.sSCL_dffs_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.sSCL_dffs_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 0 3 2 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.sSCL_dffs_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="byte_controller.bit_controller.fSCL_dffse_Q_1_D" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.fSCL_dffse_Q_1_D" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.fSCL_dffse_Q_1_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.fSCL_dffse_Q_1_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.fSCL_dffse_Q_1_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.fSCL[1]" instance="ff[0]" mode="DFFSE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.fSCL[1]" instance="DFFSE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="S">open</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.fSCL[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[1]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 clb.I1[4]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">3 1 2 4 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.c_state_dffr_Q_1_D_$lut_Y_A[1]__byte_controller.shift_dffr_Q_D_$lut_Y_A_frac_lut6_in_lut6_out[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="byte_controller.dcnt_dffre_Q_E" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 clb.I2[0]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 open clb.I2[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[6]-&gt;resets</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.dcnt_dffre_Q_E" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.dcnt_dffre_Q_E" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="byte_controller.dcnt_dffre_Q_E" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="byte_controller.dcnt_dffre_Q_E" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.dcnt_dffre_Q_E" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.dcnt_dffre_Q_E</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="scl_pad_i_$lut_A_Y" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="scl_pad_i_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="scl_pad_i_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="scl_pad_i_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">scl_pad_i_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cSCL[0]" instance="ff[0]" mode="DFFR">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFFR[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cSCL[0]" instance="DFFR[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cSCL[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="byte_controller.bit_controller.cnt[3]" instance="clb[15]" mode="default">
		<inputs>
			<port name="I0">TP1_$lut_A_Y_$lut_A_Y open open open open open open open open open</port>
			<port name="I1">open open open byte_controller.bit_controller.cnt[2] TP1 open open open open open</port>
			<port name="I2">open open open open open open open open open byte_controller.bit_controller.cnt_dffre_Q_12_D_$lut_Y_A</port>
			<port name="I3">TP2_dffre_Q_D_$lut_Y_A open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open arst_i</port>
			<port name="enable">open open open open open open open open open byte_controller.bit_controller.slave_wait_$lut_A_Y</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open open fle[8].out[0]-&gt;clbouts1 open open open open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">wb_clk_i</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="TP1_$lut_A_Y" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="TP1_$lut_A_Y" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="TP1_$lut_A_Y" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="TP1_$lut_A_Y" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="TP1_$lut_A_Y" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="TP1_$lut_A_Y" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">TP1_$lut_A_Y</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="byte_controller.bit_controller.cnt[3]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 open clb.I0[0]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">clb.reset[9]-&gt;resets</port>
				<port name="enable">clb.enable[9]-&gt;enables</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="byte_controller.bit_controller.cnt[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">fle.reset[0]-&gt;direct5</port>
					<port name="enable">fle.enable[0]-&gt;direct6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="byte_controller.bit_controller.cnt[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="byte_controller.bit_controller.cnt[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="byte_controller.bit_controller.cnt_dffre_Q_12_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="byte_controller.bit_controller.cnt_dffre_Q_12_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">byte_controller.bit_controller.cnt_dffre_Q_12_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="byte_controller.bit_controller.cnt[3]" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="byte_controller.bit_controller.cnt[3]" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">byte_controller.bit_controller.cnt[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="TP2" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">lut5inter.reset[0]-&gt;complete3</port>
						<port name="enable">lut5inter.enable[0]-&gt;complete4</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="TP2" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="TP2_dffre_Q_D" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="TP2_dffre_Q_D" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">TP2_dffre_Q_D</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="TP2" instance="ff[0]" mode="DFFRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFRE[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="TP2" instance="DFFRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
									<port name="R">ff.R[0]-&gt;R</port>
									<port name="E">ff.E[0]-&gt;E</port>
								</inputs>
								<outputs>
									<port name="Q">TP2</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="open" instance="fle[9]" />
	</block>
	<block name="wb_dat_i_$lut_A_7_Y[3]" instance="clb[16]" mode="default">
		<inputs>
			<port name="I0">open open wb_rst_i open open open open open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">wb_dat_i[3] open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="wb_dat_i_$lut_A_7_Y[3]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 open open open clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="wb_dat_i_$lut_A_7_Y[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="wb_dat_i_$lut_A_7_Y[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="wb_dat_i_$lut_A_7_Y[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="wb_dat_i_$lut_A_7_Y[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="wb_dat_i_$lut_A_7_Y[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open open open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">wb_dat_i_$lut_A_7_Y[3]__wb_dat_i_$lut_A_Y[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="open" instance="fle[9]" />
	</block>
	<block name="$true" instance="clb[17]" mode="default">
		<inputs>
			<port name="I0">open open open open open open open open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="$true" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$true" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$true" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$true" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$true" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$true" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">$true</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="open" instance="fle[9]" />
	</block>
	<block name="out:DrivingI2cBusOut" instance="io[18]" mode="outpad">
		<inputs>
			<port name="outpad">DrivingI2cBusOut</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:DrivingI2cBusOut" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[0]" instance="io[19]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[1]" instance="io[20]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[2]" instance="io[21]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[3]" instance="io[22]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[4]" instance="io[23]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[5]" instance="io[24]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[6]" instance="io[25]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_dat_o[7]" instance="io[26]" mode="outpad">
		<inputs>
			<port name="outpad">wb_dat_o[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_dat_o[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_ack_o" instance="io[27]" mode="outpad">
		<inputs>
			<port name="outpad">wb_ack_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_ack_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:scl_padoen_o" instance="io[28]" mode="outpad">
		<inputs>
			<port name="outpad">scl_padoen_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:scl_padoen_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sda_padoen_o" instance="io[29]" mode="outpad">
		<inputs>
			<port name="outpad">sda_padoen_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:sda_padoen_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:tip_o" instance="io[30]" mode="outpad">
		<inputs>
			<port name="outpad">tip_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:tip_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:TP1" instance="io[31]" mode="outpad">
		<inputs>
			<port name="outpad">TP1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:TP1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:TP2" instance="io[32]" mode="outpad">
		<inputs>
			<port name="outpad">TP2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:TP2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:wb_inta_o" instance="io[33]" mode="outpad">
		<inputs>
			<port name="outpad">scl_pad_o__sda_pad_o__wb_inta_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:wb_inta_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:scl_pad_o" instance="io[34]" mode="outpad">
		<inputs>
			<port name="outpad">scl_pad_o__sda_pad_o__wb_inta_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:scl_pad_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:sda_pad_o" instance="io[35]" mode="outpad">
		<inputs>
			<port name="outpad">scl_pad_o__sda_pad_o__wb_inta_o</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:sda_pad_o" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="wb_clk_i" instance="io[36]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_clk_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_clk_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_rst_i" instance="io[37]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_rst_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_rst_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="arst_i" instance="io[38]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="arst_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">arst_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_adr_i[0]" instance="io[39]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_adr_i[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_adr_i[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_adr_i[1]" instance="io[40]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_adr_i[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_adr_i[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_adr_i[2]" instance="io[41]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_adr_i[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_adr_i[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[0]" instance="io[42]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[1]" instance="io[43]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[2]" instance="io[44]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[3]" instance="io[45]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[4]" instance="io[46]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[4]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[4]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[5]" instance="io[47]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[5]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[5]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[6]" instance="io[48]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[6]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[6]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_dat_i[7]" instance="io[49]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_dat_i[7]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_dat_i[7]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_we_i" instance="io[50]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_we_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_we_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_stb_i" instance="io[51]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_stb_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_stb_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wb_cyc_i" instance="io[52]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wb_cyc_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wb_cyc_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="scl_pad_i" instance="io[53]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="scl_pad_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">scl_pad_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sda_pad_i" instance="io[54]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="sda_pad_i" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">sda_pad_i</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
