Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,1856
design__instance__area,69233.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,4
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,30
design__max_cap_violation__count__corner:nom_tt_025C_1v80,2
power__internal__total,0.00022970819554757327
power__switching__total,0.00011724304204108194
power__leakage__total,1.1389124310312582E-8
power__total,0.0003469626244623214
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.08245582228171044
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.08245582228171044
timing__hold__ws__corner:nom_tt_025C_1v80,0.31714043400173575
timing__setup__ws__corner:nom_tt_025C_1v80,30.165662821483128
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,22
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,30
design__max_cap_violation__count__corner:nom_ss_100C_1v60,3
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.12225065750184935
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.12225065750184935
timing__hold__ws__corner:nom_ss_100C_1v60,0.8834413450840822
timing__setup__ws__corner:nom_ss_100C_1v60,28.614494694743616
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,30
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,2
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.06448133876025167
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.06448133876025167
timing__hold__ws__corner:nom_ff_n40C_1v95,0.111090972898456
timing__setup__ws__corner:nom_ff_n40C_1v95,30.728142677873553
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,26
design__max_fanout_violation__count,30
design__max_cap_violation__count,3
clock__skew__worst_hold,0.1343379889797039
clock__skew__worst_setup,0.05746164817719693
timing__hold__ws,0.10937251414118862
timing__setup__ws,28.589732279702048
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,1855
design__instance__area__stdcell,10307.4
design__instance__count__macros,1
design__instance__area__macros,58925.7
design__instance__utilization,0.624431
design__instance__utilization__stdcell,0.198417
design__power_grid_violation__count__net:VDPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,38225.1
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,29
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,853
route__net__special,2
route__drc_errors__iter:1,421
route__wirelength__iter:1,50974
route__drc_errors__iter:2,119
route__wirelength__iter:2,50619
route__drc_errors__iter:3,85
route__wirelength__iter:3,50618
route__drc_errors__iter:4,8
route__wirelength__iter:4,50555
route__drc_errors__iter:5,0
route__wirelength__iter:5,50538
route__drc_errors,0
route__wirelength,50538
route__vias,6758
route__vias__singlecut,6758
route__vias__multicut,0
design__disconnected_pin__count,48
design__critical_disconnected_pin__count,0
route__wirelength__max,1049.58
timing__unannotated_net__count__corner:nom_tt_025C_1v80,98
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,98
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,98
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,4
design__max_fanout_violation__count__corner:min_tt_025C_1v80,30
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.07433320835922466
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.07433320835922466
timing__hold__ws__corner:min_tt_025C_1v80,0.3146661353879269
timing__setup__ws__corner:min_tt_025C_1v80,30.194208876699626
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,98
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,18
design__max_fanout_violation__count__corner:min_ss_100C_1v60,30
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.11152201699995748
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.11152201699995748
timing__hold__ws__corner:min_ss_100C_1v60,0.8808306555678408
timing__setup__ws__corner:min_ss_100C_1v60,28.672574459607254
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,98
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,30
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.05746164817719693
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.05746164817719693
timing__hold__ws__corner:min_ff_n40C_1v95,0.10937251414118862
timing__setup__ws__corner:min_ff_n40C_1v95,30.74400554489803
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,98
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,4
design__max_fanout_violation__count__corner:max_tt_025C_1v80,30
design__max_cap_violation__count__corner:max_tt_025C_1v80,2
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.09908962819629054
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.09908962819629054
timing__hold__ws__corner:max_tt_025C_1v80,0.31931069803165224
timing__setup__ws__corner:max_tt_025C_1v80,30.152713179757658
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,98
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,26
design__max_fanout_violation__count__corner:max_ss_100C_1v60,30
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.1343379889797039
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.1343379889797039
timing__hold__ws__corner:max_ss_100C_1v60,0.8870264773765962
timing__setup__ws__corner:max_ss_100C_1v60,28.589732279702048
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,98
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,30
design__max_cap_violation__count__corner:max_ff_n40C_1v95,2
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.08122266977780773
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.08122266977780773
timing__hold__ws__corner:max_ff_n40C_1v95,0.11272250119043667
timing__setup__ws__corner:max_ff_n40C_1v95,30.72497010446866
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,98
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,98
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VDPWR__corner:nom_tt_025C_1v80,1.79964
design_powergrid__drop__average__net:VDPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VDPWR__corner:nom_tt_025C_1v80,0.000358747
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00042918
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000323793
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00042918
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000033899999999999997301290688422881203223369084298610687255859375
ir__drop__worst,0.0003589999999999999983658904856298477170639671385288238525390625
magic__drc_error__count,84
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
