+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|             adc_data_clk |               clk_fpga_0 |                               nolabel_line128/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][244]_srl8/D|
|             adc_data_clk |               clk_fpga_0 |                               nolabel_line128/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line128/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
