{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680594749171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680594749172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  4 14:52:29 2023 " "Processing started: Tue Apr  4 14:52:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680594749172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680594749172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex1lab2_run -c ex1lab2_run " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex1lab2_run -c ex1lab2_run" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680594749172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680594749789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680594749789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/lab - kts/prelab2/d_flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/lab - kts/prelab2/d_flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "../prelab2/D_flipflop.sv" "" { Text "D:/HK222/Lab - KTS/prelab2/D_flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680594761229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680594761229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y8 y8 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y8\" differs only in case from object \"y8\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680594761231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y7 y7 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y7\" differs only in case from object \"y7\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680594761231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y6 y6 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y6\" differs only in case from object \"y6\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680594761231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y5 y5 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y5\" differs only in case from object \"y5\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680594761231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y4 y4 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y4\" differs only in case from object \"y4\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680594761231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y3 y3 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y3\" differs only in case from object \"y3\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680594761231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y2 y2 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y2\" differs only in case from object \"y2\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680594761231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y1 y1 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y1\" differs only in case from object \"y1\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680594761232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y0 y0 ex1lab2.sv(7) " "Verilog HDL Declaration information at ex1lab2.sv(7): object \"Y0\" differs only in case from object \"y0\" in the same scope" {  } { { "ex1lab2.sv" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680594761232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1lab2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex1lab2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex1lab2 " "Found entity 1: ex1lab2" {  } { { "ex1lab2.sv" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680594761232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680594761232 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex1lab2_run.v 1 1 " "Using design file ex1lab2_run.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ex1lab2_run " "Found entity 1: ex1lab2_run" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680594761285 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680594761285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex1lab2_run " "Elaborating entity \"ex1lab2_run\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680594761288 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ex1lab2_run.v(24) " "Output port \"HEX0\" at ex1lab2_run.v(24) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761289 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ex1lab2_run.v(25) " "Output port \"HEX1\" at ex1lab2_run.v(25) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761289 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ex1lab2_run.v(26) " "Output port \"HEX2\" at ex1lab2_run.v(26) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761289 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ex1lab2_run.v(27) " "Output port \"HEX3\" at ex1lab2_run.v(27) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761289 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ex1lab2_run.v(28) " "Output port \"HEX4\" at ex1lab2_run.v(28) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761289 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ex1lab2_run.v(29) " "Output port \"HEX5\" at ex1lab2_run.v(29) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761289 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR ex1lab2_run.v(32) " "Output port \"DRAM_ADDR\" at ex1lab2_run.v(32) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761289 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA ex1lab2_run.v(33) " "Output port \"DRAM_BA\" at ex1lab2_run.v(33) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761289 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B ex1lab2_run.v(53) " "Output port \"VGA_B\" at ex1lab2_run.v(53) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761289 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G ex1lab2_run.v(55) " "Output port \"VGA_G\" at ex1lab2_run.v(55) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761289 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R ex1lab2_run.v(57) " "Output port \"VGA_R\" at ex1lab2_run.v(57) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761289 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N ex1lab2_run.v(34) " "Output port \"DRAM_CAS_N\" at ex1lab2_run.v(34) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761289 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE ex1lab2_run.v(35) " "Output port \"DRAM_CKE\" at ex1lab2_run.v(35) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761289 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK ex1lab2_run.v(36) " "Output port \"DRAM_CLK\" at ex1lab2_run.v(36) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N ex1lab2_run.v(37) " "Output port \"DRAM_CS_N\" at ex1lab2_run.v(37) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM ex1lab2_run.v(39) " "Output port \"DRAM_LDQM\" at ex1lab2_run.v(39) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N ex1lab2_run.v(40) " "Output port \"DRAM_RAS_N\" at ex1lab2_run.v(40) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM ex1lab2_run.v(41) " "Output port \"DRAM_UDQM\" at ex1lab2_run.v(41) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N ex1lab2_run.v(42) " "Output port \"DRAM_WE_N\" at ex1lab2_run.v(42) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N ex1lab2_run.v(48) " "Output port \"TD_RESET_N\" at ex1lab2_run.v(48) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N ex1lab2_run.v(52) " "Output port \"VGA_BLANK_N\" at ex1lab2_run.v(52) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK ex1lab2_run.v(54) " "Output port \"VGA_CLK\" at ex1lab2_run.v(54) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS ex1lab2_run.v(56) " "Output port \"VGA_HS\" at ex1lab2_run.v(56) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N ex1lab2_run.v(58) " "Output port \"VGA_SYNC_N\" at ex1lab2_run.v(58) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS ex1lab2_run.v(59) " "Output port \"VGA_VS\" at ex1lab2_run.v(59) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT ex1lab2_run.v(65) " "Output port \"AUD_DACDAT\" at ex1lab2_run.v(65) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK ex1lab2_run.v(67) " "Output port \"AUD_XCK\" at ex1lab2_run.v(67) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST ex1lab2_run.v(76) " "Output port \"ADC_CONVST\" at ex1lab2_run.v(76) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN ex1lab2_run.v(77) " "Output port \"ADC_DIN\" at ex1lab2_run.v(77) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK ex1lab2_run.v(79) " "Output port \"ADC_SCLK\" at ex1lab2_run.v(79) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK ex1lab2_run.v(82) " "Output port \"FPGA_I2C_SCLK\" at ex1lab2_run.v(82) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD ex1lab2_run.v(88) " "Output port \"IRDA_TXD\" at ex1lab2_run.v(88) has no driver" {  } { { "ex1lab2_run.v" "" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680594761290 "|ex1lab2_run"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex1lab2 ex1lab2:gate " "Elaborating entity \"ex1lab2\" for hierarchy \"ex1lab2:gate\"" {  } { { "ex1lab2_run.v" "gate" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680594761291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flipflop ex1lab2:gate\|D_flipflop:ff0 " "Elaborating entity \"D_flipflop\" for hierarchy \"ex1lab2:gate\|D_flipflop:ff0\"" {  } { { "ex1lab2.sv" "ff0" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680594761302 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst ff8 " "Port \"rst\" does not exist in macrofunction \"ff8\"" {  } { { "ex1lab2.sv" "ff8" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 82 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680594761319 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst ff7 " "Port \"rst\" does not exist in macrofunction \"ff7\"" {  } { { "ex1lab2.sv" "ff7" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 74 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680594761319 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst ff6 " "Port \"rst\" does not exist in macrofunction \"ff6\"" {  } { { "ex1lab2.sv" "ff6" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 66 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680594761319 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst ff5 " "Port \"rst\" does not exist in macrofunction \"ff5\"" {  } { { "ex1lab2.sv" "ff5" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 58 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680594761319 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst ff4 " "Port \"rst\" does not exist in macrofunction \"ff4\"" {  } { { "ex1lab2.sv" "ff4" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 50 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680594761319 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst ff3 " "Port \"rst\" does not exist in macrofunction \"ff3\"" {  } { { "ex1lab2.sv" "ff3" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 42 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680594761319 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst ff2 " "Port \"rst\" does not exist in macrofunction \"ff2\"" {  } { { "ex1lab2.sv" "ff2" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 34 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680594761320 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst ff1 " "Port \"rst\" does not exist in macrofunction \"ff1\"" {  } { { "ex1lab2.sv" "ff1" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 26 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680594761320 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst ff0 " "Port \"rst\" does not exist in macrofunction \"ff0\"" {  } { { "ex1lab2.sv" "ff0" { Text "D:/HK222/Lab - KTS/Lab2/ex1lab2.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680594761320 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680594761324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HK222/Lab - KTS/Lab2/ex1lab2_run.map.smsg " "Generated suppressed messages file D:/HK222/Lab - KTS/Lab2/ex1lab2_run.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680594761344 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680594761405 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr  4 14:52:41 2023 " "Processing ended: Tue Apr  4 14:52:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680594761405 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680594761405 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680594761405 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680594761405 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 35 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 35 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680594762046 ""}
