Running: d:\Programy\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Dawid/Szkolnictwo/ISP/rstryhard/testinput_isim_beh.exe -prj D:/Dawid/Szkolnictwo/ISP/rstryhard/testinput_beh.prj work.testinput 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Dawid/Szkolnictwo/ISP/rstryhard/reciever.vhd" into library work
Parsing VHDL file "D:/Dawid/Szkolnictwo/ISP/rstryhard/testinput.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity reciever [reciever_default]
Compiling architecture behavior of entity testinput
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/Dawid/Szkolnictwo/ISP/rstryhard/testinput_isim_beh.exe
Fuse Memory Usage: 35176 KB
Fuse CPU Usage: 389 ms
