<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_matrix.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_matrix.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_MATRIX_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_MATRIX_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR AHB Bus Matrix */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_MATRIX AHB Bus Matrix */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief MatrixPr hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_matrix_pr.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_matrix_pr.html#afdb57936511e8eed6b8784a136cc792d">00042</a>   __IO uint32_t MATRIX_PRAS; <span class="comment">/**&lt; \brief (MatrixPr Offset: 0x0) Priority Register A for Slave 0 */</span>
<a name="l00043"></a><a class="code" href="struct_matrix_pr.html#a3d6ce49dbac5a71e465748353102073f">00043</a>   __IO uint32_t MATRIX_PRBS; <span class="comment">/**&lt; \brief (MatrixPr Offset: 0x4) Priority Register B for Slave 0 */</span>
<a name="l00044"></a>00044 } <a class="code" href="struct_matrix_pr.html" title="MatrixPr hardware registers.">MatrixPr</a>;<span class="comment"></span>
<a name="l00045"></a>00045 <span class="comment">/** \brief Matrix hardware registers */</span>
<a name="l00046"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gafdd5910e0fa935742d5f7a0ab3dd8004">00046</a> <span class="preprocessor">#define MATRIXPR_NUMBER 9</span>
<a name="l00047"></a><a class="code" href="struct_matrix.html">00047</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00048"></a><a class="code" href="struct_matrix.html#af8532b5f181bc9aa18de8b619dc60e25">00048</a>   __IO uint32_t MATRIX_MCFG0;               <span class="comment">/**&lt; \brief (Matrix Offset: 0x0000) Master Configuration Register 0 */</span>
<a name="l00049"></a><a class="code" href="struct_matrix.html#a4822172c78857575e6d93188fe88f03b">00049</a>   __IO uint32_t MATRIX_MCFG1;               <span class="comment">/**&lt; \brief (Matrix Offset: 0x0004) Master Configuration Register 1 */</span>
<a name="l00050"></a><a class="code" href="struct_matrix.html#a7fdb250ad6d6587d807bb6ca265c8625">00050</a>   __IO uint32_t MATRIX_MCFG2;               <span class="comment">/**&lt; \brief (Matrix Offset: 0x0008) Master Configuration Register 2 */</span>
<a name="l00051"></a><a class="code" href="struct_matrix.html#a7c98002b68ad95570a0c02b83b2abdef">00051</a>   __IO uint32_t MATRIX_MCFG3;               <span class="comment">/**&lt; \brief (Matrix Offset: 0x000C) Master Configuration Register 3 */</span>
<a name="l00052"></a><a class="code" href="struct_matrix.html#aff6cd21542143e01cc99cc3a8eb38100">00052</a>   __IO uint32_t MATRIX_MCFG4;               <span class="comment">/**&lt; \brief (Matrix Offset: 0x0010) Master Configuration Register 4 */</span>
<a name="l00053"></a><a class="code" href="struct_matrix.html#a27547437b40707bebba2b174a68d817d">00053</a>   __IO uint32_t MATRIX_MCFG5;               <span class="comment">/**&lt; \brief (Matrix Offset: 0x0014) Master Configuration Register 5 */</span>
<a name="l00054"></a><a class="code" href="struct_matrix.html#afd1667547dc5d3dfe33c4d5259aff57d">00054</a>   __IO uint32_t MATRIX_MCFG6;               <span class="comment">/**&lt; \brief (Matrix Offset: 0x0018) Master Configuration Register 6 */</span>
<a name="l00055"></a>00055   __I  uint32_t Reserved1[1];
<a name="l00056"></a><a class="code" href="struct_matrix.html#a85ef69c6b6ce763f8f2b63fb5725afad">00056</a>   __IO uint32_t MATRIX_MCFG8;               <span class="comment">/**&lt; \brief (Matrix Offset: 0x0020) Master Configuration Register 8 */</span>
<a name="l00057"></a><a class="code" href="struct_matrix.html#a3fcfebb9ef725739907f60429bdc32b6">00057</a>   __IO uint32_t MATRIX_MCFG9;               <span class="comment">/**&lt; \brief (Matrix Offset: 0x0024) Master Configuration Register 9 */</span>
<a name="l00058"></a><a class="code" href="struct_matrix.html#af4e38400975c15e8aed72066318e9f5d">00058</a>   __IO uint32_t MATRIX_MCFG10;              <span class="comment">/**&lt; \brief (Matrix Offset: 0x0028) Master Configuration Register 10 */</span>
<a name="l00059"></a><a class="code" href="struct_matrix.html#afa59463e5a830c6ea5a9d1fe75a06f86">00059</a>   __IO uint32_t MATRIX_MCFG11;              <span class="comment">/**&lt; \brief (Matrix Offset: 0x002C) Master Configuration Register 11 */</span>
<a name="l00060"></a>00060   __I  uint32_t Reserved2[4];
<a name="l00061"></a><a class="code" href="struct_matrix.html#adf2820efda6d14fadb92553f450fd95f">00061</a>   __IO uint32_t MATRIX_SCFG[9];             <span class="comment">/**&lt; \brief (Matrix Offset: 0x0040) Slave Configuration Register */</span>
<a name="l00062"></a>00062   __I  uint32_t Reserved3[7];
<a name="l00063"></a><a class="code" href="struct_matrix.html#ab0b847d12f7aef741351e129df054bf1">00063</a>        <a class="code" href="struct_matrix_pr.html" title="MatrixPr hardware registers.">MatrixPr</a> MATRIX_PR[MATRIXPR_NUMBER]; <span class="comment">/**&lt; \brief (Matrix Offset: 0x0080) 0 .. 8 */</span>
<a name="l00064"></a>00064   __I  uint32_t Reserved4[14];
<a name="l00065"></a><a class="code" href="struct_matrix.html#a9ef35cfda298294505846f25e000aa2d">00065</a>   __IO uint32_t MATRIX_MRCR;                <span class="comment">/**&lt; \brief (Matrix Offset: 0x0100) Master Remap Control Register */</span>
<a name="l00066"></a>00066   __I  uint32_t Reserved5[3];
<a name="l00067"></a><a class="code" href="struct_matrix.html#a03471c08cd14ee4dc3d6afdaa19b3d84">00067</a>   __IO uint32_t CCFG_CAN0;                  <span class="comment">/**&lt; \brief (Matrix Offset: 0x0110) CAN0 Configuration Register */</span>
<a name="l00068"></a><a class="code" href="struct_matrix.html#a3a8e2989ab1cad756bed54dd6b6345a8">00068</a>   __IO uint32_t CCFG_SYSIO;                 <span class="comment">/**&lt; \brief (Matrix Offset: 0x0114) System I/O and CAN1 Configuration Register */</span>
<a name="l00069"></a>00069   __I  uint32_t Reserved6[3];
<a name="l00070"></a><a class="code" href="struct_matrix.html#af08b5a6974bb9122974a2942ac2f30db">00070</a>   __IO uint32_t CCFG_SMCNFCS;               <span class="comment">/**&lt; \brief (Matrix Offset: 0x0124) SMC NAND Flash Chip Select Configuration Register */</span>
<a name="l00071"></a>00071   __I  uint32_t Reserved7[47];
<a name="l00072"></a><a class="code" href="struct_matrix.html#aba87d5f5aa067b4aa4523b7acd2d0b8c">00072</a>   __IO uint32_t MATRIX_WPMR;                <span class="comment">/**&lt; \brief (Matrix Offset: 0x01E4) Write Protection Mode Register */</span>
<a name="l00073"></a><a class="code" href="struct_matrix.html#ae55edad0db2cea7f6fc91059ae7a4794">00073</a>   __I  uint32_t MATRIX_WPSR;                <span class="comment">/**&lt; \brief (Matrix Offset: 0x01E8) Write Protection Status Register */</span>
<a name="l00074"></a>00074 } <a class="code" href="struct_matrix.html">Matrix</a>;
<a name="l00075"></a>00075 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00076"></a>00076 <span class="comment">/* -------- MATRIX_MCFG0 : (MATRIX Offset: 0x0000) Master Configuration Register 0 -------- */</span>
<a name="l00077"></a>00077 <span class="preprocessor">#define MATRIX_MCFG0_ULBT_Pos 0</span>
<a name="l00078"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga0387cd5fd352f9c60e44a20f6b359665">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_MCFG0_ULBT_Msk (0x7u &lt;&lt; MATRIX_MCFG0_ULBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG0) Undefined Length Burst Type */</span>
<a name="l00079"></a>00079 <span class="preprocessor">#define MATRIX_MCFG0_ULBT(value) ((MATRIX_MCFG0_ULBT_Msk &amp; ((value) &lt;&lt; MATRIX_MCFG0_ULBT_Pos)))</span>
<a name="l00080"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga31c3afc145f0373f9a8d6360114512c0">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define   MATRIX_MCFG0_ULBT_UNLTD_LENGTH (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG0) Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1-Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave. */</span>
<a name="l00081"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga02177ea0b817d714e4c03d56cb33a2e3">00081</a> <span class="preprocessor">#define   MATRIX_MCFG0_ULBT_SINGLE_ACCESS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG0) Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence. */</span>
<a name="l00082"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga3fd507012b5e1b40045c76622f1a6ac4">00082</a> <span class="preprocessor">#define   MATRIX_MCFG0_ULBT_4BEAT_BURST (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG0) 4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats. */</span>
<a name="l00083"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga966f9ac315c1b235963be6476d6461ac">00083</a> <span class="preprocessor">#define   MATRIX_MCFG0_ULBT_8BEAT_BURST (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG0) 8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats. */</span>
<a name="l00084"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga114c6d13b5832dc7d2b8c4983a3dd73d">00084</a> <span class="preprocessor">#define   MATRIX_MCFG0_ULBT_16BEAT_BURST (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG0) 16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats. */</span>
<a name="l00085"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaa78b74bc1b7201a94de5cc87640adeea">00085</a> <span class="preprocessor">#define   MATRIX_MCFG0_ULBT_32BEAT_BURST (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG0) 32-beat Burst -The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats. */</span>
<a name="l00086"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gad7dc5b92f5a8ab21a4f2d662c355d6d9">00086</a> <span class="preprocessor">#define   MATRIX_MCFG0_ULBT_64BEAT_BURST (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG0) 64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats. */</span>
<a name="l00087"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga2200a7c99037461f8f4cbef6b123e9d6">00087</a> <span class="preprocessor">#define   MATRIX_MCFG0_ULBT_128BEAT_BURST (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG0) 128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats. */</span>
<a name="l00088"></a>00088 <span class="comment">/* -------- MATRIX_MCFG1 : (MATRIX Offset: 0x0004) Master Configuration Register 1 -------- */</span>
<a name="l00089"></a>00089 <span class="preprocessor">#define MATRIX_MCFG1_ULBT_Pos 0</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gadbfc1b7cb2dc2cfca27d83f68f5a11af">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_MCFG1_ULBT_Msk (0x7u &lt;&lt; MATRIX_MCFG1_ULBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG1) Undefined Length Burst Type */</span>
<a name="l00091"></a>00091 <span class="preprocessor">#define MATRIX_MCFG1_ULBT(value) ((MATRIX_MCFG1_ULBT_Msk &amp; ((value) &lt;&lt; MATRIX_MCFG1_ULBT_Pos)))</span>
<a name="l00092"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga6e59a9ebadc6d590b9cbeec1af27daf5">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define   MATRIX_MCFG1_ULBT_UNLTD_LENGTH (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG1) Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1-Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave. */</span>
<a name="l00093"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gad564216af6a589a7b9af1d43729604a9">00093</a> <span class="preprocessor">#define   MATRIX_MCFG1_ULBT_SINGLE_ACCESS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG1) Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence. */</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga4d7c519ef642b5b480fa4a38613bb325">00094</a> <span class="preprocessor">#define   MATRIX_MCFG1_ULBT_4BEAT_BURST (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG1) 4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats. */</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga8019fcbbc6f1d6a4912f5ab5079c58e3">00095</a> <span class="preprocessor">#define   MATRIX_MCFG1_ULBT_8BEAT_BURST (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG1) 8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats. */</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gadd581ffcd3f9d07d04b7ba812a554820">00096</a> <span class="preprocessor">#define   MATRIX_MCFG1_ULBT_16BEAT_BURST (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG1) 16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats. */</span>
<a name="l00097"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga9b317b50ee5e7dc9052c10dcbef87083">00097</a> <span class="preprocessor">#define   MATRIX_MCFG1_ULBT_32BEAT_BURST (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG1) 32-beat Burst -The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats. */</span>
<a name="l00098"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga920fe4e42fc0e3bdcbe748020e3947b5">00098</a> <span class="preprocessor">#define   MATRIX_MCFG1_ULBT_64BEAT_BURST (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG1) 64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats. */</span>
<a name="l00099"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga3a91a9c1d331f8cc8c3b1c772dad1f17">00099</a> <span class="preprocessor">#define   MATRIX_MCFG1_ULBT_128BEAT_BURST (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG1) 128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats. */</span>
<a name="l00100"></a>00100 <span class="comment">/* -------- MATRIX_MCFG2 : (MATRIX Offset: 0x0008) Master Configuration Register 2 -------- */</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define MATRIX_MCFG2_ULBT_Pos 0</span>
<a name="l00102"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga6e43d81dd66d25f8c53c77564b03754b">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_MCFG2_ULBT_Msk (0x7u &lt;&lt; MATRIX_MCFG2_ULBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG2) Undefined Length Burst Type */</span>
<a name="l00103"></a>00103 <span class="preprocessor">#define MATRIX_MCFG2_ULBT(value) ((MATRIX_MCFG2_ULBT_Msk &amp; ((value) &lt;&lt; MATRIX_MCFG2_ULBT_Pos)))</span>
<a name="l00104"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gab0d73af8b260e70526a6ee0034404e92">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define   MATRIX_MCFG2_ULBT_UNLTD_LENGTH (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG2) Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1-Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave. */</span>
<a name="l00105"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gace88404a7af9ef52f126e01e729edd5e">00105</a> <span class="preprocessor">#define   MATRIX_MCFG2_ULBT_SINGLE_ACCESS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG2) Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence. */</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga4ada7541f8c1915bfcec8ecd6a913425">00106</a> <span class="preprocessor">#define   MATRIX_MCFG2_ULBT_4BEAT_BURST (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG2) 4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats. */</span>
<a name="l00107"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga17f6d0dca5022ca10e7060ca07f4a0ed">00107</a> <span class="preprocessor">#define   MATRIX_MCFG2_ULBT_8BEAT_BURST (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG2) 8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats. */</span>
<a name="l00108"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gad0ab619adbeac617521f4e326c31ceea">00108</a> <span class="preprocessor">#define   MATRIX_MCFG2_ULBT_16BEAT_BURST (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG2) 16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats. */</span>
<a name="l00109"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga924acbf777010d25e2ce1b08c482a4b8">00109</a> <span class="preprocessor">#define   MATRIX_MCFG2_ULBT_32BEAT_BURST (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG2) 32-beat Burst -The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats. */</span>
<a name="l00110"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga0053b90901490f8c9c5d34610054af22">00110</a> <span class="preprocessor">#define   MATRIX_MCFG2_ULBT_64BEAT_BURST (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG2) 64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats. */</span>
<a name="l00111"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga5132ee1d2781563e368b71764cd03988">00111</a> <span class="preprocessor">#define   MATRIX_MCFG2_ULBT_128BEAT_BURST (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG2) 128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats. */</span>
<a name="l00112"></a>00112 <span class="comment">/* -------- MATRIX_MCFG3 : (MATRIX Offset: 0x000C) Master Configuration Register 3 -------- */</span>
<a name="l00113"></a>00113 <span class="preprocessor">#define MATRIX_MCFG3_ULBT_Pos 0</span>
<a name="l00114"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga985afc9ed430615f27867fd084145e22">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_MCFG3_ULBT_Msk (0x7u &lt;&lt; MATRIX_MCFG3_ULBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG3) Undefined Length Burst Type */</span>
<a name="l00115"></a>00115 <span class="preprocessor">#define MATRIX_MCFG3_ULBT(value) ((MATRIX_MCFG3_ULBT_Msk &amp; ((value) &lt;&lt; MATRIX_MCFG3_ULBT_Pos)))</span>
<a name="l00116"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga8f03fed31a60506e09d50fca5c848ba4">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define   MATRIX_MCFG3_ULBT_UNLTD_LENGTH (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG3) Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1-Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave. */</span>
<a name="l00117"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga58292d84711c90c7ff68d8b29699be5d">00117</a> <span class="preprocessor">#define   MATRIX_MCFG3_ULBT_SINGLE_ACCESS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG3) Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence. */</span>
<a name="l00118"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga3d0cb937cd74e958217b0db4e372d0e0">00118</a> <span class="preprocessor">#define   MATRIX_MCFG3_ULBT_4BEAT_BURST (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG3) 4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats. */</span>
<a name="l00119"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga0ccc12c039816839bfeda6846f2ca79c">00119</a> <span class="preprocessor">#define   MATRIX_MCFG3_ULBT_8BEAT_BURST (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG3) 8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats. */</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga42e118ae6e7748f8b37afb6c606eb6ea">00120</a> <span class="preprocessor">#define   MATRIX_MCFG3_ULBT_16BEAT_BURST (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG3) 16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats. */</span>
<a name="l00121"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga665bb575ed067169dfb8db5a282f08e7">00121</a> <span class="preprocessor">#define   MATRIX_MCFG3_ULBT_32BEAT_BURST (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG3) 32-beat Burst -The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats. */</span>
<a name="l00122"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gad3c84a1dd77600ae891583056767b4b2">00122</a> <span class="preprocessor">#define   MATRIX_MCFG3_ULBT_64BEAT_BURST (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG3) 64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats. */</span>
<a name="l00123"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gacda0076c5f239af69c396341841810e0">00123</a> <span class="preprocessor">#define   MATRIX_MCFG3_ULBT_128BEAT_BURST (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG3) 128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats. */</span>
<a name="l00124"></a>00124 <span class="comment">/* -------- MATRIX_MCFG4 : (MATRIX Offset: 0x0010) Master Configuration Register 4 -------- */</span>
<a name="l00125"></a>00125 <span class="preprocessor">#define MATRIX_MCFG4_ULBT_Pos 0</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga5ce6240b9f37c8b9e5abfb50ed77aec8">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_MCFG4_ULBT_Msk (0x7u &lt;&lt; MATRIX_MCFG4_ULBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG4) Undefined Length Burst Type */</span>
<a name="l00127"></a>00127 <span class="preprocessor">#define MATRIX_MCFG4_ULBT(value) ((MATRIX_MCFG4_ULBT_Msk &amp; ((value) &lt;&lt; MATRIX_MCFG4_ULBT_Pos)))</span>
<a name="l00128"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga46b538a8a9584ba352f74d9ddc7bc2d7">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define   MATRIX_MCFG4_ULBT_UNLTD_LENGTH (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG4) Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1-Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave. */</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga62644e141a71e5ac1088a119c1d8565f">00129</a> <span class="preprocessor">#define   MATRIX_MCFG4_ULBT_SINGLE_ACCESS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG4) Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence. */</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga4b65f1e17bdd7a8c4d15135905cf21e8">00130</a> <span class="preprocessor">#define   MATRIX_MCFG4_ULBT_4BEAT_BURST (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG4) 4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats. */</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaa30c457e7c6e72a379a5f43bf3dca306">00131</a> <span class="preprocessor">#define   MATRIX_MCFG4_ULBT_8BEAT_BURST (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG4) 8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats. */</span>
<a name="l00132"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gab3d57fd0d676259a513cc3cfe3b397fd">00132</a> <span class="preprocessor">#define   MATRIX_MCFG4_ULBT_16BEAT_BURST (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG4) 16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats. */</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga8f104d86419a5cb29a7c15650b43d660">00133</a> <span class="preprocessor">#define   MATRIX_MCFG4_ULBT_32BEAT_BURST (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG4) 32-beat Burst -The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats. */</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga60a38623cbed90074b5aaa11a991adeb">00134</a> <span class="preprocessor">#define   MATRIX_MCFG4_ULBT_64BEAT_BURST (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG4) 64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats. */</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga130d6f02654b6b778ca08959ed3a141b">00135</a> <span class="preprocessor">#define   MATRIX_MCFG4_ULBT_128BEAT_BURST (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG4) 128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats. */</span>
<a name="l00136"></a>00136 <span class="comment">/* -------- MATRIX_MCFG5 : (MATRIX Offset: 0x0014) Master Configuration Register 5 -------- */</span>
<a name="l00137"></a>00137 <span class="preprocessor">#define MATRIX_MCFG5_ULBT_Pos 0</span>
<a name="l00138"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gacfb737383bff73d613bc283bc9f13776">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_MCFG5_ULBT_Msk (0x7u &lt;&lt; MATRIX_MCFG5_ULBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG5) Undefined Length Burst Type */</span>
<a name="l00139"></a>00139 <span class="preprocessor">#define MATRIX_MCFG5_ULBT(value) ((MATRIX_MCFG5_ULBT_Msk &amp; ((value) &lt;&lt; MATRIX_MCFG5_ULBT_Pos)))</span>
<a name="l00140"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gac7a55783d3fe37a2f92da44224a37b8f">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define   MATRIX_MCFG5_ULBT_UNLTD_LENGTH (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG5) Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1-Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave. */</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gab78b7adbf67f309f6f89cf9f81ee6679">00141</a> <span class="preprocessor">#define   MATRIX_MCFG5_ULBT_SINGLE_ACCESS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG5) Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence. */</span>
<a name="l00142"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga0487ae7f639f95b0f1abe93f6b4b0011">00142</a> <span class="preprocessor">#define   MATRIX_MCFG5_ULBT_4BEAT_BURST (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG5) 4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats. */</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga47f10d6ce90404b4b4d086a597ba1d5b">00143</a> <span class="preprocessor">#define   MATRIX_MCFG5_ULBT_8BEAT_BURST (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG5) 8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats. */</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gacfb42d2990e8c4c272a329efbb4091d3">00144</a> <span class="preprocessor">#define   MATRIX_MCFG5_ULBT_16BEAT_BURST (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG5) 16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats. */</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga239a887729e23525e15604ff0b40b9c8">00145</a> <span class="preprocessor">#define   MATRIX_MCFG5_ULBT_32BEAT_BURST (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG5) 32-beat Burst -The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats. */</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaae87335d1769ac3d3a5b119ddc55b6ff">00146</a> <span class="preprocessor">#define   MATRIX_MCFG5_ULBT_64BEAT_BURST (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG5) 64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats. */</span>
<a name="l00147"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga2cdc95274ef1ae455ebb66e501d34137">00147</a> <span class="preprocessor">#define   MATRIX_MCFG5_ULBT_128BEAT_BURST (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG5) 128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats. */</span>
<a name="l00148"></a>00148 <span class="comment">/* -------- MATRIX_MCFG6 : (MATRIX Offset: 0x0018) Master Configuration Register 6 -------- */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define MATRIX_MCFG6_ULBT_Pos 0</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga74f4a388f3bd82ba8549d384f5710a1c">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_MCFG6_ULBT_Msk (0x7u &lt;&lt; MATRIX_MCFG6_ULBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG6) Undefined Length Burst Type */</span>
<a name="l00151"></a>00151 <span class="preprocessor">#define MATRIX_MCFG6_ULBT(value) ((MATRIX_MCFG6_ULBT_Msk &amp; ((value) &lt;&lt; MATRIX_MCFG6_ULBT_Pos)))</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaaa9d8ed734e988917b19f9b3486671af">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define   MATRIX_MCFG6_ULBT_UNLTD_LENGTH (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG6) Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1-Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave. */</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gac2118565bf50fef9d7d3c74649c29859">00153</a> <span class="preprocessor">#define   MATRIX_MCFG6_ULBT_SINGLE_ACCESS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG6) Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence. */</span>
<a name="l00154"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga9936a97b00b01af88374b0917e2ac494">00154</a> <span class="preprocessor">#define   MATRIX_MCFG6_ULBT_4BEAT_BURST (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG6) 4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats. */</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga7d26c03e4dabfb8868fbc6149115289d">00155</a> <span class="preprocessor">#define   MATRIX_MCFG6_ULBT_8BEAT_BURST (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG6) 8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats. */</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaaafaf5eb11c787fe793ce3ca117a4070">00156</a> <span class="preprocessor">#define   MATRIX_MCFG6_ULBT_16BEAT_BURST (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG6) 16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats. */</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga4511e10b7baf851a42483d20dd011bff">00157</a> <span class="preprocessor">#define   MATRIX_MCFG6_ULBT_32BEAT_BURST (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG6) 32-beat Burst -The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats. */</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga55a407b41da656065ee246208cf585fe">00158</a> <span class="preprocessor">#define   MATRIX_MCFG6_ULBT_64BEAT_BURST (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG6) 64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats. */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga17399cc34ed4c1acd1dc77ea5b1d213b">00159</a> <span class="preprocessor">#define   MATRIX_MCFG6_ULBT_128BEAT_BURST (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG6) 128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats. */</span>
<a name="l00160"></a>00160 <span class="comment">/* -------- MATRIX_MCFG8 : (MATRIX Offset: 0x0020) Master Configuration Register 8 -------- */</span>
<a name="l00161"></a>00161 <span class="preprocessor">#define MATRIX_MCFG8_ULBT_Pos 0</span>
<a name="l00162"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga7a1875a3f46b451286eef4954b1ab397">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_MCFG8_ULBT_Msk (0x7u &lt;&lt; MATRIX_MCFG8_ULBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG8) Undefined Length Burst Type */</span>
<a name="l00163"></a>00163 <span class="preprocessor">#define MATRIX_MCFG8_ULBT(value) ((MATRIX_MCFG8_ULBT_Msk &amp; ((value) &lt;&lt; MATRIX_MCFG8_ULBT_Pos)))</span>
<a name="l00164"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gacd65d6bb1b1580665f6b0161d10d986f">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define   MATRIX_MCFG8_ULBT_UNLTD_LENGTH (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG8) Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1-Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave. */</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaa36145b34d32e4ac18d3e11b2ea95467">00165</a> <span class="preprocessor">#define   MATRIX_MCFG8_ULBT_SINGLE_ACCESS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG8) Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence. */</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga08bd64fe7b07705fc2538b5eddfad723">00166</a> <span class="preprocessor">#define   MATRIX_MCFG8_ULBT_4BEAT_BURST (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG8) 4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats. */</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gae485963e5b2b9818b9577563b2dab85d">00167</a> <span class="preprocessor">#define   MATRIX_MCFG8_ULBT_8BEAT_BURST (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG8) 8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats. */</span>
<a name="l00168"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga747360e79614c49592b0bd84d3fe9b60">00168</a> <span class="preprocessor">#define   MATRIX_MCFG8_ULBT_16BEAT_BURST (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG8) 16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats. */</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaee9744ffea1409d93c88a896593e18f2">00169</a> <span class="preprocessor">#define   MATRIX_MCFG8_ULBT_32BEAT_BURST (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG8) 32-beat Burst -The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats. */</span>
<a name="l00170"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga68bc9a7728b76cf449e7918de9f78403">00170</a> <span class="preprocessor">#define   MATRIX_MCFG8_ULBT_64BEAT_BURST (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG8) 64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats. */</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga9a1b8ba6e77a85a29ba8a9a0700ed171">00171</a> <span class="preprocessor">#define   MATRIX_MCFG8_ULBT_128BEAT_BURST (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG8) 128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats. */</span>
<a name="l00172"></a>00172 <span class="comment">/* -------- MATRIX_MCFG9 : (MATRIX Offset: 0x0024) Master Configuration Register 9 -------- */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#define MATRIX_MCFG9_ULBT_Pos 0</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga8913a6d08d687f6c88f009b96648a81f">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_MCFG9_ULBT_Msk (0x7u &lt;&lt; MATRIX_MCFG9_ULBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG9) Undefined Length Burst Type */</span>
<a name="l00175"></a>00175 <span class="preprocessor">#define MATRIX_MCFG9_ULBT(value) ((MATRIX_MCFG9_ULBT_Msk &amp; ((value) &lt;&lt; MATRIX_MCFG9_ULBT_Pos)))</span>
<a name="l00176"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaaf3d72cf8ccb44db543693365a44dab9">00176</a> <span class="preprocessor"></span><span class="preprocessor">#define   MATRIX_MCFG9_ULBT_UNLTD_LENGTH (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG9) Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1-Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave. */</span>
<a name="l00177"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga99883cf89e4cdfa666791eb06897eb87">00177</a> <span class="preprocessor">#define   MATRIX_MCFG9_ULBT_SINGLE_ACCESS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG9) Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence. */</span>
<a name="l00178"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga43e3d3a492af1fc0f8c2eb368f561eac">00178</a> <span class="preprocessor">#define   MATRIX_MCFG9_ULBT_4BEAT_BURST (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG9) 4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats. */</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga3769c1e631e668e7c326206810acde36">00179</a> <span class="preprocessor">#define   MATRIX_MCFG9_ULBT_8BEAT_BURST (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG9) 8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats. */</span>
<a name="l00180"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gacf5ac8537b82b5d760846a93646e9d23">00180</a> <span class="preprocessor">#define   MATRIX_MCFG9_ULBT_16BEAT_BURST (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG9) 16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats. */</span>
<a name="l00181"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gae1a64b79f28ce9a256132178057f7afa">00181</a> <span class="preprocessor">#define   MATRIX_MCFG9_ULBT_32BEAT_BURST (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG9) 32-beat Burst -The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats. */</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga52e2f7908d153261b7bdfcb925f613ca">00182</a> <span class="preprocessor">#define   MATRIX_MCFG9_ULBT_64BEAT_BURST (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG9) 64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats. */</span>
<a name="l00183"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaf50cab86252b65a3adefd4274d7adbb2">00183</a> <span class="preprocessor">#define   MATRIX_MCFG9_ULBT_128BEAT_BURST (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG9) 128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats. */</span>
<a name="l00184"></a>00184 <span class="comment">/* -------- MATRIX_MCFG10 : (MATRIX Offset: 0x0028) Master Configuration Register 10 -------- */</span>
<a name="l00185"></a>00185 <span class="preprocessor">#define MATRIX_MCFG10_ULBT_Pos 0</span>
<a name="l00186"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaf4c509dab7673c2c25f94988b72ae2fe">00186</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_MCFG10_ULBT_Msk (0x7u &lt;&lt; MATRIX_MCFG10_ULBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG10) Undefined Length Burst Type */</span>
<a name="l00187"></a>00187 <span class="preprocessor">#define MATRIX_MCFG10_ULBT(value) ((MATRIX_MCFG10_ULBT_Msk &amp; ((value) &lt;&lt; MATRIX_MCFG10_ULBT_Pos)))</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gad14fba6d1b18f255e752df30569fb868">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define   MATRIX_MCFG10_ULBT_UNLTD_LENGTH (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG10) Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1-Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave. */</span>
<a name="l00189"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gad212161aa5e77816d8a7a4bd77b6f6c0">00189</a> <span class="preprocessor">#define   MATRIX_MCFG10_ULBT_SINGLE_ACCESS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG10) Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence. */</span>
<a name="l00190"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga7af0a04dff67ccfb7ab4de4ba7875ace">00190</a> <span class="preprocessor">#define   MATRIX_MCFG10_ULBT_4BEAT_BURST (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG10) 4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats. */</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gab25c687454a2f229f13bddeda65951f4">00191</a> <span class="preprocessor">#define   MATRIX_MCFG10_ULBT_8BEAT_BURST (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG10) 8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats. */</span>
<a name="l00192"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaa65ba25e4b1eece073bea98632a5e87e">00192</a> <span class="preprocessor">#define   MATRIX_MCFG10_ULBT_16BEAT_BURST (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG10) 16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats. */</span>
<a name="l00193"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga310cf2e8bf944e3132bd3b4dc74456be">00193</a> <span class="preprocessor">#define   MATRIX_MCFG10_ULBT_32BEAT_BURST (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG10) 32-beat Burst -The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats. */</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gac3026dc1841125fd22d0cc0975741b24">00194</a> <span class="preprocessor">#define   MATRIX_MCFG10_ULBT_64BEAT_BURST (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG10) 64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats. */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga64ce00f422011ff81ebf7d96d571fdb7">00195</a> <span class="preprocessor">#define   MATRIX_MCFG10_ULBT_128BEAT_BURST (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG10) 128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats. */</span>
<a name="l00196"></a>00196 <span class="comment">/* -------- MATRIX_MCFG11 : (MATRIX Offset: 0x002C) Master Configuration Register 11 -------- */</span>
<a name="l00197"></a>00197 <span class="preprocessor">#define MATRIX_MCFG11_ULBT_Pos 0</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gac8efc027d6da9b033ca98817dbbdf84f">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_MCFG11_ULBT_Msk (0x7u &lt;&lt; MATRIX_MCFG11_ULBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG11) Undefined Length Burst Type */</span>
<a name="l00199"></a>00199 <span class="preprocessor">#define MATRIX_MCFG11_ULBT(value) ((MATRIX_MCFG11_ULBT_Msk &amp; ((value) &lt;&lt; MATRIX_MCFG11_ULBT_Pos)))</span>
<a name="l00200"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaf60fa6b354152eaa9d610f4f53a2537c">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define   MATRIX_MCFG11_ULBT_UNLTD_LENGTH (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG11) Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next AHB 1-Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts.This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave. */</span>
<a name="l00201"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga334935e8e0285f3ea953a3124cd39bfd">00201</a> <span class="preprocessor">#define   MATRIX_MCFG11_ULBT_SINGLE_ACCESS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG11) Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence. */</span>
<a name="l00202"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga0c743b88aaa2ce0e0283ad1c0e25a0a8">00202</a> <span class="preprocessor">#define   MATRIX_MCFG11_ULBT_4BEAT_BURST (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG11) 4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats. */</span>
<a name="l00203"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaab1b191a6b67d2cff621571e46fa3590">00203</a> <span class="preprocessor">#define   MATRIX_MCFG11_ULBT_8BEAT_BURST (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG11) 8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats. */</span>
<a name="l00204"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga3eeeab90898aee12e7349c7f836ee337">00204</a> <span class="preprocessor">#define   MATRIX_MCFG11_ULBT_16BEAT_BURST (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG11) 16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats. */</span>
<a name="l00205"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga933235a5cb1e30381b8fb3d424e46a0a">00205</a> <span class="preprocessor">#define   MATRIX_MCFG11_ULBT_32BEAT_BURST (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG11) 32-beat Burst -The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats. */</span>
<a name="l00206"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaf3d7016974318986c15c86f73c8d0221">00206</a> <span class="preprocessor">#define   MATRIX_MCFG11_ULBT_64BEAT_BURST (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG11) 64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats. */</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga9d3a2f3d075688aae5d5a7627008199b">00207</a> <span class="preprocessor">#define   MATRIX_MCFG11_ULBT_128BEAT_BURST (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG11) 128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats. */</span>
<a name="l00208"></a>00208 <span class="comment">/* -------- MATRIX_SCFG[9] : (MATRIX Offset: 0x0040) Slave Configuration Register -------- */</span>
<a name="l00209"></a>00209 <span class="preprocessor">#define MATRIX_SCFG_SLOT_CYCLE_Pos 0</span>
<a name="l00210"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga1ec2b1d65bfe56e014a9e9ea6bd81eb6">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_SLOT_CYCLE_Msk (0x1ffu &lt;&lt; MATRIX_SCFG_SLOT_CYCLE_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_SCFG[9]) Maximum Bus Grant Duration for Masters */</span>
<a name="l00211"></a>00211 <span class="preprocessor">#define MATRIX_SCFG_SLOT_CYCLE(value) ((MATRIX_SCFG_SLOT_CYCLE_Msk &amp; ((value) &lt;&lt; MATRIX_SCFG_SLOT_CYCLE_Pos)))</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_DEFMSTR_TYPE_Pos 16</span>
<a name="l00213"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gae095872b0c604d21a97b49e765aa007a">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_DEFMSTR_TYPE_Msk (0x3u &lt;&lt; MATRIX_SCFG_DEFMSTR_TYPE_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_SCFG[9]) Default Master Type */</span>
<a name="l00214"></a>00214 <span class="preprocessor">#define MATRIX_SCFG_DEFMSTR_TYPE(value) ((MATRIX_SCFG_DEFMSTR_TYPE_Msk &amp; ((value) &lt;&lt; MATRIX_SCFG_DEFMSTR_TYPE_Pos)))</span>
<a name="l00215"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaa6edc1efa8f3fc131a2c48d959df99e4">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define   MATRIX_SCFG_DEFMSTR_TYPE_NONE (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MATRIX_SCFG[9]) No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in a one clock cycle latency for the first access of a burst transfer or for a single access. */</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gab6309467f784a362e9f4909995aa6c95">00216</a> <span class="preprocessor">#define   MATRIX_SCFG_DEFMSTR_TYPE_LAST (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MATRIX_SCFG[9]) Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having one clock cycle latency when the last master tries to access the slave again. */</span>
<a name="l00217"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga8d89957356611bdf1a256db82a84c465">00217</a> <span class="preprocessor">#define   MATRIX_SCFG_DEFMSTR_TYPE_FIXED (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (MATRIX_SCFG[9]) Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having one clock cycle latency when the fixed master tries to access the slave again. */</span>
<a name="l00218"></a>00218 <span class="preprocessor">#define MATRIX_SCFG_FIXED_DEFMSTR_Pos 18</span>
<a name="l00219"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaf1a2cf87724c9cc01ba7745ced4d4a29">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_FIXED_DEFMSTR_Msk (0xfu &lt;&lt; MATRIX_SCFG_FIXED_DEFMSTR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_SCFG[9]) Fixed Default Master */</span>
<a name="l00220"></a>00220 <span class="preprocessor">#define MATRIX_SCFG_FIXED_DEFMSTR(value) ((MATRIX_SCFG_FIXED_DEFMSTR_Msk &amp; ((value) &lt;&lt; MATRIX_SCFG_FIXED_DEFMSTR_Pos)))</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_PRAS : (MATRIX Offset: N/A) Priority Register A for Slave 0 -------- */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#define MATRIX_PRAS_M0PR_Pos 0</span>
<a name="l00223"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga285356be010d13e1940cab92b02e11cf">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M0PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M0PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 0 Priority */</span>
<a name="l00224"></a>00224 <span class="preprocessor">#define MATRIX_PRAS_M0PR(value) ((MATRIX_PRAS_M0PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M0PR_Pos)))</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M1PR_Pos 4</span>
<a name="l00226"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaba2c91e0b6fc34b390c4995b0846a0b3">00226</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M1PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M1PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 1 Priority */</span>
<a name="l00227"></a>00227 <span class="preprocessor">#define MATRIX_PRAS_M1PR(value) ((MATRIX_PRAS_M1PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M1PR_Pos)))</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M2PR_Pos 8</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga7e94d0d5abd69bebd8f252db2fd52002">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M2PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M2PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 2 Priority */</span>
<a name="l00230"></a>00230 <span class="preprocessor">#define MATRIX_PRAS_M2PR(value) ((MATRIX_PRAS_M2PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M2PR_Pos)))</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M3PR_Pos 12</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gac31d93fd163aa199195298367ab12cb5">00232</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M3PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M3PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 3 Priority */</span>
<a name="l00233"></a>00233 <span class="preprocessor">#define MATRIX_PRAS_M3PR(value) ((MATRIX_PRAS_M3PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M3PR_Pos)))</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M4PR_Pos 16</span>
<a name="l00235"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga747f029f3cd898f1c3f8817ac9b0e6f5">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M4PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M4PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 4 Priority */</span>
<a name="l00236"></a>00236 <span class="preprocessor">#define MATRIX_PRAS_M4PR(value) ((MATRIX_PRAS_M4PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M4PR_Pos)))</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M5PR_Pos 20</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga142e1d0ad3139cedadf31034f2b8b99d">00238</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M5PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M5PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 5 Priority */</span>
<a name="l00239"></a>00239 <span class="preprocessor">#define MATRIX_PRAS_M5PR(value) ((MATRIX_PRAS_M5PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M5PR_Pos)))</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M6PR_Pos 24</span>
<a name="l00241"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga6ab3cbb6215fd33158551d57fc283854">00241</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M6PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M6PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 6 Priority */</span>
<a name="l00242"></a>00242 <span class="preprocessor">#define MATRIX_PRAS_M6PR(value) ((MATRIX_PRAS_M6PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M6PR_Pos)))</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_PRBS : (MATRIX Offset: N/A) Priority Register B for Slave 0 -------- */</span>
<a name="l00244"></a>00244 <span class="preprocessor">#define MATRIX_PRBS_M8PR_Pos 0</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga155d7c6ae831c93b0df00878ad8fde05">00245</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRBS_M8PR_Msk (0x3u &lt;&lt; MATRIX_PRBS_M8PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRBS) Master 8 Priority */</span>
<a name="l00246"></a>00246 <span class="preprocessor">#define MATRIX_PRBS_M8PR(value) ((MATRIX_PRBS_M8PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRBS_M8PR_Pos)))</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRBS_M9PR_Pos 4</span>
<a name="l00248"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gad2f0da111e0aab457d5b2743709c2891">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRBS_M9PR_Msk (0x3u &lt;&lt; MATRIX_PRBS_M9PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRBS) Master 9 Priority */</span>
<a name="l00249"></a>00249 <span class="preprocessor">#define MATRIX_PRBS_M9PR(value) ((MATRIX_PRBS_M9PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRBS_M9PR_Pos)))</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRBS_M10PR_Pos 8</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gac9067448dbc1668599d2cc8c14de5106">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRBS_M10PR_Msk (0x3u &lt;&lt; MATRIX_PRBS_M10PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRBS) Master 10 Priority */</span>
<a name="l00252"></a>00252 <span class="preprocessor">#define MATRIX_PRBS_M10PR(value) ((MATRIX_PRBS_M10PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRBS_M10PR_Pos)))</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRBS_M11PR_Pos 12</span>
<a name="l00254"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga53459fc0a02424d721f8b674ab6a7429">00254</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRBS_M11PR_Msk (0x3u &lt;&lt; MATRIX_PRBS_M11PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRBS) Master 11 Priority */</span>
<a name="l00255"></a>00255 <span class="preprocessor">#define MATRIX_PRBS_M11PR(value) ((MATRIX_PRBS_M11PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRBS_M11PR_Pos)))</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_MRCR : (MATRIX Offset: 0x0100) Master Remap Control Register -------- */</span>
<a name="l00257"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaae81f6942c9b24e74a314efd1d72386a">00257</a> <span class="preprocessor">#define MATRIX_MRCR_RCB0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 0 */</span>
<a name="l00258"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaf5fdb3d9fe11b424ab3a64e91cf6a3e7">00258</a> <span class="preprocessor">#define MATRIX_MRCR_RCB1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 1 */</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga00351ef18a7ac1c085b9c6ff34c407b6">00259</a> <span class="preprocessor">#define MATRIX_MRCR_RCB2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 2 */</span>
<a name="l00260"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga02bc99e043ebde6c98ac53065fcdf586">00260</a> <span class="preprocessor">#define MATRIX_MRCR_RCB3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 3 */</span>
<a name="l00261"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaae904ef00f24da71b8b6805e78ab22e9">00261</a> <span class="preprocessor">#define MATRIX_MRCR_RCB4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 4 */</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga6cd4d938e52347adefdb0a875206d229">00262</a> <span class="preprocessor">#define MATRIX_MRCR_RCB5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 5 */</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga8fd30af2c60b0722e6448e99b793d0d6">00263</a> <span class="preprocessor">#define MATRIX_MRCR_RCB6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 6 */</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gad0bf8066b69cd6cd777ff6b5117ef108">00264</a> <span class="preprocessor">#define MATRIX_MRCR_RCB8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 8 */</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gafecaedb9f83bf43cadbcd24baa58ff43">00265</a> <span class="preprocessor">#define MATRIX_MRCR_RCB9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 9 */</span>
<a name="l00266"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gad782e22030a3133cb0d6a3030664bf0f">00266</a> <span class="preprocessor">#define MATRIX_MRCR_RCB10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 10 */</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga1cbcbb862ecff9a039a885ad9a80b732">00267</a> <span class="preprocessor">#define MATRIX_MRCR_RCB11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 11 */</span>
<a name="l00268"></a>00268 <span class="comment">/* -------- CCFG_CAN0 : (MATRIX Offset: 0x0110) CAN0 Configuration Register -------- */</span>
<a name="l00269"></a>00269 <span class="preprocessor">#define CCFG_CAN0_CAN0DMABA_Pos 16</span>
<a name="l00270"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga16ce309f038c92ae22b3b9ec99610d7c">00270</a> <span class="preprocessor"></span><span class="preprocessor">#define CCFG_CAN0_CAN0DMABA_Msk (0xffffu &lt;&lt; CCFG_CAN0_CAN0DMABA_Pos) </span><span class="comment">/**&lt; \brief (CCFG_CAN0) CAN0 DMA Base Address */</span>
<a name="l00271"></a>00271 <span class="preprocessor">#define CCFG_CAN0_CAN0DMABA(value) ((CCFG_CAN0_CAN0DMABA_Msk &amp; ((value) &lt;&lt; CCFG_CAN0_CAN0DMABA_Pos)))</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="comment">/* -------- CCFG_SYSIO : (MATRIX Offset: 0x0114) System I/O and CAN1 Configuration Register -------- */</span>
<a name="l00273"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga59a09a374bab5cbed270d5aace8082bc">00273</a> <span class="preprocessor">#define CCFG_SYSIO_SYSIO4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (CCFG_SYSIO) PB4 or TDI Assignment */</span>
<a name="l00274"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga7700a8793de58ee46189b3af593300ca">00274</a> <span class="preprocessor">#define CCFG_SYSIO_SYSIO5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (CCFG_SYSIO) PB5 or TDO/TRACESWO Assignment */</span>
<a name="l00275"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga2ed6a8e8801f4a9f5751e5cdaa6a7615">00275</a> <span class="preprocessor">#define CCFG_SYSIO_SYSIO6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (CCFG_SYSIO) PB6 or TMS/SWDIO Assignment */</span>
<a name="l00276"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga28b95aaca8e016fcacd6042b589a1084">00276</a> <span class="preprocessor">#define CCFG_SYSIO_SYSIO7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (CCFG_SYSIO) PB7 or TCK/SWCLK Assignment */</span>
<a name="l00277"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga9e6590c0ddc9425df1a4eefaf2b041e4">00277</a> <span class="preprocessor">#define CCFG_SYSIO_SYSIO12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (CCFG_SYSIO) PB12 or ERASE Assignment */</span>
<a name="l00278"></a>00278 <span class="preprocessor">#define CCFG_SYSIO_CAN1DMABA_Pos 16</span>
<a name="l00279"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga2c89fbda7d21b335d5be42d5dd6c6ce7">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define CCFG_SYSIO_CAN1DMABA_Msk (0xffffu &lt;&lt; CCFG_SYSIO_CAN1DMABA_Pos) </span><span class="comment">/**&lt; \brief (CCFG_SYSIO) CAN1 DMA Base Address */</span>
<a name="l00280"></a>00280 <span class="preprocessor">#define CCFG_SYSIO_CAN1DMABA(value) ((CCFG_SYSIO_CAN1DMABA_Msk &amp; ((value) &lt;&lt; CCFG_SYSIO_CAN1DMABA_Pos)))</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="comment">/* -------- CCFG_SMCNFCS : (MATRIX Offset: 0x0124) SMC NAND Flash Chip Select Configuration Register -------- */</span>
<a name="l00282"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gabd95ec8866de0fb2ae4d7c7bccfa0f01">00282</a> <span class="preprocessor">#define CCFG_SMCNFCS_SMC_NFCS0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CCFG_SMCNFCS) SMC NAND Flash Chip Select 0 Assignment */</span>
<a name="l00283"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gadc59188f4e84386939f05c38eef900b1">00283</a> <span class="preprocessor">#define CCFG_SMCNFCS_SMC_NFCS1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (CCFG_SMCNFCS) SMC NAND Flash Chip Select 1 Assignment */</span>
<a name="l00284"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga1cd07efe97528a43e07007a05c44fe7a">00284</a> <span class="preprocessor">#define CCFG_SMCNFCS_SMC_NFCS2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (CCFG_SMCNFCS) SMC NAND Flash Chip Select 2 Assignment */</span>
<a name="l00285"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga09bdc6a5dde71677033a4644f0746969">00285</a> <span class="preprocessor">#define CCFG_SMCNFCS_SMC_NFCS3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (CCFG_SMCNFCS) SMC NAND Flash Chip Select 3 Assignment */</span>
<a name="l00286"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga6ad5dc553fea2b2524e9d2d16ee3d9dc">00286</a> <span class="preprocessor">#define CCFG_SMCNFCS_SDRAMEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (CCFG_SMCNFCS) SDRAM Enable */</span>
<a name="l00287"></a>00287 <span class="comment">/* -------- MATRIX_WPMR : (MATRIX Offset: 0x01E4) Write Protection Mode Register -------- */</span>
<a name="l00288"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga3b3a00ffe1bc6b9a1a1ea9cbe2a7be56">00288</a> <span class="preprocessor">#define MATRIX_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_WPMR) Write Protection Enable */</span>
<a name="l00289"></a>00289 <span class="preprocessor">#define MATRIX_WPMR_WPKEY_Pos 8</span>
<a name="l00290"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaf666194f435ad53147255ed669f1db23">00290</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; MATRIX_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_WPMR) Write Protection Key */</span>
<a name="l00291"></a>00291 <span class="preprocessor">#define MATRIX_WPMR_WPKEY(value) ((MATRIX_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; MATRIX_WPMR_WPKEY_Pos)))</span>
<a name="l00292"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gac0f5c40f5ac50e2dc706131b48fd35b7">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define   MATRIX_WPMR_WPKEY_PASSWD (0x4D4154u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MATRIX_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0. */</span>
<a name="l00293"></a>00293 <span class="comment">/* -------- MATRIX_WPSR : (MATRIX Offset: 0x01E8) Write Protection Status Register -------- */</span>
<a name="l00294"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#ga19270466607c89e151520034e1af4174">00294</a> <span class="preprocessor">#define MATRIX_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_WPSR) Write Protection Violation Status */</span>
<a name="l00295"></a>00295 <span class="preprocessor">#define MATRIX_WPSR_WPVSRC_Pos 8</span>
<a name="l00296"></a><a class="code" href="group___s_a_m_e70___m_a_t_r_i_x.html#gaea8d53a013b472fdfeda880b11af1d0f">00296</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; MATRIX_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_WPSR) Write Protection Violation Source */</span>
<a name="l00297"></a>00297 <span class="comment"></span>
<a name="l00298"></a>00298 <span class="comment">/*@}*/</span>
<a name="l00299"></a>00299 
<a name="l00300"></a>00300 
<a name="l00301"></a>00301 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_MATRIX_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
