$date
	Sat Oct 22 23:22:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#664199
b1 !
1"
#664202
b1 &
b1 %
1$
#664203
0"
#664206
1#
#664210
b0 &
b0 %
0#
0$
#1686334
b1010 &
b1010 %
1$
b1010 !
1"
#1686335
0"
#1686338
b101 &
b101 %
#1686342
b10000 &
b10000 %
#1686346
b1000 &
b1000 %
#1686350
b100 &
b100 %
#1686354
b10 &
b10 %
#1686358
b1 &
1#
b1 %
#1686362
b0 &
b0 %
0#
0$
#2711947
b11001 !
1"
#2711950
b11001 &
b11001 %
1$
#2711951
0"
#2711954
b1001100 &
b1001100 %
#2711958
b100110 &
b100110 %
#2711962
b10011 &
b10011 %
#2711966
b111010 &
b111010 %
#2711970
b11101 &
b11101 %
#2711974
b1011000 &
b1011000 %
#2711978
b101100 &
b101100 %
#2711982
b10110 &
b10110 %
#2711986
b1011 &
b1011 %
#2711990
b100010 &
b100010 %
#2711994
b10001 &
b10001 %
#2711998
b110100 &
b110100 %
#2712002
b11010 &
b11010 %
#2712006
b1101 &
b1101 %
#2712010
b101000 &
b101000 %
#2712014
b10100 &
b10100 %
#2712018
b1010 &
b1010 %
#2712022
b101 &
b101 %
#2712026
b10000 &
b10000 %
#2712030
b1000 &
b1000 %
#2712034
b100 &
b100 %
#2712038
b10 &
b10 %
#2712042
b1 &
b1 %
1#
#2712046
b0 &
0#
b0 %
0$
#4500012
