|IRL_Test
Loaded <= IRL_Machine:inst.All_Registers_Loaded
Clock => switch_debouncer:inst3.Manual
Auto_Clock => switch_debouncer:inst3.Automatic
Move => inst1.IN0
In[0] => IRL_Machine:inst.User_In[0]
In[1] => IRL_Machine:inst.User_In[1]
In[2] => IRL_Machine:inst.User_In[2]
In[3] => IRL_Machine:inst.User_In[3]
Input_Valid <= IRL_Machine:inst.Valid_Input
Out0[0] <= seven_seg_decoder:inst8.Y[0]
Out0[1] <= seven_seg_decoder:inst8.Y[1]
Out0[2] <= seven_seg_decoder:inst8.Y[2]
Out0[3] <= seven_seg_decoder:inst8.Y[3]
Out0[4] <= seven_seg_decoder:inst8.Y[4]
Out0[5] <= seven_seg_decoder:inst8.Y[5]
Out0[6] <= seven_seg_decoder:inst8.Y[6]
Register[0] <= IRL_Machine:inst.Register_Selected[0]
Register[1] <= IRL_Machine:inst.Register_Selected[1]
Register[2] <= IRL_Machine:inst.Register_Selected[2]
Register[3] <= IRL_Machine:inst.Register_Selected[3]


|IRL_Test|IRL_Machine:inst
All_Registers_Loaded <= Output_Logic_IRL:sadfsdaf.Loaded
Clock => inst7.CLK
Clock => inst8.CLK
Clock => inst9.CLK
User_In[0] => LR_Machine:klasdjf.In[0]
User_In[1] => LR_Machine:klasdjf.In[1]
User_In[2] => LR_Machine:klasdjf.In[2]
User_In[3] => LR_Machine:klasdjf.In[3]
Input_Select => Input_Logic_IRL:inst.select
Valid_Input <= LR_Machine:klasdjf.Accepted
Register_Input[0] <= LR_Machine:klasdjf.User_Input[0]
Register_Input[1] <= LR_Machine:klasdjf.User_Input[1]
Register_Input[2] <= LR_Machine:klasdjf.User_Input[2]
Register_Input[3] <= LR_Machine:klasdjf.User_Input[3]
Register_Selected[0] <= Output_Logic_IRL:sadfsdaf.Select[0]
Register_Selected[1] <= Output_Logic_IRL:sadfsdaf.Select[1]
Register_Selected[2] <= Output_Logic_IRL:sadfsdaf.Select[2]
Register_Selected[3] <= Output_Logic_IRL:sadfsdaf.Select[3]


|IRL_Test|IRL_Machine:inst|Output_Logic_IRL:sadfsdaf
y[0] => Decoder0.IN2
y[1] => Decoder0.IN1
y[2] => Decoder0.IN0
Loaded <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
Select[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Select[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Select[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Select[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|IRL_Test|IRL_Machine:inst|Input_Logic_IRL:inst
accepted => X.OUTPUTSELECT
accepted => X.OUTPUTSELECT
accepted => X.OUTPUTSELECT
select => X.OUTPUTSELECT
select => X.OUTPUTSELECT
select => X.OUTPUTSELECT
y[0] => Decoder0.IN2
y[0] => Decoder1.IN1
y[0] => X.DATAA
y[0] => X.DATAA
y[0] => X.DATAA
y[1] => Decoder0.IN1
y[1] => X.DATAA
y[1] => X.DATAA
y[1] => X.DATAA
y[2] => Decoder0.IN0
y[2] => Decoder1.IN0
y[2] => X.DATAA
y[2] => X.DATAA
y[2] => X.DATAA
d => X.OUTPUTSELECT
d => X.OUTPUTSELECT
d => X.OUTPUTSELECT
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE


|IRL_Test|IRL_Machine:inst|LR_Machine:klasdjf
Accepted <= Logic_LR:inst.W
In[0] => Logic_LR:inst.x[0]
In[1] => Logic_LR:inst.x[1]
In[2] => Logic_LR:inst.x[2]
In[3] => Logic_LR:inst.x[3]
User_Input[0] <= Logic_LR:inst.In[0]
User_Input[1] <= Logic_LR:inst.In[1]
User_Input[2] <= Logic_LR:inst.In[2]
User_Input[3] <= Logic_LR:inst.In[3]


|IRL_Test|IRL_Machine:inst|LR_Machine:klasdjf|Logic_LR:inst
x[0] => W.IN1
x[0] => In.IN1
x[1] => W.IN1
x[1] => In.IN1
x[2] => W.IN0
x[2] => In.IN1
x[3] => W.IN1
x[3] => In.IN1
W <= W.DB_MAX_OUTPUT_PORT_TYPE
In[0] <= In.DB_MAX_OUTPUT_PORT_TYPE
In[1] <= In.DB_MAX_OUTPUT_PORT_TYPE
In[2] <= In.DB_MAX_OUTPUT_PORT_TYPE
In[3] <= In.DB_MAX_OUTPUT_PORT_TYPE


|IRL_Test|switch_debouncer:inst3
Smooth <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Automatic => clock_divider_1024:inst.CLK_IN
Manual => inst2.DATAIN


|IRL_Test|switch_debouncer:inst3|clock_divider_1024:inst1
CLK_OUT <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_IN => inst7.CLK
CLK_IN => inst8.CLK
CLK_IN => inst9.CLK
CLK_IN => inst10.CLK


|IRL_Test|switch_debouncer:inst3|clock_divider_1024:inst
CLK_OUT <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_IN => inst7.CLK
CLK_IN => inst8.CLK
CLK_IN => inst9.CLK
CLK_IN => inst10.CLK


|IRL_Test|seven_seg_decoder:inst8
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
Y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


