set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {con_signal.vo con_signal_v.sdo}}
}
