
zephyr.elf:     file format elf32-littlearm


Disassembly of section .boot2:

10000000 <.boot2>:
10000000:	4b32b500 	.word	0x4b32b500
10000004:	60582021 	.word	0x60582021
10000008:	21026898 	.word	0x21026898
1000000c:	60984388 	.word	0x60984388
10000010:	611860d8 	.word	0x611860d8
10000014:	4b2e6158 	.word	0x4b2e6158
10000018:	60992100 	.word	0x60992100
1000001c:	61592104 	.word	0x61592104
10000020:	22f02101 	.word	0x22f02101
10000024:	492b5099 	.word	0x492b5099
10000028:	21016019 	.word	0x21016019
1000002c:	20356099 	.word	0x20356099
10000030:	f844f000 	.word	0xf844f000
10000034:	42902202 	.word	0x42902202
10000038:	2106d014 	.word	0x2106d014
1000003c:	f0006619 	.word	0xf0006619
10000040:	6e19f834 	.word	0x6e19f834
10000044:	66192101 	.word	0x66192101
10000048:	66182000 	.word	0x66182000
1000004c:	f000661a 	.word	0xf000661a
10000050:	6e19f82c 	.word	0x6e19f82c
10000054:	6e196e19 	.word	0x6e196e19
10000058:	f0002005 	.word	0xf0002005
1000005c:	2101f82f 	.word	0x2101f82f
10000060:	d1f94208 	.word	0xd1f94208
10000064:	60992100 	.word	0x60992100
10000068:	6019491b 	.word	0x6019491b
1000006c:	60592100 	.word	0x60592100
10000070:	481b491a 	.word	0x481b491a
10000074:	21016001 	.word	0x21016001
10000078:	21eb6099 	.word	0x21eb6099
1000007c:	21a06619 	.word	0x21a06619
10000080:	f0006619 	.word	0xf0006619
10000084:	2100f812 	.word	0x2100f812
10000088:	49166099 	.word	0x49166099
1000008c:	60014814 	.word	0x60014814
10000090:	60992101 	.word	0x60992101
10000094:	2800bc01 	.word	0x2800bc01
10000098:	4700d000 	.word	0x4700d000
1000009c:	49134812 	.word	0x49134812
100000a0:	c8036008 	.word	0xc8036008
100000a4:	8808f380 	.word	0x8808f380
100000a8:	b5034708 	.word	0xb5034708
100000ac:	20046a99 	.word	0x20046a99
100000b0:	d0fb4201 	.word	0xd0fb4201
100000b4:	42012001 	.word	0x42012001
100000b8:	bd03d1f8 	.word	0xbd03d1f8
100000bc:	6618b502 	.word	0x6618b502
100000c0:	f7ff6618 	.word	0xf7ff6618
100000c4:	6e18fff2 	.word	0x6e18fff2
100000c8:	bd026e18 	.word	0xbd026e18
100000cc:	40020000 	.word	0x40020000
100000d0:	18000000 	.word	0x18000000
100000d4:	00070000 	.word	0x00070000
100000d8:	005f0300 	.word	0x005f0300
100000dc:	00002221 	.word	0x00002221
100000e0:	180000f4 	.word	0x180000f4
100000e4:	a0002022 	.word	0xa0002022
100000e8:	10000100 	.word	0x10000100
100000ec:	e000ed08 	.word	0xe000ed08
	...
100000fc:	d58f0b07 	.word	0xd58f0b07

Disassembly of section rom_start:

10000100 <_vector_table>:
10000100:	20000ea0 10002805 10003e7d 100027c1     ... .(..}>...'..
	...
1000012c:	1000268d 00000000 00000000 1000262d     .&..........-&..
1000013c:	10002c65                                e,..

10000140 <_irq_vector_table>:
10000140:	100026fd 100026fd 100026fd 100026fd     .&...&...&...&..
10000150:	100026fd 100026fd 100026fd 100026fd     .&...&...&...&..
10000160:	100026fd 100026fd 100026fd 100026fd     .&...&...&...&..
10000170:	100026fd 100026fd 100026fd 100026fd     .&...&...&...&..
10000180:	100026fd 100026fd 100026fd 100026fd     .&...&...&...&..
10000190:	100026fd 100026fd 100026fd 100026fd     .&...&...&...&..
100001a0:	100026fd 100026fd                       .&...&..

Disassembly of section text:

100001a8 <__gnu_thumb1_case_uqi>:
100001a8:	b402      	push	{r1}
100001aa:	4671      	mov	r1, lr
100001ac:	0849      	lsrs	r1, r1, #1
100001ae:	0049      	lsls	r1, r1, #1
100001b0:	5c09      	ldrb	r1, [r1, r0]
100001b2:	0049      	lsls	r1, r1, #1
100001b4:	448e      	add	lr, r1
100001b6:	bc02      	pop	{r1}
100001b8:	4770      	bx	lr
100001ba:	46c0      	nop			; (mov r8, r8)

100001bc <__gnu_thumb1_case_shi>:
100001bc:	b403      	push	{r0, r1}
100001be:	4671      	mov	r1, lr
100001c0:	0849      	lsrs	r1, r1, #1
100001c2:	0040      	lsls	r0, r0, #1
100001c4:	0049      	lsls	r1, r1, #1
100001c6:	5e09      	ldrsh	r1, [r1, r0]
100001c8:	0049      	lsls	r1, r1, #1
100001ca:	448e      	add	lr, r1
100001cc:	bc03      	pop	{r0, r1}
100001ce:	4770      	bx	lr

100001d0 <__udivsi3>:
100001d0:	2900      	cmp	r1, #0
100001d2:	d034      	beq.n	1000023e <.udivsi3_skip_div0_test+0x6a>

100001d4 <.udivsi3_skip_div0_test>:
100001d4:	2301      	movs	r3, #1
100001d6:	2200      	movs	r2, #0
100001d8:	b410      	push	{r4}
100001da:	4288      	cmp	r0, r1
100001dc:	d32c      	bcc.n	10000238 <.udivsi3_skip_div0_test+0x64>
100001de:	2401      	movs	r4, #1
100001e0:	0724      	lsls	r4, r4, #28
100001e2:	42a1      	cmp	r1, r4
100001e4:	d204      	bcs.n	100001f0 <.udivsi3_skip_div0_test+0x1c>
100001e6:	4281      	cmp	r1, r0
100001e8:	d202      	bcs.n	100001f0 <.udivsi3_skip_div0_test+0x1c>
100001ea:	0109      	lsls	r1, r1, #4
100001ec:	011b      	lsls	r3, r3, #4
100001ee:	e7f8      	b.n	100001e2 <.udivsi3_skip_div0_test+0xe>
100001f0:	00e4      	lsls	r4, r4, #3
100001f2:	42a1      	cmp	r1, r4
100001f4:	d204      	bcs.n	10000200 <.udivsi3_skip_div0_test+0x2c>
100001f6:	4281      	cmp	r1, r0
100001f8:	d202      	bcs.n	10000200 <.udivsi3_skip_div0_test+0x2c>
100001fa:	0049      	lsls	r1, r1, #1
100001fc:	005b      	lsls	r3, r3, #1
100001fe:	e7f8      	b.n	100001f2 <.udivsi3_skip_div0_test+0x1e>
10000200:	4288      	cmp	r0, r1
10000202:	d301      	bcc.n	10000208 <.udivsi3_skip_div0_test+0x34>
10000204:	1a40      	subs	r0, r0, r1
10000206:	431a      	orrs	r2, r3
10000208:	084c      	lsrs	r4, r1, #1
1000020a:	42a0      	cmp	r0, r4
1000020c:	d302      	bcc.n	10000214 <.udivsi3_skip_div0_test+0x40>
1000020e:	1b00      	subs	r0, r0, r4
10000210:	085c      	lsrs	r4, r3, #1
10000212:	4322      	orrs	r2, r4
10000214:	088c      	lsrs	r4, r1, #2
10000216:	42a0      	cmp	r0, r4
10000218:	d302      	bcc.n	10000220 <.udivsi3_skip_div0_test+0x4c>
1000021a:	1b00      	subs	r0, r0, r4
1000021c:	089c      	lsrs	r4, r3, #2
1000021e:	4322      	orrs	r2, r4
10000220:	08cc      	lsrs	r4, r1, #3
10000222:	42a0      	cmp	r0, r4
10000224:	d302      	bcc.n	1000022c <.udivsi3_skip_div0_test+0x58>
10000226:	1b00      	subs	r0, r0, r4
10000228:	08dc      	lsrs	r4, r3, #3
1000022a:	4322      	orrs	r2, r4
1000022c:	2800      	cmp	r0, #0
1000022e:	d003      	beq.n	10000238 <.udivsi3_skip_div0_test+0x64>
10000230:	091b      	lsrs	r3, r3, #4
10000232:	d001      	beq.n	10000238 <.udivsi3_skip_div0_test+0x64>
10000234:	0909      	lsrs	r1, r1, #4
10000236:	e7e3      	b.n	10000200 <.udivsi3_skip_div0_test+0x2c>
10000238:	0010      	movs	r0, r2
1000023a:	bc10      	pop	{r4}
1000023c:	4770      	bx	lr
1000023e:	b501      	push	{r0, lr}
10000240:	2000      	movs	r0, #0
10000242:	f000 f80b 	bl	1000025c <__aeabi_idiv0>
10000246:	bd02      	pop	{r1, pc}

10000248 <__aeabi_uidivmod>:
10000248:	2900      	cmp	r1, #0
1000024a:	d0f8      	beq.n	1000023e <.udivsi3_skip_div0_test+0x6a>
1000024c:	b503      	push	{r0, r1, lr}
1000024e:	f7ff ffc1 	bl	100001d4 <.udivsi3_skip_div0_test>
10000252:	bc0e      	pop	{r1, r2, r3}
10000254:	4342      	muls	r2, r0
10000256:	1a89      	subs	r1, r1, r2
10000258:	4718      	bx	r3
1000025a:	46c0      	nop			; (mov r8, r8)

1000025c <__aeabi_idiv0>:
1000025c:	4770      	bx	lr
1000025e:	46c0      	nop			; (mov r8, r8)

10000260 <__aeabi_cdrcmple>:
10000260:	4684      	mov	ip, r0
10000262:	0010      	movs	r0, r2
10000264:	4662      	mov	r2, ip
10000266:	468c      	mov	ip, r1
10000268:	0019      	movs	r1, r3
1000026a:	4663      	mov	r3, ip
1000026c:	e000      	b.n	10000270 <__aeabi_cdcmpeq>
1000026e:	46c0      	nop			; (mov r8, r8)

10000270 <__aeabi_cdcmpeq>:
10000270:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10000272:	f000 fd57 	bl	10000d24 <__ledf2>
10000276:	2800      	cmp	r0, #0
10000278:	d401      	bmi.n	1000027e <__aeabi_cdcmpeq+0xe>
1000027a:	2100      	movs	r1, #0
1000027c:	42c8      	cmn	r0, r1
1000027e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10000280 <__aeabi_dcmpeq>:
10000280:	b510      	push	{r4, lr}
10000282:	f000 fc97 	bl	10000bb4 <__eqdf2>
10000286:	4240      	negs	r0, r0
10000288:	3001      	adds	r0, #1
1000028a:	bd10      	pop	{r4, pc}

1000028c <__aeabi_dcmplt>:
1000028c:	b510      	push	{r4, lr}
1000028e:	f000 fd49 	bl	10000d24 <__ledf2>
10000292:	2800      	cmp	r0, #0
10000294:	db01      	blt.n	1000029a <__aeabi_dcmplt+0xe>
10000296:	2000      	movs	r0, #0
10000298:	bd10      	pop	{r4, pc}
1000029a:	2001      	movs	r0, #1
1000029c:	bd10      	pop	{r4, pc}
1000029e:	46c0      	nop			; (mov r8, r8)

100002a0 <__aeabi_dcmple>:
100002a0:	b510      	push	{r4, lr}
100002a2:	f000 fd3f 	bl	10000d24 <__ledf2>
100002a6:	2800      	cmp	r0, #0
100002a8:	dd01      	ble.n	100002ae <__aeabi_dcmple+0xe>
100002aa:	2000      	movs	r0, #0
100002ac:	bd10      	pop	{r4, pc}
100002ae:	2001      	movs	r0, #1
100002b0:	bd10      	pop	{r4, pc}
100002b2:	46c0      	nop			; (mov r8, r8)

100002b4 <__aeabi_dcmpgt>:
100002b4:	b510      	push	{r4, lr}
100002b6:	f000 fcbf 	bl	10000c38 <__gedf2>
100002ba:	2800      	cmp	r0, #0
100002bc:	dc01      	bgt.n	100002c2 <__aeabi_dcmpgt+0xe>
100002be:	2000      	movs	r0, #0
100002c0:	bd10      	pop	{r4, pc}
100002c2:	2001      	movs	r0, #1
100002c4:	bd10      	pop	{r4, pc}
100002c6:	46c0      	nop			; (mov r8, r8)

100002c8 <__aeabi_dcmpge>:
100002c8:	b510      	push	{r4, lr}
100002ca:	f000 fcb5 	bl	10000c38 <__gedf2>
100002ce:	2800      	cmp	r0, #0
100002d0:	da01      	bge.n	100002d6 <__aeabi_dcmpge+0xe>
100002d2:	2000      	movs	r0, #0
100002d4:	bd10      	pop	{r4, pc}
100002d6:	2001      	movs	r0, #1
100002d8:	bd10      	pop	{r4, pc}
100002da:	46c0      	nop			; (mov r8, r8)

100002dc <__clzsi2>:
100002dc:	211c      	movs	r1, #28
100002de:	2301      	movs	r3, #1
100002e0:	041b      	lsls	r3, r3, #16
100002e2:	4298      	cmp	r0, r3
100002e4:	d301      	bcc.n	100002ea <__clzsi2+0xe>
100002e6:	0c00      	lsrs	r0, r0, #16
100002e8:	3910      	subs	r1, #16
100002ea:	0a1b      	lsrs	r3, r3, #8
100002ec:	4298      	cmp	r0, r3
100002ee:	d301      	bcc.n	100002f4 <__clzsi2+0x18>
100002f0:	0a00      	lsrs	r0, r0, #8
100002f2:	3908      	subs	r1, #8
100002f4:	091b      	lsrs	r3, r3, #4
100002f6:	4298      	cmp	r0, r3
100002f8:	d301      	bcc.n	100002fe <__clzsi2+0x22>
100002fa:	0900      	lsrs	r0, r0, #4
100002fc:	3904      	subs	r1, #4
100002fe:	a202      	add	r2, pc, #8	; (adr r2, 10000308 <__clzsi2+0x2c>)
10000300:	5c10      	ldrb	r0, [r2, r0]
10000302:	1840      	adds	r0, r0, r1
10000304:	4770      	bx	lr
10000306:	46c0      	nop			; (mov r8, r8)
10000308:	02020304 	.word	0x02020304
1000030c:	01010101 	.word	0x01010101
	...

10000318 <__aeabi_uldivmod>:
10000318:	2b00      	cmp	r3, #0
1000031a:	d111      	bne.n	10000340 <__aeabi_uldivmod+0x28>
1000031c:	2a00      	cmp	r2, #0
1000031e:	d10f      	bne.n	10000340 <__aeabi_uldivmod+0x28>
10000320:	2900      	cmp	r1, #0
10000322:	d100      	bne.n	10000326 <__aeabi_uldivmod+0xe>
10000324:	2800      	cmp	r0, #0
10000326:	d002      	beq.n	1000032e <__aeabi_uldivmod+0x16>
10000328:	2100      	movs	r1, #0
1000032a:	43c9      	mvns	r1, r1
1000032c:	0008      	movs	r0, r1
1000032e:	b407      	push	{r0, r1, r2}
10000330:	4802      	ldr	r0, [pc, #8]	; (1000033c <__aeabi_uldivmod+0x24>)
10000332:	a102      	add	r1, pc, #8	; (adr r1, 1000033c <__aeabi_uldivmod+0x24>)
10000334:	1840      	adds	r0, r0, r1
10000336:	9002      	str	r0, [sp, #8]
10000338:	bd03      	pop	{r0, r1, pc}
1000033a:	46c0      	nop			; (mov r8, r8)
1000033c:	ffffff21 	.word	0xffffff21
10000340:	b403      	push	{r0, r1}
10000342:	4668      	mov	r0, sp
10000344:	b501      	push	{r0, lr}
10000346:	9802      	ldr	r0, [sp, #8]
10000348:	f001 fc24 	bl	10001b94 <__udivmoddi4>
1000034c:	9b01      	ldr	r3, [sp, #4]
1000034e:	469e      	mov	lr, r3
10000350:	b002      	add	sp, #8
10000352:	bc0c      	pop	{r2, r3}
10000354:	4770      	bx	lr
10000356:	46c0      	nop			; (mov r8, r8)

10000358 <__aeabi_f2ulz>:
10000358:	b5d0      	push	{r4, r6, r7, lr}
1000035a:	f001 fab9 	bl	100018d0 <__aeabi_f2d>
1000035e:	2200      	movs	r2, #0
10000360:	4b0b      	ldr	r3, [pc, #44]	; (10000390 <__aeabi_f2ulz+0x38>)
10000362:	0006      	movs	r6, r0
10000364:	000f      	movs	r7, r1
10000366:	f000 fd55 	bl	10000e14 <__aeabi_dmul>
1000036a:	f001 fba3 	bl	10001ab4 <__aeabi_d2uiz>
1000036e:	0004      	movs	r4, r0
10000370:	f001 fa8e 	bl	10001890 <__aeabi_ui2d>
10000374:	2200      	movs	r2, #0
10000376:	4b07      	ldr	r3, [pc, #28]	; (10000394 <__aeabi_f2ulz+0x3c>)
10000378:	f000 fd4c 	bl	10000e14 <__aeabi_dmul>
1000037c:	0002      	movs	r2, r0
1000037e:	000b      	movs	r3, r1
10000380:	0030      	movs	r0, r6
10000382:	0039      	movs	r1, r7
10000384:	f000 ff70 	bl	10001268 <__aeabi_dsub>
10000388:	f001 fb94 	bl	10001ab4 <__aeabi_d2uiz>
1000038c:	0021      	movs	r1, r4
1000038e:	bdd0      	pop	{r4, r6, r7, pc}
10000390:	3df00000 	.word	0x3df00000
10000394:	41f00000 	.word	0x41f00000

10000398 <__aeabi_fdiv>:
10000398:	b5f0      	push	{r4, r5, r6, r7, lr}
1000039a:	0fc3      	lsrs	r3, r0, #31
1000039c:	b085      	sub	sp, #20
1000039e:	0244      	lsls	r4, r0, #9
100003a0:	0045      	lsls	r5, r0, #1
100003a2:	1c0f      	adds	r7, r1, #0
100003a4:	0a64      	lsrs	r4, r4, #9
100003a6:	0e2d      	lsrs	r5, r5, #24
100003a8:	9303      	str	r3, [sp, #12]
100003aa:	9302      	str	r3, [sp, #8]
100003ac:	d00a      	beq.n	100003c4 <__aeabi_fdiv+0x2c>
100003ae:	2dff      	cmp	r5, #255	; 0xff
100003b0:	d03b      	beq.n	1000042a <__aeabi_fdiv+0x92>
100003b2:	2380      	movs	r3, #128	; 0x80
100003b4:	00e4      	lsls	r4, r4, #3
100003b6:	04db      	lsls	r3, r3, #19
100003b8:	431c      	orrs	r4, r3
100003ba:	2300      	movs	r3, #0
100003bc:	3d7f      	subs	r5, #127	; 0x7f
100003be:	9501      	str	r5, [sp, #4]
100003c0:	9300      	str	r3, [sp, #0]
100003c2:	e00e      	b.n	100003e2 <__aeabi_fdiv+0x4a>
100003c4:	2301      	movs	r3, #1
100003c6:	9401      	str	r4, [sp, #4]
100003c8:	9300      	str	r3, [sp, #0]
100003ca:	2c00      	cmp	r4, #0
100003cc:	d009      	beq.n	100003e2 <__aeabi_fdiv+0x4a>
100003ce:	0020      	movs	r0, r4
100003d0:	f7ff ff84 	bl	100002dc <__clzsi2>
100003d4:	1f43      	subs	r3, r0, #5
100003d6:	409c      	lsls	r4, r3
100003d8:	2376      	movs	r3, #118	; 0x76
100003da:	425b      	negs	r3, r3
100003dc:	1a1b      	subs	r3, r3, r0
100003de:	9301      	str	r3, [sp, #4]
100003e0:	9500      	str	r5, [sp, #0]
100003e2:	027d      	lsls	r5, r7, #9
100003e4:	007e      	lsls	r6, r7, #1
100003e6:	0a6d      	lsrs	r5, r5, #9
100003e8:	0e36      	lsrs	r6, r6, #24
100003ea:	0fff      	lsrs	r7, r7, #31
100003ec:	2e00      	cmp	r6, #0
100003ee:	d023      	beq.n	10000438 <__aeabi_fdiv+0xa0>
100003f0:	2eff      	cmp	r6, #255	; 0xff
100003f2:	d02e      	beq.n	10000452 <__aeabi_fdiv+0xba>
100003f4:	2380      	movs	r3, #128	; 0x80
100003f6:	00ed      	lsls	r5, r5, #3
100003f8:	04db      	lsls	r3, r3, #19
100003fa:	431d      	orrs	r5, r3
100003fc:	0033      	movs	r3, r6
100003fe:	3b7f      	subs	r3, #127	; 0x7f
10000400:	2200      	movs	r2, #0
10000402:	9801      	ldr	r0, [sp, #4]
10000404:	9903      	ldr	r1, [sp, #12]
10000406:	1ac3      	subs	r3, r0, r3
10000408:	9800      	ldr	r0, [sp, #0]
1000040a:	4079      	eors	r1, r7
1000040c:	0080      	lsls	r0, r0, #2
1000040e:	4310      	orrs	r0, r2
10000410:	3801      	subs	r0, #1
10000412:	280e      	cmp	r0, #14
10000414:	d823      	bhi.n	1000045e <__aeabi_fdiv+0xc6>
10000416:	f7ff fec7 	bl	100001a8 <__gnu_thumb1_case_uqi>
1000041a:	994d      	.short	0x994d
1000041c:	99929973 	.word	0x99929973
10000420:	924d4d73 	.word	0x924d4d73
10000424:	61616173 	.word	0x61616173
10000428:	53          	.byte	0x53
10000429:	00          	.byte	0x00
1000042a:	2302      	movs	r3, #2
1000042c:	9501      	str	r5, [sp, #4]
1000042e:	9300      	str	r3, [sp, #0]
10000430:	2c00      	cmp	r4, #0
10000432:	d0d6      	beq.n	100003e2 <__aeabi_fdiv+0x4a>
10000434:	3301      	adds	r3, #1
10000436:	e7c3      	b.n	100003c0 <__aeabi_fdiv+0x28>
10000438:	002b      	movs	r3, r5
1000043a:	2201      	movs	r2, #1
1000043c:	2d00      	cmp	r5, #0
1000043e:	d0e0      	beq.n	10000402 <__aeabi_fdiv+0x6a>
10000440:	0028      	movs	r0, r5
10000442:	f7ff ff4b 	bl	100002dc <__clzsi2>
10000446:	1f43      	subs	r3, r0, #5
10000448:	409d      	lsls	r5, r3
1000044a:	2376      	movs	r3, #118	; 0x76
1000044c:	425b      	negs	r3, r3
1000044e:	1a1b      	subs	r3, r3, r0
10000450:	e7d6      	b.n	10000400 <__aeabi_fdiv+0x68>
10000452:	0033      	movs	r3, r6
10000454:	2202      	movs	r2, #2
10000456:	2d00      	cmp	r5, #0
10000458:	d0d3      	beq.n	10000402 <__aeabi_fdiv+0x6a>
1000045a:	3201      	adds	r2, #1
1000045c:	e7d1      	b.n	10000402 <__aeabi_fdiv+0x6a>
1000045e:	0164      	lsls	r4, r4, #5
10000460:	016d      	lsls	r5, r5, #5
10000462:	42ac      	cmp	r4, r5
10000464:	d328      	bcc.n	100004b8 <__aeabi_fdiv+0x120>
10000466:	201a      	movs	r0, #26
10000468:	2201      	movs	r2, #1
1000046a:	1b64      	subs	r4, r4, r5
1000046c:	2601      	movs	r6, #1
1000046e:	0027      	movs	r7, r4
10000470:	0052      	lsls	r2, r2, #1
10000472:	0064      	lsls	r4, r4, #1
10000474:	2f00      	cmp	r7, #0
10000476:	db01      	blt.n	1000047c <__aeabi_fdiv+0xe4>
10000478:	42a5      	cmp	r5, r4
1000047a:	d801      	bhi.n	10000480 <__aeabi_fdiv+0xe8>
1000047c:	1b64      	subs	r4, r4, r5
1000047e:	4332      	orrs	r2, r6
10000480:	3801      	subs	r0, #1
10000482:	2800      	cmp	r0, #0
10000484:	d1f3      	bne.n	1000046e <__aeabi_fdiv+0xd6>
10000486:	1e60      	subs	r0, r4, #1
10000488:	4184      	sbcs	r4, r0
1000048a:	4314      	orrs	r4, r2
1000048c:	0018      	movs	r0, r3
1000048e:	307f      	adds	r0, #127	; 0x7f
10000490:	2800      	cmp	r0, #0
10000492:	dd38      	ble.n	10000506 <__aeabi_fdiv+0x16e>
10000494:	0762      	lsls	r2, r4, #29
10000496:	d004      	beq.n	100004a2 <__aeabi_fdiv+0x10a>
10000498:	220f      	movs	r2, #15
1000049a:	4022      	ands	r2, r4
1000049c:	2a04      	cmp	r2, #4
1000049e:	d000      	beq.n	100004a2 <__aeabi_fdiv+0x10a>
100004a0:	3404      	adds	r4, #4
100004a2:	0122      	lsls	r2, r4, #4
100004a4:	d503      	bpl.n	100004ae <__aeabi_fdiv+0x116>
100004a6:	3380      	adds	r3, #128	; 0x80
100004a8:	0018      	movs	r0, r3
100004aa:	4a2b      	ldr	r2, [pc, #172]	; (10000558 <__aeabi_fdiv+0x1c0>)
100004ac:	4014      	ands	r4, r2
100004ae:	08e5      	lsrs	r5, r4, #3
100004b0:	28fe      	cmp	r0, #254	; 0xfe
100004b2:	dd1d      	ble.n	100004f0 <__aeabi_fdiv+0x158>
100004b4:	2500      	movs	r5, #0
100004b6:	e00f      	b.n	100004d8 <__aeabi_fdiv+0x140>
100004b8:	201b      	movs	r0, #27
100004ba:	2200      	movs	r2, #0
100004bc:	3b01      	subs	r3, #1
100004be:	e7d5      	b.n	1000046c <__aeabi_fdiv+0xd4>
100004c0:	2380      	movs	r3, #128	; 0x80
100004c2:	03db      	lsls	r3, r3, #15
100004c4:	421c      	tst	r4, r3
100004c6:	d003      	beq.n	100004d0 <__aeabi_fdiv+0x138>
100004c8:	421d      	tst	r5, r3
100004ca:	d101      	bne.n	100004d0 <__aeabi_fdiv+0x138>
100004cc:	002c      	movs	r4, r5
100004ce:	9702      	str	r7, [sp, #8]
100004d0:	2580      	movs	r5, #128	; 0x80
100004d2:	9902      	ldr	r1, [sp, #8]
100004d4:	03ed      	lsls	r5, r5, #15
100004d6:	4325      	orrs	r5, r4
100004d8:	20ff      	movs	r0, #255	; 0xff
100004da:	e009      	b.n	100004f0 <__aeabi_fdiv+0x158>
100004dc:	9903      	ldr	r1, [sp, #12]
100004de:	9a00      	ldr	r2, [sp, #0]
100004e0:	2a02      	cmp	r2, #2
100004e2:	d0e7      	beq.n	100004b4 <__aeabi_fdiv+0x11c>
100004e4:	2a03      	cmp	r2, #3
100004e6:	d02f      	beq.n	10000548 <__aeabi_fdiv+0x1b0>
100004e8:	2500      	movs	r5, #0
100004ea:	0028      	movs	r0, r5
100004ec:	2a01      	cmp	r2, #1
100004ee:	d1cd      	bne.n	1000048c <__aeabi_fdiv+0xf4>
100004f0:	026d      	lsls	r5, r5, #9
100004f2:	0a6d      	lsrs	r5, r5, #9
100004f4:	05c0      	lsls	r0, r0, #23
100004f6:	4328      	orrs	r0, r5
100004f8:	07c9      	lsls	r1, r1, #31
100004fa:	4308      	orrs	r0, r1
100004fc:	b005      	add	sp, #20
100004fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
10000500:	002c      	movs	r4, r5
10000502:	0039      	movs	r1, r7
10000504:	e7ec      	b.n	100004e0 <__aeabi_fdiv+0x148>
10000506:	2201      	movs	r2, #1
10000508:	2500      	movs	r5, #0
1000050a:	1a12      	subs	r2, r2, r0
1000050c:	0028      	movs	r0, r5
1000050e:	2a1b      	cmp	r2, #27
10000510:	dcee      	bgt.n	100004f0 <__aeabi_fdiv+0x158>
10000512:	339e      	adds	r3, #158	; 0x9e
10000514:	0025      	movs	r5, r4
10000516:	409c      	lsls	r4, r3
10000518:	40d5      	lsrs	r5, r2
1000051a:	1e63      	subs	r3, r4, #1
1000051c:	419c      	sbcs	r4, r3
1000051e:	4325      	orrs	r5, r4
10000520:	076b      	lsls	r3, r5, #29
10000522:	d004      	beq.n	1000052e <__aeabi_fdiv+0x196>
10000524:	230f      	movs	r3, #15
10000526:	402b      	ands	r3, r5
10000528:	2b04      	cmp	r3, #4
1000052a:	d000      	beq.n	1000052e <__aeabi_fdiv+0x196>
1000052c:	3504      	adds	r5, #4
1000052e:	2380      	movs	r3, #128	; 0x80
10000530:	0028      	movs	r0, r5
10000532:	04db      	lsls	r3, r3, #19
10000534:	4018      	ands	r0, r3
10000536:	421d      	tst	r5, r3
10000538:	d10b      	bne.n	10000552 <__aeabi_fdiv+0x1ba>
1000053a:	08ed      	lsrs	r5, r5, #3
1000053c:	e7d8      	b.n	100004f0 <__aeabi_fdiv+0x158>
1000053e:	2480      	movs	r4, #128	; 0x80
10000540:	2300      	movs	r3, #0
10000542:	03e4      	lsls	r4, r4, #15
10000544:	9302      	str	r3, [sp, #8]
10000546:	e7c3      	b.n	100004d0 <__aeabi_fdiv+0x138>
10000548:	9102      	str	r1, [sp, #8]
1000054a:	e7c1      	b.n	100004d0 <__aeabi_fdiv+0x138>
1000054c:	2500      	movs	r5, #0
1000054e:	0028      	movs	r0, r5
10000550:	e7ce      	b.n	100004f0 <__aeabi_fdiv+0x158>
10000552:	2500      	movs	r5, #0
10000554:	2001      	movs	r0, #1
10000556:	e7cb      	b.n	100004f0 <__aeabi_fdiv+0x158>
10000558:	f7ffffff 	.word	0xf7ffffff

1000055c <__aeabi_ui2f>:
1000055c:	2300      	movs	r3, #0
1000055e:	b570      	push	{r4, r5, r6, lr}
10000560:	0004      	movs	r4, r0
10000562:	4298      	cmp	r0, r3
10000564:	d009      	beq.n	1000057a <__aeabi_ui2f+0x1e>
10000566:	f7ff feb9 	bl	100002dc <__clzsi2>
1000056a:	239e      	movs	r3, #158	; 0x9e
1000056c:	1a1b      	subs	r3, r3, r0
1000056e:	2b96      	cmp	r3, #150	; 0x96
10000570:	dc08      	bgt.n	10000584 <__aeabi_ui2f+0x28>
10000572:	2808      	cmp	r0, #8
10000574:	d029      	beq.n	100005ca <__aeabi_ui2f+0x6e>
10000576:	3808      	subs	r0, #8
10000578:	4084      	lsls	r4, r0
1000057a:	0264      	lsls	r4, r4, #9
1000057c:	05d8      	lsls	r0, r3, #23
1000057e:	0a64      	lsrs	r4, r4, #9
10000580:	4320      	orrs	r0, r4
10000582:	bd70      	pop	{r4, r5, r6, pc}
10000584:	2b99      	cmp	r3, #153	; 0x99
10000586:	dd1b      	ble.n	100005c0 <__aeabi_ui2f+0x64>
10000588:	0002      	movs	r2, r0
1000058a:	0021      	movs	r1, r4
1000058c:	321b      	adds	r2, #27
1000058e:	4091      	lsls	r1, r2
10000590:	000a      	movs	r2, r1
10000592:	1e51      	subs	r1, r2, #1
10000594:	418a      	sbcs	r2, r1
10000596:	2105      	movs	r1, #5
10000598:	1a09      	subs	r1, r1, r0
1000059a:	40cc      	lsrs	r4, r1
1000059c:	4314      	orrs	r4, r2
1000059e:	0022      	movs	r2, r4
100005a0:	4d0b      	ldr	r5, [pc, #44]	; (100005d0 <__aeabi_ui2f+0x74>)
100005a2:	402a      	ands	r2, r5
100005a4:	0761      	lsls	r1, r4, #29
100005a6:	d004      	beq.n	100005b2 <__aeabi_ui2f+0x56>
100005a8:	210f      	movs	r1, #15
100005aa:	4021      	ands	r1, r4
100005ac:	2904      	cmp	r1, #4
100005ae:	d000      	beq.n	100005b2 <__aeabi_ui2f+0x56>
100005b0:	3204      	adds	r2, #4
100005b2:	0151      	lsls	r1, r2, #5
100005b4:	d502      	bpl.n	100005bc <__aeabi_ui2f+0x60>
100005b6:	239f      	movs	r3, #159	; 0x9f
100005b8:	402a      	ands	r2, r5
100005ba:	1a1b      	subs	r3, r3, r0
100005bc:	08d4      	lsrs	r4, r2, #3
100005be:	e7dc      	b.n	1000057a <__aeabi_ui2f+0x1e>
100005c0:	1f42      	subs	r2, r0, #5
100005c2:	2805      	cmp	r0, #5
100005c4:	d0eb      	beq.n	1000059e <__aeabi_ui2f+0x42>
100005c6:	4094      	lsls	r4, r2
100005c8:	e7e9      	b.n	1000059e <__aeabi_ui2f+0x42>
100005ca:	2396      	movs	r3, #150	; 0x96
100005cc:	e7d5      	b.n	1000057a <__aeabi_ui2f+0x1e>
100005ce:	46c0      	nop			; (mov r8, r8)
100005d0:	fbffffff 	.word	0xfbffffff

100005d4 <__aeabi_dadd>:
100005d4:	b5f0      	push	{r4, r5, r6, r7, lr}
100005d6:	b087      	sub	sp, #28
100005d8:	9204      	str	r2, [sp, #16]
100005da:	9305      	str	r3, [sp, #20]
100005dc:	0fcb      	lsrs	r3, r1, #31
100005de:	9301      	str	r3, [sp, #4]
100005e0:	9b05      	ldr	r3, [sp, #20]
100005e2:	030d      	lsls	r5, r1, #12
100005e4:	004c      	lsls	r4, r1, #1
100005e6:	0a6d      	lsrs	r5, r5, #9
100005e8:	0f41      	lsrs	r1, r0, #29
100005ea:	005f      	lsls	r7, r3, #1
100005ec:	4329      	orrs	r1, r5
100005ee:	031d      	lsls	r5, r3, #12
100005f0:	0d7b      	lsrs	r3, r7, #21
100005f2:	9302      	str	r3, [sp, #8]
100005f4:	9b05      	ldr	r3, [sp, #20]
100005f6:	0a6d      	lsrs	r5, r5, #9
100005f8:	0fdb      	lsrs	r3, r3, #31
100005fa:	9303      	str	r3, [sp, #12]
100005fc:	9b04      	ldr	r3, [sp, #16]
100005fe:	9a04      	ldr	r2, [sp, #16]
10000600:	0f5b      	lsrs	r3, r3, #29
10000602:	432b      	orrs	r3, r5
10000604:	9e01      	ldr	r6, [sp, #4]
10000606:	9d02      	ldr	r5, [sp, #8]
10000608:	9f03      	ldr	r7, [sp, #12]
1000060a:	0d64      	lsrs	r4, r4, #21
1000060c:	00c0      	lsls	r0, r0, #3
1000060e:	00d2      	lsls	r2, r2, #3
10000610:	1b65      	subs	r5, r4, r5
10000612:	42be      	cmp	r6, r7
10000614:	d000      	beq.n	10000618 <__aeabi_dadd+0x44>
10000616:	e12c      	b.n	10000872 <__aeabi_dadd+0x29e>
10000618:	4ebb      	ldr	r6, [pc, #748]	; (10000908 <__aeabi_dadd+0x334>)
1000061a:	46b4      	mov	ip, r6
1000061c:	2d00      	cmp	r5, #0
1000061e:	dc00      	bgt.n	10000622 <__aeabi_dadd+0x4e>
10000620:	e070      	b.n	10000704 <__aeabi_dadd+0x130>
10000622:	9e02      	ldr	r6, [sp, #8]
10000624:	2e00      	cmp	r6, #0
10000626:	d11e      	bne.n	10000666 <__aeabi_dadd+0x92>
10000628:	001e      	movs	r6, r3
1000062a:	4316      	orrs	r6, r2
1000062c:	d100      	bne.n	10000630 <__aeabi_dadd+0x5c>
1000062e:	e29b      	b.n	10000b68 <__aeabi_dadd+0x594>
10000630:	1e6e      	subs	r6, r5, #1
10000632:	2d01      	cmp	r5, #1
10000634:	d113      	bne.n	1000065e <__aeabi_dadd+0x8a>
10000636:	1882      	adds	r2, r0, r2
10000638:	4282      	cmp	r2, r0
1000063a:	4180      	sbcs	r0, r0
1000063c:	18c9      	adds	r1, r1, r3
1000063e:	4240      	negs	r0, r0
10000640:	1809      	adds	r1, r1, r0
10000642:	2401      	movs	r4, #1
10000644:	0010      	movs	r0, r2
10000646:	020b      	lsls	r3, r1, #8
10000648:	d400      	bmi.n	1000064c <__aeabi_dadd+0x78>
1000064a:	e072      	b.n	10000732 <__aeabi_dadd+0x15e>
1000064c:	2402      	movs	r4, #2
1000064e:	4baf      	ldr	r3, [pc, #700]	; (1000090c <__aeabi_dadd+0x338>)
10000650:	0842      	lsrs	r2, r0, #1
10000652:	400b      	ands	r3, r1
10000654:	2101      	movs	r1, #1
10000656:	4001      	ands	r1, r0
10000658:	430a      	orrs	r2, r1
1000065a:	07d8      	lsls	r0, r3, #31
1000065c:	e106      	b.n	1000086c <__aeabi_dadd+0x298>
1000065e:	4565      	cmp	r5, ip
10000660:	d11c      	bne.n	1000069c <__aeabi_dadd+0xc8>
10000662:	4ca9      	ldr	r4, [pc, #676]	; (10000908 <__aeabi_dadd+0x334>)
10000664:	e065      	b.n	10000732 <__aeabi_dadd+0x15e>
10000666:	4564      	cmp	r4, ip
10000668:	d063      	beq.n	10000732 <__aeabi_dadd+0x15e>
1000066a:	2d38      	cmp	r5, #56	; 0x38
1000066c:	dc47      	bgt.n	100006fe <__aeabi_dadd+0x12a>
1000066e:	2680      	movs	r6, #128	; 0x80
10000670:	0436      	lsls	r6, r6, #16
10000672:	4333      	orrs	r3, r6
10000674:	002e      	movs	r6, r5
10000676:	2e1f      	cmp	r6, #31
10000678:	dc2f      	bgt.n	100006da <__aeabi_dadd+0x106>
1000067a:	2520      	movs	r5, #32
1000067c:	001f      	movs	r7, r3
1000067e:	1bad      	subs	r5, r5, r6
10000680:	40af      	lsls	r7, r5
10000682:	9502      	str	r5, [sp, #8]
10000684:	003d      	movs	r5, r7
10000686:	0017      	movs	r7, r2
10000688:	40f7      	lsrs	r7, r6
1000068a:	432f      	orrs	r7, r5
1000068c:	9d02      	ldr	r5, [sp, #8]
1000068e:	40f3      	lsrs	r3, r6
10000690:	40aa      	lsls	r2, r5
10000692:	1e55      	subs	r5, r2, #1
10000694:	41aa      	sbcs	r2, r5
10000696:	001d      	movs	r5, r3
10000698:	4317      	orrs	r7, r2
1000069a:	e003      	b.n	100006a4 <__aeabi_dadd+0xd0>
1000069c:	2701      	movs	r7, #1
1000069e:	9d02      	ldr	r5, [sp, #8]
100006a0:	2e38      	cmp	r6, #56	; 0x38
100006a2:	dde8      	ble.n	10000676 <__aeabi_dadd+0xa2>
100006a4:	183f      	adds	r7, r7, r0
100006a6:	4287      	cmp	r7, r0
100006a8:	4180      	sbcs	r0, r0
100006aa:	1869      	adds	r1, r5, r1
100006ac:	4240      	negs	r0, r0
100006ae:	1809      	adds	r1, r1, r0
100006b0:	0038      	movs	r0, r7
100006b2:	020b      	lsls	r3, r1, #8
100006b4:	d53d      	bpl.n	10000732 <__aeabi_dadd+0x15e>
100006b6:	2500      	movs	r5, #0
100006b8:	3401      	adds	r4, #1
100006ba:	002f      	movs	r7, r5
100006bc:	4564      	cmp	r4, ip
100006be:	d1c6      	bne.n	1000064e <__aeabi_dadd+0x7a>
100006c0:	4b93      	ldr	r3, [pc, #588]	; (10000910 <__aeabi_dadd+0x33c>)
100006c2:	0524      	lsls	r4, r4, #20
100006c4:	401c      	ands	r4, r3
100006c6:	033b      	lsls	r3, r7, #12
100006c8:	0b1b      	lsrs	r3, r3, #12
100006ca:	431c      	orrs	r4, r3
100006cc:	9b01      	ldr	r3, [sp, #4]
100006ce:	0028      	movs	r0, r5
100006d0:	07db      	lsls	r3, r3, #31
100006d2:	431c      	orrs	r4, r3
100006d4:	0021      	movs	r1, r4
100006d6:	b007      	add	sp, #28
100006d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
100006da:	0035      	movs	r5, r6
100006dc:	001f      	movs	r7, r3
100006de:	3d20      	subs	r5, #32
100006e0:	40ef      	lsrs	r7, r5
100006e2:	003d      	movs	r5, r7
100006e4:	2700      	movs	r7, #0
100006e6:	2e20      	cmp	r6, #32
100006e8:	d003      	beq.n	100006f2 <__aeabi_dadd+0x11e>
100006ea:	3740      	adds	r7, #64	; 0x40
100006ec:	1bbf      	subs	r7, r7, r6
100006ee:	40bb      	lsls	r3, r7
100006f0:	001f      	movs	r7, r3
100006f2:	4317      	orrs	r7, r2
100006f4:	1e7b      	subs	r3, r7, #1
100006f6:	419f      	sbcs	r7, r3
100006f8:	432f      	orrs	r7, r5
100006fa:	2500      	movs	r5, #0
100006fc:	e7d2      	b.n	100006a4 <__aeabi_dadd+0xd0>
100006fe:	2500      	movs	r5, #0
10000700:	2701      	movs	r7, #1
10000702:	e7cf      	b.n	100006a4 <__aeabi_dadd+0xd0>
10000704:	2d00      	cmp	r5, #0
10000706:	d06f      	beq.n	100007e8 <__aeabi_dadd+0x214>
10000708:	9d02      	ldr	r5, [sp, #8]
1000070a:	1b2e      	subs	r6, r5, r4
1000070c:	2c00      	cmp	r4, #0
1000070e:	d130      	bne.n	10000772 <__aeabi_dadd+0x19e>
10000710:	000d      	movs	r5, r1
10000712:	4305      	orrs	r5, r0
10000714:	d100      	bne.n	10000718 <__aeabi_dadd+0x144>
10000716:	e221      	b.n	10000b5c <__aeabi_dadd+0x588>
10000718:	1e75      	subs	r5, r6, #1
1000071a:	2e01      	cmp	r6, #1
1000071c:	d124      	bne.n	10000768 <__aeabi_dadd+0x194>
1000071e:	1880      	adds	r0, r0, r2
10000720:	4290      	cmp	r0, r2
10000722:	4192      	sbcs	r2, r2
10000724:	18c9      	adds	r1, r1, r3
10000726:	4252      	negs	r2, r2
10000728:	1889      	adds	r1, r1, r2
1000072a:	3401      	adds	r4, #1
1000072c:	020b      	lsls	r3, r1, #8
1000072e:	d500      	bpl.n	10000732 <__aeabi_dadd+0x15e>
10000730:	e78c      	b.n	1000064c <__aeabi_dadd+0x78>
10000732:	0743      	lsls	r3, r0, #29
10000734:	d009      	beq.n	1000074a <__aeabi_dadd+0x176>
10000736:	230f      	movs	r3, #15
10000738:	4003      	ands	r3, r0
1000073a:	2b04      	cmp	r3, #4
1000073c:	d005      	beq.n	1000074a <__aeabi_dadd+0x176>
1000073e:	1d03      	adds	r3, r0, #4
10000740:	4283      	cmp	r3, r0
10000742:	4180      	sbcs	r0, r0
10000744:	4240      	negs	r0, r0
10000746:	1809      	adds	r1, r1, r0
10000748:	0018      	movs	r0, r3
1000074a:	4b6f      	ldr	r3, [pc, #444]	; (10000908 <__aeabi_dadd+0x334>)
1000074c:	020a      	lsls	r2, r1, #8
1000074e:	d400      	bmi.n	10000752 <__aeabi_dadd+0x17e>
10000750:	e210      	b.n	10000b74 <__aeabi_dadd+0x5a0>
10000752:	2500      	movs	r5, #0
10000754:	3401      	adds	r4, #1
10000756:	002f      	movs	r7, r5
10000758:	429c      	cmp	r4, r3
1000075a:	d0b1      	beq.n	100006c0 <__aeabi_dadd+0xec>
1000075c:	4b6b      	ldr	r3, [pc, #428]	; (1000090c <__aeabi_dadd+0x338>)
1000075e:	08c0      	lsrs	r0, r0, #3
10000760:	400b      	ands	r3, r1
10000762:	075d      	lsls	r5, r3, #29
10000764:	4305      	orrs	r5, r0
10000766:	e1f2      	b.n	10000b4e <__aeabi_dadd+0x57a>
10000768:	4566      	cmp	r6, ip
1000076a:	d11d      	bne.n	100007a8 <__aeabi_dadd+0x1d4>
1000076c:	0019      	movs	r1, r3
1000076e:	0010      	movs	r0, r2
10000770:	e777      	b.n	10000662 <__aeabi_dadd+0x8e>
10000772:	9c02      	ldr	r4, [sp, #8]
10000774:	4564      	cmp	r4, ip
10000776:	d0f9      	beq.n	1000076c <__aeabi_dadd+0x198>
10000778:	2e38      	cmp	r6, #56	; 0x38
1000077a:	dc32      	bgt.n	100007e2 <__aeabi_dadd+0x20e>
1000077c:	2480      	movs	r4, #128	; 0x80
1000077e:	0035      	movs	r5, r6
10000780:	0424      	lsls	r4, r4, #16
10000782:	4321      	orrs	r1, r4
10000784:	2d1f      	cmp	r5, #31
10000786:	dc1a      	bgt.n	100007be <__aeabi_dadd+0x1ea>
10000788:	2420      	movs	r4, #32
1000078a:	000e      	movs	r6, r1
1000078c:	1b67      	subs	r7, r4, r5
1000078e:	40be      	lsls	r6, r7
10000790:	0034      	movs	r4, r6
10000792:	0006      	movs	r6, r0
10000794:	40b8      	lsls	r0, r7
10000796:	40ee      	lsrs	r6, r5
10000798:	4334      	orrs	r4, r6
1000079a:	0006      	movs	r6, r0
1000079c:	40e9      	lsrs	r1, r5
1000079e:	1e70      	subs	r0, r6, #1
100007a0:	4186      	sbcs	r6, r0
100007a2:	4326      	orrs	r6, r4
100007a4:	000c      	movs	r4, r1
100007a6:	e002      	b.n	100007ae <__aeabi_dadd+0x1da>
100007a8:	2601      	movs	r6, #1
100007aa:	2d38      	cmp	r5, #56	; 0x38
100007ac:	ddea      	ble.n	10000784 <__aeabi_dadd+0x1b0>
100007ae:	18b0      	adds	r0, r6, r2
100007b0:	4290      	cmp	r0, r2
100007b2:	4192      	sbcs	r2, r2
100007b4:	18e4      	adds	r4, r4, r3
100007b6:	4252      	negs	r2, r2
100007b8:	18a1      	adds	r1, r4, r2
100007ba:	9c02      	ldr	r4, [sp, #8]
100007bc:	e779      	b.n	100006b2 <__aeabi_dadd+0xde>
100007be:	002c      	movs	r4, r5
100007c0:	000e      	movs	r6, r1
100007c2:	3c20      	subs	r4, #32
100007c4:	40e6      	lsrs	r6, r4
100007c6:	0034      	movs	r4, r6
100007c8:	2600      	movs	r6, #0
100007ca:	2d20      	cmp	r5, #32
100007cc:	d003      	beq.n	100007d6 <__aeabi_dadd+0x202>
100007ce:	3640      	adds	r6, #64	; 0x40
100007d0:	1b76      	subs	r6, r6, r5
100007d2:	40b1      	lsls	r1, r6
100007d4:	000e      	movs	r6, r1
100007d6:	4306      	orrs	r6, r0
100007d8:	1e71      	subs	r1, r6, #1
100007da:	418e      	sbcs	r6, r1
100007dc:	4326      	orrs	r6, r4
100007de:	2400      	movs	r4, #0
100007e0:	e7e5      	b.n	100007ae <__aeabi_dadd+0x1da>
100007e2:	2400      	movs	r4, #0
100007e4:	2601      	movs	r6, #1
100007e6:	e7e2      	b.n	100007ae <__aeabi_dadd+0x1da>
100007e8:	4f4a      	ldr	r7, [pc, #296]	; (10000914 <__aeabi_dadd+0x340>)
100007ea:	1c66      	adds	r6, r4, #1
100007ec:	423e      	tst	r6, r7
100007ee:	d130      	bne.n	10000852 <__aeabi_dadd+0x27e>
100007f0:	000d      	movs	r5, r1
100007f2:	4305      	orrs	r5, r0
100007f4:	2c00      	cmp	r4, #0
100007f6:	d112      	bne.n	1000081e <__aeabi_dadd+0x24a>
100007f8:	2d00      	cmp	r5, #0
100007fa:	d100      	bne.n	100007fe <__aeabi_dadd+0x22a>
100007fc:	e1b1      	b.n	10000b62 <__aeabi_dadd+0x58e>
100007fe:	001d      	movs	r5, r3
10000800:	4315      	orrs	r5, r2
10000802:	d096      	beq.n	10000732 <__aeabi_dadd+0x15e>
10000804:	1882      	adds	r2, r0, r2
10000806:	4282      	cmp	r2, r0
10000808:	4180      	sbcs	r0, r0
1000080a:	18c9      	adds	r1, r1, r3
1000080c:	4240      	negs	r0, r0
1000080e:	1809      	adds	r1, r1, r0
10000810:	0010      	movs	r0, r2
10000812:	020b      	lsls	r3, r1, #8
10000814:	d58d      	bpl.n	10000732 <__aeabi_dadd+0x15e>
10000816:	4b3d      	ldr	r3, [pc, #244]	; (1000090c <__aeabi_dadd+0x338>)
10000818:	4019      	ands	r1, r3
1000081a:	0034      	movs	r4, r6
1000081c:	e789      	b.n	10000732 <__aeabi_dadd+0x15e>
1000081e:	2d00      	cmp	r5, #0
10000820:	d0a4      	beq.n	1000076c <__aeabi_dadd+0x198>
10000822:	001d      	movs	r5, r3
10000824:	4664      	mov	r4, ip
10000826:	4315      	orrs	r5, r2
10000828:	d083      	beq.n	10000732 <__aeabi_dadd+0x15e>
1000082a:	2580      	movs	r5, #128	; 0x80
1000082c:	074c      	lsls	r4, r1, #29
1000082e:	08c0      	lsrs	r0, r0, #3
10000830:	08c9      	lsrs	r1, r1, #3
10000832:	032d      	lsls	r5, r5, #12
10000834:	4320      	orrs	r0, r4
10000836:	4229      	tst	r1, r5
10000838:	d006      	beq.n	10000848 <__aeabi_dadd+0x274>
1000083a:	08dc      	lsrs	r4, r3, #3
1000083c:	422c      	tst	r4, r5
1000083e:	d103      	bne.n	10000848 <__aeabi_dadd+0x274>
10000840:	0021      	movs	r1, r4
10000842:	08d0      	lsrs	r0, r2, #3
10000844:	075b      	lsls	r3, r3, #29
10000846:	4318      	orrs	r0, r3
10000848:	00cb      	lsls	r3, r1, #3
1000084a:	0f41      	lsrs	r1, r0, #29
1000084c:	4319      	orrs	r1, r3
1000084e:	00c0      	lsls	r0, r0, #3
10000850:	e707      	b.n	10000662 <__aeabi_dadd+0x8e>
10000852:	0034      	movs	r4, r6
10000854:	002f      	movs	r7, r5
10000856:	4566      	cmp	r6, ip
10000858:	d100      	bne.n	1000085c <__aeabi_dadd+0x288>
1000085a:	e731      	b.n	100006c0 <__aeabi_dadd+0xec>
1000085c:	1882      	adds	r2, r0, r2
1000085e:	4282      	cmp	r2, r0
10000860:	4180      	sbcs	r0, r0
10000862:	18cb      	adds	r3, r1, r3
10000864:	4240      	negs	r0, r0
10000866:	181b      	adds	r3, r3, r0
10000868:	07d8      	lsls	r0, r3, #31
1000086a:	0852      	lsrs	r2, r2, #1
1000086c:	4310      	orrs	r0, r2
1000086e:	0859      	lsrs	r1, r3, #1
10000870:	e75f      	b.n	10000732 <__aeabi_dadd+0x15e>
10000872:	2d00      	cmp	r5, #0
10000874:	dd65      	ble.n	10000942 <__aeabi_dadd+0x36e>
10000876:	9e02      	ldr	r6, [sp, #8]
10000878:	2e00      	cmp	r6, #0
1000087a:	d125      	bne.n	100008c8 <__aeabi_dadd+0x2f4>
1000087c:	001e      	movs	r6, r3
1000087e:	4316      	orrs	r6, r2
10000880:	d100      	bne.n	10000884 <__aeabi_dadd+0x2b0>
10000882:	e171      	b.n	10000b68 <__aeabi_dadd+0x594>
10000884:	1e6e      	subs	r6, r5, #1
10000886:	2d01      	cmp	r5, #1
10000888:	d10e      	bne.n	100008a8 <__aeabi_dadd+0x2d4>
1000088a:	1a82      	subs	r2, r0, r2
1000088c:	4290      	cmp	r0, r2
1000088e:	4180      	sbcs	r0, r0
10000890:	1ac9      	subs	r1, r1, r3
10000892:	4240      	negs	r0, r0
10000894:	1a09      	subs	r1, r1, r0
10000896:	2401      	movs	r4, #1
10000898:	0010      	movs	r0, r2
1000089a:	020b      	lsls	r3, r1, #8
1000089c:	d400      	bmi.n	100008a0 <__aeabi_dadd+0x2cc>
1000089e:	e748      	b.n	10000732 <__aeabi_dadd+0x15e>
100008a0:	0249      	lsls	r1, r1, #9
100008a2:	0006      	movs	r6, r0
100008a4:	0a4d      	lsrs	r5, r1, #9
100008a6:	e107      	b.n	10000ab8 <__aeabi_dadd+0x4e4>
100008a8:	4f17      	ldr	r7, [pc, #92]	; (10000908 <__aeabi_dadd+0x334>)
100008aa:	42bd      	cmp	r5, r7
100008ac:	d100      	bne.n	100008b0 <__aeabi_dadd+0x2dc>
100008ae:	e6d8      	b.n	10000662 <__aeabi_dadd+0x8e>
100008b0:	2501      	movs	r5, #1
100008b2:	9f02      	ldr	r7, [sp, #8]
100008b4:	2e38      	cmp	r6, #56	; 0x38
100008b6:	dd11      	ble.n	100008dc <__aeabi_dadd+0x308>
100008b8:	1b45      	subs	r5, r0, r5
100008ba:	42a8      	cmp	r0, r5
100008bc:	4180      	sbcs	r0, r0
100008be:	1bc9      	subs	r1, r1, r7
100008c0:	4240      	negs	r0, r0
100008c2:	1a09      	subs	r1, r1, r0
100008c4:	0028      	movs	r0, r5
100008c6:	e7e8      	b.n	1000089a <__aeabi_dadd+0x2c6>
100008c8:	4e0f      	ldr	r6, [pc, #60]	; (10000908 <__aeabi_dadd+0x334>)
100008ca:	42b4      	cmp	r4, r6
100008cc:	d100      	bne.n	100008d0 <__aeabi_dadd+0x2fc>
100008ce:	e730      	b.n	10000732 <__aeabi_dadd+0x15e>
100008d0:	2d38      	cmp	r5, #56	; 0x38
100008d2:	dc33      	bgt.n	1000093c <__aeabi_dadd+0x368>
100008d4:	2680      	movs	r6, #128	; 0x80
100008d6:	0436      	lsls	r6, r6, #16
100008d8:	4333      	orrs	r3, r6
100008da:	002e      	movs	r6, r5
100008dc:	2e1f      	cmp	r6, #31
100008de:	dc1b      	bgt.n	10000918 <__aeabi_dadd+0x344>
100008e0:	2720      	movs	r7, #32
100008e2:	1bbd      	subs	r5, r7, r6
100008e4:	9502      	str	r5, [sp, #8]
100008e6:	001d      	movs	r5, r3
100008e8:	9f02      	ldr	r7, [sp, #8]
100008ea:	40f3      	lsrs	r3, r6
100008ec:	40bd      	lsls	r5, r7
100008ee:	46ac      	mov	ip, r5
100008f0:	0015      	movs	r5, r2
100008f2:	4667      	mov	r7, ip
100008f4:	40f5      	lsrs	r5, r6
100008f6:	433d      	orrs	r5, r7
100008f8:	9f02      	ldr	r7, [sp, #8]
100008fa:	40ba      	lsls	r2, r7
100008fc:	1e57      	subs	r7, r2, #1
100008fe:	41ba      	sbcs	r2, r7
10000900:	001f      	movs	r7, r3
10000902:	4315      	orrs	r5, r2
10000904:	e7d8      	b.n	100008b8 <__aeabi_dadd+0x2e4>
10000906:	46c0      	nop			; (mov r8, r8)
10000908:	000007ff 	.word	0x000007ff
1000090c:	ff7fffff 	.word	0xff7fffff
10000910:	7ff00000 	.word	0x7ff00000
10000914:	000007fe 	.word	0x000007fe
10000918:	0035      	movs	r5, r6
1000091a:	001f      	movs	r7, r3
1000091c:	3d20      	subs	r5, #32
1000091e:	40ef      	lsrs	r7, r5
10000920:	003d      	movs	r5, r7
10000922:	2700      	movs	r7, #0
10000924:	2e20      	cmp	r6, #32
10000926:	d003      	beq.n	10000930 <__aeabi_dadd+0x35c>
10000928:	3740      	adds	r7, #64	; 0x40
1000092a:	1bbe      	subs	r6, r7, r6
1000092c:	40b3      	lsls	r3, r6
1000092e:	001f      	movs	r7, r3
10000930:	4317      	orrs	r7, r2
10000932:	1e7b      	subs	r3, r7, #1
10000934:	419f      	sbcs	r7, r3
10000936:	433d      	orrs	r5, r7
10000938:	2700      	movs	r7, #0
1000093a:	e7bd      	b.n	100008b8 <__aeabi_dadd+0x2e4>
1000093c:	2700      	movs	r7, #0
1000093e:	2501      	movs	r5, #1
10000940:	e7ba      	b.n	100008b8 <__aeabi_dadd+0x2e4>
10000942:	2d00      	cmp	r5, #0
10000944:	d059      	beq.n	100009fa <__aeabi_dadd+0x426>
10000946:	9d02      	ldr	r5, [sp, #8]
10000948:	1b2e      	subs	r6, r5, r4
1000094a:	2c00      	cmp	r4, #0
1000094c:	d116      	bne.n	1000097c <__aeabi_dadd+0x3a8>
1000094e:	000d      	movs	r5, r1
10000950:	4305      	orrs	r5, r0
10000952:	d00f      	beq.n	10000974 <__aeabi_dadd+0x3a0>
10000954:	1e75      	subs	r5, r6, #1
10000956:	2e01      	cmp	r6, #1
10000958:	d109      	bne.n	1000096e <__aeabi_dadd+0x39a>
1000095a:	1a10      	subs	r0, r2, r0
1000095c:	4282      	cmp	r2, r0
1000095e:	4192      	sbcs	r2, r2
10000960:	1a59      	subs	r1, r3, r1
10000962:	9b03      	ldr	r3, [sp, #12]
10000964:	4252      	negs	r2, r2
10000966:	1a89      	subs	r1, r1, r2
10000968:	9301      	str	r3, [sp, #4]
1000096a:	3401      	adds	r4, #1
1000096c:	e795      	b.n	1000089a <__aeabi_dadd+0x2c6>
1000096e:	4f8e      	ldr	r7, [pc, #568]	; (10000ba8 <__aeabi_dadd+0x5d4>)
10000970:	42be      	cmp	r6, r7
10000972:	d121      	bne.n	100009b8 <__aeabi_dadd+0x3e4>
10000974:	0019      	movs	r1, r3
10000976:	0010      	movs	r0, r2
10000978:	0034      	movs	r4, r6
1000097a:	e050      	b.n	10000a1e <__aeabi_dadd+0x44a>
1000097c:	4c8a      	ldr	r4, [pc, #552]	; (10000ba8 <__aeabi_dadd+0x5d4>)
1000097e:	9d02      	ldr	r5, [sp, #8]
10000980:	42a5      	cmp	r5, r4
10000982:	d100      	bne.n	10000986 <__aeabi_dadd+0x3b2>
10000984:	e0f2      	b.n	10000b6c <__aeabi_dadd+0x598>
10000986:	2e38      	cmp	r6, #56	; 0x38
10000988:	dc34      	bgt.n	100009f4 <__aeabi_dadd+0x420>
1000098a:	2480      	movs	r4, #128	; 0x80
1000098c:	0035      	movs	r5, r6
1000098e:	0424      	lsls	r4, r4, #16
10000990:	4321      	orrs	r1, r4
10000992:	2d1f      	cmp	r5, #31
10000994:	dc1d      	bgt.n	100009d2 <__aeabi_dadd+0x3fe>
10000996:	2620      	movs	r6, #32
10000998:	000c      	movs	r4, r1
1000099a:	1b76      	subs	r6, r6, r5
1000099c:	40b4      	lsls	r4, r6
1000099e:	46a4      	mov	ip, r4
100009a0:	0004      	movs	r4, r0
100009a2:	40b0      	lsls	r0, r6
100009a4:	40ec      	lsrs	r4, r5
100009a6:	4667      	mov	r7, ip
100009a8:	1e46      	subs	r6, r0, #1
100009aa:	41b0      	sbcs	r0, r6
100009ac:	40e9      	lsrs	r1, r5
100009ae:	433c      	orrs	r4, r7
100009b0:	4304      	orrs	r4, r0
100009b2:	0026      	movs	r6, r4
100009b4:	000c      	movs	r4, r1
100009b6:	e002      	b.n	100009be <__aeabi_dadd+0x3ea>
100009b8:	2601      	movs	r6, #1
100009ba:	2d38      	cmp	r5, #56	; 0x38
100009bc:	dde9      	ble.n	10000992 <__aeabi_dadd+0x3be>
100009be:	1b90      	subs	r0, r2, r6
100009c0:	4282      	cmp	r2, r0
100009c2:	4192      	sbcs	r2, r2
100009c4:	1b1c      	subs	r4, r3, r4
100009c6:	9b03      	ldr	r3, [sp, #12]
100009c8:	4252      	negs	r2, r2
100009ca:	1aa1      	subs	r1, r4, r2
100009cc:	9301      	str	r3, [sp, #4]
100009ce:	9c02      	ldr	r4, [sp, #8]
100009d0:	e763      	b.n	1000089a <__aeabi_dadd+0x2c6>
100009d2:	002c      	movs	r4, r5
100009d4:	000e      	movs	r6, r1
100009d6:	3c20      	subs	r4, #32
100009d8:	40e6      	lsrs	r6, r4
100009da:	2400      	movs	r4, #0
100009dc:	2d20      	cmp	r5, #32
100009de:	d003      	beq.n	100009e8 <__aeabi_dadd+0x414>
100009e0:	3440      	adds	r4, #64	; 0x40
100009e2:	1b64      	subs	r4, r4, r5
100009e4:	40a1      	lsls	r1, r4
100009e6:	000c      	movs	r4, r1
100009e8:	4304      	orrs	r4, r0
100009ea:	1e61      	subs	r1, r4, #1
100009ec:	418c      	sbcs	r4, r1
100009ee:	4326      	orrs	r6, r4
100009f0:	2400      	movs	r4, #0
100009f2:	e7e4      	b.n	100009be <__aeabi_dadd+0x3ea>
100009f4:	2400      	movs	r4, #0
100009f6:	2601      	movs	r6, #1
100009f8:	e7e1      	b.n	100009be <__aeabi_dadd+0x3ea>
100009fa:	4e6c      	ldr	r6, [pc, #432]	; (10000bac <__aeabi_dadd+0x5d8>)
100009fc:	1c65      	adds	r5, r4, #1
100009fe:	4235      	tst	r5, r6
10000a00:	d14a      	bne.n	10000a98 <__aeabi_dadd+0x4c4>
10000a02:	000d      	movs	r5, r1
10000a04:	001f      	movs	r7, r3
10000a06:	4305      	orrs	r5, r0
10000a08:	4317      	orrs	r7, r2
10000a0a:	2c00      	cmp	r4, #0
10000a0c:	d123      	bne.n	10000a56 <__aeabi_dadd+0x482>
10000a0e:	2d00      	cmp	r5, #0
10000a10:	d108      	bne.n	10000a24 <__aeabi_dadd+0x450>
10000a12:	1e3d      	subs	r5, r7, #0
10000a14:	9701      	str	r7, [sp, #4]
10000a16:	d100      	bne.n	10000a1a <__aeabi_dadd+0x446>
10000a18:	e652      	b.n	100006c0 <__aeabi_dadd+0xec>
10000a1a:	0019      	movs	r1, r3
10000a1c:	0010      	movs	r0, r2
10000a1e:	9b03      	ldr	r3, [sp, #12]
10000a20:	9301      	str	r3, [sp, #4]
10000a22:	e686      	b.n	10000732 <__aeabi_dadd+0x15e>
10000a24:	2f00      	cmp	r7, #0
10000a26:	d100      	bne.n	10000a2a <__aeabi_dadd+0x456>
10000a28:	e683      	b.n	10000732 <__aeabi_dadd+0x15e>
10000a2a:	1a86      	subs	r6, r0, r2
10000a2c:	42b0      	cmp	r0, r6
10000a2e:	41bf      	sbcs	r7, r7
10000a30:	1acd      	subs	r5, r1, r3
10000a32:	427f      	negs	r7, r7
10000a34:	1bed      	subs	r5, r5, r7
10000a36:	022f      	lsls	r7, r5, #8
10000a38:	d506      	bpl.n	10000a48 <__aeabi_dadd+0x474>
10000a3a:	1a10      	subs	r0, r2, r0
10000a3c:	4282      	cmp	r2, r0
10000a3e:	4192      	sbcs	r2, r2
10000a40:	1a59      	subs	r1, r3, r1
10000a42:	4252      	negs	r2, r2
10000a44:	1a89      	subs	r1, r1, r2
10000a46:	e7ea      	b.n	10000a1e <__aeabi_dadd+0x44a>
10000a48:	0037      	movs	r7, r6
10000a4a:	432f      	orrs	r7, r5
10000a4c:	d100      	bne.n	10000a50 <__aeabi_dadd+0x47c>
10000a4e:	e0a5      	b.n	10000b9c <__aeabi_dadd+0x5c8>
10000a50:	0029      	movs	r1, r5
10000a52:	0030      	movs	r0, r6
10000a54:	e66d      	b.n	10000732 <__aeabi_dadd+0x15e>
10000a56:	2d00      	cmp	r5, #0
10000a58:	d107      	bne.n	10000a6a <__aeabi_dadd+0x496>
10000a5a:	2f00      	cmp	r7, #0
10000a5c:	d100      	bne.n	10000a60 <__aeabi_dadd+0x48c>
10000a5e:	e094      	b.n	10000b8a <__aeabi_dadd+0x5b6>
10000a60:	0019      	movs	r1, r3
10000a62:	9b03      	ldr	r3, [sp, #12]
10000a64:	0010      	movs	r0, r2
10000a66:	9301      	str	r3, [sp, #4]
10000a68:	e5fb      	b.n	10000662 <__aeabi_dadd+0x8e>
10000a6a:	2f00      	cmp	r7, #0
10000a6c:	d100      	bne.n	10000a70 <__aeabi_dadd+0x49c>
10000a6e:	e5f8      	b.n	10000662 <__aeabi_dadd+0x8e>
10000a70:	2580      	movs	r5, #128	; 0x80
10000a72:	074c      	lsls	r4, r1, #29
10000a74:	08c0      	lsrs	r0, r0, #3
10000a76:	08c9      	lsrs	r1, r1, #3
10000a78:	032d      	lsls	r5, r5, #12
10000a7a:	4320      	orrs	r0, r4
10000a7c:	4229      	tst	r1, r5
10000a7e:	d100      	bne.n	10000a82 <__aeabi_dadd+0x4ae>
10000a80:	e6e2      	b.n	10000848 <__aeabi_dadd+0x274>
10000a82:	08dc      	lsrs	r4, r3, #3
10000a84:	422c      	tst	r4, r5
10000a86:	d000      	beq.n	10000a8a <__aeabi_dadd+0x4b6>
10000a88:	e6de      	b.n	10000848 <__aeabi_dadd+0x274>
10000a8a:	075b      	lsls	r3, r3, #29
10000a8c:	08d0      	lsrs	r0, r2, #3
10000a8e:	4318      	orrs	r0, r3
10000a90:	9b03      	ldr	r3, [sp, #12]
10000a92:	0021      	movs	r1, r4
10000a94:	9301      	str	r3, [sp, #4]
10000a96:	e6d7      	b.n	10000848 <__aeabi_dadd+0x274>
10000a98:	1a86      	subs	r6, r0, r2
10000a9a:	42b0      	cmp	r0, r6
10000a9c:	41bf      	sbcs	r7, r7
10000a9e:	1acd      	subs	r5, r1, r3
10000aa0:	427f      	negs	r7, r7
10000aa2:	1bed      	subs	r5, r5, r7
10000aa4:	022f      	lsls	r7, r5, #8
10000aa6:	d528      	bpl.n	10000afa <__aeabi_dadd+0x526>
10000aa8:	1a16      	subs	r6, r2, r0
10000aaa:	42b2      	cmp	r2, r6
10000aac:	4192      	sbcs	r2, r2
10000aae:	1a5b      	subs	r3, r3, r1
10000ab0:	4252      	negs	r2, r2
10000ab2:	1a9d      	subs	r5, r3, r2
10000ab4:	9b03      	ldr	r3, [sp, #12]
10000ab6:	9301      	str	r3, [sp, #4]
10000ab8:	2d00      	cmp	r5, #0
10000aba:	d025      	beq.n	10000b08 <__aeabi_dadd+0x534>
10000abc:	0028      	movs	r0, r5
10000abe:	f7ff fc0d 	bl	100002dc <__clzsi2>
10000ac2:	0003      	movs	r3, r0
10000ac4:	3b08      	subs	r3, #8
10000ac6:	2220      	movs	r2, #32
10000ac8:	0031      	movs	r1, r6
10000aca:	1ad2      	subs	r2, r2, r3
10000acc:	409d      	lsls	r5, r3
10000ace:	40d1      	lsrs	r1, r2
10000ad0:	4329      	orrs	r1, r5
10000ad2:	0035      	movs	r5, r6
10000ad4:	409d      	lsls	r5, r3
10000ad6:	429c      	cmp	r4, r3
10000ad8:	dc3b      	bgt.n	10000b52 <__aeabi_dadd+0x57e>
10000ada:	1b1a      	subs	r2, r3, r4
10000adc:	3201      	adds	r2, #1
10000ade:	2320      	movs	r3, #32
10000ae0:	0008      	movs	r0, r1
10000ae2:	1a9b      	subs	r3, r3, r2
10000ae4:	002c      	movs	r4, r5
10000ae6:	409d      	lsls	r5, r3
10000ae8:	4098      	lsls	r0, r3
10000aea:	40d4      	lsrs	r4, r2
10000aec:	1e6b      	subs	r3, r5, #1
10000aee:	419d      	sbcs	r5, r3
10000af0:	40d1      	lsrs	r1, r2
10000af2:	4320      	orrs	r0, r4
10000af4:	4328      	orrs	r0, r5
10000af6:	2400      	movs	r4, #0
10000af8:	e61b      	b.n	10000732 <__aeabi_dadd+0x15e>
10000afa:	0037      	movs	r7, r6
10000afc:	432f      	orrs	r7, r5
10000afe:	d1db      	bne.n	10000ab8 <__aeabi_dadd+0x4e4>
10000b00:	003d      	movs	r5, r7
10000b02:	003c      	movs	r4, r7
10000b04:	9701      	str	r7, [sp, #4]
10000b06:	e5db      	b.n	100006c0 <__aeabi_dadd+0xec>
10000b08:	0030      	movs	r0, r6
10000b0a:	f7ff fbe7 	bl	100002dc <__clzsi2>
10000b0e:	0003      	movs	r3, r0
10000b10:	3318      	adds	r3, #24
10000b12:	2b1f      	cmp	r3, #31
10000b14:	ddd7      	ble.n	10000ac6 <__aeabi_dadd+0x4f2>
10000b16:	0031      	movs	r1, r6
10000b18:	3808      	subs	r0, #8
10000b1a:	4081      	lsls	r1, r0
10000b1c:	429c      	cmp	r4, r3
10000b1e:	dc12      	bgt.n	10000b46 <__aeabi_dadd+0x572>
10000b20:	1b1b      	subs	r3, r3, r4
10000b22:	1c5a      	adds	r2, r3, #1
10000b24:	2a1f      	cmp	r2, #31
10000b26:	ddda      	ble.n	10000ade <__aeabi_dadd+0x50a>
10000b28:	000c      	movs	r4, r1
10000b2a:	3b1f      	subs	r3, #31
10000b2c:	40dc      	lsrs	r4, r3
10000b2e:	0028      	movs	r0, r5
10000b30:	2a20      	cmp	r2, #32
10000b32:	d003      	beq.n	10000b3c <__aeabi_dadd+0x568>
10000b34:	2340      	movs	r3, #64	; 0x40
10000b36:	1a9b      	subs	r3, r3, r2
10000b38:	4099      	lsls	r1, r3
10000b3a:	0008      	movs	r0, r1
10000b3c:	1e43      	subs	r3, r0, #1
10000b3e:	4198      	sbcs	r0, r3
10000b40:	2100      	movs	r1, #0
10000b42:	4320      	orrs	r0, r4
10000b44:	e7d7      	b.n	10000af6 <__aeabi_dadd+0x522>
10000b46:	1ae4      	subs	r4, r4, r3
10000b48:	4b19      	ldr	r3, [pc, #100]	; (10000bb0 <__aeabi_dadd+0x5dc>)
10000b4a:	400b      	ands	r3, r1
10000b4c:	075d      	lsls	r5, r3, #29
10000b4e:	08df      	lsrs	r7, r3, #3
10000b50:	e5b6      	b.n	100006c0 <__aeabi_dadd+0xec>
10000b52:	1ae4      	subs	r4, r4, r3
10000b54:	4b16      	ldr	r3, [pc, #88]	; (10000bb0 <__aeabi_dadd+0x5dc>)
10000b56:	0028      	movs	r0, r5
10000b58:	4019      	ands	r1, r3
10000b5a:	e5ea      	b.n	10000732 <__aeabi_dadd+0x15e>
10000b5c:	0019      	movs	r1, r3
10000b5e:	0010      	movs	r0, r2
10000b60:	e65b      	b.n	1000081a <__aeabi_dadd+0x246>
10000b62:	0019      	movs	r1, r3
10000b64:	0010      	movs	r0, r2
10000b66:	e5e4      	b.n	10000732 <__aeabi_dadd+0x15e>
10000b68:	002c      	movs	r4, r5
10000b6a:	e5e2      	b.n	10000732 <__aeabi_dadd+0x15e>
10000b6c:	0019      	movs	r1, r3
10000b6e:	0010      	movs	r0, r2
10000b70:	9c02      	ldr	r4, [sp, #8]
10000b72:	e754      	b.n	10000a1e <__aeabi_dadd+0x44a>
10000b74:	074a      	lsls	r2, r1, #29
10000b76:	08c7      	lsrs	r7, r0, #3
10000b78:	4317      	orrs	r7, r2
10000b7a:	003d      	movs	r5, r7
10000b7c:	08c9      	lsrs	r1, r1, #3
10000b7e:	429c      	cmp	r4, r3
10000b80:	d10f      	bne.n	10000ba2 <__aeabi_dadd+0x5ce>
10000b82:	430d      	orrs	r5, r1
10000b84:	d104      	bne.n	10000b90 <__aeabi_dadd+0x5bc>
10000b86:	002f      	movs	r7, r5
10000b88:	e59a      	b.n	100006c0 <__aeabi_dadd+0xec>
10000b8a:	2180      	movs	r1, #128	; 0x80
10000b8c:	9701      	str	r7, [sp, #4]
10000b8e:	0309      	lsls	r1, r1, #12
10000b90:	003d      	movs	r5, r7
10000b92:	2780      	movs	r7, #128	; 0x80
10000b94:	033f      	lsls	r7, r7, #12
10000b96:	4c04      	ldr	r4, [pc, #16]	; (10000ba8 <__aeabi_dadd+0x5d4>)
10000b98:	430f      	orrs	r7, r1
10000b9a:	e591      	b.n	100006c0 <__aeabi_dadd+0xec>
10000b9c:	003d      	movs	r5, r7
10000b9e:	9701      	str	r7, [sp, #4]
10000ba0:	e58e      	b.n	100006c0 <__aeabi_dadd+0xec>
10000ba2:	000f      	movs	r7, r1
10000ba4:	e58c      	b.n	100006c0 <__aeabi_dadd+0xec>
10000ba6:	46c0      	nop			; (mov r8, r8)
10000ba8:	000007ff 	.word	0x000007ff
10000bac:	000007fe 	.word	0x000007fe
10000bb0:	ff7fffff 	.word	0xff7fffff

10000bb4 <__eqdf2>:
10000bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
10000bb6:	000d      	movs	r5, r1
10000bb8:	b087      	sub	sp, #28
10000bba:	9200      	str	r2, [sp, #0]
10000bbc:	9301      	str	r3, [sp, #4]
10000bbe:	0004      	movs	r4, r0
10000bc0:	9004      	str	r0, [sp, #16]
10000bc2:	9801      	ldr	r0, [sp, #4]
10000bc4:	0feb      	lsrs	r3, r5, #31
10000bc6:	0046      	lsls	r6, r0, #1
10000bc8:	0fc7      	lsrs	r7, r0, #31
10000bca:	481a      	ldr	r0, [pc, #104]	; (10000c34 <__eqdf2+0x80>)
10000bcc:	9303      	str	r3, [sp, #12]
10000bce:	4684      	mov	ip, r0
10000bd0:	9b00      	ldr	r3, [sp, #0]
10000bd2:	0309      	lsls	r1, r1, #12
10000bd4:	9305      	str	r3, [sp, #20]
10000bd6:	9b01      	ldr	r3, [sp, #4]
10000bd8:	006a      	lsls	r2, r5, #1
10000bda:	031b      	lsls	r3, r3, #12
10000bdc:	2001      	movs	r0, #1
10000bde:	0b09      	lsrs	r1, r1, #12
10000be0:	0d52      	lsrs	r2, r2, #21
10000be2:	0b1b      	lsrs	r3, r3, #12
10000be4:	0d76      	lsrs	r6, r6, #21
10000be6:	4562      	cmp	r2, ip
10000be8:	d003      	beq.n	10000bf2 <__eqdf2+0x3e>
10000bea:	4566      	cmp	r6, ip
10000bec:	d10d      	bne.n	10000c0a <__eqdf2+0x56>
10000bee:	b007      	add	sp, #28
10000bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
10000bf2:	4296      	cmp	r6, r2
10000bf4:	d1fb      	bne.n	10000bee <__eqdf2+0x3a>
10000bf6:	9a00      	ldr	r2, [sp, #0]
10000bf8:	430b      	orrs	r3, r1
10000bfa:	4313      	orrs	r3, r2
10000bfc:	4323      	orrs	r3, r4
10000bfe:	d1f6      	bne.n	10000bee <__eqdf2+0x3a>
10000c00:	9b03      	ldr	r3, [sp, #12]
10000c02:	1bd8      	subs	r0, r3, r7
10000c04:	1e43      	subs	r3, r0, #1
10000c06:	4198      	sbcs	r0, r3
10000c08:	e7f1      	b.n	10000bee <__eqdf2+0x3a>
10000c0a:	2001      	movs	r0, #1
10000c0c:	42b2      	cmp	r2, r6
10000c0e:	d1ee      	bne.n	10000bee <__eqdf2+0x3a>
10000c10:	4299      	cmp	r1, r3
10000c12:	d1ec      	bne.n	10000bee <__eqdf2+0x3a>
10000c14:	9b04      	ldr	r3, [sp, #16]
10000c16:	9e05      	ldr	r6, [sp, #20]
10000c18:	42b3      	cmp	r3, r6
10000c1a:	d1e8      	bne.n	10000bee <__eqdf2+0x3a>
10000c1c:	9b03      	ldr	r3, [sp, #12]
10000c1e:	42bb      	cmp	r3, r7
10000c20:	d006      	beq.n	10000c30 <__eqdf2+0x7c>
10000c22:	2a00      	cmp	r2, #0
10000c24:	d1e3      	bne.n	10000bee <__eqdf2+0x3a>
10000c26:	4321      	orrs	r1, r4
10000c28:	1e4b      	subs	r3, r1, #1
10000c2a:	4199      	sbcs	r1, r3
10000c2c:	0008      	movs	r0, r1
10000c2e:	e7de      	b.n	10000bee <__eqdf2+0x3a>
10000c30:	2000      	movs	r0, #0
10000c32:	e7dc      	b.n	10000bee <__eqdf2+0x3a>
10000c34:	000007ff 	.word	0x000007ff

10000c38 <__gedf2>:
10000c38:	b5f0      	push	{r4, r5, r6, r7, lr}
10000c3a:	b087      	sub	sp, #28
10000c3c:	9000      	str	r0, [sp, #0]
10000c3e:	9101      	str	r1, [sp, #4]
10000c40:	001d      	movs	r5, r3
10000c42:	9b00      	ldr	r3, [sp, #0]
10000c44:	0014      	movs	r4, r2
10000c46:	9304      	str	r3, [sp, #16]
10000c48:	9b01      	ldr	r3, [sp, #4]
10000c4a:	0329      	lsls	r1, r5, #12
10000c4c:	031a      	lsls	r2, r3, #12
10000c4e:	0b13      	lsrs	r3, r2, #12
10000c50:	4a33      	ldr	r2, [pc, #204]	; (10000d20 <__gedf2+0xe8>)
10000c52:	9303      	str	r3, [sp, #12]
10000c54:	4694      	mov	ip, r2
10000c56:	9b01      	ldr	r3, [sp, #4]
10000c58:	0068      	lsls	r0, r5, #1
10000c5a:	005f      	lsls	r7, r3, #1
10000c5c:	0d7b      	lsrs	r3, r7, #21
10000c5e:	9302      	str	r3, [sp, #8]
10000c60:	9a02      	ldr	r2, [sp, #8]
10000c62:	9b01      	ldr	r3, [sp, #4]
10000c64:	9405      	str	r4, [sp, #20]
10000c66:	0fdb      	lsrs	r3, r3, #31
10000c68:	0b09      	lsrs	r1, r1, #12
10000c6a:	0d40      	lsrs	r0, r0, #21
10000c6c:	0fee      	lsrs	r6, r5, #31
10000c6e:	4562      	cmp	r2, ip
10000c70:	d112      	bne.n	10000c98 <__gedf2+0x60>
10000c72:	9a00      	ldr	r2, [sp, #0]
10000c74:	9f03      	ldr	r7, [sp, #12]
10000c76:	4317      	orrs	r7, r2
10000c78:	d14f      	bne.n	10000d1a <__gedf2+0xe2>
10000c7a:	9a02      	ldr	r2, [sp, #8]
10000c7c:	4290      	cmp	r0, r2
10000c7e:	d004      	beq.n	10000c8a <__gedf2+0x52>
10000c80:	2001      	movs	r0, #1
10000c82:	2b00      	cmp	r3, #0
10000c84:	d006      	beq.n	10000c94 <__gedf2+0x5c>
10000c86:	3802      	subs	r0, #2
10000c88:	e004      	b.n	10000c94 <__gedf2+0x5c>
10000c8a:	4321      	orrs	r1, r4
10000c8c:	1e08      	subs	r0, r1, #0
10000c8e:	d144      	bne.n	10000d1a <__gedf2+0xe2>
10000c90:	42b3      	cmp	r3, r6
10000c92:	d1f5      	bne.n	10000c80 <__gedf2+0x48>
10000c94:	b007      	add	sp, #28
10000c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
10000c98:	4560      	cmp	r0, ip
10000c9a:	d111      	bne.n	10000cc0 <__gedf2+0x88>
10000c9c:	4321      	orrs	r1, r4
10000c9e:	d13c      	bne.n	10000d1a <__gedf2+0xe2>
10000ca0:	9a02      	ldr	r2, [sp, #8]
10000ca2:	2a00      	cmp	r2, #0
10000ca4:	d004      	beq.n	10000cb0 <__gedf2+0x78>
10000ca6:	42b3      	cmp	r3, r6
10000ca8:	d1ea      	bne.n	10000c80 <__gedf2+0x48>
10000caa:	1e18      	subs	r0, r3, #0
10000cac:	d1f2      	bne.n	10000c94 <__gedf2+0x5c>
10000cae:	e005      	b.n	10000cbc <__gedf2+0x84>
10000cb0:	9a00      	ldr	r2, [sp, #0]
10000cb2:	9903      	ldr	r1, [sp, #12]
10000cb4:	4311      	orrs	r1, r2
10000cb6:	d1f6      	bne.n	10000ca6 <__gedf2+0x6e>
10000cb8:	1e30      	subs	r0, r6, #0
10000cba:	d1eb      	bne.n	10000c94 <__gedf2+0x5c>
10000cbc:	2001      	movs	r0, #1
10000cbe:	e02d      	b.n	10000d1c <__gedf2+0xe4>
10000cc0:	9a02      	ldr	r2, [sp, #8]
10000cc2:	2a00      	cmp	r2, #0
10000cc4:	d017      	beq.n	10000cf6 <__gedf2+0xbe>
10000cc6:	2800      	cmp	r0, #0
10000cc8:	d0da      	beq.n	10000c80 <__gedf2+0x48>
10000cca:	42b3      	cmp	r3, r6
10000ccc:	d1d8      	bne.n	10000c80 <__gedf2+0x48>
10000cce:	9a02      	ldr	r2, [sp, #8]
10000cd0:	4282      	cmp	r2, r0
10000cd2:	dcd5      	bgt.n	10000c80 <__gedf2+0x48>
10000cd4:	9a02      	ldr	r2, [sp, #8]
10000cd6:	4282      	cmp	r2, r0
10000cd8:	dbe7      	blt.n	10000caa <__gedf2+0x72>
10000cda:	9a03      	ldr	r2, [sp, #12]
10000cdc:	428a      	cmp	r2, r1
10000cde:	d8cf      	bhi.n	10000c80 <__gedf2+0x48>
10000ce0:	d1e3      	bne.n	10000caa <__gedf2+0x72>
10000ce2:	9a04      	ldr	r2, [sp, #16]
10000ce4:	9905      	ldr	r1, [sp, #20]
10000ce6:	428a      	cmp	r2, r1
10000ce8:	d8ca      	bhi.n	10000c80 <__gedf2+0x48>
10000cea:	9a04      	ldr	r2, [sp, #16]
10000cec:	9905      	ldr	r1, [sp, #20]
10000cee:	2000      	movs	r0, #0
10000cf0:	428a      	cmp	r2, r1
10000cf2:	d2cf      	bcs.n	10000c94 <__gedf2+0x5c>
10000cf4:	e7d9      	b.n	10000caa <__gedf2+0x72>
10000cf6:	9f00      	ldr	r7, [sp, #0]
10000cf8:	9a03      	ldr	r2, [sp, #12]
10000cfa:	4317      	orrs	r7, r2
10000cfc:	2800      	cmp	r0, #0
10000cfe:	d002      	beq.n	10000d06 <__gedf2+0xce>
10000d00:	2f00      	cmp	r7, #0
10000d02:	d0d9      	beq.n	10000cb8 <__gedf2+0x80>
10000d04:	e7cf      	b.n	10000ca6 <__gedf2+0x6e>
10000d06:	430c      	orrs	r4, r1
10000d08:	d004      	beq.n	10000d14 <__gedf2+0xdc>
10000d0a:	2f00      	cmp	r7, #0
10000d0c:	d0d4      	beq.n	10000cb8 <__gedf2+0x80>
10000d0e:	42b3      	cmp	r3, r6
10000d10:	d0e3      	beq.n	10000cda <__gedf2+0xa2>
10000d12:	e7b5      	b.n	10000c80 <__gedf2+0x48>
10000d14:	2f00      	cmp	r7, #0
10000d16:	d0bd      	beq.n	10000c94 <__gedf2+0x5c>
10000d18:	e7b2      	b.n	10000c80 <__gedf2+0x48>
10000d1a:	2002      	movs	r0, #2
10000d1c:	4240      	negs	r0, r0
10000d1e:	e7b9      	b.n	10000c94 <__gedf2+0x5c>
10000d20:	000007ff 	.word	0x000007ff

10000d24 <__ledf2>:
10000d24:	b5f0      	push	{r4, r5, r6, r7, lr}
10000d26:	b087      	sub	sp, #28
10000d28:	9000      	str	r0, [sp, #0]
10000d2a:	9101      	str	r1, [sp, #4]
10000d2c:	001d      	movs	r5, r3
10000d2e:	9b00      	ldr	r3, [sp, #0]
10000d30:	0014      	movs	r4, r2
10000d32:	9304      	str	r3, [sp, #16]
10000d34:	9b01      	ldr	r3, [sp, #4]
10000d36:	0068      	lsls	r0, r5, #1
10000d38:	031a      	lsls	r2, r3, #12
10000d3a:	0b13      	lsrs	r3, r2, #12
10000d3c:	4a34      	ldr	r2, [pc, #208]	; (10000e10 <__ledf2+0xec>)
10000d3e:	9303      	str	r3, [sp, #12]
10000d40:	4694      	mov	ip, r2
10000d42:	9b01      	ldr	r3, [sp, #4]
10000d44:	9405      	str	r4, [sp, #20]
10000d46:	005f      	lsls	r7, r3, #1
10000d48:	0d7b      	lsrs	r3, r7, #21
10000d4a:	9302      	str	r3, [sp, #8]
10000d4c:	9b01      	ldr	r3, [sp, #4]
10000d4e:	9a02      	ldr	r2, [sp, #8]
10000d50:	0fd9      	lsrs	r1, r3, #31
10000d52:	032b      	lsls	r3, r5, #12
10000d54:	0b1b      	lsrs	r3, r3, #12
10000d56:	0d40      	lsrs	r0, r0, #21
10000d58:	0fee      	lsrs	r6, r5, #31
10000d5a:	4562      	cmp	r2, ip
10000d5c:	d113      	bne.n	10000d86 <__ledf2+0x62>
10000d5e:	9a00      	ldr	r2, [sp, #0]
10000d60:	9f03      	ldr	r7, [sp, #12]
10000d62:	4317      	orrs	r7, r2
10000d64:	d152      	bne.n	10000e0c <__ledf2+0xe8>
10000d66:	9a02      	ldr	r2, [sp, #8]
10000d68:	4290      	cmp	r0, r2
10000d6a:	d004      	beq.n	10000d76 <__ledf2+0x52>
10000d6c:	2001      	movs	r0, #1
10000d6e:	2900      	cmp	r1, #0
10000d70:	d007      	beq.n	10000d82 <__ledf2+0x5e>
10000d72:	3802      	subs	r0, #2
10000d74:	e005      	b.n	10000d82 <__ledf2+0x5e>
10000d76:	2002      	movs	r0, #2
10000d78:	4323      	orrs	r3, r4
10000d7a:	d102      	bne.n	10000d82 <__ledf2+0x5e>
10000d7c:	0018      	movs	r0, r3
10000d7e:	42b1      	cmp	r1, r6
10000d80:	d1f4      	bne.n	10000d6c <__ledf2+0x48>
10000d82:	b007      	add	sp, #28
10000d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
10000d86:	4560      	cmp	r0, ip
10000d88:	d113      	bne.n	10000db2 <__ledf2+0x8e>
10000d8a:	2002      	movs	r0, #2
10000d8c:	4323      	orrs	r3, r4
10000d8e:	d1f8      	bne.n	10000d82 <__ledf2+0x5e>
10000d90:	9b02      	ldr	r3, [sp, #8]
10000d92:	2b00      	cmp	r3, #0
10000d94:	d004      	beq.n	10000da0 <__ledf2+0x7c>
10000d96:	42b1      	cmp	r1, r6
10000d98:	d1e8      	bne.n	10000d6c <__ledf2+0x48>
10000d9a:	1e08      	subs	r0, r1, #0
10000d9c:	d1f1      	bne.n	10000d82 <__ledf2+0x5e>
10000d9e:	e005      	b.n	10000dac <__ledf2+0x88>
10000da0:	9b00      	ldr	r3, [sp, #0]
10000da2:	9a03      	ldr	r2, [sp, #12]
10000da4:	431a      	orrs	r2, r3
10000da6:	d1f6      	bne.n	10000d96 <__ledf2+0x72>
10000da8:	1e30      	subs	r0, r6, #0
10000daa:	d1ea      	bne.n	10000d82 <__ledf2+0x5e>
10000dac:	2001      	movs	r0, #1
10000dae:	4240      	negs	r0, r0
10000db0:	e7e7      	b.n	10000d82 <__ledf2+0x5e>
10000db2:	9a02      	ldr	r2, [sp, #8]
10000db4:	2a00      	cmp	r2, #0
10000db6:	d017      	beq.n	10000de8 <__ledf2+0xc4>
10000db8:	2800      	cmp	r0, #0
10000dba:	d0d7      	beq.n	10000d6c <__ledf2+0x48>
10000dbc:	42b1      	cmp	r1, r6
10000dbe:	d1d5      	bne.n	10000d6c <__ledf2+0x48>
10000dc0:	9a02      	ldr	r2, [sp, #8]
10000dc2:	4282      	cmp	r2, r0
10000dc4:	dcd2      	bgt.n	10000d6c <__ledf2+0x48>
10000dc6:	9a02      	ldr	r2, [sp, #8]
10000dc8:	4282      	cmp	r2, r0
10000dca:	dbe6      	blt.n	10000d9a <__ledf2+0x76>
10000dcc:	9a03      	ldr	r2, [sp, #12]
10000dce:	429a      	cmp	r2, r3
10000dd0:	d8cc      	bhi.n	10000d6c <__ledf2+0x48>
10000dd2:	d1e2      	bne.n	10000d9a <__ledf2+0x76>
10000dd4:	9b04      	ldr	r3, [sp, #16]
10000dd6:	9a05      	ldr	r2, [sp, #20]
10000dd8:	4293      	cmp	r3, r2
10000dda:	d8c7      	bhi.n	10000d6c <__ledf2+0x48>
10000ddc:	9b04      	ldr	r3, [sp, #16]
10000dde:	9a05      	ldr	r2, [sp, #20]
10000de0:	2000      	movs	r0, #0
10000de2:	4293      	cmp	r3, r2
10000de4:	d2cd      	bcs.n	10000d82 <__ledf2+0x5e>
10000de6:	e7d8      	b.n	10000d9a <__ledf2+0x76>
10000de8:	9f00      	ldr	r7, [sp, #0]
10000dea:	9a03      	ldr	r2, [sp, #12]
10000dec:	4317      	orrs	r7, r2
10000dee:	2800      	cmp	r0, #0
10000df0:	d002      	beq.n	10000df8 <__ledf2+0xd4>
10000df2:	2f00      	cmp	r7, #0
10000df4:	d0d8      	beq.n	10000da8 <__ledf2+0x84>
10000df6:	e7ce      	b.n	10000d96 <__ledf2+0x72>
10000df8:	431c      	orrs	r4, r3
10000dfa:	d004      	beq.n	10000e06 <__ledf2+0xe2>
10000dfc:	2f00      	cmp	r7, #0
10000dfe:	d0d3      	beq.n	10000da8 <__ledf2+0x84>
10000e00:	42b1      	cmp	r1, r6
10000e02:	d0e3      	beq.n	10000dcc <__ledf2+0xa8>
10000e04:	e7b2      	b.n	10000d6c <__ledf2+0x48>
10000e06:	2f00      	cmp	r7, #0
10000e08:	d0bb      	beq.n	10000d82 <__ledf2+0x5e>
10000e0a:	e7af      	b.n	10000d6c <__ledf2+0x48>
10000e0c:	2002      	movs	r0, #2
10000e0e:	e7b8      	b.n	10000d82 <__ledf2+0x5e>
10000e10:	000007ff 	.word	0x000007ff

10000e14 <__aeabi_dmul>:
10000e14:	b5f0      	push	{r4, r5, r6, r7, lr}
10000e16:	b08b      	sub	sp, #44	; 0x2c
10000e18:	9200      	str	r2, [sp, #0]
10000e1a:	9301      	str	r3, [sp, #4]
10000e1c:	030d      	lsls	r5, r1, #12
10000e1e:	004b      	lsls	r3, r1, #1
10000e20:	0fca      	lsrs	r2, r1, #31
10000e22:	0006      	movs	r6, r0
10000e24:	0b2d      	lsrs	r5, r5, #12
10000e26:	0d5b      	lsrs	r3, r3, #21
10000e28:	9205      	str	r2, [sp, #20]
10000e2a:	d100      	bne.n	10000e2e <__aeabi_dmul+0x1a>
10000e2c:	e114      	b.n	10001058 <__aeabi_dmul+0x244>
10000e2e:	4acf      	ldr	r2, [pc, #828]	; (1000116c <__aeabi_dmul+0x358>)
10000e30:	4293      	cmp	r3, r2
10000e32:	d100      	bne.n	10000e36 <__aeabi_dmul+0x22>
10000e34:	e138      	b.n	100010a8 <__aeabi_dmul+0x294>
10000e36:	00ed      	lsls	r5, r5, #3
10000e38:	0f42      	lsrs	r2, r0, #29
10000e3a:	432a      	orrs	r2, r5
10000e3c:	2580      	movs	r5, #128	; 0x80
10000e3e:	042d      	lsls	r5, r5, #16
10000e40:	4315      	orrs	r5, r2
10000e42:	4acb      	ldr	r2, [pc, #812]	; (10001170 <__aeabi_dmul+0x35c>)
10000e44:	00c4      	lsls	r4, r0, #3
10000e46:	189b      	adds	r3, r3, r2
10000e48:	9303      	str	r3, [sp, #12]
10000e4a:	2300      	movs	r3, #0
10000e4c:	9302      	str	r3, [sp, #8]
10000e4e:	9b01      	ldr	r3, [sp, #4]
10000e50:	9800      	ldr	r0, [sp, #0]
10000e52:	031e      	lsls	r6, r3, #12
10000e54:	005a      	lsls	r2, r3, #1
10000e56:	0fdb      	lsrs	r3, r3, #31
10000e58:	0b36      	lsrs	r6, r6, #12
10000e5a:	0d52      	lsrs	r2, r2, #21
10000e5c:	9304      	str	r3, [sp, #16]
10000e5e:	d100      	bne.n	10000e62 <__aeabi_dmul+0x4e>
10000e60:	e131      	b.n	100010c6 <__aeabi_dmul+0x2b2>
10000e62:	4bc2      	ldr	r3, [pc, #776]	; (1000116c <__aeabi_dmul+0x358>)
10000e64:	429a      	cmp	r2, r3
10000e66:	d100      	bne.n	10000e6a <__aeabi_dmul+0x56>
10000e68:	e153      	b.n	10001112 <__aeabi_dmul+0x2fe>
10000e6a:	0f43      	lsrs	r3, r0, #29
10000e6c:	00f6      	lsls	r6, r6, #3
10000e6e:	4333      	orrs	r3, r6
10000e70:	2680      	movs	r6, #128	; 0x80
10000e72:	49bf      	ldr	r1, [pc, #764]	; (10001170 <__aeabi_dmul+0x35c>)
10000e74:	0436      	lsls	r6, r6, #16
10000e76:	431e      	orrs	r6, r3
10000e78:	00c3      	lsls	r3, r0, #3
10000e7a:	1850      	adds	r0, r2, r1
10000e7c:	2200      	movs	r2, #0
10000e7e:	9905      	ldr	r1, [sp, #20]
10000e80:	9f04      	ldr	r7, [sp, #16]
10000e82:	4079      	eors	r1, r7
10000e84:	9100      	str	r1, [sp, #0]
10000e86:	9903      	ldr	r1, [sp, #12]
10000e88:	1841      	adds	r1, r0, r1
10000e8a:	9106      	str	r1, [sp, #24]
10000e8c:	3101      	adds	r1, #1
10000e8e:	9103      	str	r1, [sp, #12]
10000e90:	9902      	ldr	r1, [sp, #8]
10000e92:	0088      	lsls	r0, r1, #2
10000e94:	4310      	orrs	r0, r2
10000e96:	280a      	cmp	r0, #10
10000e98:	dd00      	ble.n	10000e9c <__aeabi_dmul+0x88>
10000e9a:	e173      	b.n	10001184 <__aeabi_dmul+0x370>
10000e9c:	2802      	cmp	r0, #2
10000e9e:	dd00      	ble.n	10000ea2 <__aeabi_dmul+0x8e>
10000ea0:	e146      	b.n	10001130 <__aeabi_dmul+0x31c>
10000ea2:	3801      	subs	r0, #1
10000ea4:	2801      	cmp	r0, #1
10000ea6:	d800      	bhi.n	10000eaa <__aeabi_dmul+0x96>
10000ea8:	e155      	b.n	10001156 <__aeabi_dmul+0x342>
10000eaa:	0c19      	lsrs	r1, r3, #16
10000eac:	b29b      	uxth	r3, r3
10000eae:	9102      	str	r1, [sp, #8]
10000eb0:	0019      	movs	r1, r3
10000eb2:	0c22      	lsrs	r2, r4, #16
10000eb4:	b2a4      	uxth	r4, r4
10000eb6:	4351      	muls	r1, r2
10000eb8:	0020      	movs	r0, r4
10000eba:	468c      	mov	ip, r1
10000ebc:	9f02      	ldr	r7, [sp, #8]
10000ebe:	9902      	ldr	r1, [sp, #8]
10000ec0:	4358      	muls	r0, r3
10000ec2:	4351      	muls	r1, r2
10000ec4:	4367      	muls	r7, r4
10000ec6:	9105      	str	r1, [sp, #20]
10000ec8:	4467      	add	r7, ip
10000eca:	0c01      	lsrs	r1, r0, #16
10000ecc:	19c9      	adds	r1, r1, r7
10000ece:	9004      	str	r0, [sp, #16]
10000ed0:	458c      	cmp	ip, r1
10000ed2:	d905      	bls.n	10000ee0 <__aeabi_dmul+0xcc>
10000ed4:	2080      	movs	r0, #128	; 0x80
10000ed6:	0240      	lsls	r0, r0, #9
10000ed8:	4684      	mov	ip, r0
10000eda:	9f05      	ldr	r7, [sp, #20]
10000edc:	4467      	add	r7, ip
10000ede:	9705      	str	r7, [sp, #20]
10000ee0:	0c08      	lsrs	r0, r1, #16
10000ee2:	4684      	mov	ip, r0
10000ee4:	4668      	mov	r0, sp
10000ee6:	8a00      	ldrh	r0, [r0, #16]
10000ee8:	0409      	lsls	r1, r1, #16
10000eea:	1809      	adds	r1, r1, r0
10000eec:	9109      	str	r1, [sp, #36]	; 0x24
10000eee:	0c31      	lsrs	r1, r6, #16
10000ef0:	b2b6      	uxth	r6, r6
10000ef2:	9104      	str	r1, [sp, #16]
10000ef4:	0030      	movs	r0, r6
10000ef6:	0021      	movs	r1, r4
10000ef8:	9f04      	ldr	r7, [sp, #16]
10000efa:	4350      	muls	r0, r2
10000efc:	437c      	muls	r4, r7
10000efe:	4371      	muls	r1, r6
10000f00:	437a      	muls	r2, r7
10000f02:	1824      	adds	r4, r4, r0
10000f04:	0c0f      	lsrs	r7, r1, #16
10000f06:	193c      	adds	r4, r7, r4
10000f08:	42a0      	cmp	r0, r4
10000f0a:	d902      	bls.n	10000f12 <__aeabi_dmul+0xfe>
10000f0c:	2080      	movs	r0, #128	; 0x80
10000f0e:	0240      	lsls	r0, r0, #9
10000f10:	1812      	adds	r2, r2, r0
10000f12:	0c20      	lsrs	r0, r4, #16
10000f14:	1882      	adds	r2, r0, r2
10000f16:	0424      	lsls	r4, r4, #16
10000f18:	b289      	uxth	r1, r1
10000f1a:	9207      	str	r2, [sp, #28]
10000f1c:	1862      	adds	r2, r4, r1
10000f1e:	9208      	str	r2, [sp, #32]
10000f20:	9908      	ldr	r1, [sp, #32]
10000f22:	4662      	mov	r2, ip
10000f24:	468c      	mov	ip, r1
10000f26:	0c29      	lsrs	r1, r5, #16
10000f28:	b2ad      	uxth	r5, r5
10000f2a:	0028      	movs	r0, r5
10000f2c:	9f02      	ldr	r7, [sp, #8]
10000f2e:	4358      	muls	r0, r3
10000f30:	436f      	muls	r7, r5
10000f32:	434b      	muls	r3, r1
10000f34:	4462      	add	r2, ip
10000f36:	4694      	mov	ip, r2
10000f38:	9c02      	ldr	r4, [sp, #8]
10000f3a:	18ff      	adds	r7, r7, r3
10000f3c:	0c02      	lsrs	r2, r0, #16
10000f3e:	19d2      	adds	r2, r2, r7
10000f40:	434c      	muls	r4, r1
10000f42:	4293      	cmp	r3, r2
10000f44:	d902      	bls.n	10000f4c <__aeabi_dmul+0x138>
10000f46:	2380      	movs	r3, #128	; 0x80
10000f48:	025b      	lsls	r3, r3, #9
10000f4a:	18e4      	adds	r4, r4, r3
10000f4c:	0c13      	lsrs	r3, r2, #16
10000f4e:	191b      	adds	r3, r3, r4
10000f50:	9302      	str	r3, [sp, #8]
10000f52:	002b      	movs	r3, r5
10000f54:	b280      	uxth	r0, r0
10000f56:	0412      	lsls	r2, r2, #16
10000f58:	1812      	adds	r2, r2, r0
10000f5a:	9804      	ldr	r0, [sp, #16]
10000f5c:	4373      	muls	r3, r6
10000f5e:	4345      	muls	r5, r0
10000f60:	434e      	muls	r6, r1
10000f62:	4341      	muls	r1, r0
10000f64:	19a8      	adds	r0, r5, r6
10000f66:	0c1d      	lsrs	r5, r3, #16
10000f68:	182d      	adds	r5, r5, r0
10000f6a:	42ae      	cmp	r6, r5
10000f6c:	d902      	bls.n	10000f74 <__aeabi_dmul+0x160>
10000f6e:	2080      	movs	r0, #128	; 0x80
10000f70:	0240      	lsls	r0, r0, #9
10000f72:	1809      	adds	r1, r1, r0
10000f74:	9c05      	ldr	r4, [sp, #20]
10000f76:	4660      	mov	r0, ip
10000f78:	46a4      	mov	ip, r4
10000f7a:	9c08      	ldr	r4, [sp, #32]
10000f7c:	4460      	add	r0, ip
10000f7e:	42a0      	cmp	r0, r4
10000f80:	41bf      	sbcs	r7, r7
10000f82:	1880      	adds	r0, r0, r2
10000f84:	4290      	cmp	r0, r2
10000f86:	4192      	sbcs	r2, r2
10000f88:	042e      	lsls	r6, r5, #16
10000f8a:	b29b      	uxth	r3, r3
10000f8c:	18f6      	adds	r6, r6, r3
10000f8e:	9b07      	ldr	r3, [sp, #28]
10000f90:	427f      	negs	r7, r7
10000f92:	18f6      	adds	r6, r6, r3
10000f94:	4253      	negs	r3, r2
10000f96:	9304      	str	r3, [sp, #16]
10000f98:	9b02      	ldr	r3, [sp, #8]
10000f9a:	19f4      	adds	r4, r6, r7
10000f9c:	469c      	mov	ip, r3
10000f9e:	44a4      	add	ip, r4
10000fa0:	4663      	mov	r3, ip
10000fa2:	9a04      	ldr	r2, [sp, #16]
10000fa4:	42bc      	cmp	r4, r7
10000fa6:	41a4      	sbcs	r4, r4
10000fa8:	189b      	adds	r3, r3, r2
10000faa:	9a07      	ldr	r2, [sp, #28]
10000fac:	4264      	negs	r4, r4
10000fae:	4296      	cmp	r6, r2
10000fb0:	41b6      	sbcs	r6, r6
10000fb2:	9a02      	ldr	r2, [sp, #8]
10000fb4:	4276      	negs	r6, r6
10000fb6:	4334      	orrs	r4, r6
10000fb8:	0c2d      	lsrs	r5, r5, #16
10000fba:	1964      	adds	r4, r4, r5
10000fbc:	4594      	cmp	ip, r2
10000fbe:	41ad      	sbcs	r5, r5
10000fc0:	9a04      	ldr	r2, [sp, #16]
10000fc2:	426d      	negs	r5, r5
10000fc4:	4293      	cmp	r3, r2
10000fc6:	4192      	sbcs	r2, r2
10000fc8:	4252      	negs	r2, r2
10000fca:	4315      	orrs	r5, r2
10000fcc:	1964      	adds	r4, r4, r5
10000fce:	9a09      	ldr	r2, [sp, #36]	; 0x24
10000fd0:	1864      	adds	r4, r4, r1
10000fd2:	0241      	lsls	r1, r0, #9
10000fd4:	4311      	orrs	r1, r2
10000fd6:	1e4a      	subs	r2, r1, #1
10000fd8:	4191      	sbcs	r1, r2
10000fda:	0dc0      	lsrs	r0, r0, #23
10000fdc:	0dde      	lsrs	r6, r3, #23
10000fde:	0264      	lsls	r4, r4, #9
10000fe0:	4301      	orrs	r1, r0
10000fe2:	025b      	lsls	r3, r3, #9
10000fe4:	4326      	orrs	r6, r4
10000fe6:	430b      	orrs	r3, r1
10000fe8:	01e4      	lsls	r4, r4, #7
10000fea:	d400      	bmi.n	10000fee <__aeabi_dmul+0x1da>
10000fec:	e0df      	b.n	100011ae <__aeabi_dmul+0x39a>
10000fee:	2101      	movs	r1, #1
10000ff0:	085a      	lsrs	r2, r3, #1
10000ff2:	400b      	ands	r3, r1
10000ff4:	431a      	orrs	r2, r3
10000ff6:	07f3      	lsls	r3, r6, #31
10000ff8:	40ce      	lsrs	r6, r1
10000ffa:	4313      	orrs	r3, r2
10000ffc:	9a03      	ldr	r2, [sp, #12]
10000ffe:	495d      	ldr	r1, [pc, #372]	; (10001174 <__aeabi_dmul+0x360>)
10001000:	1852      	adds	r2, r2, r1
10001002:	2a00      	cmp	r2, #0
10001004:	dc00      	bgt.n	10001008 <__aeabi_dmul+0x1f4>
10001006:	e0d5      	b.n	100011b4 <__aeabi_dmul+0x3a0>
10001008:	0759      	lsls	r1, r3, #29
1000100a:	d009      	beq.n	10001020 <__aeabi_dmul+0x20c>
1000100c:	210f      	movs	r1, #15
1000100e:	4019      	ands	r1, r3
10001010:	2904      	cmp	r1, #4
10001012:	d005      	beq.n	10001020 <__aeabi_dmul+0x20c>
10001014:	1d19      	adds	r1, r3, #4
10001016:	4299      	cmp	r1, r3
10001018:	419b      	sbcs	r3, r3
1000101a:	425b      	negs	r3, r3
1000101c:	18f6      	adds	r6, r6, r3
1000101e:	000b      	movs	r3, r1
10001020:	01f1      	lsls	r1, r6, #7
10001022:	d506      	bpl.n	10001032 <__aeabi_dmul+0x21e>
10001024:	2180      	movs	r1, #128	; 0x80
10001026:	00c9      	lsls	r1, r1, #3
10001028:	468c      	mov	ip, r1
1000102a:	4a53      	ldr	r2, [pc, #332]	; (10001178 <__aeabi_dmul+0x364>)
1000102c:	4016      	ands	r6, r2
1000102e:	9a03      	ldr	r2, [sp, #12]
10001030:	4462      	add	r2, ip
10001032:	4952      	ldr	r1, [pc, #328]	; (1000117c <__aeabi_dmul+0x368>)
10001034:	428a      	cmp	r2, r1
10001036:	dd00      	ble.n	1000103a <__aeabi_dmul+0x226>
10001038:	e109      	b.n	1000124e <__aeabi_dmul+0x43a>
1000103a:	0774      	lsls	r4, r6, #29
1000103c:	08db      	lsrs	r3, r3, #3
1000103e:	431c      	orrs	r4, r3
10001040:	08f6      	lsrs	r6, r6, #3
10001042:	0513      	lsls	r3, r2, #20
10001044:	0336      	lsls	r6, r6, #12
10001046:	9a00      	ldr	r2, [sp, #0]
10001048:	0b36      	lsrs	r6, r6, #12
1000104a:	4333      	orrs	r3, r6
1000104c:	07d2      	lsls	r2, r2, #31
1000104e:	4313      	orrs	r3, r2
10001050:	0020      	movs	r0, r4
10001052:	0019      	movs	r1, r3
10001054:	b00b      	add	sp, #44	; 0x2c
10001056:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001058:	002c      	movs	r4, r5
1000105a:	4304      	orrs	r4, r0
1000105c:	d02b      	beq.n	100010b6 <__aeabi_dmul+0x2a2>
1000105e:	2d00      	cmp	r5, #0
10001060:	d016      	beq.n	10001090 <__aeabi_dmul+0x27c>
10001062:	0028      	movs	r0, r5
10001064:	f7ff f93a 	bl	100002dc <__clzsi2>
10001068:	0004      	movs	r4, r0
1000106a:	0002      	movs	r2, r0
1000106c:	3c0b      	subs	r4, #11
1000106e:	231d      	movs	r3, #29
10001070:	0030      	movs	r0, r6
10001072:	1b1b      	subs	r3, r3, r4
10001074:	0011      	movs	r1, r2
10001076:	40d8      	lsrs	r0, r3
10001078:	3908      	subs	r1, #8
1000107a:	408d      	lsls	r5, r1
1000107c:	0003      	movs	r3, r0
1000107e:	432b      	orrs	r3, r5
10001080:	0035      	movs	r5, r6
10001082:	408d      	lsls	r5, r1
10001084:	493e      	ldr	r1, [pc, #248]	; (10001180 <__aeabi_dmul+0x36c>)
10001086:	002c      	movs	r4, r5
10001088:	1a8a      	subs	r2, r1, r2
1000108a:	001d      	movs	r5, r3
1000108c:	9203      	str	r2, [sp, #12]
1000108e:	e6dc      	b.n	10000e4a <__aeabi_dmul+0x36>
10001090:	f7ff f924 	bl	100002dc <__clzsi2>
10001094:	0004      	movs	r4, r0
10001096:	0002      	movs	r2, r0
10001098:	3415      	adds	r4, #21
1000109a:	3220      	adds	r2, #32
1000109c:	2c1c      	cmp	r4, #28
1000109e:	dde6      	ble.n	1000106e <__aeabi_dmul+0x25a>
100010a0:	0033      	movs	r3, r6
100010a2:	3808      	subs	r0, #8
100010a4:	4083      	lsls	r3, r0
100010a6:	e7ed      	b.n	10001084 <__aeabi_dmul+0x270>
100010a8:	0004      	movs	r4, r0
100010aa:	432c      	orrs	r4, r5
100010ac:	d007      	beq.n	100010be <__aeabi_dmul+0x2aa>
100010ae:	9303      	str	r3, [sp, #12]
100010b0:	0004      	movs	r4, r0
100010b2:	2303      	movs	r3, #3
100010b4:	e6ca      	b.n	10000e4c <__aeabi_dmul+0x38>
100010b6:	0025      	movs	r5, r4
100010b8:	2301      	movs	r3, #1
100010ba:	9403      	str	r4, [sp, #12]
100010bc:	e6c6      	b.n	10000e4c <__aeabi_dmul+0x38>
100010be:	9303      	str	r3, [sp, #12]
100010c0:	0025      	movs	r5, r4
100010c2:	2302      	movs	r3, #2
100010c4:	e6c2      	b.n	10000e4c <__aeabi_dmul+0x38>
100010c6:	9b00      	ldr	r3, [sp, #0]
100010c8:	4333      	orrs	r3, r6
100010ca:	d029      	beq.n	10001120 <__aeabi_dmul+0x30c>
100010cc:	2e00      	cmp	r6, #0
100010ce:	d014      	beq.n	100010fa <__aeabi_dmul+0x2e6>
100010d0:	0030      	movs	r0, r6
100010d2:	f7ff f903 	bl	100002dc <__clzsi2>
100010d6:	0001      	movs	r1, r0
100010d8:	0003      	movs	r3, r0
100010da:	390b      	subs	r1, #11
100010dc:	221d      	movs	r2, #29
100010de:	0018      	movs	r0, r3
100010e0:	1a52      	subs	r2, r2, r1
100010e2:	9900      	ldr	r1, [sp, #0]
100010e4:	3808      	subs	r0, #8
100010e6:	4086      	lsls	r6, r0
100010e8:	40d1      	lsrs	r1, r2
100010ea:	4331      	orrs	r1, r6
100010ec:	9e00      	ldr	r6, [sp, #0]
100010ee:	4086      	lsls	r6, r0
100010f0:	4823      	ldr	r0, [pc, #140]	; (10001180 <__aeabi_dmul+0x36c>)
100010f2:	1ac0      	subs	r0, r0, r3
100010f4:	0033      	movs	r3, r6
100010f6:	000e      	movs	r6, r1
100010f8:	e6c0      	b.n	10000e7c <__aeabi_dmul+0x68>
100010fa:	f7ff f8ef 	bl	100002dc <__clzsi2>
100010fe:	0001      	movs	r1, r0
10001100:	0003      	movs	r3, r0
10001102:	3115      	adds	r1, #21
10001104:	3320      	adds	r3, #32
10001106:	291c      	cmp	r1, #28
10001108:	dde8      	ble.n	100010dc <__aeabi_dmul+0x2c8>
1000110a:	9900      	ldr	r1, [sp, #0]
1000110c:	3808      	subs	r0, #8
1000110e:	4081      	lsls	r1, r0
10001110:	e7ee      	b.n	100010f0 <__aeabi_dmul+0x2dc>
10001112:	9b00      	ldr	r3, [sp, #0]
10001114:	4333      	orrs	r3, r6
10001116:	d007      	beq.n	10001128 <__aeabi_dmul+0x314>
10001118:	0003      	movs	r3, r0
1000111a:	0010      	movs	r0, r2
1000111c:	2203      	movs	r2, #3
1000111e:	e6ae      	b.n	10000e7e <__aeabi_dmul+0x6a>
10001120:	001e      	movs	r6, r3
10001122:	0018      	movs	r0, r3
10001124:	2201      	movs	r2, #1
10001126:	e6aa      	b.n	10000e7e <__aeabi_dmul+0x6a>
10001128:	0010      	movs	r0, r2
1000112a:	001e      	movs	r6, r3
1000112c:	2202      	movs	r2, #2
1000112e:	e6a6      	b.n	10000e7e <__aeabi_dmul+0x6a>
10001130:	2101      	movs	r1, #1
10001132:	4081      	lsls	r1, r0
10001134:	20a6      	movs	r0, #166	; 0xa6
10001136:	000f      	movs	r7, r1
10001138:	00c0      	lsls	r0, r0, #3
1000113a:	4007      	ands	r7, r0
1000113c:	4201      	tst	r1, r0
1000113e:	d127      	bne.n	10001190 <__aeabi_dmul+0x37c>
10001140:	2090      	movs	r0, #144	; 0x90
10001142:	0080      	lsls	r0, r0, #2
10001144:	4201      	tst	r1, r0
10001146:	d177      	bne.n	10001238 <__aeabi_dmul+0x424>
10001148:	38b9      	subs	r0, #185	; 0xb9
1000114a:	38ff      	subs	r0, #255	; 0xff
1000114c:	4201      	tst	r1, r0
1000114e:	d100      	bne.n	10001152 <__aeabi_dmul+0x33e>
10001150:	e6ab      	b.n	10000eaa <__aeabi_dmul+0x96>
10001152:	9904      	ldr	r1, [sp, #16]
10001154:	9100      	str	r1, [sp, #0]
10001156:	2a02      	cmp	r2, #2
10001158:	d079      	beq.n	1000124e <__aeabi_dmul+0x43a>
1000115a:	2a03      	cmp	r2, #3
1000115c:	d075      	beq.n	1000124a <__aeabi_dmul+0x436>
1000115e:	2a01      	cmp	r2, #1
10001160:	d000      	beq.n	10001164 <__aeabi_dmul+0x350>
10001162:	e74b      	b.n	10000ffc <__aeabi_dmul+0x1e8>
10001164:	2600      	movs	r6, #0
10001166:	0034      	movs	r4, r6
10001168:	0032      	movs	r2, r6
1000116a:	e76a      	b.n	10001042 <__aeabi_dmul+0x22e>
1000116c:	000007ff 	.word	0x000007ff
10001170:	fffffc01 	.word	0xfffffc01
10001174:	000003ff 	.word	0x000003ff
10001178:	feffffff 	.word	0xfeffffff
1000117c:	000007fe 	.word	0x000007fe
10001180:	fffffc0d 	.word	0xfffffc0d
10001184:	9905      	ldr	r1, [sp, #20]
10001186:	9100      	str	r1, [sp, #0]
10001188:	280f      	cmp	r0, #15
1000118a:	d005      	beq.n	10001198 <__aeabi_dmul+0x384>
1000118c:	280b      	cmp	r0, #11
1000118e:	d0e0      	beq.n	10001152 <__aeabi_dmul+0x33e>
10001190:	002e      	movs	r6, r5
10001192:	0023      	movs	r3, r4
10001194:	9a02      	ldr	r2, [sp, #8]
10001196:	e7de      	b.n	10001156 <__aeabi_dmul+0x342>
10001198:	2280      	movs	r2, #128	; 0x80
1000119a:	0312      	lsls	r2, r2, #12
1000119c:	4215      	tst	r5, r2
1000119e:	d04f      	beq.n	10001240 <__aeabi_dmul+0x42c>
100011a0:	4216      	tst	r6, r2
100011a2:	d14d      	bne.n	10001240 <__aeabi_dmul+0x42c>
100011a4:	0035      	movs	r5, r6
100011a6:	9a04      	ldr	r2, [sp, #16]
100011a8:	9200      	str	r2, [sp, #0]
100011aa:	001c      	movs	r4, r3
100011ac:	e048      	b.n	10001240 <__aeabi_dmul+0x42c>
100011ae:	9a06      	ldr	r2, [sp, #24]
100011b0:	9203      	str	r2, [sp, #12]
100011b2:	e723      	b.n	10000ffc <__aeabi_dmul+0x1e8>
100011b4:	2001      	movs	r0, #1
100011b6:	1a80      	subs	r0, r0, r2
100011b8:	2838      	cmp	r0, #56	; 0x38
100011ba:	dcd3      	bgt.n	10001164 <__aeabi_dmul+0x350>
100011bc:	281f      	cmp	r0, #31
100011be:	dc27      	bgt.n	10001210 <__aeabi_dmul+0x3fc>
100011c0:	4926      	ldr	r1, [pc, #152]	; (1000125c <__aeabi_dmul+0x448>)
100011c2:	9a03      	ldr	r2, [sp, #12]
100011c4:	468c      	mov	ip, r1
100011c6:	001c      	movs	r4, r3
100011c8:	4462      	add	r2, ip
100011ca:	0031      	movs	r1, r6
100011cc:	4093      	lsls	r3, r2
100011ce:	4091      	lsls	r1, r2
100011d0:	40c4      	lsrs	r4, r0
100011d2:	001a      	movs	r2, r3
100011d4:	4321      	orrs	r1, r4
100011d6:	1e53      	subs	r3, r2, #1
100011d8:	419a      	sbcs	r2, r3
100011da:	000b      	movs	r3, r1
100011dc:	40c6      	lsrs	r6, r0
100011de:	4313      	orrs	r3, r2
100011e0:	075a      	lsls	r2, r3, #29
100011e2:	d009      	beq.n	100011f8 <__aeabi_dmul+0x3e4>
100011e4:	220f      	movs	r2, #15
100011e6:	401a      	ands	r2, r3
100011e8:	2a04      	cmp	r2, #4
100011ea:	d005      	beq.n	100011f8 <__aeabi_dmul+0x3e4>
100011ec:	1d1a      	adds	r2, r3, #4
100011ee:	429a      	cmp	r2, r3
100011f0:	419b      	sbcs	r3, r3
100011f2:	425b      	negs	r3, r3
100011f4:	18f6      	adds	r6, r6, r3
100011f6:	0013      	movs	r3, r2
100011f8:	2180      	movs	r1, #128	; 0x80
100011fa:	0030      	movs	r0, r6
100011fc:	0409      	lsls	r1, r1, #16
100011fe:	4008      	ands	r0, r1
10001200:	420e      	tst	r6, r1
10001202:	d127      	bne.n	10001254 <__aeabi_dmul+0x440>
10001204:	0774      	lsls	r4, r6, #29
10001206:	08db      	lsrs	r3, r3, #3
10001208:	0002      	movs	r2, r0
1000120a:	431c      	orrs	r4, r3
1000120c:	08f6      	lsrs	r6, r6, #3
1000120e:	e718      	b.n	10001042 <__aeabi_dmul+0x22e>
10001210:	211f      	movs	r1, #31
10001212:	4249      	negs	r1, r1
10001214:	1a8a      	subs	r2, r1, r2
10001216:	0031      	movs	r1, r6
10001218:	40d1      	lsrs	r1, r2
1000121a:	2200      	movs	r2, #0
1000121c:	2820      	cmp	r0, #32
1000121e:	d005      	beq.n	1000122c <__aeabi_dmul+0x418>
10001220:	480f      	ldr	r0, [pc, #60]	; (10001260 <__aeabi_dmul+0x44c>)
10001222:	9a03      	ldr	r2, [sp, #12]
10001224:	4684      	mov	ip, r0
10001226:	4462      	add	r2, ip
10001228:	4096      	lsls	r6, r2
1000122a:	0032      	movs	r2, r6
1000122c:	4313      	orrs	r3, r2
1000122e:	1e5a      	subs	r2, r3, #1
10001230:	4193      	sbcs	r3, r2
10001232:	2600      	movs	r6, #0
10001234:	430b      	orrs	r3, r1
10001236:	e7d3      	b.n	100011e0 <__aeabi_dmul+0x3cc>
10001238:	2580      	movs	r5, #128	; 0x80
1000123a:	003c      	movs	r4, r7
1000123c:	032d      	lsls	r5, r5, #12
1000123e:	9700      	str	r7, [sp, #0]
10001240:	2680      	movs	r6, #128	; 0x80
10001242:	0336      	lsls	r6, r6, #12
10001244:	432e      	orrs	r6, r5
10001246:	4a07      	ldr	r2, [pc, #28]	; (10001264 <__aeabi_dmul+0x450>)
10001248:	e6fb      	b.n	10001042 <__aeabi_dmul+0x22e>
1000124a:	0035      	movs	r5, r6
1000124c:	e7ad      	b.n	100011aa <__aeabi_dmul+0x396>
1000124e:	2600      	movs	r6, #0
10001250:	0034      	movs	r4, r6
10001252:	e7f8      	b.n	10001246 <__aeabi_dmul+0x432>
10001254:	2600      	movs	r6, #0
10001256:	2201      	movs	r2, #1
10001258:	0034      	movs	r4, r6
1000125a:	e6f2      	b.n	10001042 <__aeabi_dmul+0x22e>
1000125c:	0000041e 	.word	0x0000041e
10001260:	0000043e 	.word	0x0000043e
10001264:	000007ff 	.word	0x000007ff

10001268 <__aeabi_dsub>:
10001268:	b5f0      	push	{r4, r5, r6, r7, lr}
1000126a:	b085      	sub	sp, #20
1000126c:	9200      	str	r2, [sp, #0]
1000126e:	9301      	str	r3, [sp, #4]
10001270:	0fcb      	lsrs	r3, r1, #31
10001272:	030d      	lsls	r5, r1, #12
10001274:	9302      	str	r3, [sp, #8]
10001276:	9b01      	ldr	r3, [sp, #4]
10001278:	004c      	lsls	r4, r1, #1
1000127a:	0a6d      	lsrs	r5, r5, #9
1000127c:	0f41      	lsrs	r1, r0, #29
1000127e:	4329      	orrs	r1, r5
10001280:	005d      	lsls	r5, r3, #1
10001282:	031e      	lsls	r6, r3, #12
10001284:	0d6b      	lsrs	r3, r5, #21
10001286:	469c      	mov	ip, r3
10001288:	9b01      	ldr	r3, [sp, #4]
1000128a:	0a76      	lsrs	r6, r6, #9
1000128c:	0fdd      	lsrs	r5, r3, #31
1000128e:	9b00      	ldr	r3, [sp, #0]
10001290:	9a00      	ldr	r2, [sp, #0]
10001292:	0f5b      	lsrs	r3, r3, #29
10001294:	4333      	orrs	r3, r6
10001296:	4ebe      	ldr	r6, [pc, #760]	; (10001590 <__aeabi_dsub+0x328>)
10001298:	0d64      	lsrs	r4, r4, #21
1000129a:	00c0      	lsls	r0, r0, #3
1000129c:	00d2      	lsls	r2, r2, #3
1000129e:	45b4      	cmp	ip, r6
100012a0:	d123      	bne.n	100012ea <__aeabi_dsub+0x82>
100012a2:	001e      	movs	r6, r3
100012a4:	4316      	orrs	r6, r2
100012a6:	9603      	str	r6, [sp, #12]
100012a8:	9f03      	ldr	r7, [sp, #12]
100012aa:	4eba      	ldr	r6, [pc, #744]	; (10001594 <__aeabi_dsub+0x32c>)
100012ac:	19a6      	adds	r6, r4, r6
100012ae:	2f00      	cmp	r7, #0
100012b0:	d00c      	beq.n	100012cc <__aeabi_dsub+0x64>
100012b2:	9f02      	ldr	r7, [sp, #8]
100012b4:	9500      	str	r5, [sp, #0]
100012b6:	42af      	cmp	r7, r5
100012b8:	d000      	beq.n	100012bc <__aeabi_dsub+0x54>
100012ba:	e1b5      	b.n	10001628 <__aeabi_dsub+0x3c0>
100012bc:	2e00      	cmp	r6, #0
100012be:	d100      	bne.n	100012c2 <__aeabi_dsub+0x5a>
100012c0:	e104      	b.n	100014cc <__aeabi_dsub+0x264>
100012c2:	2c00      	cmp	r4, #0
100012c4:	d000      	beq.n	100012c8 <__aeabi_dsub+0x60>
100012c6:	e2ba      	b.n	1000183e <__aeabi_dsub+0x5d6>
100012c8:	4664      	mov	r4, ip
100012ca:	e0b8      	b.n	1000143e <__aeabi_dsub+0x1d6>
100012cc:	2701      	movs	r7, #1
100012ce:	406f      	eors	r7, r5
100012d0:	9d02      	ldr	r5, [sp, #8]
100012d2:	9700      	str	r7, [sp, #0]
100012d4:	42bd      	cmp	r5, r7
100012d6:	d000      	beq.n	100012da <__aeabi_dsub+0x72>
100012d8:	e1af      	b.n	1000163a <__aeabi_dsub+0x3d2>
100012da:	2e00      	cmp	r6, #0
100012dc:	d100      	bne.n	100012e0 <__aeabi_dsub+0x78>
100012de:	e0f5      	b.n	100014cc <__aeabi_dsub+0x264>
100012e0:	2c00      	cmp	r4, #0
100012e2:	d0f1      	beq.n	100012c8 <__aeabi_dsub+0x60>
100012e4:	9903      	ldr	r1, [sp, #12]
100012e6:	0008      	movs	r0, r1
100012e8:	e02f      	b.n	1000134a <__aeabi_dsub+0xe2>
100012ea:	2601      	movs	r6, #1
100012ec:	4075      	eors	r5, r6
100012ee:	9500      	str	r5, [sp, #0]
100012f0:	4665      	mov	r5, ip
100012f2:	9f02      	ldr	r7, [sp, #8]
100012f4:	9e00      	ldr	r6, [sp, #0]
100012f6:	1b65      	subs	r5, r4, r5
100012f8:	42b7      	cmp	r7, r6
100012fa:	d000      	beq.n	100012fe <__aeabi_dsub+0x96>
100012fc:	e12e      	b.n	1000155c <__aeabi_dsub+0x2f4>
100012fe:	2d00      	cmp	r5, #0
10001300:	dc00      	bgt.n	10001304 <__aeabi_dsub+0x9c>
10001302:	e076      	b.n	100013f2 <__aeabi_dsub+0x18a>
10001304:	4667      	mov	r7, ip
10001306:	2f00      	cmp	r7, #0
10001308:	d121      	bne.n	1000134e <__aeabi_dsub+0xe6>
1000130a:	001f      	movs	r7, r3
1000130c:	4317      	orrs	r7, r2
1000130e:	d100      	bne.n	10001312 <__aeabi_dsub+0xaa>
10001310:	e122      	b.n	10001558 <__aeabi_dsub+0x2f0>
10001312:	1e6f      	subs	r7, r5, #1
10001314:	2d01      	cmp	r5, #1
10001316:	d115      	bne.n	10001344 <__aeabi_dsub+0xdc>
10001318:	1882      	adds	r2, r0, r2
1000131a:	4282      	cmp	r2, r0
1000131c:	4180      	sbcs	r0, r0
1000131e:	18c9      	adds	r1, r1, r3
10001320:	4240      	negs	r0, r0
10001322:	1809      	adds	r1, r1, r0
10001324:	2401      	movs	r4, #1
10001326:	0010      	movs	r0, r2
10001328:	020b      	lsls	r3, r1, #8
1000132a:	d400      	bmi.n	1000132e <__aeabi_dsub+0xc6>
1000132c:	e096      	b.n	1000145c <__aeabi_dsub+0x1f4>
1000132e:	2402      	movs	r4, #2
10001330:	4b99      	ldr	r3, [pc, #612]	; (10001598 <__aeabi_dsub+0x330>)
10001332:	0842      	lsrs	r2, r0, #1
10001334:	400b      	ands	r3, r1
10001336:	2101      	movs	r1, #1
10001338:	4001      	ands	r1, r0
1000133a:	430a      	orrs	r2, r1
1000133c:	07d8      	lsls	r0, r3, #31
1000133e:	4310      	orrs	r0, r2
10001340:	0859      	lsrs	r1, r3, #1
10001342:	e08b      	b.n	1000145c <__aeabi_dsub+0x1f4>
10001344:	4e92      	ldr	r6, [pc, #584]	; (10001590 <__aeabi_dsub+0x328>)
10001346:	42b5      	cmp	r5, r6
10001348:	d122      	bne.n	10001390 <__aeabi_dsub+0x128>
1000134a:	4c91      	ldr	r4, [pc, #580]	; (10001590 <__aeabi_dsub+0x328>)
1000134c:	e086      	b.n	1000145c <__aeabi_dsub+0x1f4>
1000134e:	4e90      	ldr	r6, [pc, #576]	; (10001590 <__aeabi_dsub+0x328>)
10001350:	42b4      	cmp	r4, r6
10001352:	d100      	bne.n	10001356 <__aeabi_dsub+0xee>
10001354:	e082      	b.n	1000145c <__aeabi_dsub+0x1f4>
10001356:	2600      	movs	r6, #0
10001358:	46b4      	mov	ip, r6
1000135a:	3601      	adds	r6, #1
1000135c:	2d38      	cmp	r5, #56	; 0x38
1000135e:	dc1a      	bgt.n	10001396 <__aeabi_dsub+0x12e>
10001360:	2680      	movs	r6, #128	; 0x80
10001362:	002f      	movs	r7, r5
10001364:	0436      	lsls	r6, r6, #16
10001366:	4333      	orrs	r3, r6
10001368:	2f1f      	cmp	r7, #31
1000136a:	dc31      	bgt.n	100013d0 <__aeabi_dsub+0x168>
1000136c:	2520      	movs	r5, #32
1000136e:	001e      	movs	r6, r3
10001370:	1bed      	subs	r5, r5, r7
10001372:	40ae      	lsls	r6, r5
10001374:	46b4      	mov	ip, r6
10001376:	0016      	movs	r6, r2
10001378:	9500      	str	r5, [sp, #0]
1000137a:	40fe      	lsrs	r6, r7
1000137c:	4665      	mov	r5, ip
1000137e:	432e      	orrs	r6, r5
10001380:	9d00      	ldr	r5, [sp, #0]
10001382:	40fb      	lsrs	r3, r7
10001384:	40aa      	lsls	r2, r5
10001386:	1e55      	subs	r5, r2, #1
10001388:	41aa      	sbcs	r2, r5
1000138a:	4316      	orrs	r6, r2
1000138c:	469c      	mov	ip, r3
1000138e:	e002      	b.n	10001396 <__aeabi_dsub+0x12e>
10001390:	2601      	movs	r6, #1
10001392:	2f38      	cmp	r7, #56	; 0x38
10001394:	dde8      	ble.n	10001368 <__aeabi_dsub+0x100>
10001396:	1836      	adds	r6, r6, r0
10001398:	4286      	cmp	r6, r0
1000139a:	4180      	sbcs	r0, r0
1000139c:	4461      	add	r1, ip
1000139e:	4240      	negs	r0, r0
100013a0:	1809      	adds	r1, r1, r0
100013a2:	0030      	movs	r0, r6
100013a4:	020b      	lsls	r3, r1, #8
100013a6:	d559      	bpl.n	1000145c <__aeabi_dsub+0x1f4>
100013a8:	2600      	movs	r6, #0
100013aa:	4b79      	ldr	r3, [pc, #484]	; (10001590 <__aeabi_dsub+0x328>)
100013ac:	3401      	adds	r4, #1
100013ae:	46b4      	mov	ip, r6
100013b0:	429c      	cmp	r4, r3
100013b2:	d1bd      	bne.n	10001330 <__aeabi_dsub+0xc8>
100013b4:	4b79      	ldr	r3, [pc, #484]	; (1000159c <__aeabi_dsub+0x334>)
100013b6:	0524      	lsls	r4, r4, #20
100013b8:	401c      	ands	r4, r3
100013ba:	4663      	mov	r3, ip
100013bc:	031b      	lsls	r3, r3, #12
100013be:	0b1b      	lsrs	r3, r3, #12
100013c0:	431c      	orrs	r4, r3
100013c2:	9b02      	ldr	r3, [sp, #8]
100013c4:	0030      	movs	r0, r6
100013c6:	07db      	lsls	r3, r3, #31
100013c8:	431c      	orrs	r4, r3
100013ca:	0021      	movs	r1, r4
100013cc:	b005      	add	sp, #20
100013ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
100013d0:	003d      	movs	r5, r7
100013d2:	001e      	movs	r6, r3
100013d4:	3d20      	subs	r5, #32
100013d6:	40ee      	lsrs	r6, r5
100013d8:	2500      	movs	r5, #0
100013da:	2f20      	cmp	r7, #32
100013dc:	d003      	beq.n	100013e6 <__aeabi_dsub+0x17e>
100013de:	3540      	adds	r5, #64	; 0x40
100013e0:	1bed      	subs	r5, r5, r7
100013e2:	40ab      	lsls	r3, r5
100013e4:	001d      	movs	r5, r3
100013e6:	4315      	orrs	r5, r2
100013e8:	1e6b      	subs	r3, r5, #1
100013ea:	419d      	sbcs	r5, r3
100013ec:	2300      	movs	r3, #0
100013ee:	432e      	orrs	r6, r5
100013f0:	e7cc      	b.n	1000138c <__aeabi_dsub+0x124>
100013f2:	2d00      	cmp	r5, #0
100013f4:	d06a      	beq.n	100014cc <__aeabi_dsub+0x264>
100013f6:	4665      	mov	r5, ip
100013f8:	1b2d      	subs	r5, r5, r4
100013fa:	2c00      	cmp	r4, #0
100013fc:	d01e      	beq.n	1000143c <__aeabi_dsub+0x1d4>
100013fe:	2400      	movs	r4, #0
10001400:	2601      	movs	r6, #1
10001402:	2d38      	cmp	r5, #56	; 0x38
10001404:	dc12      	bgt.n	1000142c <__aeabi_dsub+0x1c4>
10001406:	2480      	movs	r4, #128	; 0x80
10001408:	0424      	lsls	r4, r4, #16
1000140a:	4321      	orrs	r1, r4
1000140c:	2d1f      	cmp	r5, #31
1000140e:	dc4b      	bgt.n	100014a8 <__aeabi_dsub+0x240>
10001410:	2420      	movs	r4, #32
10001412:	000f      	movs	r7, r1
10001414:	0006      	movs	r6, r0
10001416:	1b64      	subs	r4, r4, r5
10001418:	40a0      	lsls	r0, r4
1000141a:	40a7      	lsls	r7, r4
1000141c:	40ee      	lsrs	r6, r5
1000141e:	4337      	orrs	r7, r6
10001420:	0006      	movs	r6, r0
10001422:	40e9      	lsrs	r1, r5
10001424:	1e70      	subs	r0, r6, #1
10001426:	4186      	sbcs	r6, r0
10001428:	000c      	movs	r4, r1
1000142a:	433e      	orrs	r6, r7
1000142c:	18b0      	adds	r0, r6, r2
1000142e:	4290      	cmp	r0, r2
10001430:	4192      	sbcs	r2, r2
10001432:	18e4      	adds	r4, r4, r3
10001434:	4252      	negs	r2, r2
10001436:	18a1      	adds	r1, r4, r2
10001438:	4664      	mov	r4, ip
1000143a:	e7b3      	b.n	100013a4 <__aeabi_dsub+0x13c>
1000143c:	002c      	movs	r4, r5
1000143e:	000d      	movs	r5, r1
10001440:	4305      	orrs	r5, r0
10001442:	d029      	beq.n	10001498 <__aeabi_dsub+0x230>
10001444:	1e65      	subs	r5, r4, #1
10001446:	2c01      	cmp	r4, #1
10001448:	d123      	bne.n	10001492 <__aeabi_dsub+0x22a>
1000144a:	1880      	adds	r0, r0, r2
1000144c:	4290      	cmp	r0, r2
1000144e:	4192      	sbcs	r2, r2
10001450:	18c9      	adds	r1, r1, r3
10001452:	4252      	negs	r2, r2
10001454:	1889      	adds	r1, r1, r2
10001456:	020b      	lsls	r3, r1, #8
10001458:	d500      	bpl.n	1000145c <__aeabi_dsub+0x1f4>
1000145a:	e768      	b.n	1000132e <__aeabi_dsub+0xc6>
1000145c:	0743      	lsls	r3, r0, #29
1000145e:	d009      	beq.n	10001474 <__aeabi_dsub+0x20c>
10001460:	230f      	movs	r3, #15
10001462:	4003      	ands	r3, r0
10001464:	2b04      	cmp	r3, #4
10001466:	d005      	beq.n	10001474 <__aeabi_dsub+0x20c>
10001468:	1d03      	adds	r3, r0, #4
1000146a:	4283      	cmp	r3, r0
1000146c:	4180      	sbcs	r0, r0
1000146e:	4240      	negs	r0, r0
10001470:	1809      	adds	r1, r1, r0
10001472:	0018      	movs	r0, r3
10001474:	020b      	lsls	r3, r1, #8
10001476:	d400      	bmi.n	1000147a <__aeabi_dsub+0x212>
10001478:	e1e4      	b.n	10001844 <__aeabi_dsub+0x5dc>
1000147a:	2600      	movs	r6, #0
1000147c:	4b44      	ldr	r3, [pc, #272]	; (10001590 <__aeabi_dsub+0x328>)
1000147e:	3401      	adds	r4, #1
10001480:	46b4      	mov	ip, r6
10001482:	429c      	cmp	r4, r3
10001484:	d096      	beq.n	100013b4 <__aeabi_dsub+0x14c>
10001486:	4b44      	ldr	r3, [pc, #272]	; (10001598 <__aeabi_dsub+0x330>)
10001488:	08c0      	lsrs	r0, r0, #3
1000148a:	400b      	ands	r3, r1
1000148c:	075e      	lsls	r6, r3, #29
1000148e:	4306      	orrs	r6, r0
10001490:	e1cd      	b.n	1000182e <__aeabi_dsub+0x5c6>
10001492:	4e3f      	ldr	r6, [pc, #252]	; (10001590 <__aeabi_dsub+0x328>)
10001494:	42b4      	cmp	r4, r6
10001496:	d102      	bne.n	1000149e <__aeabi_dsub+0x236>
10001498:	0019      	movs	r1, r3
1000149a:	0010      	movs	r0, r2
1000149c:	e7de      	b.n	1000145c <__aeabi_dsub+0x1f4>
1000149e:	2d38      	cmp	r5, #56	; 0x38
100014a0:	ddb4      	ble.n	1000140c <__aeabi_dsub+0x1a4>
100014a2:	2400      	movs	r4, #0
100014a4:	2601      	movs	r6, #1
100014a6:	e7c1      	b.n	1000142c <__aeabi_dsub+0x1c4>
100014a8:	002c      	movs	r4, r5
100014aa:	000e      	movs	r6, r1
100014ac:	3c20      	subs	r4, #32
100014ae:	40e6      	lsrs	r6, r4
100014b0:	0034      	movs	r4, r6
100014b2:	2600      	movs	r6, #0
100014b4:	2d20      	cmp	r5, #32
100014b6:	d003      	beq.n	100014c0 <__aeabi_dsub+0x258>
100014b8:	3640      	adds	r6, #64	; 0x40
100014ba:	1b76      	subs	r6, r6, r5
100014bc:	40b1      	lsls	r1, r6
100014be:	000e      	movs	r6, r1
100014c0:	4306      	orrs	r6, r0
100014c2:	1e71      	subs	r1, r6, #1
100014c4:	418e      	sbcs	r6, r1
100014c6:	4326      	orrs	r6, r4
100014c8:	2400      	movs	r4, #0
100014ca:	e7af      	b.n	1000142c <__aeabi_dsub+0x1c4>
100014cc:	4e34      	ldr	r6, [pc, #208]	; (100015a0 <__aeabi_dsub+0x338>)
100014ce:	1c65      	adds	r5, r4, #1
100014d0:	4235      	tst	r5, r6
100014d2:	d133      	bne.n	1000153c <__aeabi_dsub+0x2d4>
100014d4:	000d      	movs	r5, r1
100014d6:	4305      	orrs	r5, r0
100014d8:	2c00      	cmp	r4, #0
100014da:	d111      	bne.n	10001500 <__aeabi_dsub+0x298>
100014dc:	2d00      	cmp	r5, #0
100014de:	d0db      	beq.n	10001498 <__aeabi_dsub+0x230>
100014e0:	001d      	movs	r5, r3
100014e2:	4315      	orrs	r5, r2
100014e4:	d0ba      	beq.n	1000145c <__aeabi_dsub+0x1f4>
100014e6:	1882      	adds	r2, r0, r2
100014e8:	4282      	cmp	r2, r0
100014ea:	4180      	sbcs	r0, r0
100014ec:	18c9      	adds	r1, r1, r3
100014ee:	4240      	negs	r0, r0
100014f0:	1809      	adds	r1, r1, r0
100014f2:	0010      	movs	r0, r2
100014f4:	020b      	lsls	r3, r1, #8
100014f6:	d5b1      	bpl.n	1000145c <__aeabi_dsub+0x1f4>
100014f8:	4b27      	ldr	r3, [pc, #156]	; (10001598 <__aeabi_dsub+0x330>)
100014fa:	3401      	adds	r4, #1
100014fc:	4019      	ands	r1, r3
100014fe:	e7ad      	b.n	1000145c <__aeabi_dsub+0x1f4>
10001500:	2d00      	cmp	r5, #0
10001502:	d100      	bne.n	10001506 <__aeabi_dsub+0x29e>
10001504:	e19b      	b.n	1000183e <__aeabi_dsub+0x5d6>
10001506:	001c      	movs	r4, r3
10001508:	4314      	orrs	r4, r2
1000150a:	2c00      	cmp	r4, #0
1000150c:	d100      	bne.n	10001510 <__aeabi_dsub+0x2a8>
1000150e:	e71c      	b.n	1000134a <__aeabi_dsub+0xe2>
10001510:	074c      	lsls	r4, r1, #29
10001512:	08c0      	lsrs	r0, r0, #3
10001514:	4320      	orrs	r0, r4
10001516:	2480      	movs	r4, #128	; 0x80
10001518:	08c9      	lsrs	r1, r1, #3
1000151a:	0324      	lsls	r4, r4, #12
1000151c:	4221      	tst	r1, r4
1000151e:	d008      	beq.n	10001532 <__aeabi_dsub+0x2ca>
10001520:	08dd      	lsrs	r5, r3, #3
10001522:	4225      	tst	r5, r4
10001524:	d105      	bne.n	10001532 <__aeabi_dsub+0x2ca>
10001526:	0029      	movs	r1, r5
10001528:	075b      	lsls	r3, r3, #29
1000152a:	08d0      	lsrs	r0, r2, #3
1000152c:	4318      	orrs	r0, r3
1000152e:	9b00      	ldr	r3, [sp, #0]
10001530:	9302      	str	r3, [sp, #8]
10001532:	00cb      	lsls	r3, r1, #3
10001534:	0f41      	lsrs	r1, r0, #29
10001536:	4319      	orrs	r1, r3
10001538:	00c0      	lsls	r0, r0, #3
1000153a:	e706      	b.n	1000134a <__aeabi_dsub+0xe2>
1000153c:	4c14      	ldr	r4, [pc, #80]	; (10001590 <__aeabi_dsub+0x328>)
1000153e:	42a5      	cmp	r5, r4
10001540:	d100      	bne.n	10001544 <__aeabi_dsub+0x2dc>
10001542:	e196      	b.n	10001872 <__aeabi_dsub+0x60a>
10001544:	1882      	adds	r2, r0, r2
10001546:	4282      	cmp	r2, r0
10001548:	4180      	sbcs	r0, r0
1000154a:	18cb      	adds	r3, r1, r3
1000154c:	4240      	negs	r0, r0
1000154e:	181b      	adds	r3, r3, r0
10001550:	07d8      	lsls	r0, r3, #31
10001552:	0852      	lsrs	r2, r2, #1
10001554:	4310      	orrs	r0, r2
10001556:	0859      	lsrs	r1, r3, #1
10001558:	002c      	movs	r4, r5
1000155a:	e77f      	b.n	1000145c <__aeabi_dsub+0x1f4>
1000155c:	2d00      	cmp	r5, #0
1000155e:	dd76      	ble.n	1000164e <__aeabi_dsub+0x3e6>
10001560:	4666      	mov	r6, ip
10001562:	2e00      	cmp	r6, #0
10001564:	d12e      	bne.n	100015c4 <__aeabi_dsub+0x35c>
10001566:	001f      	movs	r7, r3
10001568:	4317      	orrs	r7, r2
1000156a:	d0f5      	beq.n	10001558 <__aeabi_dsub+0x2f0>
1000156c:	1e6f      	subs	r7, r5, #1
1000156e:	2d01      	cmp	r5, #1
10001570:	d118      	bne.n	100015a4 <__aeabi_dsub+0x33c>
10001572:	1a82      	subs	r2, r0, r2
10001574:	4290      	cmp	r0, r2
10001576:	4180      	sbcs	r0, r0
10001578:	1ac9      	subs	r1, r1, r3
1000157a:	4240      	negs	r0, r0
1000157c:	1a09      	subs	r1, r1, r0
1000157e:	2401      	movs	r4, #1
10001580:	0010      	movs	r0, r2
10001582:	020b      	lsls	r3, r1, #8
10001584:	d400      	bmi.n	10001588 <__aeabi_dsub+0x320>
10001586:	e769      	b.n	1000145c <__aeabi_dsub+0x1f4>
10001588:	0249      	lsls	r1, r1, #9
1000158a:	0006      	movs	r6, r0
1000158c:	0a4d      	lsrs	r5, r1, #9
1000158e:	e102      	b.n	10001796 <__aeabi_dsub+0x52e>
10001590:	000007ff 	.word	0x000007ff
10001594:	fffff801 	.word	0xfffff801
10001598:	ff7fffff 	.word	0xff7fffff
1000159c:	7ff00000 	.word	0x7ff00000
100015a0:	000007fe 	.word	0x000007fe
100015a4:	4eb7      	ldr	r6, [pc, #732]	; (10001884 <__aeabi_dsub+0x61c>)
100015a6:	42b5      	cmp	r5, r6
100015a8:	d100      	bne.n	100015ac <__aeabi_dsub+0x344>
100015aa:	e6ce      	b.n	1000134a <__aeabi_dsub+0xe2>
100015ac:	2601      	movs	r6, #1
100015ae:	2f38      	cmp	r7, #56	; 0x38
100015b0:	dd15      	ble.n	100015de <__aeabi_dsub+0x376>
100015b2:	1b86      	subs	r6, r0, r6
100015b4:	4663      	mov	r3, ip
100015b6:	42b0      	cmp	r0, r6
100015b8:	4180      	sbcs	r0, r0
100015ba:	1ac9      	subs	r1, r1, r3
100015bc:	4240      	negs	r0, r0
100015be:	1a09      	subs	r1, r1, r0
100015c0:	0030      	movs	r0, r6
100015c2:	e7de      	b.n	10001582 <__aeabi_dsub+0x31a>
100015c4:	4eaf      	ldr	r6, [pc, #700]	; (10001884 <__aeabi_dsub+0x61c>)
100015c6:	42b4      	cmp	r4, r6
100015c8:	d100      	bne.n	100015cc <__aeabi_dsub+0x364>
100015ca:	e747      	b.n	1000145c <__aeabi_dsub+0x1f4>
100015cc:	2600      	movs	r6, #0
100015ce:	46b4      	mov	ip, r6
100015d0:	3601      	adds	r6, #1
100015d2:	2d38      	cmp	r5, #56	; 0x38
100015d4:	dced      	bgt.n	100015b2 <__aeabi_dsub+0x34a>
100015d6:	2680      	movs	r6, #128	; 0x80
100015d8:	002f      	movs	r7, r5
100015da:	0436      	lsls	r6, r6, #16
100015dc:	4333      	orrs	r3, r6
100015de:	2f1f      	cmp	r7, #31
100015e0:	dc11      	bgt.n	10001606 <__aeabi_dsub+0x39e>
100015e2:	2520      	movs	r5, #32
100015e4:	001e      	movs	r6, r3
100015e6:	1bed      	subs	r5, r5, r7
100015e8:	40ae      	lsls	r6, r5
100015ea:	46b4      	mov	ip, r6
100015ec:	0016      	movs	r6, r2
100015ee:	9500      	str	r5, [sp, #0]
100015f0:	40fe      	lsrs	r6, r7
100015f2:	4665      	mov	r5, ip
100015f4:	432e      	orrs	r6, r5
100015f6:	9d00      	ldr	r5, [sp, #0]
100015f8:	40fb      	lsrs	r3, r7
100015fa:	40aa      	lsls	r2, r5
100015fc:	1e55      	subs	r5, r2, #1
100015fe:	41aa      	sbcs	r2, r5
10001600:	4316      	orrs	r6, r2
10001602:	469c      	mov	ip, r3
10001604:	e7d5      	b.n	100015b2 <__aeabi_dsub+0x34a>
10001606:	003d      	movs	r5, r7
10001608:	001e      	movs	r6, r3
1000160a:	3d20      	subs	r5, #32
1000160c:	40ee      	lsrs	r6, r5
1000160e:	2500      	movs	r5, #0
10001610:	2f20      	cmp	r7, #32
10001612:	d003      	beq.n	1000161c <__aeabi_dsub+0x3b4>
10001614:	3540      	adds	r5, #64	; 0x40
10001616:	1bed      	subs	r5, r5, r7
10001618:	40ab      	lsls	r3, r5
1000161a:	001d      	movs	r5, r3
1000161c:	4315      	orrs	r5, r2
1000161e:	1e6b      	subs	r3, r5, #1
10001620:	419d      	sbcs	r5, r3
10001622:	2300      	movs	r3, #0
10001624:	432e      	orrs	r6, r5
10001626:	e7ec      	b.n	10001602 <__aeabi_dsub+0x39a>
10001628:	2e00      	cmp	r6, #0
1000162a:	d067      	beq.n	100016fc <__aeabi_dsub+0x494>
1000162c:	2c00      	cmp	r4, #0
1000162e:	d025      	beq.n	1000167c <__aeabi_dsub+0x414>
10001630:	0019      	movs	r1, r3
10001632:	0010      	movs	r0, r2
10001634:	4c93      	ldr	r4, [pc, #588]	; (10001884 <__aeabi_dsub+0x61c>)
10001636:	9502      	str	r5, [sp, #8]
10001638:	e710      	b.n	1000145c <__aeabi_dsub+0x1f4>
1000163a:	2e00      	cmp	r6, #0
1000163c:	d05e      	beq.n	100016fc <__aeabi_dsub+0x494>
1000163e:	2c00      	cmp	r4, #0
10001640:	d01f      	beq.n	10001682 <__aeabi_dsub+0x41a>
10001642:	9903      	ldr	r1, [sp, #12]
10001644:	4c8f      	ldr	r4, [pc, #572]	; (10001884 <__aeabi_dsub+0x61c>)
10001646:	0008      	movs	r0, r1
10001648:	9b00      	ldr	r3, [sp, #0]
1000164a:	9302      	str	r3, [sp, #8]
1000164c:	e706      	b.n	1000145c <__aeabi_dsub+0x1f4>
1000164e:	2d00      	cmp	r5, #0
10001650:	d054      	beq.n	100016fc <__aeabi_dsub+0x494>
10001652:	4665      	mov	r5, ip
10001654:	1b2d      	subs	r5, r5, r4
10001656:	2c00      	cmp	r4, #0
10001658:	d11f      	bne.n	1000169a <__aeabi_dsub+0x432>
1000165a:	9c00      	ldr	r4, [sp, #0]
1000165c:	9402      	str	r4, [sp, #8]
1000165e:	002c      	movs	r4, r5
10001660:	000d      	movs	r5, r1
10001662:	4305      	orrs	r5, r0
10001664:	d100      	bne.n	10001668 <__aeabi_dsub+0x400>
10001666:	e717      	b.n	10001498 <__aeabi_dsub+0x230>
10001668:	1e65      	subs	r5, r4, #1
1000166a:	2c01      	cmp	r4, #1
1000166c:	d10c      	bne.n	10001688 <__aeabi_dsub+0x420>
1000166e:	1a10      	subs	r0, r2, r0
10001670:	4282      	cmp	r2, r0
10001672:	4192      	sbcs	r2, r2
10001674:	1a59      	subs	r1, r3, r1
10001676:	4252      	negs	r2, r2
10001678:	1a89      	subs	r1, r1, r2
1000167a:	e782      	b.n	10001582 <__aeabi_dsub+0x31a>
1000167c:	9502      	str	r5, [sp, #8]
1000167e:	4664      	mov	r4, ip
10001680:	e7ee      	b.n	10001660 <__aeabi_dsub+0x3f8>
10001682:	9c00      	ldr	r4, [sp, #0]
10001684:	9402      	str	r4, [sp, #8]
10001686:	e7fa      	b.n	1000167e <__aeabi_dsub+0x416>
10001688:	4e7e      	ldr	r6, [pc, #504]	; (10001884 <__aeabi_dsub+0x61c>)
1000168a:	42b4      	cmp	r4, r6
1000168c:	d100      	bne.n	10001690 <__aeabi_dsub+0x428>
1000168e:	e703      	b.n	10001498 <__aeabi_dsub+0x230>
10001690:	2d38      	cmp	r5, #56	; 0x38
10001692:	dd09      	ble.n	100016a8 <__aeabi_dsub+0x440>
10001694:	2100      	movs	r1, #0
10001696:	2601      	movs	r6, #1
10001698:	e014      	b.n	100016c4 <__aeabi_dsub+0x45c>
1000169a:	2d38      	cmp	r5, #56	; 0x38
1000169c:	dc2b      	bgt.n	100016f6 <__aeabi_dsub+0x48e>
1000169e:	2480      	movs	r4, #128	; 0x80
100016a0:	0424      	lsls	r4, r4, #16
100016a2:	4321      	orrs	r1, r4
100016a4:	9c00      	ldr	r4, [sp, #0]
100016a6:	9402      	str	r4, [sp, #8]
100016a8:	2d1f      	cmp	r5, #31
100016aa:	dc13      	bgt.n	100016d4 <__aeabi_dsub+0x46c>
100016ac:	2420      	movs	r4, #32
100016ae:	000f      	movs	r7, r1
100016b0:	1b64      	subs	r4, r4, r5
100016b2:	0006      	movs	r6, r0
100016b4:	40a0      	lsls	r0, r4
100016b6:	40a7      	lsls	r7, r4
100016b8:	40ee      	lsrs	r6, r5
100016ba:	1e44      	subs	r4, r0, #1
100016bc:	41a0      	sbcs	r0, r4
100016be:	40e9      	lsrs	r1, r5
100016c0:	433e      	orrs	r6, r7
100016c2:	4306      	orrs	r6, r0
100016c4:	1b90      	subs	r0, r2, r6
100016c6:	4282      	cmp	r2, r0
100016c8:	4192      	sbcs	r2, r2
100016ca:	1a59      	subs	r1, r3, r1
100016cc:	4252      	negs	r2, r2
100016ce:	4664      	mov	r4, ip
100016d0:	1a89      	subs	r1, r1, r2
100016d2:	e756      	b.n	10001582 <__aeabi_dsub+0x31a>
100016d4:	002c      	movs	r4, r5
100016d6:	000e      	movs	r6, r1
100016d8:	3c20      	subs	r4, #32
100016da:	40e6      	lsrs	r6, r4
100016dc:	2400      	movs	r4, #0
100016de:	2d20      	cmp	r5, #32
100016e0:	d003      	beq.n	100016ea <__aeabi_dsub+0x482>
100016e2:	3440      	adds	r4, #64	; 0x40
100016e4:	1b64      	subs	r4, r4, r5
100016e6:	40a1      	lsls	r1, r4
100016e8:	000c      	movs	r4, r1
100016ea:	4304      	orrs	r4, r0
100016ec:	1e61      	subs	r1, r4, #1
100016ee:	418c      	sbcs	r4, r1
100016f0:	2100      	movs	r1, #0
100016f2:	4326      	orrs	r6, r4
100016f4:	e7e6      	b.n	100016c4 <__aeabi_dsub+0x45c>
100016f6:	9900      	ldr	r1, [sp, #0]
100016f8:	9102      	str	r1, [sp, #8]
100016fa:	e7cb      	b.n	10001694 <__aeabi_dsub+0x42c>
100016fc:	4e62      	ldr	r6, [pc, #392]	; (10001888 <__aeabi_dsub+0x620>)
100016fe:	1c65      	adds	r5, r4, #1
10001700:	4235      	tst	r5, r6
10001702:	d138      	bne.n	10001776 <__aeabi_dsub+0x50e>
10001704:	001d      	movs	r5, r3
10001706:	4315      	orrs	r5, r2
10001708:	46ac      	mov	ip, r5
1000170a:	000d      	movs	r5, r1
1000170c:	4305      	orrs	r5, r0
1000170e:	2c00      	cmp	r4, #0
10001710:	d125      	bne.n	1000175e <__aeabi_dsub+0x4f6>
10001712:	2d00      	cmp	r5, #0
10001714:	d108      	bne.n	10001728 <__aeabi_dsub+0x4c0>
10001716:	4661      	mov	r1, ip
10001718:	0026      	movs	r6, r4
1000171a:	9402      	str	r4, [sp, #8]
1000171c:	2900      	cmp	r1, #0
1000171e:	d100      	bne.n	10001722 <__aeabi_dsub+0x4ba>
10001720:	e648      	b.n	100013b4 <__aeabi_dsub+0x14c>
10001722:	0019      	movs	r1, r3
10001724:	0010      	movs	r0, r2
10001726:	e78f      	b.n	10001648 <__aeabi_dsub+0x3e0>
10001728:	4665      	mov	r5, ip
1000172a:	2d00      	cmp	r5, #0
1000172c:	d100      	bne.n	10001730 <__aeabi_dsub+0x4c8>
1000172e:	e695      	b.n	1000145c <__aeabi_dsub+0x1f4>
10001730:	1a86      	subs	r6, r0, r2
10001732:	42b0      	cmp	r0, r6
10001734:	41bf      	sbcs	r7, r7
10001736:	1acd      	subs	r5, r1, r3
10001738:	427f      	negs	r7, r7
1000173a:	1bed      	subs	r5, r5, r7
1000173c:	022f      	lsls	r7, r5, #8
1000173e:	d506      	bpl.n	1000174e <__aeabi_dsub+0x4e6>
10001740:	1a10      	subs	r0, r2, r0
10001742:	4282      	cmp	r2, r0
10001744:	4192      	sbcs	r2, r2
10001746:	1a59      	subs	r1, r3, r1
10001748:	4252      	negs	r2, r2
1000174a:	1a89      	subs	r1, r1, r2
1000174c:	e77c      	b.n	10001648 <__aeabi_dsub+0x3e0>
1000174e:	0033      	movs	r3, r6
10001750:	432b      	orrs	r3, r5
10001752:	469c      	mov	ip, r3
10001754:	d100      	bne.n	10001758 <__aeabi_dsub+0x4f0>
10001756:	e08f      	b.n	10001878 <__aeabi_dsub+0x610>
10001758:	0029      	movs	r1, r5
1000175a:	0030      	movs	r0, r6
1000175c:	e67e      	b.n	1000145c <__aeabi_dsub+0x1f4>
1000175e:	2d00      	cmp	r5, #0
10001760:	d107      	bne.n	10001772 <__aeabi_dsub+0x50a>
10001762:	4661      	mov	r1, ip
10001764:	2900      	cmp	r1, #0
10001766:	d07a      	beq.n	1000185e <__aeabi_dsub+0x5f6>
10001768:	0019      	movs	r1, r3
1000176a:	9b00      	ldr	r3, [sp, #0]
1000176c:	0010      	movs	r0, r2
1000176e:	9302      	str	r3, [sp, #8]
10001770:	e5eb      	b.n	1000134a <__aeabi_dsub+0xe2>
10001772:	4664      	mov	r4, ip
10001774:	e6c9      	b.n	1000150a <__aeabi_dsub+0x2a2>
10001776:	1a86      	subs	r6, r0, r2
10001778:	42b0      	cmp	r0, r6
1000177a:	41bf      	sbcs	r7, r7
1000177c:	1acd      	subs	r5, r1, r3
1000177e:	427f      	negs	r7, r7
10001780:	1bed      	subs	r5, r5, r7
10001782:	022f      	lsls	r7, r5, #8
10001784:	d528      	bpl.n	100017d8 <__aeabi_dsub+0x570>
10001786:	1a16      	subs	r6, r2, r0
10001788:	42b2      	cmp	r2, r6
1000178a:	4192      	sbcs	r2, r2
1000178c:	1a5b      	subs	r3, r3, r1
1000178e:	4252      	negs	r2, r2
10001790:	1a9d      	subs	r5, r3, r2
10001792:	9b00      	ldr	r3, [sp, #0]
10001794:	9302      	str	r3, [sp, #8]
10001796:	2d00      	cmp	r5, #0
10001798:	d026      	beq.n	100017e8 <__aeabi_dsub+0x580>
1000179a:	0028      	movs	r0, r5
1000179c:	f7fe fd9e 	bl	100002dc <__clzsi2>
100017a0:	0003      	movs	r3, r0
100017a2:	3b08      	subs	r3, #8
100017a4:	2220      	movs	r2, #32
100017a6:	0031      	movs	r1, r6
100017a8:	1ad2      	subs	r2, r2, r3
100017aa:	409d      	lsls	r5, r3
100017ac:	40d1      	lsrs	r1, r2
100017ae:	4329      	orrs	r1, r5
100017b0:	0035      	movs	r5, r6
100017b2:	409d      	lsls	r5, r3
100017b4:	429c      	cmp	r4, r3
100017b6:	dc3d      	bgt.n	10001834 <__aeabi_dsub+0x5cc>
100017b8:	1b1a      	subs	r2, r3, r4
100017ba:	3201      	adds	r2, #1
100017bc:	2320      	movs	r3, #32
100017be:	0008      	movs	r0, r1
100017c0:	1a9b      	subs	r3, r3, r2
100017c2:	002c      	movs	r4, r5
100017c4:	409d      	lsls	r5, r3
100017c6:	4098      	lsls	r0, r3
100017c8:	40d4      	lsrs	r4, r2
100017ca:	1e6b      	subs	r3, r5, #1
100017cc:	419d      	sbcs	r5, r3
100017ce:	40d1      	lsrs	r1, r2
100017d0:	4320      	orrs	r0, r4
100017d2:	4328      	orrs	r0, r5
100017d4:	2400      	movs	r4, #0
100017d6:	e641      	b.n	1000145c <__aeabi_dsub+0x1f4>
100017d8:	0033      	movs	r3, r6
100017da:	432b      	orrs	r3, r5
100017dc:	469c      	mov	ip, r3
100017de:	d1da      	bne.n	10001796 <__aeabi_dsub+0x52e>
100017e0:	001e      	movs	r6, r3
100017e2:	001c      	movs	r4, r3
100017e4:	9302      	str	r3, [sp, #8]
100017e6:	e5e5      	b.n	100013b4 <__aeabi_dsub+0x14c>
100017e8:	0030      	movs	r0, r6
100017ea:	f7fe fd77 	bl	100002dc <__clzsi2>
100017ee:	0003      	movs	r3, r0
100017f0:	3318      	adds	r3, #24
100017f2:	2b1f      	cmp	r3, #31
100017f4:	ddd6      	ble.n	100017a4 <__aeabi_dsub+0x53c>
100017f6:	0031      	movs	r1, r6
100017f8:	3808      	subs	r0, #8
100017fa:	4081      	lsls	r1, r0
100017fc:	429c      	cmp	r4, r3
100017fe:	dc12      	bgt.n	10001826 <__aeabi_dsub+0x5be>
10001800:	1b1b      	subs	r3, r3, r4
10001802:	1c5a      	adds	r2, r3, #1
10001804:	2a1f      	cmp	r2, #31
10001806:	ddd9      	ble.n	100017bc <__aeabi_dsub+0x554>
10001808:	000c      	movs	r4, r1
1000180a:	3b1f      	subs	r3, #31
1000180c:	40dc      	lsrs	r4, r3
1000180e:	0028      	movs	r0, r5
10001810:	2a20      	cmp	r2, #32
10001812:	d003      	beq.n	1000181c <__aeabi_dsub+0x5b4>
10001814:	2340      	movs	r3, #64	; 0x40
10001816:	1a9b      	subs	r3, r3, r2
10001818:	4099      	lsls	r1, r3
1000181a:	0008      	movs	r0, r1
1000181c:	1e43      	subs	r3, r0, #1
1000181e:	4198      	sbcs	r0, r3
10001820:	2100      	movs	r1, #0
10001822:	4320      	orrs	r0, r4
10001824:	e7d6      	b.n	100017d4 <__aeabi_dsub+0x56c>
10001826:	1ae4      	subs	r4, r4, r3
10001828:	4b18      	ldr	r3, [pc, #96]	; (1000188c <__aeabi_dsub+0x624>)
1000182a:	400b      	ands	r3, r1
1000182c:	075e      	lsls	r6, r3, #29
1000182e:	08db      	lsrs	r3, r3, #3
10001830:	469c      	mov	ip, r3
10001832:	e5bf      	b.n	100013b4 <__aeabi_dsub+0x14c>
10001834:	1ae4      	subs	r4, r4, r3
10001836:	4b15      	ldr	r3, [pc, #84]	; (1000188c <__aeabi_dsub+0x624>)
10001838:	0028      	movs	r0, r5
1000183a:	4019      	ands	r1, r3
1000183c:	e60e      	b.n	1000145c <__aeabi_dsub+0x1f4>
1000183e:	0019      	movs	r1, r3
10001840:	0010      	movs	r0, r2
10001842:	e582      	b.n	1000134a <__aeabi_dsub+0xe2>
10001844:	074b      	lsls	r3, r1, #29
10001846:	08c0      	lsrs	r0, r0, #3
10001848:	4303      	orrs	r3, r0
1000184a:	469c      	mov	ip, r3
1000184c:	4b0d      	ldr	r3, [pc, #52]	; (10001884 <__aeabi_dsub+0x61c>)
1000184e:	4666      	mov	r6, ip
10001850:	08c9      	lsrs	r1, r1, #3
10001852:	429c      	cmp	r4, r3
10001854:	d113      	bne.n	1000187e <__aeabi_dsub+0x616>
10001856:	430e      	orrs	r6, r1
10001858:	d104      	bne.n	10001864 <__aeabi_dsub+0x5fc>
1000185a:	46b4      	mov	ip, r6
1000185c:	e5aa      	b.n	100013b4 <__aeabi_dsub+0x14c>
1000185e:	9102      	str	r1, [sp, #8]
10001860:	2180      	movs	r1, #128	; 0x80
10001862:	0309      	lsls	r1, r1, #12
10001864:	2380      	movs	r3, #128	; 0x80
10001866:	031b      	lsls	r3, r3, #12
10001868:	430b      	orrs	r3, r1
1000186a:	4666      	mov	r6, ip
1000186c:	4c05      	ldr	r4, [pc, #20]	; (10001884 <__aeabi_dsub+0x61c>)
1000186e:	469c      	mov	ip, r3
10001870:	e5a0      	b.n	100013b4 <__aeabi_dsub+0x14c>
10001872:	2600      	movs	r6, #0
10001874:	4c03      	ldr	r4, [pc, #12]	; (10001884 <__aeabi_dsub+0x61c>)
10001876:	e7f0      	b.n	1000185a <__aeabi_dsub+0x5f2>
10001878:	0026      	movs	r6, r4
1000187a:	9402      	str	r4, [sp, #8]
1000187c:	e59a      	b.n	100013b4 <__aeabi_dsub+0x14c>
1000187e:	468c      	mov	ip, r1
10001880:	e598      	b.n	100013b4 <__aeabi_dsub+0x14c>
10001882:	46c0      	nop			; (mov r8, r8)
10001884:	000007ff 	.word	0x000007ff
10001888:	000007fe 	.word	0x000007fe
1000188c:	ff7fffff 	.word	0xff7fffff

10001890 <__aeabi_ui2d>:
10001890:	b510      	push	{r4, lr}
10001892:	0003      	movs	r3, r0
10001894:	0004      	movs	r4, r0
10001896:	1e02      	subs	r2, r0, #0
10001898:	d00c      	beq.n	100018b4 <__aeabi_ui2d+0x24>
1000189a:	f7fe fd1f 	bl	100002dc <__clzsi2>
1000189e:	4a0b      	ldr	r2, [pc, #44]	; (100018cc <__aeabi_ui2d+0x3c>)
100018a0:	1a12      	subs	r2, r2, r0
100018a2:	280a      	cmp	r0, #10
100018a4:	dc0d      	bgt.n	100018c2 <__aeabi_ui2d+0x32>
100018a6:	230b      	movs	r3, #11
100018a8:	0021      	movs	r1, r4
100018aa:	1a1b      	subs	r3, r3, r0
100018ac:	40d9      	lsrs	r1, r3
100018ae:	3015      	adds	r0, #21
100018b0:	000b      	movs	r3, r1
100018b2:	4084      	lsls	r4, r0
100018b4:	031b      	lsls	r3, r3, #12
100018b6:	0b1b      	lsrs	r3, r3, #12
100018b8:	0512      	lsls	r2, r2, #20
100018ba:	431a      	orrs	r2, r3
100018bc:	0020      	movs	r0, r4
100018be:	0011      	movs	r1, r2
100018c0:	bd10      	pop	{r4, pc}
100018c2:	0023      	movs	r3, r4
100018c4:	380b      	subs	r0, #11
100018c6:	4083      	lsls	r3, r0
100018c8:	2400      	movs	r4, #0
100018ca:	e7f3      	b.n	100018b4 <__aeabi_ui2d+0x24>
100018cc:	0000041e 	.word	0x0000041e

100018d0 <__aeabi_f2d>:
100018d0:	22fe      	movs	r2, #254	; 0xfe
100018d2:	b570      	push	{r4, r5, r6, lr}
100018d4:	0044      	lsls	r4, r0, #1
100018d6:	0e24      	lsrs	r4, r4, #24
100018d8:	0243      	lsls	r3, r0, #9
100018da:	1c61      	adds	r1, r4, #1
100018dc:	0a5d      	lsrs	r5, r3, #9
100018de:	0fc6      	lsrs	r6, r0, #31
100018e0:	4211      	tst	r1, r2
100018e2:	d00d      	beq.n	10001900 <__aeabi_f2d+0x30>
100018e4:	22e0      	movs	r2, #224	; 0xe0
100018e6:	0092      	lsls	r2, r2, #2
100018e8:	18a4      	adds	r4, r4, r2
100018ea:	0b1b      	lsrs	r3, r3, #12
100018ec:	076d      	lsls	r5, r5, #29
100018ee:	031b      	lsls	r3, r3, #12
100018f0:	0b1b      	lsrs	r3, r3, #12
100018f2:	0524      	lsls	r4, r4, #20
100018f4:	07f6      	lsls	r6, r6, #31
100018f6:	431c      	orrs	r4, r3
100018f8:	4334      	orrs	r4, r6
100018fa:	0028      	movs	r0, r5
100018fc:	0021      	movs	r1, r4
100018fe:	bd70      	pop	{r4, r5, r6, pc}
10001900:	2c00      	cmp	r4, #0
10001902:	d118      	bne.n	10001936 <__aeabi_f2d+0x66>
10001904:	0023      	movs	r3, r4
10001906:	2d00      	cmp	r5, #0
10001908:	d0f1      	beq.n	100018ee <__aeabi_f2d+0x1e>
1000190a:	0028      	movs	r0, r5
1000190c:	f7fe fce6 	bl	100002dc <__clzsi2>
10001910:	280a      	cmp	r0, #10
10001912:	dc0a      	bgt.n	1000192a <__aeabi_f2d+0x5a>
10001914:	230b      	movs	r3, #11
10001916:	002a      	movs	r2, r5
10001918:	1a1b      	subs	r3, r3, r0
1000191a:	40da      	lsrs	r2, r3
1000191c:	0013      	movs	r3, r2
1000191e:	0002      	movs	r2, r0
10001920:	3215      	adds	r2, #21
10001922:	4095      	lsls	r5, r2
10001924:	4c09      	ldr	r4, [pc, #36]	; (1000194c <__aeabi_f2d+0x7c>)
10001926:	1a24      	subs	r4, r4, r0
10001928:	e7e1      	b.n	100018ee <__aeabi_f2d+0x1e>
1000192a:	0003      	movs	r3, r0
1000192c:	3b0b      	subs	r3, #11
1000192e:	409d      	lsls	r5, r3
10001930:	002b      	movs	r3, r5
10001932:	0025      	movs	r5, r4
10001934:	e7f6      	b.n	10001924 <__aeabi_f2d+0x54>
10001936:	2d00      	cmp	r5, #0
10001938:	d006      	beq.n	10001948 <__aeabi_f2d+0x78>
1000193a:	0b1a      	lsrs	r2, r3, #12
1000193c:	2380      	movs	r3, #128	; 0x80
1000193e:	031b      	lsls	r3, r3, #12
10001940:	076d      	lsls	r5, r5, #29
10001942:	4313      	orrs	r3, r2
10001944:	4c02      	ldr	r4, [pc, #8]	; (10001950 <__aeabi_f2d+0x80>)
10001946:	e7d2      	b.n	100018ee <__aeabi_f2d+0x1e>
10001948:	002b      	movs	r3, r5
1000194a:	e7fb      	b.n	10001944 <__aeabi_f2d+0x74>
1000194c:	00000389 	.word	0x00000389
10001950:	000007ff 	.word	0x000007ff

10001954 <__aeabi_d2f>:
10001954:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10001956:	030b      	lsls	r3, r1, #12
10001958:	004a      	lsls	r2, r1, #1
1000195a:	0a5b      	lsrs	r3, r3, #9
1000195c:	0f46      	lsrs	r6, r0, #29
1000195e:	0d52      	lsrs	r2, r2, #21
10001960:	431e      	orrs	r6, r3
10001962:	1c53      	adds	r3, r2, #1
10001964:	469c      	mov	ip, r3
10001966:	0004      	movs	r4, r0
10001968:	00c7      	lsls	r7, r0, #3
1000196a:	483c      	ldr	r0, [pc, #240]	; (10001a5c <__aeabi_d2f+0x108>)
1000196c:	0fc9      	lsrs	r1, r1, #31
1000196e:	4003      	ands	r3, r0
10001970:	9301      	str	r3, [sp, #4]
10001972:	4663      	mov	r3, ip
10001974:	4203      	tst	r3, r0
10001976:	d049      	beq.n	10001a0c <__aeabi_d2f+0xb8>
10001978:	4b39      	ldr	r3, [pc, #228]	; (10001a60 <__aeabi_d2f+0x10c>)
1000197a:	18d0      	adds	r0, r2, r3
1000197c:	28fe      	cmp	r0, #254	; 0xfe
1000197e:	dc68      	bgt.n	10001a52 <__aeabi_d2f+0xfe>
10001980:	2800      	cmp	r0, #0
10001982:	dc37      	bgt.n	100019f4 <__aeabi_d2f+0xa0>
10001984:	0003      	movs	r3, r0
10001986:	3317      	adds	r3, #23
10001988:	db65      	blt.n	10001a56 <__aeabi_d2f+0x102>
1000198a:	2480      	movs	r4, #128	; 0x80
1000198c:	251e      	movs	r5, #30
1000198e:	0424      	lsls	r4, r4, #16
10001990:	4334      	orrs	r4, r6
10001992:	1a2d      	subs	r5, r5, r0
10001994:	2d1f      	cmp	r5, #31
10001996:	dc10      	bgt.n	100019ba <__aeabi_d2f+0x66>
10001998:	4b32      	ldr	r3, [pc, #200]	; (10001a64 <__aeabi_d2f+0x110>)
1000199a:	18d2      	adds	r2, r2, r3
1000199c:	003b      	movs	r3, r7
1000199e:	4097      	lsls	r7, r2
100019a0:	4094      	lsls	r4, r2
100019a2:	1e78      	subs	r0, r7, #1
100019a4:	4187      	sbcs	r7, r0
100019a6:	40eb      	lsrs	r3, r5
100019a8:	4327      	orrs	r7, r4
100019aa:	433b      	orrs	r3, r7
100019ac:	2407      	movs	r4, #7
100019ae:	001a      	movs	r2, r3
100019b0:	4022      	ands	r2, r4
100019b2:	4223      	tst	r3, r4
100019b4:	d13b      	bne.n	10001a2e <__aeabi_d2f+0xda>
100019b6:	08db      	lsrs	r3, r3, #3
100019b8:	e032      	b.n	10001a20 <__aeabi_d2f+0xcc>
100019ba:	2302      	movs	r3, #2
100019bc:	425b      	negs	r3, r3
100019be:	1a1b      	subs	r3, r3, r0
100019c0:	0020      	movs	r0, r4
100019c2:	40d8      	lsrs	r0, r3
100019c4:	0003      	movs	r3, r0
100019c6:	2000      	movs	r0, #0
100019c8:	2d20      	cmp	r5, #32
100019ca:	d003      	beq.n	100019d4 <__aeabi_d2f+0x80>
100019cc:	4826      	ldr	r0, [pc, #152]	; (10001a68 <__aeabi_d2f+0x114>)
100019ce:	1812      	adds	r2, r2, r0
100019d0:	0020      	movs	r0, r4
100019d2:	4090      	lsls	r0, r2
100019d4:	4338      	orrs	r0, r7
100019d6:	1e42      	subs	r2, r0, #1
100019d8:	4190      	sbcs	r0, r2
100019da:	4303      	orrs	r3, r0
100019dc:	2407      	movs	r4, #7
100019de:	001a      	movs	r2, r3
100019e0:	4022      	ands	r2, r4
100019e2:	4223      	tst	r3, r4
100019e4:	d0e7      	beq.n	100019b6 <__aeabi_d2f+0x62>
100019e6:	220f      	movs	r2, #15
100019e8:	401a      	ands	r2, r3
100019ea:	2a04      	cmp	r2, #4
100019ec:	d024      	beq.n	10001a38 <__aeabi_d2f+0xe4>
100019ee:	2000      	movs	r0, #0
100019f0:	3304      	adds	r3, #4
100019f2:	e008      	b.n	10001a06 <__aeabi_d2f+0xb2>
100019f4:	01a4      	lsls	r4, r4, #6
100019f6:	1e62      	subs	r2, r4, #1
100019f8:	4194      	sbcs	r4, r2
100019fa:	00f6      	lsls	r6, r6, #3
100019fc:	0f7b      	lsrs	r3, r7, #29
100019fe:	4334      	orrs	r4, r6
10001a00:	4323      	orrs	r3, r4
10001a02:	075a      	lsls	r2, r3, #29
10001a04:	d11b      	bne.n	10001a3e <__aeabi_d2f+0xea>
10001a06:	0002      	movs	r2, r0
10001a08:	08db      	lsrs	r3, r3, #3
10001a0a:	e009      	b.n	10001a20 <__aeabi_d2f+0xcc>
10001a0c:	9b01      	ldr	r3, [sp, #4]
10001a0e:	2a00      	cmp	r2, #0
10001a10:	d006      	beq.n	10001a20 <__aeabi_d2f+0xcc>
10001a12:	003b      	movs	r3, r7
10001a14:	22ff      	movs	r2, #255	; 0xff
10001a16:	4333      	orrs	r3, r6
10001a18:	d002      	beq.n	10001a20 <__aeabi_d2f+0xcc>
10001a1a:	2380      	movs	r3, #128	; 0x80
10001a1c:	03db      	lsls	r3, r3, #15
10001a1e:	4333      	orrs	r3, r6
10001a20:	025b      	lsls	r3, r3, #9
10001a22:	05d0      	lsls	r0, r2, #23
10001a24:	0a5b      	lsrs	r3, r3, #9
10001a26:	4318      	orrs	r0, r3
10001a28:	07c9      	lsls	r1, r1, #31
10001a2a:	4308      	orrs	r0, r1
10001a2c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10001a2e:	220f      	movs	r2, #15
10001a30:	2000      	movs	r0, #0
10001a32:	401a      	ands	r2, r3
10001a34:	2a04      	cmp	r2, #4
10001a36:	d106      	bne.n	10001a46 <__aeabi_d2f+0xf2>
10001a38:	2200      	movs	r2, #0
10001a3a:	08db      	lsrs	r3, r3, #3
10001a3c:	e7f0      	b.n	10001a20 <__aeabi_d2f+0xcc>
10001a3e:	220f      	movs	r2, #15
10001a40:	401a      	ands	r2, r3
10001a42:	2a04      	cmp	r2, #4
10001a44:	d0df      	beq.n	10001a06 <__aeabi_d2f+0xb2>
10001a46:	3304      	adds	r3, #4
10001a48:	015a      	lsls	r2, r3, #5
10001a4a:	d5dc      	bpl.n	10001a06 <__aeabi_d2f+0xb2>
10001a4c:	1c42      	adds	r2, r0, #1
10001a4e:	2300      	movs	r3, #0
10001a50:	e7e6      	b.n	10001a20 <__aeabi_d2f+0xcc>
10001a52:	22ff      	movs	r2, #255	; 0xff
10001a54:	e7fb      	b.n	10001a4e <__aeabi_d2f+0xfa>
10001a56:	2200      	movs	r2, #0
10001a58:	0013      	movs	r3, r2
10001a5a:	e7e1      	b.n	10001a20 <__aeabi_d2f+0xcc>
10001a5c:	000007fe 	.word	0x000007fe
10001a60:	fffffc80 	.word	0xfffffc80
10001a64:	fffffc82 	.word	0xfffffc82
10001a68:	fffffca2 	.word	0xfffffca2

10001a6c <__aeabi_llsr>:
10001a6c:	40d0      	lsrs	r0, r2
10001a6e:	000b      	movs	r3, r1
10001a70:	40d1      	lsrs	r1, r2
10001a72:	469c      	mov	ip, r3
10001a74:	3a20      	subs	r2, #32
10001a76:	40d3      	lsrs	r3, r2
10001a78:	4318      	orrs	r0, r3
10001a7a:	4252      	negs	r2, r2
10001a7c:	4663      	mov	r3, ip
10001a7e:	4093      	lsls	r3, r2
10001a80:	4318      	orrs	r0, r3
10001a82:	4770      	bx	lr

10001a84 <__aeabi_llsl>:
10001a84:	4091      	lsls	r1, r2
10001a86:	0003      	movs	r3, r0
10001a88:	4090      	lsls	r0, r2
10001a8a:	469c      	mov	ip, r3
10001a8c:	3a20      	subs	r2, #32
10001a8e:	4093      	lsls	r3, r2
10001a90:	4319      	orrs	r1, r3
10001a92:	4252      	negs	r2, r2
10001a94:	4663      	mov	r3, ip
10001a96:	40d3      	lsrs	r3, r2
10001a98:	4319      	orrs	r1, r3
10001a9a:	4770      	bx	lr

10001a9c <__clzdi2>:
10001a9c:	b510      	push	{r4, lr}
10001a9e:	2900      	cmp	r1, #0
10001aa0:	d103      	bne.n	10001aaa <__clzdi2+0xe>
10001aa2:	f7fe fc1b 	bl	100002dc <__clzsi2>
10001aa6:	3020      	adds	r0, #32
10001aa8:	e002      	b.n	10001ab0 <__clzdi2+0x14>
10001aaa:	0008      	movs	r0, r1
10001aac:	f7fe fc16 	bl	100002dc <__clzsi2>
10001ab0:	bd10      	pop	{r4, pc}
10001ab2:	46c0      	nop			; (mov r8, r8)

10001ab4 <__aeabi_d2uiz>:
10001ab4:	b570      	push	{r4, r5, r6, lr}
10001ab6:	2200      	movs	r2, #0
10001ab8:	4b0b      	ldr	r3, [pc, #44]	; (10001ae8 <__aeabi_d2uiz+0x34>)
10001aba:	0004      	movs	r4, r0
10001abc:	000d      	movs	r5, r1
10001abe:	f7fe fc03 	bl	100002c8 <__aeabi_dcmpge>
10001ac2:	2800      	cmp	r0, #0
10001ac4:	d00b      	beq.n	10001ade <__aeabi_d2uiz+0x2a>
10001ac6:	4b08      	ldr	r3, [pc, #32]	; (10001ae8 <__aeabi_d2uiz+0x34>)
10001ac8:	2200      	movs	r2, #0
10001aca:	0020      	movs	r0, r4
10001acc:	0029      	movs	r1, r5
10001ace:	f7ff fbcb 	bl	10001268 <__aeabi_dsub>
10001ad2:	f000 f80b 	bl	10001aec <__aeabi_d2iz>
10001ad6:	2380      	movs	r3, #128	; 0x80
10001ad8:	061b      	lsls	r3, r3, #24
10001ada:	18c0      	adds	r0, r0, r3
10001adc:	bd70      	pop	{r4, r5, r6, pc}
10001ade:	0020      	movs	r0, r4
10001ae0:	0029      	movs	r1, r5
10001ae2:	f000 f803 	bl	10001aec <__aeabi_d2iz>
10001ae6:	e7f9      	b.n	10001adc <__aeabi_d2uiz+0x28>
10001ae8:	41e00000 	.word	0x41e00000

10001aec <__aeabi_d2iz>:
10001aec:	000b      	movs	r3, r1
10001aee:	b570      	push	{r4, r5, r6, lr}
10001af0:	4e11      	ldr	r6, [pc, #68]	; (10001b38 <__aeabi_d2iz+0x4c>)
10001af2:	030c      	lsls	r4, r1, #12
10001af4:	0049      	lsls	r1, r1, #1
10001af6:	0002      	movs	r2, r0
10001af8:	0b24      	lsrs	r4, r4, #12
10001afa:	2000      	movs	r0, #0
10001afc:	0d49      	lsrs	r1, r1, #21
10001afe:	0fdd      	lsrs	r5, r3, #31
10001b00:	42b1      	cmp	r1, r6
10001b02:	dd04      	ble.n	10001b0e <__aeabi_d2iz+0x22>
10001b04:	480d      	ldr	r0, [pc, #52]	; (10001b3c <__aeabi_d2iz+0x50>)
10001b06:	4281      	cmp	r1, r0
10001b08:	dd02      	ble.n	10001b10 <__aeabi_d2iz+0x24>
10001b0a:	4b0d      	ldr	r3, [pc, #52]	; (10001b40 <__aeabi_d2iz+0x54>)
10001b0c:	18e8      	adds	r0, r5, r3
10001b0e:	bd70      	pop	{r4, r5, r6, pc}
10001b10:	2080      	movs	r0, #128	; 0x80
10001b12:	0340      	lsls	r0, r0, #13
10001b14:	4320      	orrs	r0, r4
10001b16:	4c0b      	ldr	r4, [pc, #44]	; (10001b44 <__aeabi_d2iz+0x58>)
10001b18:	1a64      	subs	r4, r4, r1
10001b1a:	2c1f      	cmp	r4, #31
10001b1c:	dc08      	bgt.n	10001b30 <__aeabi_d2iz+0x44>
10001b1e:	4e0a      	ldr	r6, [pc, #40]	; (10001b48 <__aeabi_d2iz+0x5c>)
10001b20:	40e2      	lsrs	r2, r4
10001b22:	1989      	adds	r1, r1, r6
10001b24:	4088      	lsls	r0, r1
10001b26:	4310      	orrs	r0, r2
10001b28:	2d00      	cmp	r5, #0
10001b2a:	d0f0      	beq.n	10001b0e <__aeabi_d2iz+0x22>
10001b2c:	4240      	negs	r0, r0
10001b2e:	e7ee      	b.n	10001b0e <__aeabi_d2iz+0x22>
10001b30:	4b06      	ldr	r3, [pc, #24]	; (10001b4c <__aeabi_d2iz+0x60>)
10001b32:	1a5b      	subs	r3, r3, r1
10001b34:	40d8      	lsrs	r0, r3
10001b36:	e7f7      	b.n	10001b28 <__aeabi_d2iz+0x3c>
10001b38:	000003fe 	.word	0x000003fe
10001b3c:	0000041d 	.word	0x0000041d
10001b40:	7fffffff 	.word	0x7fffffff
10001b44:	00000433 	.word	0x00000433
10001b48:	fffffbed 	.word	0xfffffbed
10001b4c:	00000413 	.word	0x00000413

10001b50 <__aeabi_lmul>:
10001b50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10001b52:	0c04      	lsrs	r4, r0, #16
10001b54:	000d      	movs	r5, r1
10001b56:	b291      	uxth	r1, r2
10001b58:	000f      	movs	r7, r1
10001b5a:	4361      	muls	r1, r4
10001b5c:	468c      	mov	ip, r1
10001b5e:	0006      	movs	r6, r0
10001b60:	9301      	str	r3, [sp, #4]
10001b62:	b283      	uxth	r3, r0
10001b64:	0c10      	lsrs	r0, r2, #16
10001b66:	435f      	muls	r7, r3
10001b68:	4344      	muls	r4, r0
10001b6a:	4358      	muls	r0, r3
10001b6c:	0c3b      	lsrs	r3, r7, #16
10001b6e:	4460      	add	r0, ip
10001b70:	181b      	adds	r3, r3, r0
10001b72:	4299      	cmp	r1, r3
10001b74:	d902      	bls.n	10001b7c <__aeabi_lmul+0x2c>
10001b76:	2180      	movs	r1, #128	; 0x80
10001b78:	0249      	lsls	r1, r1, #9
10001b7a:	1864      	adds	r4, r4, r1
10001b7c:	9901      	ldr	r1, [sp, #4]
10001b7e:	4355      	muls	r5, r2
10001b80:	4371      	muls	r1, r6
10001b82:	0c18      	lsrs	r0, r3, #16
10001b84:	1904      	adds	r4, r0, r4
10001b86:	041b      	lsls	r3, r3, #16
10001b88:	b2bf      	uxth	r7, r7
10001b8a:	1949      	adds	r1, r1, r5
10001b8c:	19d8      	adds	r0, r3, r7
10001b8e:	1909      	adds	r1, r1, r4
10001b90:	b003      	add	sp, #12
10001b92:	bdf0      	pop	{r4, r5, r6, r7, pc}

10001b94 <__udivmoddi4>:
10001b94:	b5f0      	push	{r4, r5, r6, r7, lr}
10001b96:	0006      	movs	r6, r0
10001b98:	000f      	movs	r7, r1
10001b9a:	0015      	movs	r5, r2
10001b9c:	001c      	movs	r4, r3
10001b9e:	b085      	sub	sp, #20
10001ba0:	428b      	cmp	r3, r1
10001ba2:	d863      	bhi.n	10001c6c <__udivmoddi4+0xd8>
10001ba4:	d101      	bne.n	10001baa <__udivmoddi4+0x16>
10001ba6:	4282      	cmp	r2, r0
10001ba8:	d860      	bhi.n	10001c6c <__udivmoddi4+0xd8>
10001baa:	0021      	movs	r1, r4
10001bac:	0028      	movs	r0, r5
10001bae:	f7ff ff75 	bl	10001a9c <__clzdi2>
10001bb2:	0039      	movs	r1, r7
10001bb4:	9000      	str	r0, [sp, #0]
10001bb6:	0030      	movs	r0, r6
10001bb8:	f7ff ff70 	bl	10001a9c <__clzdi2>
10001bbc:	9b00      	ldr	r3, [sp, #0]
10001bbe:	0021      	movs	r1, r4
10001bc0:	1a1b      	subs	r3, r3, r0
10001bc2:	001a      	movs	r2, r3
10001bc4:	0028      	movs	r0, r5
10001bc6:	9303      	str	r3, [sp, #12]
10001bc8:	f7ff ff5c 	bl	10001a84 <__aeabi_llsl>
10001bcc:	9000      	str	r0, [sp, #0]
10001bce:	9101      	str	r1, [sp, #4]
10001bd0:	42b9      	cmp	r1, r7
10001bd2:	d845      	bhi.n	10001c60 <__udivmoddi4+0xcc>
10001bd4:	d101      	bne.n	10001bda <__udivmoddi4+0x46>
10001bd6:	42b0      	cmp	r0, r6
10001bd8:	d842      	bhi.n	10001c60 <__udivmoddi4+0xcc>
10001bda:	9b00      	ldr	r3, [sp, #0]
10001bdc:	9c01      	ldr	r4, [sp, #4]
10001bde:	2001      	movs	r0, #1
10001be0:	2100      	movs	r1, #0
10001be2:	9a03      	ldr	r2, [sp, #12]
10001be4:	1af6      	subs	r6, r6, r3
10001be6:	41a7      	sbcs	r7, r4
10001be8:	f7ff ff4c 	bl	10001a84 <__aeabi_llsl>
10001bec:	0004      	movs	r4, r0
10001bee:	000d      	movs	r5, r1
10001bf0:	9b03      	ldr	r3, [sp, #12]
10001bf2:	2b00      	cmp	r3, #0
10001bf4:	d02b      	beq.n	10001c4e <__udivmoddi4+0xba>
10001bf6:	9b01      	ldr	r3, [sp, #4]
10001bf8:	9a00      	ldr	r2, [sp, #0]
10001bfa:	07db      	lsls	r3, r3, #31
10001bfc:	0850      	lsrs	r0, r2, #1
10001bfe:	4318      	orrs	r0, r3
10001c00:	9b01      	ldr	r3, [sp, #4]
10001c02:	0859      	lsrs	r1, r3, #1
10001c04:	9b03      	ldr	r3, [sp, #12]
10001c06:	469c      	mov	ip, r3
10001c08:	42b9      	cmp	r1, r7
10001c0a:	d82c      	bhi.n	10001c66 <__udivmoddi4+0xd2>
10001c0c:	d101      	bne.n	10001c12 <__udivmoddi4+0x7e>
10001c0e:	42b0      	cmp	r0, r6
10001c10:	d829      	bhi.n	10001c66 <__udivmoddi4+0xd2>
10001c12:	0032      	movs	r2, r6
10001c14:	003b      	movs	r3, r7
10001c16:	1a12      	subs	r2, r2, r0
10001c18:	418b      	sbcs	r3, r1
10001c1a:	2601      	movs	r6, #1
10001c1c:	1892      	adds	r2, r2, r2
10001c1e:	415b      	adcs	r3, r3
10001c20:	2700      	movs	r7, #0
10001c22:	18b6      	adds	r6, r6, r2
10001c24:	415f      	adcs	r7, r3
10001c26:	2301      	movs	r3, #1
10001c28:	425b      	negs	r3, r3
10001c2a:	449c      	add	ip, r3
10001c2c:	4663      	mov	r3, ip
10001c2e:	2b00      	cmp	r3, #0
10001c30:	d1ea      	bne.n	10001c08 <__udivmoddi4+0x74>
10001c32:	0030      	movs	r0, r6
10001c34:	0039      	movs	r1, r7
10001c36:	9a03      	ldr	r2, [sp, #12]
10001c38:	f7ff ff18 	bl	10001a6c <__aeabi_llsr>
10001c3c:	9a03      	ldr	r2, [sp, #12]
10001c3e:	19a4      	adds	r4, r4, r6
10001c40:	417d      	adcs	r5, r7
10001c42:	0006      	movs	r6, r0
10001c44:	000f      	movs	r7, r1
10001c46:	f7ff ff1d 	bl	10001a84 <__aeabi_llsl>
10001c4a:	1a24      	subs	r4, r4, r0
10001c4c:	418d      	sbcs	r5, r1
10001c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
10001c50:	2b00      	cmp	r3, #0
10001c52:	d001      	beq.n	10001c58 <__udivmoddi4+0xc4>
10001c54:	601e      	str	r6, [r3, #0]
10001c56:	605f      	str	r7, [r3, #4]
10001c58:	0020      	movs	r0, r4
10001c5a:	0029      	movs	r1, r5
10001c5c:	b005      	add	sp, #20
10001c5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001c60:	2400      	movs	r4, #0
10001c62:	2500      	movs	r5, #0
10001c64:	e7c4      	b.n	10001bf0 <__udivmoddi4+0x5c>
10001c66:	19b6      	adds	r6, r6, r6
10001c68:	417f      	adcs	r7, r7
10001c6a:	e7dc      	b.n	10001c26 <__udivmoddi4+0x92>
10001c6c:	2400      	movs	r4, #0
10001c6e:	2500      	movs	r5, #0
10001c70:	e7ed      	b.n	10001c4e <__udivmoddi4+0xba>
	...

10001c74 <pwm_set>:
 * @retval -ENOTSUP If requested period or pulse cycles are not supported.
 * @retval -errno Other negative errno code on failure.
 */
static inline int pwm_set(const struct device *dev, uint32_t channel,
			  uint32_t period, uint32_t pulse, pwm_flags_t flags)
{
10001c74:	b5f0      	push	{r4, r5, r6, r7, lr}
10001c76:	b08b      	sub	sp, #44	; 0x2c
10001c78:	9304      	str	r3, [sp, #16]
10001c7a:	ab10      	add	r3, sp, #64	; 0x40
10001c7c:	881b      	ldrh	r3, [r3, #0]
10001c7e:	0004      	movs	r4, r0
10001c80:	0015      	movs	r5, r2
10001c82:	9103      	str	r1, [sp, #12]
10001c84:	9305      	str	r3, [sp, #20]
	return api->get_cycles_per_sec(dev, channel, cycles);
10001c86:	6883      	ldr	r3, [r0, #8]
10001c88:	9903      	ldr	r1, [sp, #12]
10001c8a:	685b      	ldr	r3, [r3, #4]
10001c8c:	aa08      	add	r2, sp, #32
10001c8e:	4798      	blx	r3
	uint64_t pulse_cycles;
	uint64_t period_cycles;
	uint64_t cycles_per_sec;

	err = pwm_get_cycles_per_sec(dev, channel, &cycles_per_sec);
	if (err < 0) {
10001c90:	2800      	cmp	r0, #0
10001c92:	db2b      	blt.n	10001cec <pwm_set+0x78>
		return err;
	}

	period_cycles = (period * cycles_per_sec) / NSEC_PER_SEC;
10001c94:	9e08      	ldr	r6, [sp, #32]
10001c96:	9f09      	ldr	r7, [sp, #36]	; 0x24
10001c98:	0028      	movs	r0, r5
10001c9a:	0032      	movs	r2, r6
10001c9c:	003b      	movs	r3, r7
10001c9e:	2100      	movs	r1, #0
10001ca0:	f7ff ff56 	bl	10001b50 <__aeabi_lmul>
10001ca4:	2300      	movs	r3, #0
10001ca6:	4a15      	ldr	r2, [pc, #84]	; (10001cfc <pwm_set+0x88>)
10001ca8:	9106      	str	r1, [sp, #24]
10001caa:	f7fe fb35 	bl	10000318 <__aeabi_uldivmod>
	if (period_cycles > UINT32_MAX) {
10001cae:	9906      	ldr	r1, [sp, #24]
10001cb0:	4b13      	ldr	r3, [pc, #76]	; (10001d00 <pwm_set+0x8c>)
	period_cycles = (period * cycles_per_sec) / NSEC_PER_SEC;
10001cb2:	0005      	movs	r5, r0
10001cb4:	9007      	str	r0, [sp, #28]
	if (period_cycles > UINT32_MAX) {
10001cb6:	4299      	cmp	r1, r3
10001cb8:	d81a      	bhi.n	10001cf0 <pwm_set+0x7c>
		return -ENOTSUP;
	}

	pulse_cycles = (pulse * cycles_per_sec) / NSEC_PER_SEC;
10001cba:	0032      	movs	r2, r6
10001cbc:	003b      	movs	r3, r7
10001cbe:	2100      	movs	r1, #0
10001cc0:	9804      	ldr	r0, [sp, #16]
10001cc2:	f7ff ff45 	bl	10001b50 <__aeabi_lmul>
10001cc6:	2300      	movs	r3, #0
10001cc8:	4a0c      	ldr	r2, [pc, #48]	; (10001cfc <pwm_set+0x88>)
10001cca:	000e      	movs	r6, r1
10001ccc:	f7fe fb24 	bl	10000318 <__aeabi_uldivmod>
	if (pulse_cycles > UINT32_MAX) {
10001cd0:	4a0b      	ldr	r2, [pc, #44]	; (10001d00 <pwm_set+0x8c>)
	pulse_cycles = (pulse * cycles_per_sec) / NSEC_PER_SEC;
10001cd2:	0003      	movs	r3, r0
	if (pulse_cycles > UINT32_MAX) {
10001cd4:	4296      	cmp	r6, r2
10001cd6:	d80b      	bhi.n	10001cf0 <pwm_set+0x7c>
	const struct pwm_driver_api *api =
10001cd8:	68a2      	ldr	r2, [r4, #8]
	if (pulse > period) {
10001cda:	4285      	cmp	r5, r0
10001cdc:	d30b      	bcc.n	10001cf6 <pwm_set+0x82>
	return api->set_cycles(dev, channel, period, pulse, flags);
10001cde:	9905      	ldr	r1, [sp, #20]
10001ce0:	0020      	movs	r0, r4
10001ce2:	9100      	str	r1, [sp, #0]
10001ce4:	6816      	ldr	r6, [r2, #0]
10001ce6:	9903      	ldr	r1, [sp, #12]
10001ce8:	002a      	movs	r2, r5
10001cea:	47b0      	blx	r6
		return -ENOTSUP;
	}

	return pwm_set_cycles(dev, channel, (uint32_t)period_cycles,
			      (uint32_t)pulse_cycles, flags);
}
10001cec:	b00b      	add	sp, #44	; 0x2c
10001cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -ENOTSUP;
10001cf0:	2086      	movs	r0, #134	; 0x86
		return -EINVAL;
10001cf2:	4240      	negs	r0, r0
10001cf4:	e7fa      	b.n	10001cec <pwm_set+0x78>
10001cf6:	2016      	movs	r0, #22
10001cf8:	e7fb      	b.n	10001cf2 <pwm_set+0x7e>
10001cfa:	46c0      	nop			; (mov r8, r8)
10001cfc:	3b9aca00 	.word	0x3b9aca00
10001d00:	3b9ac9ff 	.word	0x3b9ac9ff

10001d04 <main>:
	UP1,
};


void main(void)
{
10001d04:	b5f0      	push	{r4, r5, r6, r7, lr}
	enum direction1 dir1 = UP1;
	int ret;
	int ret1;
	

	printk("Servomotor control\n");
10001d06:	482d      	ldr	r0, [pc, #180]	; (10001dbc <main+0xb8>)
{
10001d08:	b085      	sub	sp, #20
	printk("Servomotor control\n");
10001d0a:	f002 f82e 	bl	10003d6a <printk>
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
10001d0e:	4c2c      	ldr	r4, [pc, #176]	; (10001dc0 <main+0xbc>)
10001d10:	0020      	movs	r0, r4
10001d12:	f002 fb4c 	bl	100043ae <z_device_is_ready>

	if (!device_is_ready(servo.dev)) {
10001d16:	2800      	cmp	r0, #0
10001d18:	d105      	bne.n	10001d26 <main+0x22>
		printk("Error: PWM device %s is not ready\n", servo.dev->name);
		return;
	}
	if (!device_is_ready(servo1.dev)) {
		printk("Error: PWM device %s is not ready\n", servo1.dev->name);
10001d1a:	482a      	ldr	r0, [pc, #168]	; (10001dc4 <main+0xc0>)
10001d1c:	6821      	ldr	r1, [r4, #0]
		if (ret < 0) {
			printk("Error %d: failed to set pulse width\n", ret);
			return;
		}
		if (ret1 < 0) {
			printk("Error %d: failed to set pulse width\n", ret1);
10001d1e:	f002 f824 	bl	10003d6a <printk>
			}
		}

		k_sleep(K_SECONDS(1));
	}
}
10001d22:	b005      	add	sp, #20
10001d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001d26:	0020      	movs	r0, r4
10001d28:	f002 fb41 	bl	100043ae <z_device_is_ready>
	if (!device_is_ready(servo1.dev)) {
10001d2c:	2800      	cmp	r0, #0
10001d2e:	d0f4      	beq.n	10001d1a <main+0x16>
	uint32_t pulse_width1 = min_pulse1;
10001d30:	4d25      	ldr	r5, [pc, #148]	; (10001dc8 <main+0xc4>)
	enum direction dir = UP;
10001d32:	2601      	movs	r6, #1
	uint32_t pulse_width = min_pulse;
10001d34:	002c      	movs	r4, r5
 * @see pwm_set_pulse_dt()
 */
static inline int pwm_set_pulse_dt(const struct pwm_dt_spec *spec,
				   uint32_t pulse)
{
	return pwm_set(spec->dev, spec->channel, spec->period, pulse,
10001d36:	2300      	movs	r3, #0
10001d38:	4f21      	ldr	r7, [pc, #132]	; (10001dc0 <main+0xbc>)
10001d3a:	2100      	movs	r1, #0
10001d3c:	4a23      	ldr	r2, [pc, #140]	; (10001dcc <main+0xc8>)
10001d3e:	9300      	str	r3, [sp, #0]
10001d40:	0038      	movs	r0, r7
10001d42:	0023      	movs	r3, r4
10001d44:	f7ff ff96 	bl	10001c74 <pwm_set>
10001d48:	2300      	movs	r3, #0
10001d4a:	2101      	movs	r1, #1
10001d4c:	9003      	str	r0, [sp, #12]
10001d4e:	9300      	str	r3, [sp, #0]
10001d50:	0038      	movs	r0, r7
10001d52:	0023      	movs	r3, r4
10001d54:	4a1d      	ldr	r2, [pc, #116]	; (10001dcc <main+0xc8>)
10001d56:	f7ff ff8d 	bl	10001c74 <pwm_set>
		if (ret < 0) {
10001d5a:	9b03      	ldr	r3, [sp, #12]
10001d5c:	0001      	movs	r1, r0
10001d5e:	2b00      	cmp	r3, #0
10001d60:	da02      	bge.n	10001d68 <main+0x64>
			printk("Error %d: failed to set pulse width\n", ret);
10001d62:	0019      	movs	r1, r3
10001d64:	481a      	ldr	r0, [pc, #104]	; (10001dd0 <main+0xcc>)
10001d66:	e7da      	b.n	10001d1e <main+0x1a>
		if (ret1 < 0) {
10001d68:	2800      	cmp	r0, #0
10001d6a:	da01      	bge.n	10001d70 <main+0x6c>
			printk("Error %d: failed to set pulse width\n", ret1);
10001d6c:	4818      	ldr	r0, [pc, #96]	; (10001dd0 <main+0xcc>)
10001d6e:	e7d6      	b.n	10001d1e <main+0x1a>
		if (dir == DOWN) {
10001d70:	2e00      	cmp	r6, #0
10001d72:	d10f      	bne.n	10001d94 <main+0x90>
			if (pulse_width <= min_pulse) {
10001d74:	4b14      	ldr	r3, [pc, #80]	; (10001dc8 <main+0xc4>)
10001d76:	429c      	cmp	r4, r3
10001d78:	d913      	bls.n	10001da2 <main+0x9e>
				pulse_width -= STEP;
10001d7a:	4b16      	ldr	r3, [pc, #88]	; (10001dd4 <main+0xd0>)
10001d7c:	18e4      	adds	r4, r4, r3
			if (pulse_width1 <= min_pulse1) {
10001d7e:	4b12      	ldr	r3, [pc, #72]	; (10001dc8 <main+0xc4>)
10001d80:	429d      	cmp	r5, r3
10001d82:	d917      	bls.n	10001db4 <main+0xb0>
				pulse_width1 -= STEP1;
10001d84:	2600      	movs	r6, #0
10001d86:	4b13      	ldr	r3, [pc, #76]	; (10001dd4 <main+0xd0>)
10001d88:	18ed      	adds	r5, r5, r3
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
10001d8a:	2100      	movs	r1, #0
10001d8c:	4812      	ldr	r0, [pc, #72]	; (10001dd8 <main+0xd4>)
10001d8e:	f001 fe03 	bl	10003998 <z_impl_k_sleep>
	while (1) {
10001d92:	e7d0      	b.n	10001d36 <main+0x32>
			pulse_width += STEP;
10001d94:	4b11      	ldr	r3, [pc, #68]	; (10001ddc <main+0xd8>)
10001d96:	18e4      	adds	r4, r4, r3
			if (pulse_width >= max_pulse) {
10001d98:	4b11      	ldr	r3, [pc, #68]	; (10001de0 <main+0xdc>)
10001d9a:	429c      	cmp	r4, r3
10001d9c:	d902      	bls.n	10001da4 <main+0xa0>
				pulse_width = max_pulse;
10001d9e:	4c11      	ldr	r4, [pc, #68]	; (10001de4 <main+0xe0>)
10001da0:	e7ed      	b.n	10001d7e <main+0x7a>
				pulse_width = min_pulse;
10001da2:	4c09      	ldr	r4, [pc, #36]	; (10001dc8 <main+0xc4>)
			pulse_width1 += STEP1;
10001da4:	4b0d      	ldr	r3, [pc, #52]	; (10001ddc <main+0xd8>)
10001da6:	18ed      	adds	r5, r5, r3
			if (pulse_width1 >= max_pulse1) {
10001da8:	4b0e      	ldr	r3, [pc, #56]	; (10001de4 <main+0xe0>)
10001daa:	429d      	cmp	r5, r3
10001dac:	d900      	bls.n	10001db0 <main+0xac>
10001dae:	001d      	movs	r5, r3
10001db0:	2601      	movs	r6, #1
10001db2:	e7ea      	b.n	10001d8a <main+0x86>
10001db4:	2600      	movs	r6, #0
				pulse_width1 = min_pulse1;
10001db6:	4d04      	ldr	r5, [pc, #16]	; (10001dc8 <main+0xc4>)
10001db8:	e7e7      	b.n	10001d8a <main+0x86>
10001dba:	46c0      	nop			; (mov r8, r8)
10001dbc:	100047cc 	.word	0x100047cc
10001dc0:	100045a4 	.word	0x100045a4
10001dc4:	100047e0 	.word	0x100047e0
10001dc8:	000aae60 	.word	0x000aae60
10001dcc:	01312d00 	.word	0x01312d00
10001dd0:	10004803 	.word	0x10004803
10001dd4:	fffe7960 	.word	0xfffe7960
10001dd8:	00002710 	.word	0x00002710
10001ddc:	000186a0 	.word	0x000186a0
10001de0:	0026259f 	.word	0x0026259f
10001de4:	002625a0 	.word	0x002625a0

10001de8 <char_out>:

	return c;
}

static int char_out(int c, void *ctx_p)
{
10001de8:	b510      	push	{r4, lr}
	(void) ctx_p;
	return _char_out(c);
10001dea:	4b02      	ldr	r3, [pc, #8]	; (10001df4 <char_out+0xc>)
10001dec:	681b      	ldr	r3, [r3, #0]
10001dee:	4798      	blx	r3
}
10001df0:	bd10      	pop	{r4, pc}
10001df2:	46c0      	nop			; (mov r8, r8)
10001df4:	20000000 	.word	0x20000000

10001df8 <__printk_hook_install>:
	_char_out = fn;
10001df8:	4b01      	ldr	r3, [pc, #4]	; (10001e00 <__printk_hook_install+0x8>)
10001dfa:	6018      	str	r0, [r3, #0]
}
10001dfc:	4770      	bx	lr
10001dfe:	46c0      	nop			; (mov r8, r8)
10001e00:	20000000 	.word	0x20000000

10001e04 <vprintk>:

void vprintk(const char *fmt, va_list ap)
{
10001e04:	b513      	push	{r0, r1, r4, lr}
10001e06:	000b      	movs	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
10001e08:	2100      	movs	r1, #0
10001e0a:	4c03      	ldr	r4, [pc, #12]	; (10001e18 <vprintk+0x14>)
10001e0c:	0002      	movs	r2, r0
10001e0e:	9100      	str	r1, [sp, #0]
10001e10:	0020      	movs	r0, r4
10001e12:	f000 f803 	bl	10001e1c <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
10001e16:	bd13      	pop	{r0, r1, r4, pc}
10001e18:	10001de9 	.word	0x10001de9

10001e1c <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
10001e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
10001e1e:	001c      	movs	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
10001e20:	2700      	movs	r7, #0
{
10001e22:	b099      	sub	sp, #100	; 0x64
10001e24:	9004      	str	r0, [sp, #16]
10001e26:	9105      	str	r1, [sp, #20]
10001e28:	9208      	str	r2, [sp, #32]
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
10001e2a:	9b08      	ldr	r3, [sp, #32]
10001e2c:	7818      	ldrb	r0, [r3, #0]
10001e2e:	2800      	cmp	r0, #0
10001e30:	d101      	bne.n	10001e36 <z_cbvprintf_impl+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
10001e32:	0038      	movs	r0, r7
10001e34:	e327      	b.n	10002486 <z_cbvprintf_impl+0x66a>
			OUTC(*fp++);
10001e36:	9b08      	ldr	r3, [sp, #32]
10001e38:	3301      	adds	r3, #1
10001e3a:	9307      	str	r3, [sp, #28]
		if (*fp != '%') {
10001e3c:	2825      	cmp	r0, #37	; 0x25
10001e3e:	d007      	beq.n	10001e50 <z_cbvprintf_impl+0x34>
			OUTC('%');
10001e40:	9905      	ldr	r1, [sp, #20]
10001e42:	9b04      	ldr	r3, [sp, #16]
10001e44:	4798      	blx	r3
10001e46:	2800      	cmp	r0, #0
10001e48:	da00      	bge.n	10001e4c <z_cbvprintf_impl+0x30>
10001e4a:	e31c      	b.n	10002486 <z_cbvprintf_impl+0x66a>
10001e4c:	3701      	adds	r7, #1
		if (bps == NULL) {
10001e4e:	e1e3      	b.n	10002218 <z_cbvprintf_impl+0x3fc>
		} state = {
10001e50:	ad12      	add	r5, sp, #72	; 0x48
10001e52:	2218      	movs	r2, #24
10001e54:	2100      	movs	r1, #0
10001e56:	0028      	movs	r0, r5
10001e58:	f002 f832 	bl	10003ec0 <memset>
	if (*sp == '%') {
10001e5c:	9b08      	ldr	r3, [sp, #32]
10001e5e:	785b      	ldrb	r3, [r3, #1]
10001e60:	2b25      	cmp	r3, #37	; 0x25
10001e62:	d114      	bne.n	10001e8e <z_cbvprintf_impl+0x72>
		conv->specifier = *sp++;
10001e64:	9a08      	ldr	r2, [sp, #32]
10001e66:	72eb      	strb	r3, [r5, #11]
10001e68:	3202      	adds	r2, #2
10001e6a:	9207      	str	r2, [sp, #28]
		if (conv->width_star) {
10001e6c:	ab12      	add	r3, sp, #72	; 0x48
10001e6e:	7a5a      	ldrb	r2, [r3, #9]
10001e70:	07d1      	lsls	r1, r2, #31
10001e72:	d400      	bmi.n	10001e76 <z_cbvprintf_impl+0x5a>
10001e74:	e17f      	b.n	10002176 <z_cbvprintf_impl+0x35a>
			width = va_arg(ap, int);
10001e76:	cc02      	ldmia	r4!, {r1}
10001e78:	9103      	str	r1, [sp, #12]
			if (width < 0) {
10001e7a:	2900      	cmp	r1, #0
10001e7c:	db00      	blt.n	10001e80 <z_cbvprintf_impl+0x64>
10001e7e:	e17f      	b.n	10002180 <z_cbvprintf_impl+0x364>
				conv->flag_dash = true;
10001e80:	2104      	movs	r1, #4
10001e82:	7a18      	ldrb	r0, [r3, #8]
10001e84:	4301      	orrs	r1, r0
10001e86:	7219      	strb	r1, [r3, #8]
				width = -width;
10001e88:	9b03      	ldr	r3, [sp, #12]
		int width = -1;
10001e8a:	425b      	negs	r3, r3
10001e8c:	e177      	b.n	1000217e <z_cbvprintf_impl+0x362>
10001e8e:	2200      	movs	r2, #0
		switch (*sp) {
10001e90:	2601      	movs	r6, #1
10001e92:	0015      	movs	r5, r2
10001e94:	0010      	movs	r0, r2
10001e96:	4694      	mov	ip, r2
10001e98:	9203      	str	r2, [sp, #12]
10001e9a:	9b07      	ldr	r3, [sp, #28]
10001e9c:	781b      	ldrb	r3, [r3, #0]
10001e9e:	2b2b      	cmp	r3, #43	; 0x2b
10001ea0:	d06f      	beq.n	10001f82 <z_cbvprintf_impl+0x166>
10001ea2:	d868      	bhi.n	10001f76 <z_cbvprintf_impl+0x15a>
10001ea4:	2b20      	cmp	r3, #32
10001ea6:	d071      	beq.n	10001f8c <z_cbvprintf_impl+0x170>
10001ea8:	2b23      	cmp	r3, #35	; 0x23
10001eaa:	d071      	beq.n	10001f90 <z_cbvprintf_impl+0x174>
10001eac:	2a00      	cmp	r2, #0
10001eae:	d005      	beq.n	10001ebc <z_cbvprintf_impl+0xa0>
10001eb0:	ae12      	add	r6, sp, #72	; 0x48
10001eb2:	7a32      	ldrb	r2, [r6, #8]
10001eb4:	0011      	movs	r1, r2
10001eb6:	2240      	movs	r2, #64	; 0x40
10001eb8:	430a      	orrs	r2, r1
10001eba:	7232      	strb	r2, [r6, #8]
10001ebc:	2d00      	cmp	r5, #0
10001ebe:	d004      	beq.n	10001eca <z_cbvprintf_impl+0xae>
10001ec0:	2220      	movs	r2, #32
10001ec2:	ad12      	add	r5, sp, #72	; 0x48
10001ec4:	7a2e      	ldrb	r6, [r5, #8]
10001ec6:	4332      	orrs	r2, r6
10001ec8:	722a      	strb	r2, [r5, #8]
10001eca:	2800      	cmp	r0, #0
10001ecc:	d004      	beq.n	10001ed8 <z_cbvprintf_impl+0xbc>
10001ece:	2210      	movs	r2, #16
10001ed0:	a812      	add	r0, sp, #72	; 0x48
10001ed2:	7a05      	ldrb	r5, [r0, #8]
10001ed4:	432a      	orrs	r2, r5
10001ed6:	7202      	strb	r2, [r0, #8]
10001ed8:	9a03      	ldr	r2, [sp, #12]
10001eda:	2a00      	cmp	r2, #0
10001edc:	d004      	beq.n	10001ee8 <z_cbvprintf_impl+0xcc>
10001ede:	2208      	movs	r2, #8
10001ee0:	a912      	add	r1, sp, #72	; 0x48
10001ee2:	7a08      	ldrb	r0, [r1, #8]
10001ee4:	4302      	orrs	r2, r0
10001ee6:	720a      	strb	r2, [r1, #8]
10001ee8:	4662      	mov	r2, ip
10001eea:	2a00      	cmp	r2, #0
10001eec:	d004      	beq.n	10001ef8 <z_cbvprintf_impl+0xdc>
10001eee:	2204      	movs	r2, #4
10001ef0:	a912      	add	r1, sp, #72	; 0x48
10001ef2:	7a08      	ldrb	r0, [r1, #8]
10001ef4:	4302      	orrs	r2, r0
10001ef6:	720a      	strb	r2, [r1, #8]
	if (conv->flag_zero && conv->flag_dash) {
10001ef8:	2144      	movs	r1, #68	; 0x44
10001efa:	a812      	add	r0, sp, #72	; 0x48
10001efc:	7a02      	ldrb	r2, [r0, #8]
10001efe:	4011      	ands	r1, r2
10001f00:	2944      	cmp	r1, #68	; 0x44
10001f02:	d102      	bne.n	10001f0a <z_cbvprintf_impl+0xee>
		conv->flag_zero = false;
10001f04:	2140      	movs	r1, #64	; 0x40
10001f06:	438a      	bics	r2, r1
10001f08:	7202      	strb	r2, [r0, #8]
	conv->width_present = true;
10001f0a:	2280      	movs	r2, #128	; 0x80
10001f0c:	7a01      	ldrb	r1, [r0, #8]
10001f0e:	4252      	negs	r2, r2
10001f10:	430a      	orrs	r2, r1
10001f12:	7202      	strb	r2, [r0, #8]
	size_t val = 0;
10001f14:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
10001f16:	250a      	movs	r5, #10
10001f18:	9a07      	ldr	r2, [sp, #28]
	if (*sp == '*') {
10001f1a:	2b2a      	cmp	r3, #42	; 0x2a
10001f1c:	d140      	bne.n	10001fa0 <z_cbvprintf_impl+0x184>
		conv->width_star = true;
10001f1e:	7a41      	ldrb	r1, [r0, #9]
10001f20:	3b29      	subs	r3, #41	; 0x29
10001f22:	430b      	orrs	r3, r1
		return ++sp;
10001f24:	3201      	adds	r2, #1
		conv->width_star = true;
10001f26:	7243      	strb	r3, [r0, #9]
	conv->prec_present = (*sp == '.');
10001f28:	7815      	ldrb	r5, [r2, #0]
10001f2a:	2602      	movs	r6, #2
10001f2c:	0029      	movs	r1, r5
10001f2e:	392e      	subs	r1, #46	; 0x2e
10001f30:	424b      	negs	r3, r1
10001f32:	4159      	adcs	r1, r3
10001f34:	a812      	add	r0, sp, #72	; 0x48
10001f36:	7a43      	ldrb	r3, [r0, #9]
10001f38:	0049      	lsls	r1, r1, #1
10001f3a:	43b3      	bics	r3, r6
10001f3c:	430b      	orrs	r3, r1
10001f3e:	7243      	strb	r3, [r0, #9]
	if (!conv->prec_present) {
10001f40:	2d2e      	cmp	r5, #46	; 0x2e
10001f42:	d145      	bne.n	10001fd0 <z_cbvprintf_impl+0x1b4>
	if (*sp == '*') {
10001f44:	7853      	ldrb	r3, [r2, #1]
10001f46:	2b2a      	cmp	r3, #42	; 0x2a
10001f48:	d03d      	beq.n	10001fc6 <z_cbvprintf_impl+0x1aa>
	size_t val = 0;
10001f4a:	2300      	movs	r3, #0
	++sp;
10001f4c:	3201      	adds	r2, #1
		val = 10U * val + *sp++ - '0';
10001f4e:	3608      	adds	r6, #8
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
10001f50:	7811      	ldrb	r1, [r2, #0]
10001f52:	1c55      	adds	r5, r2, #1
10001f54:	0008      	movs	r0, r1
10001f56:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
10001f58:	2809      	cmp	r0, #9
10001f5a:	d963      	bls.n	10002024 <z_cbvprintf_impl+0x208>
	conv->prec_value = prec;
10001f5c:	a912      	add	r1, sp, #72	; 0x48
10001f5e:	9316      	str	r3, [sp, #88]	; 0x58
	conv->unsupported |= ((conv->prec_value < 0)
10001f60:	7a0d      	ldrb	r5, [r1, #8]
10001f62:	07a8      	lsls	r0, r5, #30
10001f64:	4318      	orrs	r0, r3
10001f66:	2302      	movs	r3, #2
10001f68:	439d      	bics	r5, r3
10001f6a:	002b      	movs	r3, r5
10001f6c:	0fc0      	lsrs	r0, r0, #31
10001f6e:	0040      	lsls	r0, r0, #1
10001f70:	4303      	orrs	r3, r0
10001f72:	720b      	strb	r3, [r1, #8]
	return sp;
10001f74:	e02c      	b.n	10001fd0 <z_cbvprintf_impl+0x1b4>
		switch (*sp) {
10001f76:	2b2d      	cmp	r3, #45	; 0x2d
10001f78:	d00c      	beq.n	10001f94 <z_cbvprintf_impl+0x178>
10001f7a:	2b30      	cmp	r3, #48	; 0x30
10001f7c:	d196      	bne.n	10001eac <z_cbvprintf_impl+0x90>
10001f7e:	0032      	movs	r2, r6
10001f80:	e000      	b.n	10001f84 <z_cbvprintf_impl+0x168>
10001f82:	9603      	str	r6, [sp, #12]
			++sp;
10001f84:	9b07      	ldr	r3, [sp, #28]
10001f86:	3301      	adds	r3, #1
10001f88:	9307      	str	r3, [sp, #28]
	} while (loop);
10001f8a:	e786      	b.n	10001e9a <z_cbvprintf_impl+0x7e>
		switch (*sp) {
10001f8c:	0030      	movs	r0, r6
10001f8e:	e7f9      	b.n	10001f84 <z_cbvprintf_impl+0x168>
10001f90:	0035      	movs	r5, r6
10001f92:	e7f7      	b.n	10001f84 <z_cbvprintf_impl+0x168>
10001f94:	46b4      	mov	ip, r6
10001f96:	e7f5      	b.n	10001f84 <z_cbvprintf_impl+0x168>
		val = 10U * val + *sp++ - '0';
10001f98:	0032      	movs	r2, r6
10001f9a:	4369      	muls	r1, r5
10001f9c:	3930      	subs	r1, #48	; 0x30
10001f9e:	1859      	adds	r1, r3, r1
10001fa0:	7813      	ldrb	r3, [r2, #0]
10001fa2:	1c56      	adds	r6, r2, #1
10001fa4:	0018      	movs	r0, r3
10001fa6:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
10001fa8:	2809      	cmp	r0, #9
10001faa:	d9f5      	bls.n	10001f98 <z_cbvprintf_impl+0x17c>
	if (sp != wp) {
10001fac:	9b07      	ldr	r3, [sp, #28]
10001fae:	4293      	cmp	r3, r2
10001fb0:	d0ba      	beq.n	10001f28 <z_cbvprintf_impl+0x10c>
		conv->unsupported |= ((conv->width_value < 0)
10001fb2:	2502      	movs	r5, #2
		conv->width_value = width;
10001fb4:	ab12      	add	r3, sp, #72	; 0x48
		conv->unsupported |= ((conv->width_value < 0)
10001fb6:	7a18      	ldrb	r0, [r3, #8]
		conv->width_value = width;
10001fb8:	9115      	str	r1, [sp, #84]	; 0x54
		conv->unsupported |= ((conv->width_value < 0)
10001fba:	0fc9      	lsrs	r1, r1, #31
10001fbc:	0049      	lsls	r1, r1, #1
10001fbe:	43a8      	bics	r0, r5
10001fc0:	4301      	orrs	r1, r0
10001fc2:	7219      	strb	r1, [r3, #8]
10001fc4:	e7b0      	b.n	10001f28 <z_cbvprintf_impl+0x10c>
		conv->prec_star = true;
10001fc6:	2304      	movs	r3, #4
10001fc8:	7a41      	ldrb	r1, [r0, #9]
		return ++sp;
10001fca:	3202      	adds	r2, #2
		conv->prec_star = true;
10001fcc:	430b      	orrs	r3, r1
10001fce:	7243      	strb	r3, [r0, #9]
	switch (*sp) {
10001fd0:	7811      	ldrb	r1, [r2, #0]
10001fd2:	ab12      	add	r3, sp, #72	; 0x48
10001fd4:	296c      	cmp	r1, #108	; 0x6c
10001fd6:	d045      	beq.n	10002064 <z_cbvprintf_impl+0x248>
10001fd8:	d829      	bhi.n	1000202e <z_cbvprintf_impl+0x212>
10001fda:	2968      	cmp	r1, #104	; 0x68
10001fdc:	d030      	beq.n	10002040 <z_cbvprintf_impl+0x224>
10001fde:	296a      	cmp	r1, #106	; 0x6a
10001fe0:	d04c      	beq.n	1000207c <z_cbvprintf_impl+0x260>
10001fe2:	294c      	cmp	r1, #76	; 0x4c
10001fe4:	d054      	beq.n	10002090 <z_cbvprintf_impl+0x274>
	conv->specifier = *sp++;
10001fe6:	7811      	ldrb	r1, [r2, #0]
10001fe8:	1c53      	adds	r3, r2, #1
10001fea:	aa12      	add	r2, sp, #72	; 0x48
10001fec:	9307      	str	r3, [sp, #28]
10001fee:	72d1      	strb	r1, [r2, #11]
		if (conv->length_mod == LENGTH_UPPER_L) {
10001ff0:	7a53      	ldrb	r3, [r2, #9]
	switch (conv->specifier) {
10001ff2:	2978      	cmp	r1, #120	; 0x78
10001ff4:	d900      	bls.n	10001ff8 <z_cbvprintf_impl+0x1dc>
10001ff6:	e0b9      	b.n	1000216c <z_cbvprintf_impl+0x350>
10001ff8:	296d      	cmp	r1, #109	; 0x6d
10001ffa:	d850      	bhi.n	1000209e <z_cbvprintf_impl+0x282>
10001ffc:	2969      	cmp	r1, #105	; 0x69
10001ffe:	d900      	bls.n	10002002 <z_cbvprintf_impl+0x1e6>
10002000:	e0b4      	b.n	1000216c <z_cbvprintf_impl+0x350>
10002002:	2957      	cmp	r1, #87	; 0x57
10002004:	d866      	bhi.n	100020d4 <z_cbvprintf_impl+0x2b8>
10002006:	2941      	cmp	r1, #65	; 0x41
10002008:	d003      	beq.n	10002012 <z_cbvprintf_impl+0x1f6>
1000200a:	3945      	subs	r1, #69	; 0x45
1000200c:	2902      	cmp	r1, #2
1000200e:	d900      	bls.n	10002012 <z_cbvprintf_impl+0x1f6>
10002010:	e0ac      	b.n	1000216c <z_cbvprintf_impl+0x350>
		conv->specifier_cat = SPECIFIER_FP;
10002012:	2307      	movs	r3, #7
10002014:	a912      	add	r1, sp, #72	; 0x48
10002016:	7a8a      	ldrb	r2, [r1, #10]
10002018:	439a      	bics	r2, r3
1000201a:	3b03      	subs	r3, #3
1000201c:	4313      	orrs	r3, r2
1000201e:	728b      	strb	r3, [r1, #10]
			unsupported = true;
10002020:	2301      	movs	r3, #1
			break;
10002022:	e073      	b.n	1000210c <z_cbvprintf_impl+0x2f0>
		val = 10U * val + *sp++ - '0';
10002024:	4373      	muls	r3, r6
10002026:	3b30      	subs	r3, #48	; 0x30
10002028:	002a      	movs	r2, r5
1000202a:	185b      	adds	r3, r3, r1
1000202c:	e790      	b.n	10001f50 <z_cbvprintf_impl+0x134>
	switch (*sp) {
1000202e:	2974      	cmp	r1, #116	; 0x74
10002030:	d029      	beq.n	10002086 <z_cbvprintf_impl+0x26a>
10002032:	297a      	cmp	r1, #122	; 0x7a
10002034:	d1d7      	bne.n	10001fe6 <z_cbvprintf_impl+0x1ca>
		conv->length_mod = LENGTH_Z;
10002036:	2178      	movs	r1, #120	; 0x78
10002038:	7a58      	ldrb	r0, [r3, #9]
1000203a:	4388      	bics	r0, r1
1000203c:	3948      	subs	r1, #72	; 0x48
1000203e:	e00d      	b.n	1000205c <z_cbvprintf_impl+0x240>
		if (*++sp == 'h') {
10002040:	7850      	ldrb	r0, [r2, #1]
10002042:	2178      	movs	r1, #120	; 0x78
10002044:	2868      	cmp	r0, #104	; 0x68
10002046:	d106      	bne.n	10002056 <z_cbvprintf_impl+0x23a>
			conv->length_mod = LENGTH_HH;
10002048:	7a58      	ldrb	r0, [r3, #9]
1000204a:	4388      	bics	r0, r1
1000204c:	3970      	subs	r1, #112	; 0x70
			conv->length_mod = LENGTH_LL;
1000204e:	4301      	orrs	r1, r0
10002050:	7259      	strb	r1, [r3, #9]
			++sp;
10002052:	3202      	adds	r2, #2
10002054:	e7c7      	b.n	10001fe6 <z_cbvprintf_impl+0x1ca>
			conv->length_mod = LENGTH_H;
10002056:	7a58      	ldrb	r0, [r3, #9]
10002058:	4388      	bics	r0, r1
1000205a:	2110      	movs	r1, #16
1000205c:	4301      	orrs	r1, r0
1000205e:	7259      	strb	r1, [r3, #9]
		if (*++sp == 'h') {
10002060:	3201      	adds	r2, #1
10002062:	e7c0      	b.n	10001fe6 <z_cbvprintf_impl+0x1ca>
		if (*++sp == 'l') {
10002064:	7850      	ldrb	r0, [r2, #1]
10002066:	2178      	movs	r1, #120	; 0x78
10002068:	286c      	cmp	r0, #108	; 0x6c
1000206a:	d103      	bne.n	10002074 <z_cbvprintf_impl+0x258>
			conv->length_mod = LENGTH_LL;
1000206c:	7a58      	ldrb	r0, [r3, #9]
1000206e:	4388      	bics	r0, r1
10002070:	3958      	subs	r1, #88	; 0x58
10002072:	e7ec      	b.n	1000204e <z_cbvprintf_impl+0x232>
			conv->length_mod = LENGTH_L;
10002074:	7a58      	ldrb	r0, [r3, #9]
10002076:	4388      	bics	r0, r1
10002078:	2118      	movs	r1, #24
1000207a:	e7ef      	b.n	1000205c <z_cbvprintf_impl+0x240>
		conv->length_mod = LENGTH_J;
1000207c:	2178      	movs	r1, #120	; 0x78
1000207e:	7a58      	ldrb	r0, [r3, #9]
10002080:	4388      	bics	r0, r1
10002082:	3950      	subs	r1, #80	; 0x50
10002084:	e7ea      	b.n	1000205c <z_cbvprintf_impl+0x240>
		conv->length_mod = LENGTH_T;
10002086:	2178      	movs	r1, #120	; 0x78
10002088:	7a58      	ldrb	r0, [r3, #9]
1000208a:	4388      	bics	r0, r1
1000208c:	3940      	subs	r1, #64	; 0x40
1000208e:	e7e5      	b.n	1000205c <z_cbvprintf_impl+0x240>
		conv->unsupported = true;
10002090:	8918      	ldrh	r0, [r3, #8]
10002092:	49a5      	ldr	r1, [pc, #660]	; (10002328 <z_cbvprintf_impl+0x50c>)
10002094:	4008      	ands	r0, r1
10002096:	49a5      	ldr	r1, [pc, #660]	; (1000232c <z_cbvprintf_impl+0x510>)
10002098:	4301      	orrs	r1, r0
1000209a:	8119      	strh	r1, [r3, #8]
		break;
1000209c:	e7e0      	b.n	10002060 <z_cbvprintf_impl+0x244>
1000209e:	2001      	movs	r0, #1
100020a0:	0005      	movs	r5, r0
	switch (conv->specifier) {
100020a2:	396e      	subs	r1, #110	; 0x6e
100020a4:	b2c9      	uxtb	r1, r1
100020a6:	408d      	lsls	r5, r1
100020a8:	0029      	movs	r1, r5
100020aa:	4da1      	ldr	r5, [pc, #644]	; (10002330 <z_cbvprintf_impl+0x514>)
100020ac:	4229      	tst	r1, r5
100020ae:	d138      	bne.n	10002122 <z_cbvprintf_impl+0x306>
100020b0:	2524      	movs	r5, #36	; 0x24
100020b2:	4229      	tst	r1, r5
100020b4:	d151      	bne.n	1000215a <z_cbvprintf_impl+0x33e>
100020b6:	4201      	tst	r1, r0
100020b8:	d058      	beq.n	1000216c <z_cbvprintf_impl+0x350>
		conv->specifier_cat = SPECIFIER_PTR;
100020ba:	2107      	movs	r1, #7
100020bc:	7a90      	ldrb	r0, [r2, #10]
100020be:	4388      	bics	r0, r1
100020c0:	3904      	subs	r1, #4
100020c2:	4301      	orrs	r1, r0
100020c4:	7291      	strb	r1, [r2, #10]
		if (conv->length_mod == LENGTH_UPPER_L) {
100020c6:	2278      	movs	r2, #120	; 0x78
100020c8:	4013      	ands	r3, r2
100020ca:	3b40      	subs	r3, #64	; 0x40
100020cc:	425a      	negs	r2, r3
100020ce:	4153      	adcs	r3, r2
		if (conv->length_mod != LENGTH_NONE) {
100020d0:	b2db      	uxtb	r3, r3
100020d2:	e01b      	b.n	1000210c <z_cbvprintf_impl+0x2f0>
100020d4:	2001      	movs	r0, #1
	switch (conv->specifier) {
100020d6:	000d      	movs	r5, r1
100020d8:	0006      	movs	r6, r0
100020da:	3d58      	subs	r5, #88	; 0x58
100020dc:	b2ed      	uxtb	r5, r5
100020de:	40ae      	lsls	r6, r5
100020e0:	0035      	movs	r5, r6
100020e2:	26e2      	movs	r6, #226	; 0xe2
100020e4:	0236      	lsls	r6, r6, #8
100020e6:	4235      	tst	r5, r6
100020e8:	d193      	bne.n	10002012 <z_cbvprintf_impl+0x1f6>
100020ea:	4e92      	ldr	r6, [pc, #584]	; (10002334 <z_cbvprintf_impl+0x518>)
100020ec:	4235      	tst	r5, r6
100020ee:	d122      	bne.n	10002136 <z_cbvprintf_impl+0x31a>
100020f0:	2184      	movs	r1, #132	; 0x84
100020f2:	0289      	lsls	r1, r1, #10
100020f4:	420d      	tst	r5, r1
100020f6:	d039      	beq.n	1000216c <z_cbvprintf_impl+0x350>
		conv->specifier_cat = SPECIFIER_SINT;
100020f8:	2507      	movs	r5, #7
100020fa:	7a91      	ldrb	r1, [r2, #10]
100020fc:	43a9      	bics	r1, r5
100020fe:	4301      	orrs	r1, r0
10002100:	7291      	strb	r1, [r2, #10]
		if (conv->length_mod == LENGTH_UPPER_L) {
10002102:	2178      	movs	r1, #120	; 0x78
10002104:	400b      	ands	r3, r1
10002106:	2b40      	cmp	r3, #64	; 0x40
10002108:	d011      	beq.n	1000212e <z_cbvprintf_impl+0x312>
	bool unsupported = false;
1000210a:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
1000210c:	aa12      	add	r2, sp, #72	; 0x48
1000210e:	7a11      	ldrb	r1, [r2, #8]
10002110:	0788      	lsls	r0, r1, #30
10002112:	0fc0      	lsrs	r0, r0, #31
10002114:	4303      	orrs	r3, r0
10002116:	2002      	movs	r0, #2
10002118:	005b      	lsls	r3, r3, #1
1000211a:	4381      	bics	r1, r0
1000211c:	4319      	orrs	r1, r3
1000211e:	7211      	strb	r1, [r2, #8]
	return sp;
10002120:	e6a4      	b.n	10001e6c <z_cbvprintf_impl+0x50>
		conv->specifier_cat = SPECIFIER_UINT;
10002122:	2107      	movs	r1, #7
10002124:	7a95      	ldrb	r5, [r2, #10]
10002126:	438d      	bics	r5, r1
10002128:	3905      	subs	r1, #5
1000212a:	4329      	orrs	r1, r5
1000212c:	e7e8      	b.n	10002100 <z_cbvprintf_impl+0x2e4>
			conv->invalid = true;
1000212e:	7a13      	ldrb	r3, [r2, #8]
10002130:	4303      	orrs	r3, r0
		conv->invalid = true;
10002132:	7213      	strb	r3, [r2, #8]
		break;
10002134:	e7e9      	b.n	1000210a <z_cbvprintf_impl+0x2ee>
		conv->specifier_cat = SPECIFIER_UINT;
10002136:	2507      	movs	r5, #7
10002138:	7a96      	ldrb	r6, [r2, #10]
1000213a:	43ae      	bics	r6, r5
1000213c:	3d05      	subs	r5, #5
1000213e:	4335      	orrs	r5, r6
10002140:	7295      	strb	r5, [r2, #10]
		if (conv->length_mod == LENGTH_UPPER_L) {
10002142:	2578      	movs	r5, #120	; 0x78
10002144:	402b      	ands	r3, r5
10002146:	2b40      	cmp	r3, #64	; 0x40
10002148:	d102      	bne.n	10002150 <z_cbvprintf_impl+0x334>
			conv->invalid = true;
1000214a:	7a15      	ldrb	r5, [r2, #8]
1000214c:	4328      	orrs	r0, r5
1000214e:	7210      	strb	r0, [r2, #8]
		if (conv->specifier == 'c') {
10002150:	2963      	cmp	r1, #99	; 0x63
10002152:	d1da      	bne.n	1000210a <z_cbvprintf_impl+0x2ee>
		if (conv->length_mod != LENGTH_NONE) {
10002154:	1e5a      	subs	r2, r3, #1
10002156:	4193      	sbcs	r3, r2
10002158:	e7ba      	b.n	100020d0 <z_cbvprintf_impl+0x2b4>
		conv->specifier_cat = SPECIFIER_PTR;
1000215a:	2107      	movs	r1, #7
1000215c:	7a90      	ldrb	r0, [r2, #10]
1000215e:	4388      	bics	r0, r1
10002160:	3904      	subs	r1, #4
10002162:	4301      	orrs	r1, r0
10002164:	7291      	strb	r1, [r2, #10]
		if (conv->length_mod != LENGTH_NONE) {
10002166:	2278      	movs	r2, #120	; 0x78
10002168:	4013      	ands	r3, r2
1000216a:	e7f3      	b.n	10002154 <z_cbvprintf_impl+0x338>
		conv->invalid = true;
1000216c:	2301      	movs	r3, #1
1000216e:	aa12      	add	r2, sp, #72	; 0x48
10002170:	7a11      	ldrb	r1, [r2, #8]
10002172:	430b      	orrs	r3, r1
10002174:	e7dd      	b.n	10002132 <z_cbvprintf_impl+0x316>
		} else if (conv->width_present) {
10002176:	7a19      	ldrb	r1, [r3, #8]
10002178:	297f      	cmp	r1, #127	; 0x7f
1000217a:	d90f      	bls.n	1000219c <z_cbvprintf_impl+0x380>
			width = conv->width_value;
1000217c:	68db      	ldr	r3, [r3, #12]
		int width = -1;
1000217e:	9303      	str	r3, [sp, #12]
		if (conv->prec_star) {
10002180:	ab12      	add	r3, sp, #72	; 0x48
10002182:	0751      	lsls	r1, r2, #29
10002184:	d50c      	bpl.n	100021a0 <z_cbvprintf_impl+0x384>
			int arg = va_arg(ap, int);
10002186:	cc04      	ldmia	r4!, {r2}
10002188:	9206      	str	r2, [sp, #24]
			if (arg < 0) {
1000218a:	2a00      	cmp	r2, #0
1000218c:	da0c      	bge.n	100021a8 <z_cbvprintf_impl+0x38c>
				conv->prec_present = false;
1000218e:	2102      	movs	r1, #2
10002190:	7a5a      	ldrb	r2, [r3, #9]
10002192:	438a      	bics	r2, r1
10002194:	725a      	strb	r2, [r3, #9]
		int precision = -1;
10002196:	2301      	movs	r3, #1
10002198:	425b      	negs	r3, r3
1000219a:	e004      	b.n	100021a6 <z_cbvprintf_impl+0x38a>
		int width = -1;
1000219c:	2301      	movs	r3, #1
1000219e:	e674      	b.n	10001e8a <z_cbvprintf_impl+0x6e>
		} else if (conv->prec_present) {
100021a0:	0792      	lsls	r2, r2, #30
100021a2:	d5f8      	bpl.n	10002196 <z_cbvprintf_impl+0x37a>
			precision = conv->prec_value;
100021a4:	691b      	ldr	r3, [r3, #16]
		int precision = -1;
100021a6:	9306      	str	r3, [sp, #24]
		conv->pad0_value = 0;
100021a8:	2500      	movs	r5, #0
100021aa:	a912      	add	r1, sp, #72	; 0x48
			= (enum specifier_cat_enum)conv->specifier_cat;
100021ac:	7a8b      	ldrb	r3, [r1, #10]
			= (enum length_mod_enum)conv->length_mod;
100021ae:	7a4a      	ldrb	r2, [r1, #9]
			= (enum specifier_cat_enum)conv->specifier_cat;
100021b0:	075b      	lsls	r3, r3, #29
			= (enum length_mod_enum)conv->length_mod;
100021b2:	0652      	lsls	r2, r2, #25
		enum specifier_cat_enum specifier_cat
100021b4:	0f5b      	lsrs	r3, r3, #29
			= (enum length_mod_enum)conv->length_mod;
100021b6:	0f12      	lsrs	r2, r2, #28
		conv->pad0_value = 0;
100021b8:	60cd      	str	r5, [r1, #12]
		conv->pad0_pre_exp = 0;
100021ba:	610d      	str	r5, [r1, #16]
		if (specifier_cat == SPECIFIER_SINT) {
100021bc:	2b01      	cmp	r3, #1
100021be:	d130      	bne.n	10002222 <z_cbvprintf_impl+0x406>
			switch (length_mod) {
100021c0:	1ed0      	subs	r0, r2, #3
100021c2:	2804      	cmp	r0, #4
100021c4:	d804      	bhi.n	100021d0 <z_cbvprintf_impl+0x3b4>
100021c6:	f7fd ffef 	bl	100001a8 <__gnu_thumb1_case_uqi>
100021ca:	450e      	.short	0x450e
100021cc:	0e45      	.short	0x0e45
100021ce:	0e          	.byte	0x0e
100021cf:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
100021d0:	6823      	ldr	r3, [r4, #0]
100021d2:	17d8      	asrs	r0, r3, #31
100021d4:	9312      	str	r3, [sp, #72]	; 0x48
100021d6:	6048      	str	r0, [r1, #4]
			if (length_mod == LENGTH_HH) {
100021d8:	2a01      	cmp	r2, #1
100021da:	d109      	bne.n	100021f0 <z_cbvprintf_impl+0x3d4>
				value->sint = (signed char)value->sint;
100021dc:	b25b      	sxtb	r3, r3
				value->sint = (short)value->sint;
100021de:	9312      	str	r3, [sp, #72]	; 0x48
100021e0:	17db      	asrs	r3, r3, #31
100021e2:	604b      	str	r3, [r1, #4]
100021e4:	e006      	b.n	100021f4 <z_cbvprintf_impl+0x3d8>
					(sint_value_type)va_arg(ap, ptrdiff_t);
100021e6:	cc08      	ldmia	r4!, {r3}
100021e8:	9312      	str	r3, [sp, #72]	; 0x48
100021ea:	17db      	asrs	r3, r3, #31
					(uint_value_type)va_arg(ap, size_t);
100021ec:	604b      	str	r3, [r1, #4]
			} else if (length_mod == LENGTH_H) {
100021ee:	e002      	b.n	100021f6 <z_cbvprintf_impl+0x3da>
			} else if (length_mod == LENGTH_H) {
100021f0:	2a02      	cmp	r2, #2
100021f2:	d014      	beq.n	1000221e <z_cbvprintf_impl+0x402>
				value->sint = va_arg(ap, int);
100021f4:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
100021f6:	a912      	add	r1, sp, #72	; 0x48
100021f8:	7a0b      	ldrb	r3, [r1, #8]
100021fa:	2003      	movs	r0, #3
100021fc:	001d      	movs	r5, r3
100021fe:	4005      	ands	r5, r0
10002200:	4203      	tst	r3, r0
10002202:	d045      	beq.n	10002290 <z_cbvprintf_impl+0x474>
			OUTS(sp, fp);
10002204:	9b07      	ldr	r3, [sp, #28]
10002206:	9a08      	ldr	r2, [sp, #32]
10002208:	9905      	ldr	r1, [sp, #20]
1000220a:	9804      	ldr	r0, [sp, #16]
1000220c:	f001 fe0f 	bl	10003e2e <outs>
10002210:	2800      	cmp	r0, #0
10002212:	da00      	bge.n	10002216 <z_cbvprintf_impl+0x3fa>
10002214:	e137      	b.n	10002486 <z_cbvprintf_impl+0x66a>
10002216:	183f      	adds	r7, r7, r0
			continue;
10002218:	9b07      	ldr	r3, [sp, #28]
1000221a:	9308      	str	r3, [sp, #32]
1000221c:	e605      	b.n	10001e2a <z_cbvprintf_impl+0xe>
				value->sint = (short)value->sint;
1000221e:	b21b      	sxth	r3, r3
10002220:	e7dd      	b.n	100021de <z_cbvprintf_impl+0x3c2>
		} else if (specifier_cat == SPECIFIER_UINT) {
10002222:	2b02      	cmp	r3, #2
10002224:	d125      	bne.n	10002272 <z_cbvprintf_impl+0x456>
			switch (length_mod) {
10002226:	1ed0      	subs	r0, r2, #3
10002228:	2804      	cmp	r0, #4
1000222a:	d804      	bhi.n	10002236 <z_cbvprintf_impl+0x41a>
1000222c:	f7fd ffbc 	bl	100001a8 <__gnu_thumb1_case_uqi>
10002230:	1912120d 	.word	0x1912120d
10002234:	19          	.byte	0x19
10002235:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
10002236:	cc08      	ldmia	r4!, {r3}
			if (length_mod == LENGTH_HH) {
10002238:	2a01      	cmp	r2, #1
1000223a:	d016      	beq.n	1000226a <z_cbvprintf_impl+0x44e>
				value->uint = va_arg(ap, unsigned int);
1000223c:	9312      	str	r3, [sp, #72]	; 0x48
1000223e:	604d      	str	r5, [r1, #4]
				value->uint = (unsigned short)value->uint;
10002240:	b29b      	uxth	r3, r3
			} else if (length_mod == LENGTH_H) {
10002242:	2a02      	cmp	r2, #2
10002244:	d1d7      	bne.n	100021f6 <z_cbvprintf_impl+0x3da>
			value->ptr = va_arg(ap, void *);
10002246:	9312      	str	r3, [sp, #72]	; 0x48
10002248:	e7d5      	b.n	100021f6 <z_cbvprintf_impl+0x3da>
					value->uint = (wchar_t)va_arg(ap,
1000224a:	cc08      	ldmia	r4!, {r3}
1000224c:	9312      	str	r3, [sp, #72]	; 0x48
1000224e:	2300      	movs	r3, #0
10002250:	9313      	str	r3, [sp, #76]	; 0x4c
10002252:	e7d0      	b.n	100021f6 <z_cbvprintf_impl+0x3da>
					(uint_value_type)va_arg(ap,
10002254:	2307      	movs	r3, #7
10002256:	3407      	adds	r4, #7
10002258:	439c      	bics	r4, r3
				value->uint =
1000225a:	cc03      	ldmia	r4!, {r0, r1}
1000225c:	9012      	str	r0, [sp, #72]	; 0x48
1000225e:	9113      	str	r1, [sp, #76]	; 0x4c
			if (length_mod == LENGTH_HH) {
10002260:	e7c9      	b.n	100021f6 <z_cbvprintf_impl+0x3da>
					(uint_value_type)va_arg(ap, size_t);
10002262:	cc08      	ldmia	r4!, {r3}
10002264:	9312      	str	r3, [sp, #72]	; 0x48
10002266:	2300      	movs	r3, #0
10002268:	e7c0      	b.n	100021ec <z_cbvprintf_impl+0x3d0>
				value->uint = (unsigned char)value->uint;
1000226a:	b2db      	uxtb	r3, r3
1000226c:	9312      	str	r3, [sp, #72]	; 0x48
1000226e:	604d      	str	r5, [r1, #4]
10002270:	e7c1      	b.n	100021f6 <z_cbvprintf_impl+0x3da>
		} else if (specifier_cat == SPECIFIER_FP) {
10002272:	2b04      	cmp	r3, #4
10002274:	d108      	bne.n	10002288 <z_cbvprintf_impl+0x46c>
					(sint_value_type)va_arg(ap, long long);
10002276:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
10002278:	3303      	adds	r3, #3
1000227a:	439c      	bics	r4, r3
1000227c:	6820      	ldr	r0, [r4, #0]
1000227e:	6861      	ldr	r1, [r4, #4]
10002280:	3408      	adds	r4, #8
10002282:	9012      	str	r0, [sp, #72]	; 0x48
10002284:	9113      	str	r1, [sp, #76]	; 0x4c
10002286:	e7b6      	b.n	100021f6 <z_cbvprintf_impl+0x3da>
		} else if (specifier_cat == SPECIFIER_PTR) {
10002288:	2b03      	cmp	r3, #3
1000228a:	d1b4      	bne.n	100021f6 <z_cbvprintf_impl+0x3da>
			value->ptr = va_arg(ap, void *);
1000228c:	cc08      	ldmia	r4!, {r3}
1000228e:	e7da      	b.n	10002246 <z_cbvprintf_impl+0x42a>
		switch (conv->specifier) {
10002290:	7ac8      	ldrb	r0, [r1, #11]
10002292:	2878      	cmp	r0, #120	; 0x78
10002294:	d8c0      	bhi.n	10002218 <z_cbvprintf_impl+0x3fc>
10002296:	2862      	cmp	r0, #98	; 0x62
10002298:	d82b      	bhi.n	100022f2 <z_cbvprintf_impl+0x4d6>
1000229a:	2825      	cmp	r0, #37	; 0x25
1000229c:	d100      	bne.n	100022a0 <z_cbvprintf_impl+0x484>
1000229e:	e5cf      	b.n	10001e40 <z_cbvprintf_impl+0x24>
100022a0:	2858      	cmp	r0, #88	; 0x58
100022a2:	d1b9      	bne.n	10002218 <z_cbvprintf_impl+0x3fc>
			bps = encode_uint(value->uint, conv, buf, bpe);
100022a4:	9812      	ldr	r0, [sp, #72]	; 0x48
100022a6:	9913      	ldr	r1, [sp, #76]	; 0x4c
100022a8:	231e      	movs	r3, #30
100022aa:	aa0a      	add	r2, sp, #40	; 0x28
100022ac:	189b      	adds	r3, r3, r2
100022ae:	9300      	str	r3, [sp, #0]
100022b0:	aa14      	add	r2, sp, #80	; 0x50
100022b2:	ab0c      	add	r3, sp, #48	; 0x30
100022b4:	f001 fd6e 	bl	10003d94 <encode_uint>
			if (precision >= 0) {
100022b8:	9b06      	ldr	r3, [sp, #24]
			bps = encode_uint(value->uint, conv, buf, bpe);
100022ba:	0006      	movs	r6, r0
			if (precision >= 0) {
100022bc:	2b00      	cmp	r3, #0
100022be:	db0d      	blt.n	100022dc <z_cbvprintf_impl+0x4c0>
				size_t len = bpe - bps;
100022c0:	231e      	movs	r3, #30
				conv->flag_zero = false;
100022c2:	2040      	movs	r0, #64	; 0x40
				size_t len = bpe - bps;
100022c4:	aa0a      	add	r2, sp, #40	; 0x28
100022c6:	189b      	adds	r3, r3, r2
				conv->flag_zero = false;
100022c8:	aa12      	add	r2, sp, #72	; 0x48
100022ca:	7a11      	ldrb	r1, [r2, #8]
				size_t len = bpe - bps;
100022cc:	1b9b      	subs	r3, r3, r6
				conv->flag_zero = false;
100022ce:	4381      	bics	r1, r0
100022d0:	7211      	strb	r1, [r2, #8]
				if (len < (size_t)precision) {
100022d2:	9906      	ldr	r1, [sp, #24]
100022d4:	4299      	cmp	r1, r3
100022d6:	d901      	bls.n	100022dc <z_cbvprintf_impl+0x4c0>
					conv->pad0_value = precision - (int)len;
100022d8:	1acb      	subs	r3, r1, r3
100022da:	9315      	str	r3, [sp, #84]	; 0x54
		if (bps == NULL) {
100022dc:	2e00      	cmp	r6, #0
100022de:	d09b      	beq.n	10002218 <z_cbvprintf_impl+0x3fc>
		size_t nj_len = (bpe - bps);
100022e0:	231e      	movs	r3, #30
100022e2:	aa0a      	add	r2, sp, #40	; 0x28
100022e4:	189b      	adds	r3, r3, r2
100022e6:	1b98      	subs	r0, r3, r6
		if (sign != 0) {
100022e8:	9306      	str	r3, [sp, #24]
100022ea:	2d00      	cmp	r5, #0
100022ec:	d032      	beq.n	10002354 <z_cbvprintf_impl+0x538>
			nj_len += 1U;
100022ee:	3001      	adds	r0, #1
100022f0:	e030      	b.n	10002354 <z_cbvprintf_impl+0x538>
		switch (conv->specifier) {
100022f2:	3863      	subs	r0, #99	; 0x63
100022f4:	2815      	cmp	r0, #21
100022f6:	d88f      	bhi.n	10002218 <z_cbvprintf_impl+0x3fc>
100022f8:	f7fd ff60 	bl	100001bc <__gnu_thumb1_case_shi>
100022fc:	0068005e 	.word	0x0068005e
10002300:	ff8eff8e 	.word	0xff8eff8e
10002304:	ff8eff8e 	.word	0xff8eff8e
10002308:	ff8e0068 	.word	0xff8e0068
1000230c:	ff8eff8e 	.word	0xff8eff8e
10002310:	00a0ff8e 	.word	0x00a0ff8e
10002314:	007c007a 	.word	0x007c007a
10002318:	ff8eff8e 	.word	0xff8eff8e
1000231c:	ff8e001e 	.word	0xff8e001e
10002320:	ff8e007a 	.word	0xff8e007a
10002324:	007aff8e 	.word	0x007aff8e
10002328:	ffff87fd 	.word	0xffff87fd
1000232c:	00004002 	.word	0x00004002
10002330:	00000482 	.word	0x00000482
10002334:	00000801 	.word	0x00000801
			if (precision >= 0) {
10002338:	9b06      	ldr	r3, [sp, #24]
			bps = (const char *)value->ptr;
1000233a:	9e12      	ldr	r6, [sp, #72]	; 0x48
			if (precision >= 0) {
1000233c:	2b00      	cmp	r3, #0
1000233e:	db37      	blt.n	100023b0 <z_cbvprintf_impl+0x594>
				len = strnlen(bps, precision);
10002340:	0019      	movs	r1, r3
10002342:	0030      	movs	r0, r6
10002344:	f001 fda9 	bl	10003e9a <strnlen>
			bpe = bps + len;
10002348:	1833      	adds	r3, r6, r0
		char sign = 0;
1000234a:	2500      	movs	r5, #0
			bpe = bps + len;
1000234c:	9306      	str	r3, [sp, #24]
		if (bps == NULL) {
1000234e:	2e00      	cmp	r6, #0
10002350:	d100      	bne.n	10002354 <z_cbvprintf_impl+0x538>
10002352:	e761      	b.n	10002218 <z_cbvprintf_impl+0x3fc>
		if (conv->altform_0c) {
10002354:	ab12      	add	r3, sp, #72	; 0x48
10002356:	7a9b      	ldrb	r3, [r3, #10]
10002358:	2210      	movs	r2, #16
1000235a:	0019      	movs	r1, r3
1000235c:	4011      	ands	r1, r2
1000235e:	910b      	str	r1, [sp, #44]	; 0x2c
10002360:	4213      	tst	r3, r2
10002362:	d100      	bne.n	10002366 <z_cbvprintf_impl+0x54a>
10002364:	e085      	b.n	10002472 <z_cbvprintf_impl+0x656>
			nj_len += 2U;
10002366:	3002      	adds	r0, #2
		nj_len += conv->pad0_value;
10002368:	9a15      	ldr	r2, [sp, #84]	; 0x54
1000236a:	920a      	str	r2, [sp, #40]	; 0x28
1000236c:	1880      	adds	r0, r0, r2
		if (conv->pad_fp) {
1000236e:	065b      	lsls	r3, r3, #25
10002370:	d501      	bpl.n	10002376 <z_cbvprintf_impl+0x55a>
			nj_len += conv->pad0_pre_exp;
10002372:	9b16      	ldr	r3, [sp, #88]	; 0x58
10002374:	18c0      	adds	r0, r0, r3
		if (width > 0) {
10002376:	9b03      	ldr	r3, [sp, #12]
10002378:	2b00      	cmp	r3, #0
1000237a:	dc00      	bgt.n	1000237e <z_cbvprintf_impl+0x562>
1000237c:	e094      	b.n	100024a8 <z_cbvprintf_impl+0x68c>
			width -= (int)nj_len;
1000237e:	1a1b      	subs	r3, r3, r0
10002380:	9303      	str	r3, [sp, #12]
			if (!conv->flag_dash) {
10002382:	ab12      	add	r3, sp, #72	; 0x48
10002384:	7a1b      	ldrb	r3, [r3, #8]
10002386:	075a      	lsls	r2, r3, #29
10002388:	0fd1      	lsrs	r1, r2, #31
1000238a:	9108      	str	r1, [sp, #32]
1000238c:	2a00      	cmp	r2, #0
1000238e:	da00      	bge.n	10002392 <z_cbvprintf_impl+0x576>
10002390:	e08a      	b.n	100024a8 <z_cbvprintf_impl+0x68c>
				if (conv->flag_zero) {
10002392:	065b      	lsls	r3, r3, #25
10002394:	d400      	bmi.n	10002398 <z_cbvprintf_impl+0x57c>
10002396:	e078      	b.n	1000248a <z_cbvprintf_impl+0x66e>
					if (sign != 0) {
10002398:	2d00      	cmp	r5, #0
1000239a:	d007      	beq.n	100023ac <z_cbvprintf_impl+0x590>
						OUTC(sign);
1000239c:	0028      	movs	r0, r5
1000239e:	9905      	ldr	r1, [sp, #20]
100023a0:	9b04      	ldr	r3, [sp, #16]
100023a2:	4798      	blx	r3
100023a4:	2800      	cmp	r0, #0
100023a6:	db6e      	blt.n	10002486 <z_cbvprintf_impl+0x66a>
100023a8:	9d08      	ldr	r5, [sp, #32]
100023aa:	3701      	adds	r7, #1
					pad = '0';
100023ac:	2330      	movs	r3, #48	; 0x30
100023ae:	e06d      	b.n	1000248c <z_cbvprintf_impl+0x670>
				len = strlen(bps);
100023b0:	0030      	movs	r0, r6
100023b2:	f001 fd6a 	bl	10003e8a <strlen>
100023b6:	e7c7      	b.n	10002348 <z_cbvprintf_impl+0x52c>
			bpe = buf + 1;
100023b8:	2309      	movs	r3, #9
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
100023ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
100023bc:	ae0c      	add	r6, sp, #48	; 0x30
100023be:	7032      	strb	r2, [r6, #0]
			bpe = buf + 1;
100023c0:	aa0a      	add	r2, sp, #40	; 0x28
100023c2:	189b      	adds	r3, r3, r2
		char sign = 0;
100023c4:	2500      	movs	r5, #0
		size_t nj_len = (bpe - bps);
100023c6:	2001      	movs	r0, #1
			bpe = buf + 1;
100023c8:	9306      	str	r3, [sp, #24]
100023ca:	e7c3      	b.n	10002354 <z_cbvprintf_impl+0x538>
				sign = '+';
100023cc:	252b      	movs	r5, #43	; 0x2b
			if (conv->flag_plus) {
100023ce:	071a      	lsls	r2, r3, #28
100023d0:	d402      	bmi.n	100023d8 <z_cbvprintf_impl+0x5bc>
			} else if (conv->flag_space) {
100023d2:	06db      	lsls	r3, r3, #27
100023d4:	0fdb      	lsrs	r3, r3, #31
100023d6:	015d      	lsls	r5, r3, #5
			sint = value->sint;
100023d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
100023da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
			if (sint < 0) {
100023dc:	2b00      	cmp	r3, #0
100023de:	db00      	blt.n	100023e2 <z_cbvprintf_impl+0x5c6>
100023e0:	e760      	b.n	100022a4 <z_cbvprintf_impl+0x488>
				value->uint = (uint_value_type)-sint;
100023e2:	2100      	movs	r1, #0
100023e4:	4250      	negs	r0, r2
100023e6:	4199      	sbcs	r1, r3
				sign = '-';
100023e8:	252d      	movs	r5, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
100023ea:	9012      	str	r0, [sp, #72]	; 0x48
100023ec:	9113      	str	r1, [sp, #76]	; 0x4c
100023ee:	e759      	b.n	100022a4 <z_cbvprintf_impl+0x488>
		switch (conv->specifier) {
100023f0:	2500      	movs	r5, #0
100023f2:	e757      	b.n	100022a4 <z_cbvprintf_impl+0x488>
			if (value->ptr != NULL) {
100023f4:	9812      	ldr	r0, [sp, #72]	; 0x48
100023f6:	ad12      	add	r5, sp, #72	; 0x48
100023f8:	2800      	cmp	r0, #0
100023fa:	d034      	beq.n	10002466 <z_cbvprintf_impl+0x64a>
				bps = encode_uint((uintptr_t)value->ptr, conv,
100023fc:	231e      	movs	r3, #30
100023fe:	aa0a      	add	r2, sp, #40	; 0x28
10002400:	189b      	adds	r3, r3, r2
10002402:	9300      	str	r3, [sp, #0]
10002404:	aa14      	add	r2, sp, #80	; 0x50
10002406:	ab0c      	add	r3, sp, #48	; 0x30
10002408:	2100      	movs	r1, #0
1000240a:	f001 fcc3 	bl	10003d94 <encode_uint>
				conv->altform_0c = true;
1000240e:	23ef      	movs	r3, #239	; 0xef
10002410:	896a      	ldrh	r2, [r5, #10]
				bps = encode_uint((uintptr_t)value->ptr, conv,
10002412:	0006      	movs	r6, r0
				conv->altform_0c = true;
10002414:	401a      	ands	r2, r3
10002416:	4b48      	ldr	r3, [pc, #288]	; (10002538 <z_cbvprintf_impl+0x71c>)
10002418:	4313      	orrs	r3, r2
1000241a:	816b      	strh	r3, [r5, #10]
		char sign = 0;
1000241c:	2500      	movs	r5, #0
			if (precision >= 0) {
1000241e:	9b06      	ldr	r3, [sp, #24]
10002420:	42ab      	cmp	r3, r5
10002422:	db00      	blt.n	10002426 <z_cbvprintf_impl+0x60a>
10002424:	e74c      	b.n	100022c0 <z_cbvprintf_impl+0x4a4>
		if (bps == NULL) {
10002426:	42a8      	cmp	r0, r5
10002428:	d100      	bne.n	1000242c <z_cbvprintf_impl+0x610>
1000242a:	e6f5      	b.n	10002218 <z_cbvprintf_impl+0x3fc>
		size_t nj_len = (bpe - bps);
1000242c:	231e      	movs	r3, #30
1000242e:	aa0a      	add	r2, sp, #40	; 0x28
10002430:	189b      	adds	r3, r3, r2
10002432:	1a18      	subs	r0, r3, r0
10002434:	231e      	movs	r3, #30
10002436:	189b      	adds	r3, r3, r2
10002438:	9306      	str	r3, [sp, #24]
1000243a:	e78b      	b.n	10002354 <z_cbvprintf_impl+0x538>
				store_count(conv, value->ptr, count);
1000243c:	9b12      	ldr	r3, [sp, #72]	; 0x48
	switch ((enum length_mod_enum)conv->length_mod) {
1000243e:	2a07      	cmp	r2, #7
10002440:	d900      	bls.n	10002444 <z_cbvprintf_impl+0x628>
10002442:	e6e9      	b.n	10002218 <z_cbvprintf_impl+0x3fc>
10002444:	0010      	movs	r0, r2
10002446:	f7fd feaf 	bl	100001a8 <__gnu_thumb1_case_uqi>
1000244a:	040c      	.short	0x040c
1000244c:	08080c06 	.word	0x08080c06
10002450:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
10002452:	701f      	strb	r7, [r3, #0]
		if (bps == NULL) {
10002454:	e6e0      	b.n	10002218 <z_cbvprintf_impl+0x3fc>
		*(short *)dp = (short)count;
10002456:	801f      	strh	r7, [r3, #0]
		if (bps == NULL) {
10002458:	e6de      	b.n	10002218 <z_cbvprintf_impl+0x3fc>
		*(intmax_t *)dp = (intmax_t)count;
1000245a:	17fa      	asrs	r2, r7, #31
1000245c:	601f      	str	r7, [r3, #0]
1000245e:	605a      	str	r2, [r3, #4]
		if (bps == NULL) {
10002460:	e6da      	b.n	10002218 <z_cbvprintf_impl+0x3fc>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
10002462:	601f      	str	r7, [r3, #0]
		if (bps == NULL) {
10002464:	e6d8      	b.n	10002218 <z_cbvprintf_impl+0x3fc>
			bpe = bps + 5;
10002466:	4b35      	ldr	r3, [pc, #212]	; (1000253c <z_cbvprintf_impl+0x720>)
		char sign = 0;
10002468:	0005      	movs	r5, r0
1000246a:	4e35      	ldr	r6, [pc, #212]	; (10002540 <z_cbvprintf_impl+0x724>)
		size_t nj_len = (bpe - bps);
1000246c:	2005      	movs	r0, #5
			bpe = bps + 5;
1000246e:	9306      	str	r3, [sp, #24]
10002470:	e770      	b.n	10002354 <z_cbvprintf_impl+0x538>
		} else if (conv->altform_0) {
10002472:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
10002474:	0fd2      	lsrs	r2, r2, #31
10002476:	1880      	adds	r0, r0, r2
10002478:	e776      	b.n	10002368 <z_cbvprintf_impl+0x54c>
					OUTC(pad);
1000247a:	9905      	ldr	r1, [sp, #20]
1000247c:	9809      	ldr	r0, [sp, #36]	; 0x24
1000247e:	9b04      	ldr	r3, [sp, #16]
10002480:	4798      	blx	r3
10002482:	2800      	cmp	r0, #0
10002484:	da05      	bge.n	10002492 <z_cbvprintf_impl+0x676>
#undef OUTS
#undef OUTC
}
10002486:	b019      	add	sp, #100	; 0x64
10002488:	bdf0      	pop	{r4, r5, r6, r7, pc}
				char pad = ' ';
1000248a:	2320      	movs	r3, #32
					pad = '0';
1000248c:	9309      	str	r3, [sp, #36]	; 0x24
1000248e:	9b03      	ldr	r3, [sp, #12]
10002490:	9308      	str	r3, [sp, #32]
				while (width-- > 0) {
10002492:	9b08      	ldr	r3, [sp, #32]
10002494:	001a      	movs	r2, r3
10002496:	3a01      	subs	r2, #1
10002498:	9208      	str	r2, [sp, #32]
1000249a:	2b00      	cmp	r3, #0
1000249c:	dced      	bgt.n	1000247a <z_cbvprintf_impl+0x65e>
1000249e:	9a03      	ldr	r2, [sp, #12]
100024a0:	19d7      	adds	r7, r2, r7
100024a2:	1aff      	subs	r7, r7, r3
100024a4:	9b08      	ldr	r3, [sp, #32]
100024a6:	9303      	str	r3, [sp, #12]
		if (sign != 0) {
100024a8:	2d00      	cmp	r5, #0
100024aa:	d006      	beq.n	100024ba <z_cbvprintf_impl+0x69e>
			OUTC(sign);
100024ac:	0028      	movs	r0, r5
100024ae:	9905      	ldr	r1, [sp, #20]
100024b0:	9b04      	ldr	r3, [sp, #16]
100024b2:	4798      	blx	r3
100024b4:	2800      	cmp	r0, #0
100024b6:	dbe6      	blt.n	10002486 <z_cbvprintf_impl+0x66a>
100024b8:	3701      	adds	r7, #1
			if (conv->altform_0c | conv->altform_0) {
100024ba:	ab12      	add	r3, sp, #72	; 0x48
100024bc:	7a9b      	ldrb	r3, [r3, #10]
100024be:	06da      	lsls	r2, r3, #27
100024c0:	d401      	bmi.n	100024c6 <z_cbvprintf_impl+0x6aa>
100024c2:	071b      	lsls	r3, r3, #28
100024c4:	d506      	bpl.n	100024d4 <z_cbvprintf_impl+0x6b8>
				OUTC('0');
100024c6:	2030      	movs	r0, #48	; 0x30
100024c8:	9905      	ldr	r1, [sp, #20]
100024ca:	9b04      	ldr	r3, [sp, #16]
100024cc:	4798      	blx	r3
100024ce:	2800      	cmp	r0, #0
100024d0:	dbd9      	blt.n	10002486 <z_cbvprintf_impl+0x66a>
100024d2:	3701      	adds	r7, #1
			if (conv->altform_0c) {
100024d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
100024d6:	2b00      	cmp	r3, #0
100024d8:	d007      	beq.n	100024ea <z_cbvprintf_impl+0x6ce>
				OUTC(conv->specifier);
100024da:	ab12      	add	r3, sp, #72	; 0x48
100024dc:	7ad8      	ldrb	r0, [r3, #11]
100024de:	9905      	ldr	r1, [sp, #20]
100024e0:	9b04      	ldr	r3, [sp, #16]
100024e2:	4798      	blx	r3
100024e4:	2800      	cmp	r0, #0
100024e6:	dbce      	blt.n	10002486 <z_cbvprintf_impl+0x66a>
100024e8:	3701      	adds	r7, #1
				while (width-- > 0) {
100024ea:	003d      	movs	r5, r7
100024ec:	e006      	b.n	100024fc <z_cbvprintf_impl+0x6e0>
				OUTC('0');
100024ee:	2030      	movs	r0, #48	; 0x30
100024f0:	9905      	ldr	r1, [sp, #20]
100024f2:	9b04      	ldr	r3, [sp, #16]
100024f4:	4798      	blx	r3
100024f6:	2800      	cmp	r0, #0
100024f8:	dbc5      	blt.n	10002486 <z_cbvprintf_impl+0x66a>
100024fa:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
100024fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
100024fe:	19db      	adds	r3, r3, r7
10002500:	1b5b      	subs	r3, r3, r5
10002502:	2b00      	cmp	r3, #0
10002504:	dcf3      	bgt.n	100024ee <z_cbvprintf_impl+0x6d2>
			OUTS(bps, bpe);
10002506:	0032      	movs	r2, r6
10002508:	9b06      	ldr	r3, [sp, #24]
1000250a:	9905      	ldr	r1, [sp, #20]
1000250c:	9804      	ldr	r0, [sp, #16]
1000250e:	f001 fc8e 	bl	10003e2e <outs>
10002512:	2800      	cmp	r0, #0
10002514:	dbb7      	blt.n	10002486 <z_cbvprintf_impl+0x66a>
10002516:	1947      	adds	r7, r0, r5
10002518:	003d      	movs	r5, r7
		while (width > 0) {
1000251a:	9b03      	ldr	r3, [sp, #12]
1000251c:	195b      	adds	r3, r3, r5
1000251e:	1bdb      	subs	r3, r3, r7
10002520:	2b00      	cmp	r3, #0
10002522:	dc00      	bgt.n	10002526 <z_cbvprintf_impl+0x70a>
10002524:	e678      	b.n	10002218 <z_cbvprintf_impl+0x3fc>
			OUTC(' ');
10002526:	2020      	movs	r0, #32
10002528:	9905      	ldr	r1, [sp, #20]
1000252a:	9b04      	ldr	r3, [sp, #16]
1000252c:	4798      	blx	r3
1000252e:	2800      	cmp	r0, #0
10002530:	dba9      	blt.n	10002486 <z_cbvprintf_impl+0x66a>
10002532:	3701      	adds	r7, #1
			--width;
10002534:	e7f1      	b.n	1000251a <z_cbvprintf_impl+0x6fe>
10002536:	46c0      	nop			; (mov r8, r8)
10002538:	00007810 	.word	0x00007810
1000253c:	1000482d 	.word	0x1000482d
10002540:	10004828 	.word	0x10004828

10002544 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
10002544:	4901      	ldr	r1, [pc, #4]	; (1000254c <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
10002546:	2210      	movs	r2, #16
	str	r2, [r1]
10002548:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
1000254a:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
1000254c:	e000ed10 	.word	0xe000ed10

10002550 <arch_cpu_idle>:

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
10002550:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
10002554:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
10002556:	b662      	cpsie	i
	isb
10002558:	f3bf 8f6f 	isb	sy

	bx	lr
1000255c:	4770      	bx	lr
1000255e:	46c0      	nop			; (mov r8, r8)

10002560 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
10002560:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
10002562:	0600      	lsls	r0, r0, #24
10002564:	d405      	bmi.n	10002572 <arch_irq_enable+0x12>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10002566:	221f      	movs	r2, #31
10002568:	401a      	ands	r2, r3
1000256a:	2301      	movs	r3, #1
1000256c:	4093      	lsls	r3, r2
1000256e:	4a01      	ldr	r2, [pc, #4]	; (10002574 <arch_irq_enable+0x14>)
10002570:	6013      	str	r3, [r2, #0]
}
10002572:	4770      	bx	lr
10002574:	e000e100 	.word	0xe000e100

10002578 <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
10002578:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000257a:	25ff      	movs	r5, #255	; 0xff
1000257c:	2203      	movs	r2, #3
1000257e:	000b      	movs	r3, r1
10002580:	0029      	movs	r1, r5
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
10002582:	b240      	sxtb	r0, r0
10002584:	4002      	ands	r2, r0
10002586:	00d2      	lsls	r2, r2, #3
10002588:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1000258a:	015b      	lsls	r3, r3, #5
1000258c:	402b      	ands	r3, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000258e:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10002590:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
10002592:	2800      	cmp	r0, #0
10002594:	db0a      	blt.n	100025ac <z_arm_irq_priority_set+0x34>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002596:	24c0      	movs	r4, #192	; 0xc0
10002598:	4a0a      	ldr	r2, [pc, #40]	; (100025c4 <z_arm_irq_priority_set+0x4c>)
1000259a:	0880      	lsrs	r0, r0, #2
1000259c:	0080      	lsls	r0, r0, #2
1000259e:	1880      	adds	r0, r0, r2
100025a0:	00a4      	lsls	r4, r4, #2
100025a2:	5902      	ldr	r2, [r0, r4]
100025a4:	400a      	ands	r2, r1
100025a6:	4313      	orrs	r3, r2
100025a8:	5103      	str	r3, [r0, r4]
}
100025aa:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100025ac:	220f      	movs	r2, #15
100025ae:	4010      	ands	r0, r2
100025b0:	3808      	subs	r0, #8
100025b2:	4a05      	ldr	r2, [pc, #20]	; (100025c8 <z_arm_irq_priority_set+0x50>)
100025b4:	0880      	lsrs	r0, r0, #2
100025b6:	0080      	lsls	r0, r0, #2
100025b8:	1880      	adds	r0, r0, r2
100025ba:	69c2      	ldr	r2, [r0, #28]
100025bc:	4011      	ands	r1, r2
100025be:	4319      	orrs	r1, r3
100025c0:	61c1      	str	r1, [r0, #28]
100025c2:	e7f2      	b.n	100025aa <z_arm_irq_priority_set+0x32>
100025c4:	e000e100 	.word	0xe000e100
100025c8:	e000ed00 	.word	0xe000ed00

100025cc <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
100025cc:	bf30      	wfi
    b z_SysNmiOnReset
100025ce:	e7fd      	b.n	100025cc <z_SysNmiOnReset>

100025d0 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
100025d0:	22ff      	movs	r2, #255	; 0xff
100025d2:	4b08      	ldr	r3, [pc, #32]	; (100025f4 <z_arm_prep_c+0x24>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
100025d4:	b510      	push	{r4, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
100025d6:	4393      	bics	r3, r2
100025d8:	4a07      	ldr	r2, [pc, #28]	; (100025f8 <z_arm_prep_c+0x28>)
100025da:	6093      	str	r3, [r2, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
100025dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
100025e0:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
100025e4:	f000 fe9e 	bl	10003324 <z_bss_zero>
	z_data_copy();
100025e8:	f001 fa50 	bl	10003a8c <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
100025ec:	f000 f8f2 	bl	100027d4 <z_arm_interrupt_init>
	z_cstart();
100025f0:	f000 fed8 	bl	100033a4 <z_cstart>
100025f4:	10000100 	.word	0x10000100
100025f8:	e000ed00 	.word	0xe000ed00

100025fc <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
100025fc:	4a08      	ldr	r2, [pc, #32]	; (10002620 <arch_swap+0x24>)
	_current->arch.swap_return_value = _k_neg_eagain;
100025fe:	4909      	ldr	r1, [pc, #36]	; (10002624 <arch_swap+0x28>)
	_current->arch.basepri = key;
10002600:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
10002602:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
10002604:	6698      	str	r0, [r3, #104]	; 0x68
	_current->arch.swap_return_value = _k_neg_eagain;
10002606:	66d9      	str	r1, [r3, #108]	; 0x6c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
10002608:	2380      	movs	r3, #128	; 0x80
1000260a:	4907      	ldr	r1, [pc, #28]	; (10002628 <arch_swap+0x2c>)
1000260c:	055b      	lsls	r3, r3, #21
1000260e:	6848      	ldr	r0, [r1, #4]
10002610:	4303      	orrs	r3, r0
10002612:	604b      	str	r3, [r1, #4]
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	if (key != 0U) {
		return;
	}
	__asm__ volatile(
10002614:	b662      	cpsie	i
10002616:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
1000261a:	6893      	ldr	r3, [r2, #8]
1000261c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
}
1000261e:	4770      	bx	lr
10002620:	20000160 	.word	0x20000160
10002624:	100047b0 	.word	0x100047b0
10002628:	e000ed00 	.word	0xe000ed00

1000262c <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
1000262c:	4913      	ldr	r1, [pc, #76]	; (1000267c <_thread_irq_disabled+0x1e>)
    ldr r2, [r1, #_kernel_offset_to_current]
1000262e:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
10002630:	4813      	ldr	r0, [pc, #76]	; (10002680 <_thread_irq_disabled+0x22>)
    add r0, r2
10002632:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
10002634:	f3ef 8c09 	mrs	ip, PSP
#endif

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    /* Store current r4-r7 */
    stmea r0!, {r4-r7}
10002638:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    /* copy r8-r12 into r3-r7 */
    mov r3, r8
1000263a:	4643      	mov	r3, r8
    mov r4, r9
1000263c:	464c      	mov	r4, r9
    mov r5, r10
1000263e:	4655      	mov	r5, sl
    mov r6, r11
10002640:	465e      	mov	r6, fp
    mov r7, ip
10002642:	4667      	mov	r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
10002644:	c0f8      	stmia	r0!, {r3, r4, r5, r6, r7}
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
10002646:	b672      	cpsid	i
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
10002648:	4f0e      	ldr	r7, [pc, #56]	; (10002684 <_thread_irq_disabled+0x26>)
    ldr v3, =_SCS_ICSR_UNPENDSV
1000264a:	4e0f      	ldr	r6, [pc, #60]	; (10002688 <_thread_irq_disabled+0x2a>)
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
1000264c:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
1000264e:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
10002650:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
10002652:	6e90      	ldr	r0, [r2, #104]	; 0x68
    movs r3, #0
10002654:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
10002656:	6693      	str	r3, [r2, #104]	; 0x68
     * maps to PRIMASK.
     *
     * Only enable interrupts if value is 0, meaning interrupts
     * were enabled before irq_lock was called.
     */
    cmp r0, #0
10002658:	2800      	cmp	r0, #0
    bne _thread_irq_disabled
1000265a:	d100      	bne.n	1000265e <_thread_irq_disabled>
    cpsie i
1000265c:	b662      	cpsie	i

1000265e <_thread_irq_disabled>:
     */
    isb

#endif

    ldr r4, =_thread_offset_to_callee_saved
1000265e:	4c08      	ldr	r4, [pc, #32]	; (10002680 <_thread_irq_disabled+0x22>)
    adds r0, r2, r4
10002660:	1910      	adds	r0, r2, r4

    /* restore r4-r12 for new thread */
    /* first restore r8-r12 located after r4-r7 (4*4bytes) */
    adds r0, #16
10002662:	3010      	adds	r0, #16
    ldmia r0!, {r3-r7}
10002664:	c8f8      	ldmia	r0!, {r3, r4, r5, r6, r7}
    /* move to correct registers */
    mov r8, r3
10002666:	4698      	mov	r8, r3
    mov r9, r4
10002668:	46a1      	mov	r9, r4
    mov r10, r5
1000266a:	46aa      	mov	sl, r5
    mov r11, r6
1000266c:	46b3      	mov	fp, r6
    mov ip, r7
1000266e:	46bc      	mov	ip, r7
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
10002670:	3824      	subs	r0, #36	; 0x24
    ldmia r0!, {r4-r7}
10002672:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
10002674:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
10002678:	4770      	bx	lr
1000267a:	0000      	.short	0x0000
    ldr r1, =_kernel
1000267c:	20000160 	.word	0x20000160
    ldr r0, =_thread_offset_to_callee_saved
10002680:	00000030 	.word	0x00000030
    ldr v4, =_SCS_ICSR
10002684:	e000ed04 	.word	0xe000ed04
    ldr v3, =_SCS_ICSR_UNPENDSV
10002688:	08000000 	.word	0x08000000

1000268c <z_arm_svc>:
SECTION_FUNC(TEXT, z_arm_svc)
  /* Use EXC_RETURN state to find out if stack frame is on the
   * MSP or PSP
   */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
  movs r0, #_EXC_RETURN_SPSEL_Msk
1000268c:	2004      	movs	r0, #4
  mov r1, lr
1000268e:	4671      	mov	r1, lr
  tst r1, r0
10002690:	4201      	tst	r1, r0
  beq _stack_frame_msp
10002692:	d002      	beq.n	1000269a <_stack_frame_msp>
  mrs r0, PSP
10002694:	f3ef 8009 	mrs	r0, PSP
  bne _stack_frame_endif
10002698:	d101      	bne.n	1000269e <_stack_frame_endif>

1000269a <_stack_frame_msp>:
_stack_frame_msp:
  mrs r0, MSP
1000269a:	f3ef 8008 	mrs	r0, MSP

1000269e <_stack_frame_endif>:
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
1000269e:	6981      	ldr	r1, [r0, #24]
    /* SVC is a two-byte instruction, point to it and read the
     * SVC number (lower byte of SCV instruction)
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
100026a0:	3902      	subs	r1, #2
    ldrb r1, [r1]
100026a2:	7809      	ldrb	r1, [r1, #0]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
100026a4:	2902      	cmp	r1, #2
    beq _oops
100026a6:	d0ff      	beq.n	100026a8 <_oops>

100026a8 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
100026a8:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
100026aa:	f001 fbdb 	bl	10003e64 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
100026ae:	bd01      	pop	{r0, pc}

100026b0 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
100026b0:	b510      	push	{r4, lr}
	iframe->pc = (uint32_t)z_thread_entry;
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
100026b2:	3a20      	subs	r2, #32
#endif
	iframe->a1 = (uint32_t)entry;
100026b4:	6013      	str	r3, [r2, #0]
	iframe->a2 = (uint32_t)p1;
100026b6:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
100026b8:	2401      	movs	r4, #1
	iframe->a2 = (uint32_t)p1;
100026ba:	6053      	str	r3, [r2, #4]
	iframe->a3 = (uint32_t)p2;
100026bc:	9b03      	ldr	r3, [sp, #12]
	iframe->pc &= 0xfffffffe;
100026be:	4906      	ldr	r1, [pc, #24]	; (100026d8 <arch_new_thread+0x28>)
	iframe->a3 = (uint32_t)p2;
100026c0:	6093      	str	r3, [r2, #8]
	iframe->a4 = (uint32_t)p3;
100026c2:	9b04      	ldr	r3, [sp, #16]
	iframe->pc &= 0xfffffffe;
100026c4:	43a1      	bics	r1, r4
	iframe->a4 = (uint32_t)p3;
100026c6:	60d3      	str	r3, [r2, #12]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
100026c8:	2380      	movs	r3, #128	; 0x80
100026ca:	045b      	lsls	r3, r3, #17
100026cc:	61d3      	str	r3, [r2, #28]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
100026ce:	2300      	movs	r3, #0
	iframe->pc &= 0xfffffffe;
100026d0:	6191      	str	r1, [r2, #24]
	thread->callee_saved.psp = (uint32_t)iframe;
100026d2:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
100026d4:	6683      	str	r3, [r0, #104]	; 0x68
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
100026d6:	bd10      	pop	{r4, pc}
100026d8:	10003d81 	.word	0x10003d81

100026dc <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
100026dc:	4b06      	ldr	r3, [pc, #24]	; (100026f8 <arch_switch_to_main_thread+0x1c>)
100026de:	6098      	str	r0, [r3, #8]

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
100026e0:	1c10      	adds	r0, r2, #0
100026e2:	f381 8809 	msr	PSP, r1
100026e6:	2100      	movs	r1, #0
100026e8:	b662      	cpsie	i
100026ea:	f3bf 8f6f 	isb	sy
100026ee:	2200      	movs	r2, #0
100026f0:	2300      	movs	r3, #0
100026f2:	f001 fb45 	bl	10003d80 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
100026f6:	46c0      	nop			; (mov r8, r8)
100026f8:	20000160 	.word	0x20000160

100026fc <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
100026fc:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
100026fe:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
10002702:	4905      	ldr	r1, [pc, #20]	; (10002718 <_isr_wrapper+0x1c>)
	subs r0, r1	/* get IRQ number */
10002704:	1a40      	subs	r0, r0, r1
	lsls r0, #3	/* table is 8-byte wide */
10002706:	00c0      	lsls	r0, r0, #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
10002708:	4904      	ldr	r1, [pc, #16]	; (1000271c <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
1000270a:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
1000270c:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
1000270e:	4798      	blx	r3
#ifdef CONFIG_TRACING_ISR
	bl sys_trace_isr_exit
#endif

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
10002710:	bc09      	pop	{r0, r3}
	mov lr, r3
10002712:	469e      	mov	lr, r3
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
10002714:	4902      	ldr	r1, [pc, #8]	; (10002720 <_isr_wrapper+0x24>)
	bx r1
10002716:	4708      	bx	r1
	ldr r1, =16
10002718:	00000010 	.word	0x00000010
	ldr r1, =_sw_isr_table
1000271c:	100045bc 	.word	0x100045bc
	ldr r1, =z_arm_int_exit
10002720:	10002725 	.word	0x10002725

10002724 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
10002724:	4b04      	ldr	r3, [pc, #16]	; (10002738 <_EXIT_EXC+0x4>)

	ldr r1, [r3, #_kernel_offset_to_current]
10002726:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
10002728:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
1000272a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
1000272c:	d002      	beq.n	10002734 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
1000272e:	4903      	ldr	r1, [pc, #12]	; (1000273c <_EXIT_EXC+0x8>)
	ldr r2, =_SCS_ICSR_PENDSV
10002730:	4a03      	ldr	r2, [pc, #12]	; (10002740 <_EXIT_EXC+0xc>)
	str r2, [r1]
10002732:	600a      	str	r2, [r1, #0]

10002734 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
10002734:	4770      	bx	lr
10002736:	0000      	.short	0x0000
	ldr r3, =_kernel
10002738:	20000160 	.word	0x20000160
	ldr r1, =_SCS_ICSR
1000273c:	e000ed04 	.word	0xe000ed04
	ldr r2, =_SCS_ICSR_PENDSV
10002740:	10000000 	.word	0x10000000

10002744 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
10002744:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
10002746:	4b1b      	ldr	r3, [pc, #108]	; (100027b4 <z_arm_fault+0x70>)
{
10002748:	000c      	movs	r4, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
1000274a:	685b      	ldr	r3, [r3, #4]
{
1000274c:	b088      	sub	sp, #32
1000274e:	05db      	lsls	r3, r3, #23
10002750:	0ddb      	lsrs	r3, r3, #23
10002752:	b662      	cpsie	i
10002754:	f3bf 8f6f 	isb	sy
	*nested_exc = false;
10002758:	2500      	movs	r5, #0
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
1000275a:	0e16      	lsrs	r6, r2, #24
		return NULL;
1000275c:	0029      	movs	r1, r5
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
1000275e:	2eff      	cmp	r6, #255	; 0xff
10002760:	d109      	bne.n	10002776 <z_arm_fault+0x32>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
10002762:	3ef3      	subs	r6, #243	; 0xf3
10002764:	4016      	ands	r6, r2
10002766:	2e08      	cmp	r6, #8
10002768:	d005      	beq.n	10002776 <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
1000276a:	0001      	movs	r1, r0
			*nested_exc = true;
1000276c:	3501      	adds	r5, #1
		if (exc_return & EXC_RETURN_MODE_THREAD) {
1000276e:	0712      	lsls	r2, r2, #28
10002770:	d501      	bpl.n	10002776 <z_arm_fault+0x32>
			ptr_esf =  (z_arch_esf_t *)psp;
10002772:	0021      	movs	r1, r4
	*nested_exc = false;
10002774:	2500      	movs	r5, #0
	uint32_t reason = K_ERR_CPU_EXCEPTION;
10002776:	2400      	movs	r4, #0
	switch (fault) {
10002778:	2b03      	cmp	r3, #3
1000277a:	d106      	bne.n	1000278a <z_arm_fault+0x46>
	uint16_t fault_insn = *(ret_addr - 1);
1000277c:	698b      	ldr	r3, [r1, #24]
1000277e:	3b02      	subs	r3, #2
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
10002780:	881a      	ldrh	r2, [r3, #0]
10002782:	4b0d      	ldr	r3, [pc, #52]	; (100027b8 <z_arm_fault+0x74>)
10002784:	429a      	cmp	r2, r3
10002786:	d100      	bne.n	1000278a <z_arm_fault+0x46>
		reason = esf->basic.r0;
10002788:	680c      	ldr	r4, [r1, #0]
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
1000278a:	2220      	movs	r2, #32
1000278c:	4668      	mov	r0, sp
1000278e:	f001 fb8e 	bl	10003eae <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
10002792:	9b07      	ldr	r3, [sp, #28]
10002794:	2d00      	cmp	r5, #0
10002796:	d00a      	beq.n	100027ae <z_arm_fault+0x6a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
10002798:	05da      	lsls	r2, r3, #23
1000279a:	d102      	bne.n	100027a2 <z_arm_fault+0x5e>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
1000279c:	4a07      	ldr	r2, [pc, #28]	; (100027bc <z_arm_fault+0x78>)
1000279e:	4313      	orrs	r3, r2
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
100027a0:	9307      	str	r3, [sp, #28]
	}

	z_arm_fatal_error(reason, &esf_copy);
100027a2:	4669      	mov	r1, sp
100027a4:	0020      	movs	r0, r4
100027a6:	f001 fb59 	bl	10003e5c <z_arm_fatal_error>
}
100027aa:	b008      	add	sp, #32
100027ac:	bd70      	pop	{r4, r5, r6, pc}
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
100027ae:	0a5b      	lsrs	r3, r3, #9
100027b0:	025b      	lsls	r3, r3, #9
100027b2:	e7f5      	b.n	100027a0 <z_arm_fault+0x5c>
100027b4:	e000ed00 	.word	0xe000ed00
100027b8:	0000df02 	.word	0x0000df02
100027bc:	000001ff 	.word	0x000001ff

100027c0 <z_arm_exc_spurious>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
100027c0:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
100027c4:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
100027c8:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
100027ca:	4672      	mov	r2, lr
	bl z_arm_fault
100027cc:	f7ff ffba 	bl	10002744 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
100027d0:	bd01      	pop	{r0, pc}
100027d2:	46c0      	nop			; (mov r8, r8)

100027d4 <z_arm_interrupt_init>:
 * interrupt locking via BASEPRI works as expected.
 *
 */

void z_arm_interrupt_init(void)
{
100027d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100027d6:	24c0      	movs	r4, #192	; 0xc0
	int irq = 0;
100027d8:	2200      	movs	r2, #0
100027da:	2603      	movs	r6, #3
100027dc:	25ff      	movs	r5, #255	; 0xff
100027de:	00a4      	lsls	r4, r4, #2
100027e0:	0010      	movs	r0, r2
100027e2:	002f      	movs	r7, r5
100027e4:	4030      	ands	r0, r6
100027e6:	00c0      	lsls	r0, r0, #3
100027e8:	4087      	lsls	r7, r0
100027ea:	4905      	ldr	r1, [pc, #20]	; (10002800 <z_arm_interrupt_init+0x2c>)
100027ec:	0893      	lsrs	r3, r2, #2
100027ee:	009b      	lsls	r3, r3, #2
100027f0:	185b      	adds	r3, r3, r1
100027f2:	5919      	ldr	r1, [r3, r4]

	for (; irq < CONFIG_NUM_IRQS; irq++) {
100027f4:	3201      	adds	r2, #1
100027f6:	43b9      	bics	r1, r7
100027f8:	5119      	str	r1, [r3, r4]
100027fa:	2a1a      	cmp	r2, #26
100027fc:	d1f0      	bne.n	100027e0 <z_arm_interrupt_init+0xc>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
100027fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
10002800:	e000e100 	.word	0xe000e100

10002804 <__start>:
    bl z_arm_init_arch_hw_at_boot
#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
10002804:	b672      	cpsid	i

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
10002806:	4807      	ldr	r0, [pc, #28]	; (10002824 <__start+0x20>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
10002808:	4907      	ldr	r1, [pc, #28]	; (10002828 <__start+0x24>)
    adds r0, r0, r1
1000280a:	1840      	adds	r0, r0, r1
    msr PSP, r0
1000280c:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
10002810:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
10002814:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
10002816:	4308      	orrs	r0, r1
    msr CONTROL, r0
10002818:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
1000281c:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
10002820:	f7ff fed6 	bl	100025d0 <z_arm_prep_c>
    ldr r0, =z_interrupt_stacks
10002824:	200001a0 	.word	0x200001a0
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
10002828:	00000800 	.word	0x00000800

1000282c <z_impl_k_thread_abort>:
#include <kswap.h>
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
1000282c:	b510      	push	{r4, lr}
	if (_current == thread) {
1000282e:	4b0a      	ldr	r3, [pc, #40]	; (10002858 <z_impl_k_thread_abort+0x2c>)
10002830:	689b      	ldr	r3, [r3, #8]
10002832:	4283      	cmp	r3, r0
10002834:	d10d      	bne.n	10002852 <z_impl_k_thread_abort+0x26>
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
10002836:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
1000283a:	2b00      	cmp	r3, #0
1000283c:	d009      	beq.n	10002852 <z_impl_k_thread_abort+0x26>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
1000283e:	2280      	movs	r2, #128	; 0x80
10002840:	4b06      	ldr	r3, [pc, #24]	; (1000285c <z_impl_k_thread_abort+0x30>)
10002842:	0552      	lsls	r2, r2, #21
10002844:	6859      	ldr	r1, [r3, #4]
10002846:	430a      	orrs	r2, r1
10002848:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
1000284a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
1000284c:	4904      	ldr	r1, [pc, #16]	; (10002860 <z_impl_k_thread_abort+0x34>)
1000284e:	400a      	ands	r2, r1
10002850:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
10002852:	f001 f8bf 	bl	100039d4 <z_thread_abort>
}
10002856:	bd10      	pop	{r4, pc}
10002858:	20000160 	.word	0x20000160
1000285c:	e000ed00 	.word	0xe000ed00
10002860:	ffff7fff 	.word	0xffff7fff

10002864 <__stdout_hook_install>:

static int (*_stdout_hook)(int c) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int c))
{
	_stdout_hook = hook;
10002864:	4b01      	ldr	r3, [pc, #4]	; (1000286c <__stdout_hook_install+0x8>)
10002866:	6018      	str	r0, [r3, #0]
}
10002868:	4770      	bx	lr
1000286a:	46c0      	nop			; (mov r8, r8)
1000286c:	20000004 	.word	0x20000004

10002870 <rp2040_init>:
 *
 * \param addr Address of writable register
 * \param mask Bit-mask specifying bits to set
 */
__force_inline static void hw_set_bits(io_rw_32 *addr, uint32_t mask) {
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10002870:	4b0e      	ldr	r3, [pc, #56]	; (100028ac <rp2040_init+0x3c>)
10002872:	4a0f      	ldr	r2, [pc, #60]	; (100028b0 <rp2040_init+0x40>)
#endif

LOG_MODULE_REGISTER(soc, CONFIG_SOC_LOG_LEVEL);

static int rp2040_init(const struct device *arg)
{
10002874:	b570      	push	{r4, r5, r6, lr}
10002876:	601a      	str	r2, [r3, #0]
 *
 * \param addr Address of writable register
 * \param mask Bit-mask specifying bits to clear
 */
__force_inline static void hw_clear_bits(io_rw_32 *addr, uint32_t mask) {
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10002878:	4d0e      	ldr	r5, [pc, #56]	; (100028b4 <rp2040_init+0x44>)
1000287a:	4b0f      	ldr	r3, [pc, #60]	; (100028b8 <rp2040_init+0x48>)
 *
 * \param bits Bit pattern indicating blocks to unreset. See \ref reset_bitmask
 */
static inline void unreset_block_wait(uint32_t bits) {
    hw_clear_bits(&resets_hw->reset, bits);
    while (~resets_hw->reset_done & bits)
1000287c:	4c0f      	ldr	r4, [pc, #60]	; (100028bc <rp2040_init+0x4c>)
1000287e:	602b      	str	r3, [r5, #0]
10002880:	0019      	movs	r1, r3
10002882:	68a2      	ldr	r2, [r4, #8]
10002884:	4391      	bics	r1, r2
10002886:	d1fb      	bne.n	10002880 <rp2040_init+0x10>
			   ~(RESETS_RESET_ADC_BITS | RESETS_RESET_RTC_BITS |
			     RESETS_RESET_SPI0_BITS | RESETS_RESET_SPI1_BITS |
			     RESETS_RESET_UART0_BITS | RESETS_RESET_UART1_BITS |
			     RESETS_RESET_USBCTRL_BITS | RESETS_RESET_PWM_BITS));

	clocks_init();
10002888:	f000 fb16 	bl	10002eb8 <clocks_init>
1000288c:	4b0c      	ldr	r3, [pc, #48]	; (100028c0 <rp2040_init+0x50>)
1000288e:	602b      	str	r3, [r5, #0]
10002890:	68a3      	ldr	r3, [r4, #8]
10002892:	01db      	lsls	r3, r3, #7
10002894:	3380      	adds	r3, #128	; 0x80
10002896:	d1fb      	bne.n	10002890 <rp2040_init+0x20>
	__asm__ volatile("mrs %0, PRIMASK;"
10002898:	f3ef 8310 	mrs	r3, PRIMASK
1000289c:	b672      	cpsid	i
	if (key != 0U) {
1000289e:	2b00      	cmp	r3, #0
100028a0:	d102      	bne.n	100028a8 <rp2040_init+0x38>
	__asm__ volatile(
100028a2:	b662      	cpsie	i
100028a4:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
100028a8:	2000      	movs	r0, #0
100028aa:	bd70      	pop	{r4, r5, r6, pc}
100028ac:	4000e000 	.word	0x4000e000
100028b0:	ffffcdbf 	.word	0xffffcdbf
100028b4:	4000f000 	.word	0x4000f000
100028b8:	003c3ffe 	.word	0x003c3ffe
100028bc:	4000c000 	.word	0x4000c000
100028c0:	01ffffff 	.word	0x01ffffff

100028c4 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
100028c4:	b510      	push	{r4, lr}
100028c6:	4808      	ldr	r0, [pc, #32]	; (100028e8 <uart_console_init+0x24>)
100028c8:	f001 fd71 	bl	100043ae <z_device_is_ready>

	ARG_UNUSED(arg);

	if (!device_is_ready(uart_console_dev)) {
100028cc:	2800      	cmp	r0, #0
100028ce:	d008      	beq.n	100028e2 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
100028d0:	4c06      	ldr	r4, [pc, #24]	; (100028ec <uart_console_init+0x28>)
100028d2:	0020      	movs	r0, r4
100028d4:	f7ff ffc6 	bl	10002864 <__stdout_hook_install>
	__printk_hook_install(console_out);
100028d8:	0020      	movs	r0, r4
100028da:	f7ff fa8d 	bl	10001df8 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
100028de:	2000      	movs	r0, #0
}
100028e0:	bd10      	pop	{r4, pc}
		return -ENODEV;
100028e2:	2013      	movs	r0, #19
100028e4:	4240      	negs	r0, r0
100028e6:	e7fb      	b.n	100028e0 <uart_console_init+0x1c>
100028e8:	10004574 	.word	0x10004574
100028ec:	100028f1 	.word	0x100028f1

100028f0 <console_out>:
{
100028f0:	b570      	push	{r4, r5, r6, lr}
100028f2:	0004      	movs	r4, r0
100028f4:	4d07      	ldr	r5, [pc, #28]	; (10002914 <console_out+0x24>)
	if ('\n' == c) {
100028f6:	280a      	cmp	r0, #10
100028f8:	d104      	bne.n	10002904 <console_out+0x14>
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
100028fa:	68ab      	ldr	r3, [r5, #8]
100028fc:	210d      	movs	r1, #13
100028fe:	0028      	movs	r0, r5
10002900:	685b      	ldr	r3, [r3, #4]
10002902:	4798      	blx	r3
10002904:	68ab      	ldr	r3, [r5, #8]
10002906:	0028      	movs	r0, r5
10002908:	685b      	ldr	r3, [r3, #4]
1000290a:	b2e1      	uxtb	r1, r4
1000290c:	4798      	blx	r3
}
1000290e:	0020      	movs	r0, r4
10002910:	bd70      	pop	{r4, r5, r6, pc}
10002912:	46c0      	nop			; (mov r8, r8)
10002914:	10004574 	.word	0x10004574

10002918 <gpio_rpi_isr>:
	.pin_interrupt_configure = gpio_rpi_pin_interrupt_configure,
	.manage_callback = gpio_rpi_manage_callback,
};

static void gpio_rpi_isr(const struct device *dev)
{
10002918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000291a:	0006      	movs	r6, r0
	const io_rw_32 *status_reg;
	uint32_t events;
	uint32_t pin;

	irq_ctrl_base = &iobank0_hw->proc0_irq_ctrl;
	for (pin = 0; pin < NUM_BANK0_GPIOS; pin++) {
1000291c:	2400      	movs	r4, #0
	struct gpio_rpi_data *data = dev->data;
1000291e:	6903      	ldr	r3, [r0, #16]
10002920:	9301      	str	r3, [sp, #4]
		status_reg = &irq_ctrl_base->ints[pin / 8];
10002922:	08e3      	lsrs	r3, r4, #3
		events = (*status_reg >> 4 * (pin % 8)) & ALL_EVENTS;
10002924:	4a14      	ldr	r2, [pc, #80]	; (10002978 <gpio_rpi_isr+0x60>)
10002926:	3308      	adds	r3, #8
10002928:	009b      	lsls	r3, r3, #2
1000292a:	589b      	ldr	r3, [r3, r2]
1000292c:	2207      	movs	r2, #7
1000292e:	4022      	ands	r2, r4
10002930:	0092      	lsls	r2, r2, #2
10002932:	40d3      	lsrs	r3, r2
		if (events) {
10002934:	220f      	movs	r2, #15
10002936:	4213      	tst	r3, r2
10002938:	d103      	bne.n	10002942 <gpio_rpi_isr+0x2a>
	for (pin = 0; pin < NUM_BANK0_GPIOS; pin++) {
1000293a:	3401      	adds	r4, #1
1000293c:	2c1e      	cmp	r4, #30
1000293e:	d1f0      	bne.n	10002922 <gpio_rpi_isr+0xa>
			gpio_acknowledge_irq(pin, ALL_EVENTS);
			gpio_fire_callbacks(&data->callbacks, dev, BIT(pin));
		}
	}
}
10002940:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			gpio_acknowledge_irq(pin, ALL_EVENTS);
10002942:	210f      	movs	r1, #15
10002944:	0020      	movs	r0, r4
10002946:	f000 fbf9 	bl	1000313c <gpio_acknowledge_irq>
			gpio_fire_callbacks(&data->callbacks, dev, BIT(pin));
1000294a:	9b01      	ldr	r3, [sp, #4]
1000294c:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
1000294e:	2900      	cmp	r1, #0
10002950:	d0f3      	beq.n	1000293a <gpio_rpi_isr+0x22>
10002952:	2701      	movs	r7, #1
10002954:	40a7      	lsls	r7, r4

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
10002956:	680d      	ldr	r5, [r1, #0]
10002958:	2900      	cmp	r1, #0
1000295a:	d0ee      	beq.n	1000293a <gpio_rpi_isr+0x22>
		if (cb->pin_mask & pins) {
1000295c:	688b      	ldr	r3, [r1, #8]
1000295e:	001a      	movs	r2, r3
10002960:	403a      	ands	r2, r7
10002962:	423b      	tst	r3, r7
10002964:	d002      	beq.n	1000296c <gpio_rpi_isr+0x54>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
10002966:	0030      	movs	r0, r6
10002968:	684b      	ldr	r3, [r1, #4]
1000296a:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
1000296c:	1e2b      	subs	r3, r5, #0
1000296e:	d000      	beq.n	10002972 <gpio_rpi_isr+0x5a>
10002970:	682b      	ldr	r3, [r5, #0]
10002972:	0029      	movs	r1, r5
10002974:	001d      	movs	r5, r3
10002976:	e7ef      	b.n	10002958 <gpio_rpi_isr+0x40>
10002978:	40014100 	.word	0x40014100

1000297c <pwm_rpi_init>:
	.get_cycles_per_sec = pwm_rpi_get_cycles_per_sec,
	.set_cycles = pwm_rpi_set_cycles,
};

static int pwm_rpi_init(const struct device *dev)
{
1000297c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	const struct pwm_rpi_config *cfg = dev->config;
1000297e:	6844      	ldr	r4, [r0, #4]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
10002980:	2100      	movs	r1, #0
10002982:	69e0      	ldr	r0, [r4, #28]
10002984:	aa01      	add	r2, sp, #4
10002986:	f001 fc2c 	bl	100041e2 <pinctrl_lookup_state>
	if (ret < 0) {
1000298a:	2800      	cmp	r0, #0
1000298c:	db32      	blt.n	100029f4 <pwm_rpi_init+0x78>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
1000298e:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
10002990:	2200      	movs	r2, #0
10002992:	7919      	ldrb	r1, [r3, #4]
10002994:	6818      	ldr	r0, [r3, #0]
10002996:	f001 fc37 	bl	10004208 <pinctrl_configure_pins>
	pwm_config slice_cfg;
	size_t slice_idx;
	int err;

	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
	if (err) {
1000299a:	2800      	cmp	r0, #0
1000299c:	d12a      	bne.n	100029f4 <pwm_rpi_init+0x78>
		LOG_ERR("Failed to configure pins for PWM. err=%d", err);
		return err;
	}

	for (slice_idx = 0; slice_idx < NUM_PWM_SLICES; slice_idx++) {
1000299e:	0001      	movs	r1, r0
100029a0:	1d23      	adds	r3, r4, #4
	if (err) {
100029a2:	4c15      	ldr	r4, [pc, #84]	; (100029f8 <pwm_rpi_init+0x7c>)
 * \param start If true the PWM will be started running once configured. If false you will need to start
 *  manually using \ref pwm_set_enabled() or \ref pwm_set_mask_enabled()
 */
static inline void pwm_init(uint slice_num, pwm_config *c, bool start) {
    check_slice_num_param(slice_num);
    pwm_hw->slice[slice_num].csr = 0;
100029a4:	2214      	movs	r2, #20

    pwm_hw->slice[slice_num].ctr = PWM_CH0_CTR_RESET;
100029a6:	4f15      	ldr	r7, [pc, #84]	; (100029fc <pwm_rpi_init+0x80>)
100029a8:	434a      	muls	r2, r1
100029aa:	46bc      	mov	ip, r7
100029ac:	4494      	add	ip, r2
    pwm_hw->slice[slice_num].csr = 0;
100029ae:	2600      	movs	r6, #0
    pwm_hw->slice[slice_num].ctr = PWM_CH0_CTR_RESET;
100029b0:	4667      	mov	r7, ip
100029b2:	4d11      	ldr	r5, [pc, #68]	; (100029f8 <pwm_rpi_init+0x7c>)
	for (slice_idx = 0; slice_idx < NUM_PWM_SLICES; slice_idx++) {
100029b4:	3101      	adds	r1, #1
100029b6:	1955      	adds	r5, r2, r5
    pwm_hw->slice[slice_num].csr = 0;
100029b8:	602e      	str	r6, [r5, #0]
    pwm_hw->slice[slice_num].ctr = PWM_CH0_CTR_RESET;
100029ba:	603e      	str	r6, [r7, #0]
    pwm_hw->slice[slice_num].cc = PWM_CH0_CC_RESET;
100029bc:	4f10      	ldr	r7, [pc, #64]	; (10002a00 <pwm_rpi_init+0x84>)
100029be:	46bc      	mov	ip, r7
100029c0:	4494      	add	ip, r2
100029c2:	4667      	mov	r7, ip
100029c4:	603e      	str	r6, [r7, #0]
    pwm_hw->slice[slice_num].top = c->top;
100029c6:	4f0f      	ldr	r7, [pc, #60]	; (10002a04 <pwm_rpi_init+0x88>)
100029c8:	19d2      	adds	r2, r2, r7
100029ca:	4f0f      	ldr	r7, [pc, #60]	; (10002a08 <pwm_rpi_init+0x8c>)
100029cc:	6017      	str	r7, [r2, #0]
    pwm_hw->slice[slice_num].div = c->div;
100029ce:	2210      	movs	r2, #16
100029d0:	606a      	str	r2, [r5, #4]
    pwm_hw->slice[slice_num].csr = c->csr | (bool_to_bit(start) << PWM_CH0_CSR_EN_LSB);
100029d2:	602e      	str	r6, [r5, #0]
 * \param fract 4 bit fractional part of the clock divider
 */
static inline void pwm_set_clkdiv_int_frac(uint slice_num, uint8_t integer, uint8_t fract) {
    check_slice_num_param(slice_num);
    valid_params_if(PWM, fract < 16);
    pwm_hw->slice[slice_num].div = (((uint)integer) << PWM_CH0_DIV_INT_LSB) | (((uint)fract) << PWM_CH0_DIV_FRAC_LSB);
100029d4:	781a      	ldrb	r2, [r3, #0]
100029d6:	785e      	ldrb	r6, [r3, #1]
100029d8:	0112      	lsls	r2, r2, #4
100029da:	4332      	orrs	r2, r6
100029dc:	606a      	str	r2, [r5, #4]
 * \param addr Address of writable register
 * \param values Bits values
 * \param write_mask Mask of bits to change
 */
__force_inline static void hw_write_masked(io_rw_32 *addr, uint32_t values, uint32_t write_mask) {
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100029de:	2501      	movs	r5, #1
100029e0:	6822      	ldr	r2, [r4, #0]
100029e2:	3303      	adds	r3, #3
100029e4:	4395      	bics	r5, r2
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100029e6:	2280      	movs	r2, #128	; 0x80
100029e8:	0152      	lsls	r2, r2, #5
100029ea:	4322      	orrs	r2, r4
100029ec:	6015      	str	r5, [r2, #0]
100029ee:	3414      	adds	r4, #20
100029f0:	2908      	cmp	r1, #8
100029f2:	d1d7      	bne.n	100029a4 <pwm_rpi_init+0x28>
					cfg->slice_configs[slice_idx].frac);
		pwm_set_enabled(slice_idx, true);
	}

	return 0;
}
100029f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
100029f6:	46c0      	nop			; (mov r8, r8)
100029f8:	40050000 	.word	0x40050000
100029fc:	40050008 	.word	0x40050008
10002a00:	4005000c 	.word	0x4005000c
10002a04:	40050010 	.word	0x40050010
10002a08:	0000ffff 	.word	0x0000ffff

10002a0c <pwm_rpi_set_cycles>:
{
10002a0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10002a0e:	ac08      	add	r4, sp, #32
10002a10:	8824      	ldrh	r4, [r4, #0]
10002a12:	9200      	str	r2, [sp, #0]
	if (ch >= PWM_RPI_NUM_CHANNELS) {
10002a14:	290f      	cmp	r1, #15
10002a16:	d83e      	bhi.n	10002a96 <pwm_rpi_set_cycles+0x8a>
	if (period_cycles > PWM_RPI_PICO_COUNTER_TOP_MAX ||
10002a18:	2680      	movs	r6, #128	; 0x80
10002a1a:	0015      	movs	r5, r2
10002a1c:	0276      	lsls	r6, r6, #9
10002a1e:	431d      	orrs	r5, r3
10002a20:	42b5      	cmp	r5, r6
10002a22:	d238      	bcs.n	10002a96 <pwm_rpi_set_cycles+0x8a>
	return channel % 2;
10002a24:	2601      	movs	r6, #1
10002a26:	000d      	movs	r5, r1
10002a28:	4035      	ands	r5, r6
10002a2a:	9501      	str	r5, [sp, #4]
10002a2c:	2514      	movs	r5, #20
	return channel / 2;
10002a2e:	084f      	lsrs	r7, r1, #1
	pwm_rpi_set_channel_polarity(dev, slice, pico_channel,
10002a30:	437d      	muls	r5, r7
	bool pwm_polarity_a = (cfg->pwm_controller->slice[slice].csr & PWM_CH0_CSR_A_INV_BITS) > 0;
10002a32:	6840      	ldr	r0, [r0, #4]
	pwm_rpi_set_channel_polarity(dev, slice, pico_channel,
10002a34:	4034      	ands	r4, r6
	bool pwm_polarity_a = (cfg->pwm_controller->slice[slice].csr & PWM_CH0_CSR_A_INV_BITS) > 0;
10002a36:	6800      	ldr	r0, [r0, #0]
10002a38:	1940      	adds	r0, r0, r5
10002a3a:	6802      	ldr	r2, [r0, #0]
	bool pwm_polarity_b = (cfg->pwm_controller->slice[slice].csr & PWM_CH0_CSR_B_INV_BITS) > 0;
10002a3c:	6800      	ldr	r0, [r0, #0]
	if (pico_channel == PWM_CHAN_A) {
10002a3e:	4231      	tst	r1, r6
10002a40:	d024      	beq.n	10002a8c <pwm_rpi_set_cycles+0x80>
	bool pwm_polarity_a = (cfg->pwm_controller->slice[slice].csr & PWM_CH0_CSR_A_INV_BITS) > 0;
10002a42:	0891      	lsrs	r1, r2, #2
10002a44:	4031      	ands	r1, r6
		pwm_polarity_b = inverted;
10002a46:	0020      	movs	r0, r4
	bool pwm_polarity_a = (cfg->pwm_controller->slice[slice].csr & PWM_CH0_CSR_A_INV_BITS) > 0;
10002a48:	000c      	movs	r4, r1
 * \param a true to invert output A
 * \param b true to invert output B
 */
static inline void pwm_set_output_polarity(uint slice_num, bool a, bool b) {
    check_slice_num_param(slice_num);
    hw_write_masked(&pwm_hw->slice[slice_num].csr, bool_to_bit(a) << PWM_CH0_CSR_A_INV_LSB | bool_to_bit(b) << PWM_CH0_CSR_B_INV_LSB,
10002a4a:	00c0      	lsls	r0, r0, #3
10002a4c:	00a4      	lsls	r4, r4, #2
10002a4e:	4304      	orrs	r4, r0
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10002a50:	200c      	movs	r0, #12
10002a52:	4912      	ldr	r1, [pc, #72]	; (10002a9c <pwm_rpi_set_cycles+0x90>)
10002a54:	000a      	movs	r2, r1
10002a56:	1869      	adds	r1, r5, r1
10002a58:	680e      	ldr	r6, [r1, #0]
10002a5a:	4074      	eors	r4, r6
10002a5c:	4004      	ands	r4, r0
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10002a5e:	2080      	movs	r0, #128	; 0x80
10002a60:	0140      	lsls	r0, r0, #5
10002a62:	4301      	orrs	r1, r0
10002a64:	600c      	str	r4, [r1, #0]
    pwm_hw->slice[slice_num].top = wrap;
10002a66:	2114      	movs	r1, #20
10002a68:	4379      	muls	r1, r7
10002a6a:	1889      	adds	r1, r1, r2
10002a6c:	9a00      	ldr	r2, [sp, #0]
10002a6e:	610a      	str	r2, [r1, #16]
    hw_write_masked(
10002a70:	4a0b      	ldr	r2, [pc, #44]	; (10002aa0 <pwm_rpi_set_cycles+0x94>)
10002a72:	18ad      	adds	r5, r5, r2
        ((uint)level) << (chan ? PWM_CH0_CC_B_LSB : PWM_CH0_CC_A_LSB),
10002a74:	9a01      	ldr	r2, [sp, #4]
10002a76:	2a00      	cmp	r2, #0
10002a78:	d00b      	beq.n	10002a92 <pwm_rpi_set_cycles+0x86>
    hw_write_masked(
10002a7a:	4a0a      	ldr	r2, [pc, #40]	; (10002aa4 <pwm_rpi_set_cycles+0x98>)
10002a7c:	041b      	lsls	r3, r3, #16
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10002a7e:	6829      	ldr	r1, [r5, #0]
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10002a80:	4305      	orrs	r5, r0
	return 0;
10002a82:	2000      	movs	r0, #0
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10002a84:	404b      	eors	r3, r1
10002a86:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10002a88:	602a      	str	r2, [r5, #0]
};
10002a8a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	bool pwm_polarity_b = (cfg->pwm_controller->slice[slice].csr & PWM_CH0_CSR_B_INV_BITS) > 0;
10002a8c:	08c0      	lsrs	r0, r0, #3
10002a8e:	4030      	ands	r0, r6
10002a90:	e7db      	b.n	10002a4a <pwm_rpi_set_cycles+0x3e>
10002a92:	4a05      	ldr	r2, [pc, #20]	; (10002aa8 <pwm_rpi_set_cycles+0x9c>)
10002a94:	e7f3      	b.n	10002a7e <pwm_rpi_set_cycles+0x72>
		return -EINVAL;
10002a96:	2016      	movs	r0, #22
10002a98:	4240      	negs	r0, r0
10002a9a:	e7f6      	b.n	10002a8a <pwm_rpi_set_cycles+0x7e>
10002a9c:	40050000 	.word	0x40050000
10002aa0:	4005000c 	.word	0x4005000c
10002aa4:	ffff0000 	.word	0xffff0000
10002aa8:	0000ffff 	.word	0x0000ffff

10002aac <pwm_rpi_get_cycles_per_sec>:
{
10002aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10002aae:	0015      	movs	r5, r2
	return channel / 2;
10002ab0:	084a      	lsrs	r2, r1, #1
	if (ch >= PWM_RPI_NUM_CHANNELS) {
10002ab2:	290f      	cmp	r1, #15
10002ab4:	d825      	bhi.n	10002b02 <pwm_rpi_get_cycles_per_sec+0x56>
	return (float)cfg->slice_configs[slice].integral +
10002ab6:	2303      	movs	r3, #3
10002ab8:	4353      	muls	r3, r2
10002aba:	6844      	ldr	r4, [r0, #4]
10002abc:	18e4      	adds	r4, r4, r3
		(float)cfg->slice_configs[slice].frac / 16.0;
10002abe:	7960      	ldrb	r0, [r4, #5]
10002ac0:	f7fd fd4c 	bl	1000055c <__aeabi_ui2f>
10002ac4:	f7fe ff04 	bl	100018d0 <__aeabi_f2d>
10002ac8:	2200      	movs	r2, #0
10002aca:	4b0f      	ldr	r3, [pc, #60]	; (10002b08 <pwm_rpi_get_cycles_per_sec+0x5c>)
10002acc:	f7fe f9a2 	bl	10000e14 <__aeabi_dmul>
10002ad0:	0006      	movs	r6, r0
	return (float)cfg->slice_configs[slice].integral +
10002ad2:	7920      	ldrb	r0, [r4, #4]
		(float)cfg->slice_configs[slice].frac / 16.0;
10002ad4:	000f      	movs	r7, r1
	return (float)cfg->slice_configs[slice].integral +
10002ad6:	f7fd fd41 	bl	1000055c <__aeabi_ui2f>
10002ada:	f7fe fef9 	bl	100018d0 <__aeabi_f2d>
10002ade:	0002      	movs	r2, r0
10002ae0:	000b      	movs	r3, r1
10002ae2:	0030      	movs	r0, r6
10002ae4:	0039      	movs	r1, r7
10002ae6:	f7fd fd75 	bl	100005d4 <__aeabi_dadd>
10002aea:	f7fe ff33 	bl	10001954 <__aeabi_d2f>
10002aee:	1c01      	adds	r1, r0, #0
	*cycles = (uint64_t)(f_clock_in / pwm_rpi_get_clkdiv(dev, slice));
10002af0:	4806      	ldr	r0, [pc, #24]	; (10002b0c <pwm_rpi_get_cycles_per_sec+0x60>)
10002af2:	f7fd fc51 	bl	10000398 <__aeabi_fdiv>
10002af6:	f7fd fc2f 	bl	10000358 <__aeabi_f2ulz>
10002afa:	6028      	str	r0, [r5, #0]
10002afc:	6069      	str	r1, [r5, #4]
	return 0;
10002afe:	2000      	movs	r0, #0
}
10002b00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -EINVAL;
10002b02:	2016      	movs	r0, #22
10002b04:	4240      	negs	r0, r0
10002b06:	e7fb      	b.n	10002b00 <pwm_rpi_get_cycles_per_sec+0x54>
10002b08:	3fb00000 	.word	0x3fb00000
10002b0c:	4cee6b28 	.word	0x4cee6b28

10002b10 <uart_rpi_irq_err_disable>:
}

static void uart_rpi_irq_err_disable(const struct device *dev)
{
	const struct uart_rpi_config * const config = dev->config;
	uart_hw_t * const uart_hw = config->uart_regs;
10002b10:	6843      	ldr	r3, [r0, #4]

	uart_hw->imsc &= ~(UART_UARTIMSC_OEIM_BITS |
10002b12:	4903      	ldr	r1, [pc, #12]	; (10002b20 <uart_rpi_irq_err_disable+0x10>)
	uart_hw_t * const uart_hw = config->uart_regs;
10002b14:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc &= ~(UART_UARTIMSC_OEIM_BITS |
10002b16:	6b93      	ldr	r3, [r2, #56]	; 0x38
10002b18:	400b      	ands	r3, r1
10002b1a:	6393      	str	r3, [r2, #56]	; 0x38
			   UART_UARTIMSC_BEIM_BITS |
			   UART_UARTIMSC_PEIM_BITS |
			   UART_UARTIMSC_FEIM_BITS |
			   UART_UARTIMSC_RTIM_BITS);
}
10002b1c:	4770      	bx	lr
10002b1e:	46c0      	nop			; (mov r8, r8)
10002b20:	fffff83f 	.word	0xfffff83f

10002b24 <uart_rpi_set_format.isra.0>:
static int uart_rpi_set_format(const struct device *dev, const struct uart_config *cfg)
10002b24:	b510      	push	{r4, lr}
10002b26:	2b03      	cmp	r3, #3
10002b28:	d823      	bhi.n	10002b72 <uart_rpi_set_format.isra.0+0x4e>
	switch (cfg->stop_bits) {
10002b2a:	2a01      	cmp	r2, #1
10002b2c:	d002      	beq.n	10002b34 <uart_rpi_set_format.isra.0+0x10>
10002b2e:	2a03      	cmp	r2, #3
10002b30:	d11f      	bne.n	10002b72 <uart_rpi_set_format.isra.0+0x4e>
10002b32:	3a01      	subs	r2, #1
	switch (cfg->parity) {
10002b34:	2902      	cmp	r1, #2
10002b36:	d81c      	bhi.n	10002b72 <uart_rpi_set_format.isra.0+0x4e>
	uart_inst_t * const uart_inst = config->uart_dev;
10002b38:	6804      	ldr	r4, [r0, #0]
    invalid_params_if(UART, data_bits < 5 || data_bits > 8);
    invalid_params_if(UART, stop_bits != 1 && stop_bits != 2);
    invalid_params_if(UART, parity != UART_PARITY_NONE && parity != UART_PARITY_EVEN && parity != UART_PARITY_ODD);
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
                   ((data_bits - 5u) << UART_UARTLCR_H_WLEN_LSB) |
                   ((stop_bits - 1u) << UART_UARTLCR_H_STP2_LSB) |
10002b3a:	3a01      	subs	r2, #1
10002b3c:	480e      	ldr	r0, [pc, #56]	; (10002b78 <uart_rpi_set_format.isra.0+0x54>)
                   ((data_bits - 5u) << UART_UARTLCR_H_WLEN_LSB) |
10002b3e:	015b      	lsls	r3, r3, #5
                   ((stop_bits - 1u) << UART_UARTLCR_H_STP2_LSB) |
10002b40:	00d2      	lsls	r2, r2, #3
10002b42:	5c41      	ldrb	r1, [r0, r1]
                   ((data_bits - 5u) << UART_UARTLCR_H_WLEN_LSB) |
10002b44:	431a      	orrs	r2, r3
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
10002b46:	0020      	movs	r0, r4
                   (bool_to_bit(parity != UART_PARITY_NONE) << UART_UARTLCR_H_PEN_LSB) |
                   (bool_to_bit(parity == UART_PARITY_EVEN) << UART_UARTLCR_H_EPS_LSB),
10002b48:	2300      	movs	r3, #0
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
10002b4a:	302c      	adds	r0, #44	; 0x2c
                   (bool_to_bit(parity != UART_PARITY_NONE) << UART_UARTLCR_H_PEN_LSB) |
10002b4c:	4299      	cmp	r1, r3
10002b4e:	d005      	beq.n	10002b5c <uart_rpi_set_format.isra.0+0x38>
                   ((stop_bits - 1u) << UART_UARTLCR_H_STP2_LSB) |
10002b50:	3302      	adds	r3, #2
                   (bool_to_bit(parity == UART_PARITY_EVEN) << UART_UARTLCR_H_EPS_LSB),
10002b52:	3901      	subs	r1, #1
                   ((stop_bits - 1u) << UART_UARTLCR_H_STP2_LSB) |
10002b54:	431a      	orrs	r2, r3
                   (bool_to_bit(parity == UART_PARITY_EVEN) << UART_UARTLCR_H_EPS_LSB),
10002b56:	424b      	negs	r3, r1
10002b58:	4159      	adcs	r1, r3
10002b5a:	008b      	lsls	r3, r1, #2
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
10002b5c:	431a      	orrs	r2, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10002b5e:	236e      	movs	r3, #110	; 0x6e
10002b60:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
10002b62:	404a      	eors	r2, r1
10002b64:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10002b66:	2380      	movs	r3, #128	; 0x80
10002b68:	015b      	lsls	r3, r3, #5
10002b6a:	4303      	orrs	r3, r0
	return 0;
10002b6c:	2000      	movs	r0, #0
10002b6e:	601a      	str	r2, [r3, #0]
}
10002b70:	bd10      	pop	{r4, pc}
		return -EINVAL;
10002b72:	2016      	movs	r0, #22
10002b74:	4240      	negs	r0, r0
10002b76:	e7fb      	b.n	10002b70 <uart_rpi_set_format.isra.0+0x4c>
10002b78:	10004849 	.word	0x10004849

10002b7c <uart_rpi_init>:
{
10002b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
	const struct uart_rpi_config *config = dev->config;
10002b7e:	6845      	ldr	r5, [r0, #4]
{
10002b80:	b085      	sub	sp, #20
	uart_inst_t * const uart_inst = config->uart_dev;
10002b82:	682b      	ldr	r3, [r5, #0]
{
10002b84:	0004      	movs	r4, r0
	struct uart_rpi_data * const data = dev->data;
10002b86:	6906      	ldr	r6, [r0, #16]
	ret = pinctrl_lookup_state(config, id, &state);
10002b88:	2100      	movs	r1, #0
10002b8a:	68a8      	ldr	r0, [r5, #8]
10002b8c:	aa03      	add	r2, sp, #12
	uart_hw_t * const uart_hw = config->uart_regs;
10002b8e:	686f      	ldr	r7, [r5, #4]
	uart_inst_t * const uart_inst = config->uart_dev;
10002b90:	9301      	str	r3, [sp, #4]
10002b92:	f001 fb26 	bl	100041e2 <pinctrl_lookup_state>
	if (ret < 0) {
10002b96:	2800      	cmp	r0, #0
10002b98:	db23      	blt.n	10002be2 <uart_rpi_init+0x66>
	return pinctrl_apply_state_direct(config, state);
10002b9a:	9b03      	ldr	r3, [sp, #12]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
10002b9c:	2200      	movs	r2, #0
10002b9e:	7919      	ldrb	r1, [r3, #4]
10002ba0:	6818      	ldr	r0, [r3, #0]
10002ba2:	f001 fb31 	bl	10004208 <pinctrl_configure_pins>
	if (ret < 0) {
10002ba6:	2800      	cmp	r0, #0
10002ba8:	db1b      	blt.n	10002be2 <uart_rpi_init+0x66>
	baudrate = uart_init(uart_inst, data->uart_config.baudrate);
10002baa:	6831      	ldr	r1, [r6, #0]
10002bac:	9801      	ldr	r0, [sp, #4]
10002bae:	f000 fb2f 	bl	10003210 <uart_init>
	if (baudrate == 0) {
10002bb2:	2800      	cmp	r0, #0
10002bb4:	d017      	beq.n	10002be6 <uart_rpi_init+0x6a>
	data->uart_config = (struct uart_config){
10002bb6:	4b0d      	ldr	r3, [pc, #52]	; (10002bec <uart_rpi_init+0x70>)
10002bb8:	6030      	str	r0, [r6, #0]
10002bba:	6073      	str	r3, [r6, #4]
	uart_rpi_set_format(dev, &data->uart_config);
10002bbc:	2201      	movs	r2, #1
10002bbe:	2303      	movs	r3, #3
10002bc0:	2100      	movs	r1, #0
10002bc2:	6860      	ldr	r0, [r4, #4]
10002bc4:	f7ff ffae 	bl	10002b24 <uart_rpi_set_format.isra.0>
	hw_clear_bits(&uart_hw->lcr_h, UART_UARTLCR_H_FEN_BITS);
10002bc8:	003a      	movs	r2, r7
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10002bca:	23c0      	movs	r3, #192	; 0xc0
10002bcc:	322c      	adds	r2, #44	; 0x2c
10002bce:	019b      	lsls	r3, r3, #6
10002bd0:	4313      	orrs	r3, r2
	uart_hw->dr = 0U;
10002bd2:	2600      	movs	r6, #0
10002bd4:	2210      	movs	r2, #16
10002bd6:	601a      	str	r2, [r3, #0]
10002bd8:	603e      	str	r6, [r7, #0]
	config->irq_config_func(dev);
10002bda:	0020      	movs	r0, r4
10002bdc:	696b      	ldr	r3, [r5, #20]
10002bde:	4798      	blx	r3
	return 0;
10002be0:	0030      	movs	r0, r6
}
10002be2:	b005      	add	sp, #20
10002be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -EINVAL;
10002be6:	2016      	movs	r0, #22
10002be8:	4240      	negs	r0, r0
10002bea:	e7fa      	b.n	10002be2 <uart_rpi_init+0x66>
10002bec:	00030100 	.word	0x00030100

10002bf0 <elapsed>:
 *     - the timer reset or the last time the function was called
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static uint32_t elapsed(void)
{
10002bf0:	b530      	push	{r4, r5, lr}
	uint32_t val1 = SysTick->VAL;	/* A */
10002bf2:	4b0a      	ldr	r3, [pc, #40]	; (10002c1c <elapsed+0x2c>)
10002bf4:	4a0a      	ldr	r2, [pc, #40]	; (10002c20 <elapsed+0x30>)
10002bf6:	6898      	ldr	r0, [r3, #8]
	uint32_t ctrl = SysTick->CTRL;	/* B */
10002bf8:	6819      	ldr	r1, [r3, #0]
	uint32_t val2 = SysTick->VAL;	/* C */
10002bfa:	4d0a      	ldr	r5, [pc, #40]	; (10002c24 <elapsed+0x34>)
10002bfc:	689c      	ldr	r4, [r3, #8]
	 * 4) After C we'll see it next time
	 *
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
10002bfe:	03c9      	lsls	r1, r1, #15
10002c00:	d401      	bmi.n	10002c06 <elapsed+0x16>
	    || (val1 < val2)) {
10002c02:	42a0      	cmp	r0, r4
10002c04:	d204      	bcs.n	10002c10 <elapsed+0x20>
		overflow_cyc += last_load;
10002c06:	6811      	ldr	r1, [r2, #0]
10002c08:	6828      	ldr	r0, [r5, #0]
10002c0a:	1809      	adds	r1, r1, r0
10002c0c:	6011      	str	r1, [r2, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
10002c0e:	681b      	ldr	r3, [r3, #0]
	}

	return (last_load - val2) + overflow_cyc;
10002c10:	682b      	ldr	r3, [r5, #0]
10002c12:	6810      	ldr	r0, [r2, #0]
10002c14:	18c0      	adds	r0, r0, r3
10002c16:	1b00      	subs	r0, r0, r4
}
10002c18:	bd30      	pop	{r4, r5, pc}
10002c1a:	46c0      	nop			; (mov r8, r8)
10002c1c:	e000e010 	.word	0xe000e010
10002c20:	20000128 	.word	0x20000128
10002c24:	20000134 	.word	0x20000134

10002c28 <sys_clock_driver_init>:
{
	ARG_UNUSED(dev);

	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
	overflow_cyc = 0U;
10002c28:	2000      	movs	r0, #0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002c2a:	4a09      	ldr	r2, [pc, #36]	; (10002c50 <sys_clock_driver_init+0x28>)
10002c2c:	6a13      	ldr	r3, [r2, #32]
10002c2e:	021b      	lsls	r3, r3, #8
10002c30:	0a1b      	lsrs	r3, r3, #8
10002c32:	6213      	str	r3, [r2, #32]
	last_load = CYC_PER_TICK - 1;
10002c34:	4b07      	ldr	r3, [pc, #28]	; (10002c54 <sys_clock_driver_init+0x2c>)
10002c36:	4a08      	ldr	r2, [pc, #32]	; (10002c58 <sys_clock_driver_init+0x30>)
10002c38:	601a      	str	r2, [r3, #0]
	overflow_cyc = 0U;
10002c3a:	4b08      	ldr	r3, [pc, #32]	; (10002c5c <sys_clock_driver_init+0x34>)
10002c3c:	6018      	str	r0, [r3, #0]
	SysTick->LOAD = last_load;
10002c3e:	4b08      	ldr	r3, [pc, #32]	; (10002c60 <sys_clock_driver_init+0x38>)
10002c40:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0; /* resets timer to last_load */
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
10002c42:	2207      	movs	r2, #7
	SysTick->VAL = 0; /* resets timer to last_load */
10002c44:	6098      	str	r0, [r3, #8]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
10002c46:	6819      	ldr	r1, [r3, #0]
10002c48:	430a      	orrs	r2, r1
10002c4a:	601a      	str	r2, [r3, #0]
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
10002c4c:	4770      	bx	lr
10002c4e:	46c0      	nop			; (mov r8, r8)
10002c50:	e000ed00 	.word	0xe000ed00
10002c54:	20000134 	.word	0x20000134
10002c58:	000030d3 	.word	0x000030d3
10002c5c:	20000128 	.word	0x20000128
10002c60:	e000e010 	.word	0xe000e010

10002c64 <sys_clock_isr>:
{
10002c64:	b570      	push	{r4, r5, r6, lr}
	elapsed();
10002c66:	f7ff ffc3 	bl	10002bf0 <elapsed>
	cycle_count += overflow_cyc;
10002c6a:	4b0b      	ldr	r3, [pc, #44]	; (10002c98 <sys_clock_isr+0x34>)
10002c6c:	4a0b      	ldr	r2, [pc, #44]	; (10002c9c <sys_clock_isr+0x38>)
10002c6e:	6818      	ldr	r0, [r3, #0]
10002c70:	6811      	ldr	r1, [r2, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
10002c72:	4c0b      	ldr	r4, [pc, #44]	; (10002ca0 <sys_clock_isr+0x3c>)
	cycle_count += overflow_cyc;
10002c74:	1840      	adds	r0, r0, r1
10002c76:	6010      	str	r0, [r2, #0]
	overflow_cyc = 0;
10002c78:	2200      	movs	r2, #0
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
10002c7a:	6825      	ldr	r5, [r4, #0]
	overflow_cyc = 0;
10002c7c:	601a      	str	r2, [r3, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
10002c7e:	4909      	ldr	r1, [pc, #36]	; (10002ca4 <sys_clock_isr+0x40>)
10002c80:	1b40      	subs	r0, r0, r5
10002c82:	f7fd faa5 	bl	100001d0 <__udivsi3>
		announced_cycles += dticks * CYC_PER_TICK;
10002c86:	4b07      	ldr	r3, [pc, #28]	; (10002ca4 <sys_clock_isr+0x40>)
10002c88:	4343      	muls	r3, r0
10002c8a:	195b      	adds	r3, r3, r5
10002c8c:	6023      	str	r3, [r4, #0]
		sys_clock_announce(dticks);
10002c8e:	f000 ffe1 	bl	10003c54 <sys_clock_announce>
	z_arm_int_exit();
10002c92:	f7ff fd47 	bl	10002724 <z_arm_exc_exit>
}
10002c96:	bd70      	pop	{r4, r5, r6, pc}
10002c98:	20000128 	.word	0x20000128
10002c9c:	20000130 	.word	0x20000130
10002ca0:	2000012c 	.word	0x2000012c
10002ca4:	000030d4 	.word	0x000030d4

10002ca8 <sys_clock_set_timeout>:
{
10002ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
10002caa:	4d32      	ldr	r5, [pc, #200]	; (10002d74 <sys_clock_set_timeout+0xcc>)
10002cac:	4f32      	ldr	r7, [pc, #200]	; (10002d78 <sys_clock_set_timeout+0xd0>)
10002cae:	b085      	sub	sp, #20
	if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && idle && ticks == K_TICKS_FOREVER) {
10002cb0:	2900      	cmp	r1, #0
10002cb2:	d054      	beq.n	10002d5e <sys_clock_set_timeout+0xb6>
10002cb4:	1c43      	adds	r3, r0, #1
10002cb6:	d108      	bne.n	10002cca <sys_clock_set_timeout+0x22>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
10002cb8:	2201      	movs	r2, #1
10002cba:	682b      	ldr	r3, [r5, #0]
10002cbc:	4393      	bics	r3, r2
10002cbe:	602b      	str	r3, [r5, #0]
		last_load = TIMER_STOPPED;
10002cc0:	23ff      	movs	r3, #255	; 0xff
10002cc2:	061b      	lsls	r3, r3, #24
10002cc4:	603b      	str	r3, [r7, #0]
}
10002cc6:	b005      	add	sp, #20
10002cc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t last_load_ = last_load;
10002cca:	683b      	ldr	r3, [r7, #0]
10002ccc:	9301      	str	r3, [sp, #4]
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
10002cce:	2600      	movs	r6, #0
10002cd0:	2801      	cmp	r0, #1
10002cd2:	dd04      	ble.n	10002cde <sys_clock_set_timeout+0x36>
10002cd4:	4b29      	ldr	r3, [pc, #164]	; (10002d7c <sys_clock_set_timeout+0xd4>)
10002cd6:	001e      	movs	r6, r3
10002cd8:	4298      	cmp	r0, r3
10002cda:	dc00      	bgt.n	10002cde <sys_clock_set_timeout+0x36>
10002cdc:	1e46      	subs	r6, r0, #1
	__asm__ volatile("mrs %0, PRIMASK;"
10002cde:	f3ef 8310 	mrs	r3, PRIMASK
10002ce2:	b672      	cpsid	i
10002ce4:	9303      	str	r3, [sp, #12]
	uint32_t pending = elapsed();
10002ce6:	f7ff ff83 	bl	10002bf0 <elapsed>
	overflow_cyc = 0U;
10002cea:	2200      	movs	r2, #0
	val1 = SysTick->VAL;
10002cec:	68ab      	ldr	r3, [r5, #8]
10002cee:	9302      	str	r3, [sp, #8]
	cycle_count += pending;
10002cf0:	4b23      	ldr	r3, [pc, #140]	; (10002d80 <sys_clock_set_timeout+0xd8>)
10002cf2:	681c      	ldr	r4, [r3, #0]
	overflow_cyc = 0U;
10002cf4:	4b23      	ldr	r3, [pc, #140]	; (10002d84 <sys_clock_set_timeout+0xdc>)
	cycle_count += pending;
10002cf6:	1904      	adds	r4, r0, r4
	overflow_cyc = 0U;
10002cf8:	601a      	str	r2, [r3, #0]
	uint32_t unannounced = cycle_count - announced_cycles;
10002cfa:	4b23      	ldr	r3, [pc, #140]	; (10002d88 <sys_clock_set_timeout+0xe0>)
10002cfc:	681b      	ldr	r3, [r3, #0]
10002cfe:	9300      	str	r3, [sp, #0]
10002d00:	1ae0      	subs	r0, r4, r3
	if ((int32_t)unannounced < 0) {
10002d02:	4290      	cmp	r0, r2
10002d04:	db31      	blt.n	10002d6a <sys_clock_set_timeout+0xc2>
		delay = ticks * CYC_PER_TICK;
10002d06:	4b21      	ldr	r3, [pc, #132]	; (10002d8c <sys_clock_set_timeout+0xe4>)
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
10002d08:	4a21      	ldr	r2, [pc, #132]	; (10002d90 <sys_clock_set_timeout+0xe8>)
		delay = ticks * CYC_PER_TICK;
10002d0a:	435e      	muls	r6, r3
		delay += unannounced;
10002d0c:	1980      	adds	r0, r0, r6
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
10002d0e:	0019      	movs	r1, r3
10002d10:	1880      	adds	r0, r0, r2
10002d12:	f7fd fa5d 	bl	100001d0 <__udivsi3>
		delay =
10002d16:	4b1d      	ldr	r3, [pc, #116]	; (10002d8c <sys_clock_set_timeout+0xe4>)
10002d18:	4358      	muls	r0, r3
		delay -= unannounced;
10002d1a:	9b00      	ldr	r3, [sp, #0]
10002d1c:	1b1b      	subs	r3, r3, r4
10002d1e:	1818      	adds	r0, r3, r0
		delay = MAX(delay, MIN_DELAY);
10002d20:	2380      	movs	r3, #128	; 0x80
10002d22:	00db      	lsls	r3, r3, #3
10002d24:	4298      	cmp	r0, r3
10002d26:	d923      	bls.n	10002d70 <sys_clock_set_timeout+0xc8>
		if (delay > MAX_CYCLES) {
10002d28:	4b1a      	ldr	r3, [pc, #104]	; (10002d94 <sys_clock_set_timeout+0xec>)
10002d2a:	4298      	cmp	r0, r3
10002d2c:	d820      	bhi.n	10002d70 <sys_clock_set_timeout+0xc8>
	SysTick->VAL = 0; /* resets timer to last_load */
10002d2e:	2300      	movs	r3, #0
		last_load = MIN_DELAY;
10002d30:	6038      	str	r0, [r7, #0]
	SysTick->LOAD = last_load - 1;
10002d32:	3801      	subs	r0, #1
	val2 = SysTick->VAL;
10002d34:	68a9      	ldr	r1, [r5, #8]
	SysTick->LOAD = last_load - 1;
10002d36:	6068      	str	r0, [r5, #4]
	SysTick->VAL = 0; /* resets timer to last_load */
10002d38:	60ab      	str	r3, [r5, #8]
	if (val1 < val2) {
10002d3a:	9b02      	ldr	r3, [sp, #8]
10002d3c:	9802      	ldr	r0, [sp, #8]
10002d3e:	1a5b      	subs	r3, r3, r1
		cycle_count += (val1 - val2);
10002d40:	191a      	adds	r2, r3, r4
	if (val1 < val2) {
10002d42:	4288      	cmp	r0, r1
10002d44:	d202      	bcs.n	10002d4c <sys_clock_set_timeout+0xa4>
		cycle_count += (val1 + (last_load_ - val2));
10002d46:	9a01      	ldr	r2, [sp, #4]
10002d48:	189b      	adds	r3, r3, r2
10002d4a:	191a      	adds	r2, r3, r4
10002d4c:	4b0c      	ldr	r3, [pc, #48]	; (10002d80 <sys_clock_set_timeout+0xd8>)
10002d4e:	601a      	str	r2, [r3, #0]
	if (key != 0U) {
10002d50:	9b03      	ldr	r3, [sp, #12]
10002d52:	2b00      	cmp	r3, #0
10002d54:	d1b7      	bne.n	10002cc6 <sys_clock_set_timeout+0x1e>
	__asm__ volatile(
10002d56:	b662      	cpsie	i
10002d58:	f3bf 8f6f 	isb	sy
10002d5c:	e7b3      	b.n	10002cc6 <sys_clock_set_timeout+0x1e>
	uint32_t last_load_ = last_load;
10002d5e:	683b      	ldr	r3, [r7, #0]
10002d60:	9301      	str	r3, [sp, #4]
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
10002d62:	1c43      	adds	r3, r0, #1
10002d64:	d1b3      	bne.n	10002cce <sys_clock_set_timeout+0x26>
10002d66:	4805      	ldr	r0, [pc, #20]	; (10002d7c <sys_clock_set_timeout+0xd4>)
10002d68:	e7b8      	b.n	10002cdc <sys_clock_set_timeout+0x34>
10002d6a:	2080      	movs	r0, #128	; 0x80
10002d6c:	00c0      	lsls	r0, r0, #3
10002d6e:	e7de      	b.n	10002d2e <sys_clock_set_timeout+0x86>
10002d70:	0018      	movs	r0, r3
10002d72:	e7dc      	b.n	10002d2e <sys_clock_set_timeout+0x86>
10002d74:	e000e010 	.word	0xe000e010
10002d78:	20000134 	.word	0x20000134
10002d7c:	0000053d 	.word	0x0000053d
10002d80:	20000130 	.word	0x20000130
10002d84:	20000128 	.word	0x20000128
10002d88:	2000012c 	.word	0x2000012c
10002d8c:	000030d4 	.word	0x000030d4
10002d90:	000030d3 	.word	0x000030d3
10002d94:	00ffc684 	.word	0x00ffc684

10002d98 <sys_clock_elapsed>:
{
10002d98:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10002d9a:	f3ef 8410 	mrs	r4, PRIMASK
10002d9e:	b672      	cpsid	i
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
10002da0:	f7ff ff26 	bl	10002bf0 <elapsed>
10002da4:	4b07      	ldr	r3, [pc, #28]	; (10002dc4 <sys_clock_elapsed+0x2c>)
10002da6:	4a08      	ldr	r2, [pc, #32]	; (10002dc8 <sys_clock_elapsed+0x30>)
10002da8:	681b      	ldr	r3, [r3, #0]
10002daa:	6812      	ldr	r2, [r2, #0]
10002dac:	1a9b      	subs	r3, r3, r2
10002dae:	1818      	adds	r0, r3, r0
	if (key != 0U) {
10002db0:	2c00      	cmp	r4, #0
10002db2:	d102      	bne.n	10002dba <sys_clock_elapsed+0x22>
	__asm__ volatile(
10002db4:	b662      	cpsie	i
10002db6:	f3bf 8f6f 	isb	sy
	return cyc / CYC_PER_TICK;
10002dba:	4904      	ldr	r1, [pc, #16]	; (10002dcc <sys_clock_elapsed+0x34>)
10002dbc:	f7fd fa08 	bl	100001d0 <__udivsi3>
}
10002dc0:	bd10      	pop	{r4, pc}
10002dc2:	46c0      	nop			; (mov r8, r8)
10002dc4:	20000130 	.word	0x20000130
10002dc8:	2000012c 	.word	0x2000012c
10002dcc:	000030d4 	.word	0x000030d4

10002dd0 <clock_configure>:
    hw_clear_bits(&clock->ctrl, CLOCKS_CLK_USB_CTRL_ENABLE_BITS);
    configured_freq[clk_index] = 0;
}

/// \tag::clock_configure[]
bool clock_configure(enum clock_index clk_index, uint32_t src, uint32_t auxsrc, uint32_t src_freq, uint32_t freq) {
10002dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
10002dd2:	b085      	sub	sp, #20
10002dd4:	9201      	str	r2, [sp, #4]
    uint32_t div;

    assert(src_freq >= freq);

    if (freq > src_freq)
10002dd6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
bool clock_configure(enum clock_index clk_index, uint32_t src, uint32_t auxsrc, uint32_t src_freq, uint32_t freq) {
10002dd8:	0005      	movs	r5, r0
10002dda:	000f      	movs	r7, r1
        return false;
10002ddc:	2000      	movs	r0, #0
    if (freq > src_freq)
10002dde:	429a      	cmp	r2, r3
10002de0:	d863      	bhi.n	10002eaa <clock_configure+0xda>

    // Div register is 24.8 int.frac divider so multiply by 2^8 (left shift by 8)
    div = (uint32_t) (((uint64_t) src_freq << 8) / freq);

    clock_hw_t *clock = &clocks_hw->clk[clk_index];
10002de2:	240c      	movs	r4, #12
    div = (uint32_t) (((uint64_t) src_freq << 8) / freq);
10002de4:	0e1a      	lsrs	r2, r3, #24
10002de6:	021b      	lsls	r3, r3, #8
10002de8:	9203      	str	r2, [sp, #12]
10002dea:	9302      	str	r3, [sp, #8]
10002dec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
10002dee:	0003      	movs	r3, r0
10002df0:	9903      	ldr	r1, [sp, #12]
10002df2:	9802      	ldr	r0, [sp, #8]
10002df4:	f7fd fa90 	bl	10000318 <__aeabi_uldivmod>
    clock_hw_t *clock = &clocks_hw->clk[clk_index];
10002df8:	436c      	muls	r4, r5
10002dfa:	4b2d      	ldr	r3, [pc, #180]	; (10002eb0 <clock_configure+0xe0>)
    div = (uint32_t) (((uint64_t) src_freq << 8) / freq);
10002dfc:	0006      	movs	r6, r0
    clock_hw_t *clock = &clocks_hw->clk[clk_index];
10002dfe:	18e4      	adds	r4, r4, r3

    // If increasing divisor, set divisor before source. Otherwise set source
    // before divisor. This avoids a momentary overspeed when e.g. switching
    // to a faster source and increasing divisor to compensate.
    if (div > clock->div)
10002e00:	6863      	ldr	r3, [r4, #4]
10002e02:	4283      	cmp	r3, r0
10002e04:	d200      	bcs.n	10002e08 <clock_configure+0x38>
        clock->div = div;
10002e06:	6060      	str	r0, [r4, #4]
    return clk_index == clk_sys || clk_index == clk_ref;
10002e08:	1f2b      	subs	r3, r5, #4
10002e0a:	b2db      	uxtb	r3, r3
10002e0c:	9300      	str	r3, [sp, #0]
10002e0e:	23c0      	movs	r3, #192	; 0xc0

    // If switching a glitchless slice (ref or sys) to an aux source, switch
    // away from aux *first* to avoid passing glitches when changing aux mux.
    // Assume (!!!) glitchless source 0 is no faster than the aux source.
    if (has_glitchless_mux(clk_index) && src == CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX) {
10002e10:	9a00      	ldr	r2, [sp, #0]
10002e12:	019b      	lsls	r3, r3, #6
10002e14:	4323      	orrs	r3, r4
10002e16:	2a01      	cmp	r2, #1
10002e18:	d81b      	bhi.n	10002e52 <clock_configure+0x82>
10002e1a:	2f01      	cmp	r7, #1
10002e1c:	d119      	bne.n	10002e52 <clock_configure+0x82>
10002e1e:	2203      	movs	r2, #3
10002e20:	601a      	str	r2, [r3, #0]
        hw_clear_bits(&clock->ctrl, CLOCKS_CLK_REF_CTRL_SRC_BITS);
        while (!(clock->selected & 1u))
10002e22:	68a3      	ldr	r3, [r4, #8]
10002e24:	423b      	tst	r3, r7
10002e26:	d0fc      	beq.n	10002e22 <clock_configure+0x52>
            );
        }
    }

    // Set aux mux first, and then glitchless mux if this clock has one
    hw_write_masked(&clock->ctrl,
10002e28:	9a01      	ldr	r2, [sp, #4]
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10002e2a:	6823      	ldr	r3, [r4, #0]
10002e2c:	0152      	lsls	r2, r2, #5
10002e2e:	405a      	eors	r2, r3
10002e30:	23e0      	movs	r3, #224	; 0xe0
10002e32:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10002e34:	2380      	movs	r3, #128	; 0x80
10002e36:	015b      	lsls	r3, r3, #5
10002e38:	4323      	orrs	r3, r4
10002e3a:	601a      	str	r2, [r3, #0]
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10002e3c:	2103      	movs	r1, #3
10002e3e:	6822      	ldr	r2, [r4, #0]
10002e40:	407a      	eors	r2, r7
10002e42:	400a      	ands	r2, r1
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10002e44:	601a      	str	r2, [r3, #0]
    if (has_glitchless_mux(clk_index)) {
        hw_write_masked(&clock->ctrl,
            src << CLOCKS_CLK_REF_CTRL_SRC_LSB,
            CLOCKS_CLK_REF_CTRL_SRC_BITS
        );
        while (!(clock->selected & (1u << src)))
10002e46:	2301      	movs	r3, #1
10002e48:	40bb      	lsls	r3, r7
10002e4a:	68a2      	ldr	r2, [r4, #8]
10002e4c:	4213      	tst	r3, r2
10002e4e:	d0fc      	beq.n	10002e4a <clock_configure+0x7a>
10002e50:	e01a      	b.n	10002e88 <clock_configure+0xb8>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10002e52:	2280      	movs	r2, #128	; 0x80
10002e54:	0112      	lsls	r2, r2, #4
10002e56:	601a      	str	r2, [r3, #0]
        if (configured_freq[clk_index] > 0) {
10002e58:	4b16      	ldr	r3, [pc, #88]	; (10002eb4 <clock_configure+0xe4>)
10002e5a:	00aa      	lsls	r2, r5, #2
10002e5c:	58d1      	ldr	r1, [r2, r3]
10002e5e:	2900      	cmp	r1, #0
10002e60:	d005      	beq.n	10002e6e <clock_configure+0x9e>
            uint delay_cyc = configured_freq[clk_sys] / configured_freq[clk_index] + 1;
10002e62:	6958      	ldr	r0, [r3, #20]
10002e64:	f7fd f9b4 	bl	100001d0 <__udivsi3>
10002e68:	3001      	adds	r0, #1
            asm volatile (
10002e6a:	3801      	subs	r0, #1
10002e6c:	d1fd      	bne.n	10002e6a <clock_configure+0x9a>
    hw_write_masked(&clock->ctrl,
10002e6e:	9a01      	ldr	r2, [sp, #4]
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10002e70:	6823      	ldr	r3, [r4, #0]
10002e72:	0152      	lsls	r2, r2, #5
10002e74:	405a      	eors	r2, r3
10002e76:	23e0      	movs	r3, #224	; 0xe0
10002e78:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10002e7a:	2380      	movs	r3, #128	; 0x80
10002e7c:	015b      	lsls	r3, r3, #5
10002e7e:	4323      	orrs	r3, r4
10002e80:	601a      	str	r2, [r3, #0]
    if (has_glitchless_mux(clk_index)) {
10002e82:	9a00      	ldr	r2, [sp, #0]
10002e84:	2a01      	cmp	r2, #1
10002e86:	d9d9      	bls.n	10002e3c <clock_configure+0x6c>
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10002e88:	2380      	movs	r3, #128	; 0x80
10002e8a:	2280      	movs	r2, #128	; 0x80
10002e8c:	019b      	lsls	r3, r3, #6
10002e8e:	4323      	orrs	r3, r4
10002e90:	0112      	lsls	r2, r2, #4
10002e92:	601a      	str	r2, [r3, #0]
    // Now that the source is configured, we can trust that the user-supplied
    // divisor is a safe value.
    clock->div = div;

    // Store the configured frequency
    configured_freq[clk_index] = (uint32_t)(((uint64_t) src_freq << 8) / div);
10002e94:	9802      	ldr	r0, [sp, #8]
    clock->div = div;
10002e96:	6066      	str	r6, [r4, #4]
    configured_freq[clk_index] = (uint32_t)(((uint64_t) src_freq << 8) / div);
10002e98:	0032      	movs	r2, r6
10002e9a:	2300      	movs	r3, #0
10002e9c:	9903      	ldr	r1, [sp, #12]
10002e9e:	f7fd fa3b 	bl	10000318 <__aeabi_uldivmod>
10002ea2:	4c04      	ldr	r4, [pc, #16]	; (10002eb4 <clock_configure+0xe4>)
10002ea4:	00ad      	lsls	r5, r5, #2
10002ea6:	5160      	str	r0, [r4, r5]
10002ea8:	2001      	movs	r0, #1

    return true;
}
10002eaa:	b005      	add	sp, #20
10002eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
10002eae:	46c0      	nop			; (mov r8, r8)
10002eb0:	40008000 	.word	0x40008000
10002eb4:	20000138 	.word	0x20000138

10002eb8 <clocks_init>:
/// \end::clock_configure[]

void clocks_init(void) {
10002eb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    // Start tick in watchdog
    watchdog_start_tick(XOSC_MHZ);
10002eba:	200c      	movs	r0, #12
10002ebc:	f000 f8da 	bl	10003074 <watchdog_start_tick>

    // Everything is 48MHz on FPGA apart from RTC. Otherwise set to 0 and will be set in clock configure
    if (running_on_fpga()) {
10002ec0:	f000 f8e0 	bl	10003084 <running_on_fpga>
10002ec4:	2800      	cmp	r0, #0
10002ec6:	d00a      	beq.n	10002ede <clocks_init+0x26>
        for (uint i = 0; i < CLK_COUNT; i++) {
10002ec8:	2300      	movs	r3, #0
            configured_freq[i] = 48 * PICO_MHZ;
10002eca:	4a2b      	ldr	r2, [pc, #172]	; (10002f78 <clocks_init+0xc0>)
10002ecc:	482b      	ldr	r0, [pc, #172]	; (10002f7c <clocks_init+0xc4>)
10002ece:	0099      	lsls	r1, r3, #2
        for (uint i = 0; i < CLK_COUNT; i++) {
10002ed0:	3301      	adds	r3, #1
            configured_freq[i] = 48 * PICO_MHZ;
10002ed2:	5050      	str	r0, [r2, r1]
        for (uint i = 0; i < CLK_COUNT; i++) {
10002ed4:	2b0a      	cmp	r3, #10
10002ed6:	d1fa      	bne.n	10002ece <clocks_init+0x16>
        }
        configured_freq[clk_rtc] = 46875;
10002ed8:	4b29      	ldr	r3, [pc, #164]	; (10002f80 <clocks_init+0xc8>)
10002eda:	6253      	str	r3, [r2, #36]	; 0x24
    clock_configure(clk_peri,
                    0,
                    CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLK_SYS,
                    125 * PICO_MHZ,
                    125 * PICO_MHZ);
}
10002edc:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    clocks_hw->resus.ctrl = 0;
10002ede:	4d29      	ldr	r5, [pc, #164]	; (10002f84 <clocks_init+0xcc>)
10002ee0:	67a8      	str	r0, [r5, #120]	; 0x78
    xosc_init();
10002ee2:	f000 f8b3 	bl	1000304c <xosc_init>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10002ee6:	2201      	movs	r2, #1
10002ee8:	4b27      	ldr	r3, [pc, #156]	; (10002f88 <clocks_init+0xd0>)
10002eea:	601a      	str	r2, [r3, #0]
    while (clocks_hw->clk[clk_sys].selected != 0x1)
10002eec:	6c6b      	ldr	r3, [r5, #68]	; 0x44
10002eee:	2b01      	cmp	r3, #1
10002ef0:	d1fc      	bne.n	10002eec <clocks_init+0x34>
10002ef2:	2203      	movs	r2, #3
10002ef4:	4b25      	ldr	r3, [pc, #148]	; (10002f8c <clocks_init+0xd4>)
10002ef6:	601a      	str	r2, [r3, #0]
    while (clocks_hw->clk[clk_ref].selected != 0x1)
10002ef8:	6bac      	ldr	r4, [r5, #56]	; 0x38
10002efa:	2c01      	cmp	r4, #1
10002efc:	d1fc      	bne.n	10002ef8 <clocks_init+0x40>
    pll_init(pll_sys, 1, 1500 * PICO_MHZ, 6, 2);
10002efe:	2502      	movs	r5, #2
10002f00:	0021      	movs	r1, r4
10002f02:	9500      	str	r5, [sp, #0]
10002f04:	2306      	movs	r3, #6
10002f06:	4a22      	ldr	r2, [pc, #136]	; (10002f90 <clocks_init+0xd8>)
10002f08:	4822      	ldr	r0, [pc, #136]	; (10002f94 <clocks_init+0xdc>)
10002f0a:	f000 f853 	bl	10002fb4 <pll_init>
    pll_init(pll_usb, 1, 480 * PICO_MHZ, 5, 2);
10002f0e:	0021      	movs	r1, r4
10002f10:	9500      	str	r5, [sp, #0]
10002f12:	2305      	movs	r3, #5
10002f14:	4a20      	ldr	r2, [pc, #128]	; (10002f98 <clocks_init+0xe0>)
10002f16:	4821      	ldr	r0, [pc, #132]	; (10002f9c <clocks_init+0xe4>)
10002f18:	f000 f84c 	bl	10002fb4 <pll_init>
    clock_configure(clk_ref,
10002f1c:	4b20      	ldr	r3, [pc, #128]	; (10002fa0 <clocks_init+0xe8>)
10002f1e:	0029      	movs	r1, r5
    clock_configure(clk_sys,
10002f20:	4d20      	ldr	r5, [pc, #128]	; (10002fa4 <clocks_init+0xec>)
    clock_configure(clk_ref,
10002f22:	9300      	str	r3, [sp, #0]
10002f24:	2200      	movs	r2, #0
10002f26:	2004      	movs	r0, #4
10002f28:	f7ff ff52 	bl	10002dd0 <clock_configure>
    clock_configure(clk_sys,
10002f2c:	002b      	movs	r3, r5
10002f2e:	0021      	movs	r1, r4
10002f30:	2200      	movs	r2, #0
10002f32:	9500      	str	r5, [sp, #0]
10002f34:	2005      	movs	r0, #5
10002f36:	f7ff ff4b 	bl	10002dd0 <clock_configure>
    clock_configure(clk_usb,
10002f3a:	2200      	movs	r2, #0
10002f3c:	4c0f      	ldr	r4, [pc, #60]	; (10002f7c <clocks_init+0xc4>)
10002f3e:	0011      	movs	r1, r2
10002f40:	0023      	movs	r3, r4
10002f42:	9400      	str	r4, [sp, #0]
10002f44:	2007      	movs	r0, #7
10002f46:	f7ff ff43 	bl	10002dd0 <clock_configure>
    clock_configure(clk_adc,
10002f4a:	2200      	movs	r2, #0
10002f4c:	0023      	movs	r3, r4
10002f4e:	0011      	movs	r1, r2
10002f50:	9400      	str	r4, [sp, #0]
10002f52:	2008      	movs	r0, #8
10002f54:	f7ff ff3c 	bl	10002dd0 <clock_configure>
    clock_configure(clk_rtc,
10002f58:	2200      	movs	r2, #0
10002f5a:	4b09      	ldr	r3, [pc, #36]	; (10002f80 <clocks_init+0xc8>)
10002f5c:	0011      	movs	r1, r2
10002f5e:	9300      	str	r3, [sp, #0]
10002f60:	2009      	movs	r0, #9
10002f62:	0023      	movs	r3, r4
10002f64:	f7ff ff34 	bl	10002dd0 <clock_configure>
    clock_configure(clk_peri,
10002f68:	2200      	movs	r2, #0
10002f6a:	002b      	movs	r3, r5
10002f6c:	0011      	movs	r1, r2
10002f6e:	9500      	str	r5, [sp, #0]
10002f70:	2006      	movs	r0, #6
10002f72:	f7ff ff2d 	bl	10002dd0 <clock_configure>
10002f76:	e7b1      	b.n	10002edc <clocks_init+0x24>
10002f78:	20000138 	.word	0x20000138
10002f7c:	02dc6c00 	.word	0x02dc6c00
10002f80:	0000b71b 	.word	0x0000b71b
10002f84:	40008000 	.word	0x40008000
10002f88:	4000b03c 	.word	0x4000b03c
10002f8c:	4000b030 	.word	0x4000b030
10002f90:	59682f00 	.word	0x59682f00
10002f94:	40028000 	.word	0x40028000
10002f98:	1c9c3800 	.word	0x1c9c3800
10002f9c:	4002c000 	.word	0x4002c000
10002fa0:	00b71b00 	.word	0x00b71b00
10002fa4:	07735940 	.word	0x07735940

10002fa8 <clock_get_hz>:

/// \tag::clock_get_hz[]
uint32_t clock_get_hz(enum clock_index clk_index) {
    return configured_freq[clk_index];
10002fa8:	4b01      	ldr	r3, [pc, #4]	; (10002fb0 <clock_get_hz+0x8>)
10002faa:	0080      	lsls	r0, r0, #2
10002fac:	58c0      	ldr	r0, [r0, r3]
}
10002fae:	4770      	bx	lr
10002fb0:	20000138 	.word	0x20000138

10002fb4 <pll_init>:
#include "hardware/clocks.h"
#include "hardware/pll.h"
#include "hardware/resets.h"

/// \tag::pll_init_calculations[]
void pll_init(PLL pll, uint refdiv, uint vco_freq, uint post_div1, uint post_div2) {
10002fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10002fb6:	0004      	movs	r4, r0
    uint32_t ref_mhz = XOSC_MHZ / refdiv;
10002fb8:	200c      	movs	r0, #12
void pll_init(PLL pll, uint refdiv, uint vco_freq, uint post_div1, uint post_div2) {
10002fba:	0017      	movs	r7, r2
10002fbc:	001e      	movs	r6, r3
10002fbe:	000d      	movs	r5, r1
    uint32_t ref_mhz = XOSC_MHZ / refdiv;
10002fc0:	f7fd f906 	bl	100001d0 <__udivsi3>

    // What are we multiplying the reference clock by to get the vco freq
    // (The regs are called div, because you divide the vco output and compare it to the refclk)
    uint32_t fbdiv = vco_freq / (ref_mhz * PICO_MHZ);
10002fc4:	491c      	ldr	r1, [pc, #112]	; (10003038 <pll_init+0x84>)
10002fc6:	4341      	muls	r1, r0
10002fc8:	0038      	movs	r0, r7
10002fca:	f7fd f901 	bl	100001d0 <__udivsi3>
    // Check that reference frequency is no greater than vco / 16
    assert(ref_mhz <= (vco_freq / 16));

    // div1 feeds into div2 so if div1 is 5 and div2 is 2 then you get a divide by 10
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
                    (post_div2 << PLL_PRIM_POSTDIV2_LSB);
10002fce:	9a06      	ldr	r2, [sp, #24]
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
10002fd0:	0433      	lsls	r3, r6, #16
                    (post_div2 << PLL_PRIM_POSTDIV2_LSB);
10002fd2:	0312      	lsls	r2, r2, #12
    uint32_t pdiv = (post_div1 << PLL_PRIM_POSTDIV1_LSB) |
10002fd4:	4313      	orrs	r3, r2

/// \tag::pll_init_finish[]
    if ((pll->cs & PLL_CS_LOCK_BITS) &&
10002fd6:	6822      	ldr	r2, [r4, #0]
10002fd8:	2a00      	cmp	r2, #0
10002fda:	da0c      	bge.n	10002ff6 <pll_init+0x42>
        (refdiv == (pll->cs & PLL_CS_REFDIV_BITS)) &&
10002fdc:	213f      	movs	r1, #63	; 0x3f
10002fde:	6822      	ldr	r2, [r4, #0]
10002fe0:	400a      	ands	r2, r1
    if ((pll->cs & PLL_CS_LOCK_BITS) &&
10002fe2:	42aa      	cmp	r2, r5
10002fe4:	d107      	bne.n	10002ff6 <pll_init+0x42>
        (fbdiv  == (pll->fbdiv_int & PLL_FBDIV_INT_BITS)) &&
10002fe6:	68a2      	ldr	r2, [r4, #8]
10002fe8:	0512      	lsls	r2, r2, #20
10002fea:	0d12      	lsrs	r2, r2, #20
        (refdiv == (pll->cs & PLL_CS_REFDIV_BITS)) &&
10002fec:	4282      	cmp	r2, r0
10002fee:	d102      	bne.n	10002ff6 <pll_init+0x42>
        (pdiv   == (pll->prim & (PLL_PRIM_POSTDIV1_BITS & PLL_PRIM_POSTDIV2_BITS)))) {
10002ff0:	68e2      	ldr	r2, [r4, #12]
        (fbdiv  == (pll->fbdiv_int & PLL_FBDIV_INT_BITS)) &&
10002ff2:	2b00      	cmp	r3, #0
10002ff4:	d01b      	beq.n	1000302e <pll_init+0x7a>
        // do not disrupt PLL that is already correctly configured and operating
        return;
    }

    uint32_t pll_reset = (pll_usb_hw == pll) ? RESETS_RESET_PLL_USB_BITS : RESETS_RESET_PLL_SYS_BITS;
10002ff6:	4a11      	ldr	r2, [pc, #68]	; (1000303c <pll_init+0x88>)
10002ff8:	4294      	cmp	r4, r2
10002ffa:	d019      	beq.n	10003030 <pll_init+0x7c>
10002ffc:	2280      	movs	r2, #128	; 0x80
10002ffe:	0152      	lsls	r2, r2, #5
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10003000:	490f      	ldr	r1, [pc, #60]	; (10003040 <pll_init+0x8c>)
10003002:	4e10      	ldr	r6, [pc, #64]	; (10003044 <pll_init+0x90>)
10003004:	600a      	str	r2, [r1, #0]
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10003006:	4910      	ldr	r1, [pc, #64]	; (10003048 <pll_init+0x94>)
10003008:	600a      	str	r2, [r1, #0]
1000300a:	0017      	movs	r7, r2
1000300c:	68b1      	ldr	r1, [r6, #8]
1000300e:	438f      	bics	r7, r1
10003010:	d1fb      	bne.n	1000300a <pll_init+0x56>
10003012:	22c0      	movs	r2, #192	; 0xc0

    // Turn on PLL
    uint32_t power = PLL_PWR_PD_BITS | // Main power
                     PLL_PWR_VCOPD_BITS; // VCO Power

    hw_clear_bits(&pll->pwr, power);
10003014:	1d21      	adds	r1, r4, #4
10003016:	0192      	lsls	r2, r2, #6
10003018:	430a      	orrs	r2, r1
1000301a:	2121      	movs	r1, #33	; 0x21
    pll->cs = refdiv;
1000301c:	6025      	str	r5, [r4, #0]
    pll->fbdiv_int = fbdiv;
1000301e:	60a0      	str	r0, [r4, #8]
10003020:	6011      	str	r1, [r2, #0]

    // Wait for PLL to lock
    while (!(pll->cs & PLL_CS_LOCK_BITS)) tight_loop_contents();
10003022:	6821      	ldr	r1, [r4, #0]
10003024:	2900      	cmp	r1, #0
10003026:	dafc      	bge.n	10003022 <pll_init+0x6e>

    // Set up post dividers
    pll->prim = pdiv;
10003028:	60e3      	str	r3, [r4, #12]
1000302a:	2308      	movs	r3, #8
1000302c:	6013      	str	r3, [r2, #0]

    // Turn on post divider
    hw_clear_bits(&pll->pwr, PLL_PWR_POSTDIVPD_BITS);
/// \end::pll_init_finish[]
}
1000302e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    uint32_t pll_reset = (pll_usb_hw == pll) ? RESETS_RESET_PLL_USB_BITS : RESETS_RESET_PLL_SYS_BITS;
10003030:	2280      	movs	r2, #128	; 0x80
10003032:	0192      	lsls	r2, r2, #6
10003034:	e7e4      	b.n	10003000 <pll_init+0x4c>
10003036:	46c0      	nop			; (mov r8, r8)
10003038:	000f4240 	.word	0x000f4240
1000303c:	4002c000 	.word	0x4002c000
10003040:	4000e000 	.word	0x4000e000
10003044:	4000c000 	.word	0x4000c000
10003048:	4000f000 	.word	0x4000f000

1000304c <xosc_init>:
#error PICO_XOSC_STARTUP_DELAY_MULTIPLIER is too large: XOSC STARTUP.DELAY must be < 8192
#endif

void xosc_init(void) {
    // Assumes 1-15 MHz input, checked above.
    xosc_hw->ctrl = XOSC_CTRL_FREQ_RANGE_VALUE_1_15MHZ;
1000304c:	22aa      	movs	r2, #170	; 0xaa
1000304e:	4b06      	ldr	r3, [pc, #24]	; (10003068 <xosc_init+0x1c>)
10003050:	0112      	lsls	r2, r2, #4
10003052:	601a      	str	r2, [r3, #0]

    // Set xosc startup delay
    xosc_hw->startup = STARTUP_DELAY;
10003054:	222f      	movs	r2, #47	; 0x2f
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10003056:	4905      	ldr	r1, [pc, #20]	; (1000306c <xosc_init+0x20>)
10003058:	60da      	str	r2, [r3, #12]
1000305a:	4a05      	ldr	r2, [pc, #20]	; (10003070 <xosc_init+0x24>)
1000305c:	6011      	str	r1, [r2, #0]

    // Set the enable bit now that we have set freq range and startup delay
    hw_set_bits(&xosc_hw->ctrl, XOSC_CTRL_ENABLE_VALUE_ENABLE << XOSC_CTRL_ENABLE_LSB);

    // Wait for XOSC to be stable
    while(!(xosc_hw->status & XOSC_STATUS_STABLE_BITS));
1000305e:	685a      	ldr	r2, [r3, #4]
10003060:	2a00      	cmp	r2, #0
10003062:	dafc      	bge.n	1000305e <xosc_init+0x12>
}
10003064:	4770      	bx	lr
10003066:	46c0      	nop			; (mov r8, r8)
10003068:	40024000 	.word	0x40024000
1000306c:	00fab000 	.word	0x00fab000
10003070:	40026000 	.word	0x40026000

10003074 <watchdog_start_tick>:
#include "hardware/structs/psm.h"

/// \tag::watchdog_start_tick[]
void watchdog_start_tick(uint cycles) {
    // Important: This function also provides a tick reference to the timer
    watchdog_hw->tick = cycles | WATCHDOG_TICK_ENABLE_BITS;
10003074:	2380      	movs	r3, #128	; 0x80
10003076:	4a02      	ldr	r2, [pc, #8]	; (10003080 <watchdog_start_tick+0xc>)
10003078:	009b      	lsls	r3, r3, #2
1000307a:	4303      	orrs	r3, r0
1000307c:	62d3      	str	r3, [r2, #44]	; 0x2c
}
1000307e:	4770      	bx	lr
10003080:	40058000 	.word	0x40058000

10003084 <running_on_fpga>:

#if !PICO_NO_FPGA_CHECK
// Inline stub provided in header if this code is unused (so folding can be
// done in each TU instead of relying on LTO)
bool running_on_fpga() {
    return !!((*(io_ro_32 *)TBMAN_BASE) & TBMAN_PLATFORM_FPGA_BITS);
10003084:	4b02      	ldr	r3, [pc, #8]	; (10003090 <running_on_fpga+0xc>)
10003086:	6818      	ldr	r0, [r3, #0]
10003088:	0780      	lsls	r0, r0, #30
1000308a:	0fc0      	lsrs	r0, r0, #31
}
1000308c:	4770      	bx	lr
1000308e:	46c0      	nop			; (mov r8, r8)
10003090:	4006c000 	.word	0x4006c000

10003094 <gpio_set_function>:
// This also clears the input/output/irq override bits.
void gpio_set_function(uint gpio, enum gpio_function fn) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    invalid_params_if(GPIO, ((uint32_t)fn << IO_BANK0_GPIO0_CTRL_FUNCSEL_LSB) & ~IO_BANK0_GPIO0_CTRL_FUNCSEL_BITS);
    // Set input enable on, output disable off
    hw_write_masked(&padsbank0_hw->io[gpio],
10003094:	4b08      	ldr	r3, [pc, #32]	; (100030b8 <gpio_set_function+0x24>)
10003096:	0082      	lsls	r2, r0, #2
10003098:	18d2      	adds	r2, r2, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
1000309a:	2340      	movs	r3, #64	; 0x40
void gpio_set_function(uint gpio, enum gpio_function fn) {
1000309c:	b510      	push	{r4, lr}
1000309e:	6814      	ldr	r4, [r2, #0]
                   PADS_BANK0_GPIO0_IE_BITS,
                   PADS_BANK0_GPIO0_IE_BITS | PADS_BANK0_GPIO0_OD_BITS
    );
    // Zero all fields apart from fsel; we want this IO to do what the peripheral tells it.
    // This doesn't affect e.g. pullup/pulldown, as these are in pad controls.
    iobank0_hw->io[gpio].ctrl = fn << IO_BANK0_GPIO0_CTRL_FUNCSEL_LSB;
100030a0:	00c0      	lsls	r0, r0, #3
100030a2:	4063      	eors	r3, r4
100030a4:	24c0      	movs	r4, #192	; 0xc0
100030a6:	4023      	ands	r3, r4
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100030a8:	2480      	movs	r4, #128	; 0x80
100030aa:	0164      	lsls	r4, r4, #5
100030ac:	4322      	orrs	r2, r4
100030ae:	6013      	str	r3, [r2, #0]
100030b0:	4b02      	ldr	r3, [pc, #8]	; (100030bc <gpio_set_function+0x28>)
100030b2:	18c0      	adds	r0, r0, r3
100030b4:	6041      	str	r1, [r0, #4]
}
100030b6:	bd10      	pop	{r4, pc}
100030b8:	4001c004 	.word	0x4001c004
100030bc:	40014000 	.word	0x40014000

100030c0 <gpio_set_pulls>:

// Note that, on RP2040, setting both pulls enables a "bus keep" function,
// i.e. weak pull to whatever is current high/low state of GPIO.
void gpio_set_pulls(uint gpio, bool up, bool down) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    hw_write_masked(
100030c0:	4b07      	ldr	r3, [pc, #28]	; (100030e0 <gpio_set_pulls+0x20>)
100030c2:	0080      	lsls	r0, r0, #2
100030c4:	18c0      	adds	r0, r0, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
100030c6:	6803      	ldr	r3, [r0, #0]
            &padsbank0_hw->io[gpio],
            (bool_to_bit(up) << PADS_BANK0_GPIO0_PUE_LSB) | (bool_to_bit(down) << PADS_BANK0_GPIO0_PDE_LSB),
100030c8:	00c9      	lsls	r1, r1, #3
100030ca:	0092      	lsls	r2, r2, #2
    hw_write_masked(
100030cc:	430a      	orrs	r2, r1
100030ce:	405a      	eors	r2, r3
100030d0:	230c      	movs	r3, #12
100030d2:	401a      	ands	r2, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
100030d4:	2380      	movs	r3, #128	; 0x80
100030d6:	015b      	lsls	r3, r3, #5
100030d8:	4303      	orrs	r3, r0
100030da:	601a      	str	r2, [r3, #0]
            PADS_BANK0_GPIO0_PUE_BITS | PADS_BANK0_GPIO0_PDE_BITS
    );
}
100030dc:	4770      	bx	lr
100030de:	46c0      	nop			; (mov r8, r8)
100030e0:	4001c004 	.word	0x4001c004

100030e4 <gpio_set_input_hysteresis_enabled>:
}

void gpio_set_input_hysteresis_enabled(uint gpio, bool enabled) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    if (enabled)
        hw_set_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_SCHMITT_BITS);
100030e4:	4b05      	ldr	r3, [pc, #20]	; (100030fc <gpio_set_input_hysteresis_enabled+0x18>)
100030e6:	0080      	lsls	r0, r0, #2
100030e8:	18c0      	adds	r0, r0, r3
100030ea:	2202      	movs	r2, #2
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100030ec:	2380      	movs	r3, #128	; 0x80
    if (enabled)
100030ee:	2900      	cmp	r1, #0
100030f0:	d100      	bne.n	100030f4 <gpio_set_input_hysteresis_enabled+0x10>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
100030f2:	23c0      	movs	r3, #192	; 0xc0
100030f4:	019b      	lsls	r3, r3, #6
100030f6:	4303      	orrs	r3, r0
100030f8:	601a      	str	r2, [r3, #0]
    else
        hw_clear_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_SCHMITT_BITS);
}
100030fa:	4770      	bx	lr
100030fc:	4001c004 	.word	0x4001c004

10003100 <gpio_set_slew_rate>:
    return (padsbank0_hw->io[gpio] & PADS_BANK0_GPIO0_SCHMITT_BITS) != 0;
}

void gpio_set_slew_rate(uint gpio, enum gpio_slew_rate slew) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    hw_write_masked(&padsbank0_hw->io[gpio],
10003100:	4b05      	ldr	r3, [pc, #20]	; (10003118 <gpio_set_slew_rate+0x18>)
10003102:	0080      	lsls	r0, r0, #2
10003104:	18c0      	adds	r0, r0, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10003106:	6803      	ldr	r3, [r0, #0]
10003108:	4059      	eors	r1, r3
1000310a:	2301      	movs	r3, #1
1000310c:	4019      	ands	r1, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
1000310e:	2380      	movs	r3, #128	; 0x80
10003110:	015b      	lsls	r3, r3, #5
10003112:	4303      	orrs	r3, r0
10003114:	6019      	str	r1, [r3, #0]
                    (uint)slew << PADS_BANK0_GPIO0_SLEWFAST_LSB,
                    PADS_BANK0_GPIO0_SLEWFAST_BITS
    );
}
10003116:	4770      	bx	lr
10003118:	4001c004 	.word	0x4001c004

1000311c <gpio_set_drive_strength>:

// Enum encoding should match hardware encoding on RP2040
static_assert(PADS_BANK0_GPIO0_DRIVE_VALUE_8MA == GPIO_DRIVE_STRENGTH_8MA, "");
void gpio_set_drive_strength(uint gpio, enum gpio_drive_strength drive) {
    invalid_params_if(GPIO, gpio >= NUM_BANK0_GPIOS);
    hw_write_masked(&padsbank0_hw->io[gpio],
1000311c:	4b06      	ldr	r3, [pc, #24]	; (10003138 <gpio_set_drive_strength+0x1c>)
1000311e:	0080      	lsls	r0, r0, #2
10003120:	18c0      	adds	r0, r0, r3
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10003122:	6803      	ldr	r3, [r0, #0]
10003124:	0109      	lsls	r1, r1, #4
10003126:	4059      	eors	r1, r3
10003128:	2330      	movs	r3, #48	; 0x30
1000312a:	4019      	ands	r1, r3
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
1000312c:	2380      	movs	r3, #128	; 0x80
1000312e:	015b      	lsls	r3, r3, #5
10003130:	4303      	orrs	r3, r0
10003132:	6019      	str	r1, [r3, #0]
                    (uint)drive << PADS_BANK0_GPIO0_DRIVE_LSB,
                    PADS_BANK0_GPIO0_DRIVE_BITS
    );
}
10003134:	4770      	bx	lr
10003136:	46c0      	nop			; (mov r8, r8)
10003138:	4001c004 	.word	0x4001c004

1000313c <gpio_acknowledge_irq>:
    io_irq_ctrl_hw_t *irq_ctrl_base = &iobank0_hw->dormant_wake_irq_ctrl;
    _gpio_set_irq_enabled(gpio, events, enabled, irq_ctrl_base);
}

void gpio_acknowledge_irq(uint gpio, uint32_t events) {
    iobank0_hw->intr[gpio / 8] = events << 4 * (gpio % 8);
1000313c:	2207      	movs	r2, #7
1000313e:	08c3      	lsrs	r3, r0, #3
10003140:	4010      	ands	r0, r2
10003142:	0080      	lsls	r0, r0, #2
10003144:	4081      	lsls	r1, r0
10003146:	4a02      	ldr	r2, [pc, #8]	; (10003150 <gpio_acknowledge_irq+0x14>)
10003148:	333c      	adds	r3, #60	; 0x3c
1000314a:	009b      	lsls	r3, r3, #2
1000314c:	5099      	str	r1, [r3, r2]
}
1000314e:	4770      	bx	lr
10003150:	40014000 	.word	0x40014000

10003154 <gpio_set_irq_enabled>:
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
10003154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 *  \ingroup hardware_sync
 *
 * \return The core number the call was made from
 */
__force_inline static uint get_core_num(void) {
    return (*(uint32_t *) (SIO_BASE + SIO_CPUID_OFFSET));
10003156:	23d0      	movs	r3, #208	; 0xd0
10003158:	061b      	lsls	r3, r3, #24
                                           &iobank0_hw->proc1_irq_ctrl : &iobank0_hw->proc0_irq_ctrl;
1000315a:	681c      	ldr	r4, [r3, #0]
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
1000315c:	0005      	movs	r5, r0
                                           &iobank0_hw->proc1_irq_ctrl : &iobank0_hw->proc0_irq_ctrl;
1000315e:	4263      	negs	r3, r4
10003160:	415c      	adcs	r4, r3
10003162:	232f      	movs	r3, #47	; 0x2f
10003164:	4264      	negs	r4, r4
10003166:	439c      	bics	r4, r3
10003168:	4b0a      	ldr	r3, [pc, #40]	; (10003194 <gpio_set_irq_enabled+0x40>)
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
1000316a:	000f      	movs	r7, r1
                                           &iobank0_hw->proc1_irq_ctrl : &iobank0_hw->proc0_irq_ctrl;
1000316c:	18e4      	adds	r4, r4, r3
void gpio_set_irq_enabled(uint gpio, uint32_t events, bool enabled) {
1000316e:	0016      	movs	r6, r2
    gpio_acknowledge_irq(gpio, events);
10003170:	f7ff ffe4 	bl	1000313c <gpio_acknowledge_irq>
    events <<= 4 * (gpio % 8);
10003174:	2307      	movs	r3, #7
10003176:	402b      	ands	r3, r5
    io_rw_32 *en_reg = &irq_ctrl_base->inte[gpio / 8];
10003178:	08ed      	lsrs	r5, r5, #3
    events <<= 4 * (gpio % 8);
1000317a:	009b      	lsls	r3, r3, #2
    io_rw_32 *en_reg = &irq_ctrl_base->inte[gpio / 8];
1000317c:	00ad      	lsls	r5, r5, #2
    events <<= 4 * (gpio % 8);
1000317e:	409f      	lsls	r7, r3
    io_rw_32 *en_reg = &irq_ctrl_base->inte[gpio / 8];
10003180:	1964      	adds	r4, r4, r5
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
10003182:	2380      	movs	r3, #128	; 0x80
    if (enabled)
10003184:	2e00      	cmp	r6, #0
10003186:	d100      	bne.n	1000318a <gpio_set_irq_enabled+0x36>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10003188:	23c0      	movs	r3, #192	; 0xc0
1000318a:	019b      	lsls	r3, r3, #6
1000318c:	4323      	orrs	r3, r4
1000318e:	601f      	str	r7, [r3, #0]
}
10003190:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10003192:	46c0      	nop			; (mov r8, r8)
10003194:	40014130 	.word	0x40014130

10003198 <gpio_set_input_enabled>:
#endif
}

void gpio_set_input_enabled(uint gpio, bool enabled) {
    if (enabled)
        hw_set_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_IE_BITS);
10003198:	4b05      	ldr	r3, [pc, #20]	; (100031b0 <gpio_set_input_enabled+0x18>)
1000319a:	0080      	lsls	r0, r0, #2
1000319c:	18c0      	adds	r0, r0, r3
1000319e:	2240      	movs	r2, #64	; 0x40
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100031a0:	2380      	movs	r3, #128	; 0x80
    if (enabled)
100031a2:	2900      	cmp	r1, #0
100031a4:	d100      	bne.n	100031a8 <gpio_set_input_enabled+0x10>
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
100031a6:	23c0      	movs	r3, #192	; 0xc0
100031a8:	019b      	lsls	r3, r3, #6
100031aa:	4303      	orrs	r3, r0
100031ac:	601a      	str	r2, [r3, #0]
    else
        hw_clear_bits(&padsbank0_hw->io[gpio], PADS_BANK0_GPIO0_IE_BITS);
}
100031ae:	4770      	bx	lr
100031b0:	4001c004 	.word	0x4001c004

100031b4 <uart_set_baudrate>:
    invalid_params_if(UART, uart != uart0 && uart != uart1);
    uart_reset(uart);
}

/// \tag::uart_set_baudrate[]
uint uart_set_baudrate(uart_inst_t *uart, uint baudrate) {
100031b4:	b570      	push	{r4, r5, r6, lr}
100031b6:	0006      	movs	r6, r0
    invalid_params_if(UART, baudrate == 0);
    uint32_t baud_rate_div = (8 * clock_get_hz(clk_peri) / baudrate);
100031b8:	2006      	movs	r0, #6
uint uart_set_baudrate(uart_inst_t *uart, uint baudrate) {
100031ba:	000c      	movs	r4, r1
    uint32_t baud_rate_div = (8 * clock_get_hz(clk_peri) / baudrate);
100031bc:	f7ff fef4 	bl	10002fa8 <clock_get_hz>
100031c0:	0021      	movs	r1, r4
100031c2:	00c0      	lsls	r0, r0, #3
100031c4:	f7fd f804 	bl	100001d0 <__udivsi3>
    uint32_t baud_ibrd = baud_rate_div >> 7;
    uint32_t baud_fbrd;

    if (baud_ibrd == 0) {
        baud_ibrd = 1;
100031c8:	2401      	movs	r4, #1
    uint32_t baud_ibrd = baud_rate_div >> 7;
100031ca:	09c5      	lsrs	r5, r0, #7
    if (baud_ibrd == 0) {
100031cc:	d007      	beq.n	100031de <uart_set_baudrate+0x2a>
        baud_fbrd = 0;
    } else if (baud_ibrd >= 65535) {
100031ce:	4b0e      	ldr	r3, [pc, #56]	; (10003208 <uart_set_baudrate+0x54>)
100031d0:	429d      	cmp	r5, r3
100031d2:	d815      	bhi.n	10003200 <uart_set_baudrate+0x4c>
        baud_ibrd = 65535;
        baud_fbrd = 0;
    }  else {
        baud_fbrd = ((baud_rate_div & 0x7f) + 1) / 2;
100031d4:	237f      	movs	r3, #127	; 0x7f
100031d6:	4018      	ands	r0, r3
100031d8:	1900      	adds	r0, r0, r4
100031da:	002c      	movs	r4, r5
100031dc:	0845      	lsrs	r5, r0, #1
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
100031de:	2380      	movs	r3, #128	; 0x80
100031e0:	2200      	movs	r2, #0
    }

    // Load PL011's baud divisor registers
    uart_get_hw(uart)->ibrd = baud_ibrd;
100031e2:	6274      	str	r4, [r6, #36]	; 0x24
100031e4:	019b      	lsls	r3, r3, #6
    uart_get_hw(uart)->fbrd = baud_fbrd;
100031e6:	62b5      	str	r5, [r6, #40]	; 0x28

    // PL011 needs a (dummy) line control register write to latch in the
    // divisors. We don't want to actually change LCR contents here.
    hw_set_bits(&uart_get_hw(uart)->lcr_h, 0);
100031e8:	362c      	adds	r6, #44	; 0x2c
100031ea:	4333      	orrs	r3, r6
100031ec:	601a      	str	r2, [r3, #0]

    // See datasheet
    return (4 * clock_get_hz(clk_peri)) / (64 * baud_ibrd + baud_fbrd);
100031ee:	2006      	movs	r0, #6
100031f0:	f7ff feda 	bl	10002fa8 <clock_get_hz>
100031f4:	01a1      	lsls	r1, r4, #6
100031f6:	1949      	adds	r1, r1, r5
100031f8:	0080      	lsls	r0, r0, #2
100031fa:	f7fc ffe9 	bl	100001d0 <__udivsi3>
}
100031fe:	bd70      	pop	{r4, r5, r6, pc}
        baud_fbrd = 0;
10003200:	2500      	movs	r5, #0
        baud_ibrd = 65535;
10003202:	4c02      	ldr	r4, [pc, #8]	; (1000320c <uart_set_baudrate+0x58>)
10003204:	e7eb      	b.n	100031de <uart_set_baudrate+0x2a>
10003206:	46c0      	nop			; (mov r8, r8)
10003208:	0000fffe 	.word	0x0000fffe
1000320c:	0000ffff 	.word	0x0000ffff

10003210 <uart_init>:
uint uart_init(uart_inst_t *uart, uint baudrate) {
10003210:	b570      	push	{r4, r5, r6, lr}
10003212:	0004      	movs	r4, r0
    if (clock_get_hz(clk_peri) == 0)
10003214:	2006      	movs	r0, #6
uint uart_init(uart_inst_t *uart, uint baudrate) {
10003216:	000d      	movs	r5, r1
    if (clock_get_hz(clk_peri) == 0)
10003218:	f7ff fec6 	bl	10002fa8 <clock_get_hz>
1000321c:	2800      	cmp	r0, #0
1000321e:	d02e      	beq.n	1000327e <uart_init+0x6e>
    reset_block(uart_get_index(uart) ? RESETS_RESET_UART1_BITS : RESETS_RESET_UART0_BITS);
10003220:	4b19      	ldr	r3, [pc, #100]	; (10003288 <uart_init+0x78>)
10003222:	429c      	cmp	r4, r3
10003224:	d02c      	beq.n	10003280 <uart_init+0x70>
10003226:	2380      	movs	r3, #128	; 0x80
10003228:	03db      	lsls	r3, r3, #15
1000322a:	4a18      	ldr	r2, [pc, #96]	; (1000328c <uart_init+0x7c>)
1000322c:	4918      	ldr	r1, [pc, #96]	; (10003290 <uart_init+0x80>)
1000322e:	6013      	str	r3, [r2, #0]
    *(io_rw_32 *) hw_clear_alias_untyped((volatile void *) addr) = mask;
10003230:	4a18      	ldr	r2, [pc, #96]	; (10003294 <uart_init+0x84>)
10003232:	6013      	str	r3, [r2, #0]
10003234:	0018      	movs	r0, r3
10003236:	688a      	ldr	r2, [r1, #8]
10003238:	4390      	bics	r0, r2
1000323a:	d1fb      	bne.n	10003234 <uart_init+0x24>
    return uart == uart1 ? 1 : 0;
1000323c:	4b16      	ldr	r3, [pc, #88]	; (10003298 <uart_init+0x88>)
/// \end::uart_set_baudrate[]

void uart_set_translate_crlf(uart_inst_t *uart, bool crlf) {
#if PICO_UART_ENABLE_CRLF_SUPPORT
    uart_char_to_line_feed[uart_get_index(uart)] = crlf ? '\n' : 0x100;
1000323e:	4a17      	ldr	r2, [pc, #92]	; (1000329c <uart_init+0x8c>)
10003240:	18e3      	adds	r3, r4, r3
10003242:	4259      	negs	r1, r3
10003244:	414b      	adcs	r3, r1
10003246:	2180      	movs	r1, #128	; 0x80
10003248:	005b      	lsls	r3, r3, #1
1000324a:	0049      	lsls	r1, r1, #1
1000324c:	5299      	strh	r1, [r3, r2]
    uint baud = uart_set_baudrate(uart, baudrate);
1000324e:	0020      	movs	r0, r4
10003250:	0029      	movs	r1, r5
10003252:	f7ff ffaf 	bl	100031b4 <uart_set_baudrate>
    hw_xor_bits(addr, (*addr ^ values) & write_mask);
10003256:	2360      	movs	r3, #96	; 0x60
10003258:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hw_write_masked(&uart_get_hw(uart)->lcr_h,
1000325a:	0021      	movs	r1, r4
1000325c:	4053      	eors	r3, r2
1000325e:	226e      	movs	r2, #110	; 0x6e
10003260:	4013      	ands	r3, r2
    *(io_rw_32 *) hw_xor_alias_untyped((volatile void *) addr) = mask;
10003262:	2280      	movs	r2, #128	; 0x80
10003264:	312c      	adds	r1, #44	; 0x2c
10003266:	0152      	lsls	r2, r2, #5
10003268:	430a      	orrs	r2, r1
1000326a:	6013      	str	r3, [r2, #0]
    uart_get_hw(uart)->cr = UART_UARTCR_UARTEN_BITS | UART_UARTCR_TXE_BITS | UART_UARTCR_RXE_BITS;
1000326c:	4b0c      	ldr	r3, [pc, #48]	; (100032a0 <uart_init+0x90>)
    *(io_rw_32 *) hw_set_alias_untyped((volatile void *) addr) = mask;
1000326e:	2210      	movs	r2, #16
10003270:	6323      	str	r3, [r4, #48]	; 0x30
10003272:	2380      	movs	r3, #128	; 0x80
10003274:	019b      	lsls	r3, r3, #6
10003276:	430b      	orrs	r3, r1
10003278:	601a      	str	r2, [r3, #0]
    uart_get_hw(uart)->dmacr = UART_UARTDMACR_TXDMAE_BITS | UART_UARTDMACR_RXDMAE_BITS;
1000327a:	2303      	movs	r3, #3
1000327c:	64a3      	str	r3, [r4, #72]	; 0x48
}
1000327e:	bd70      	pop	{r4, r5, r6, pc}
    reset_block(uart_get_index(uart) ? RESETS_RESET_UART1_BITS : RESETS_RESET_UART0_BITS);
10003280:	2380      	movs	r3, #128	; 0x80
10003282:	041b      	lsls	r3, r3, #16
10003284:	e7d1      	b.n	1000322a <uart_init+0x1a>
10003286:	46c0      	nop			; (mov r8, r8)
10003288:	40038000 	.word	0x40038000
1000328c:	4000e000 	.word	0x4000e000
10003290:	4000c000 	.word	0x4000c000
10003294:	4000f000 	.word	0x4000f000
10003298:	bffc8000 	.word	0xbffc8000
1000329c:	20000194 	.word	0x20000194
100032a0:	00000301 	.word	0x00000301

100032a4 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
static void z_sys_init_run_level(enum init_level level)
{
100032a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
100032a6:	2701      	movs	r7, #1
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
100032a8:	4e10      	ldr	r6, [pc, #64]	; (100032ec <z_sys_init_run_level+0x48>)
100032aa:	0083      	lsls	r3, r0, #2
100032ac:	3001      	adds	r0, #1
100032ae:	599c      	ldr	r4, [r3, r6]
100032b0:	0083      	lsls	r3, r0, #2
100032b2:	9301      	str	r3, [sp, #4]
100032b4:	9b01      	ldr	r3, [sp, #4]
100032b6:	58f3      	ldr	r3, [r6, r3]
100032b8:	42a3      	cmp	r3, r4
100032ba:	d800      	bhi.n	100032be <z_sys_init_run_level+0x1a>
		}
	}
}
100032bc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		const struct device *dev = entry->dev;
100032be:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
100032c0:	6823      	ldr	r3, [r4, #0]
100032c2:	0028      	movs	r0, r5
100032c4:	4798      	blx	r3
		if (dev != NULL) {
100032c6:	2d00      	cmp	r5, #0
100032c8:	d00d      	beq.n	100032e6 <z_sys_init_run_level+0x42>
			if (rc != 0) {
100032ca:	2800      	cmp	r0, #0
100032cc:	d007      	beq.n	100032de <z_sys_init_run_level+0x3a>
				if (rc < 0) {
100032ce:	17c2      	asrs	r2, r0, #31
100032d0:	1880      	adds	r0, r0, r2
				dev->state->init_res = rc;
100032d2:	68eb      	ldr	r3, [r5, #12]
				if (rc < 0) {
100032d4:	4050      	eors	r0, r2
				if (rc > UINT8_MAX) {
100032d6:	28ff      	cmp	r0, #255	; 0xff
100032d8:	dd00      	ble.n	100032dc <z_sys_init_run_level+0x38>
100032da:	20ff      	movs	r0, #255	; 0xff
				dev->state->init_res = rc;
100032dc:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
100032de:	68ea      	ldr	r2, [r5, #12]
100032e0:	7853      	ldrb	r3, [r2, #1]
100032e2:	433b      	orrs	r3, r7
100032e4:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
100032e6:	3408      	adds	r4, #8
100032e8:	e7e4      	b.n	100032b4 <z_sys_init_run_level+0x10>
100032ea:	46c0      	nop			; (mov r8, r8)
100032ec:	100047b4 	.word	0x100047b4

100032f0 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
100032f0:	b510      	push	{r4, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
100032f2:	2401      	movs	r4, #1
100032f4:	4b09      	ldr	r3, [pc, #36]	; (1000331c <bg_thread_main+0x2c>)

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
100032f6:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
100032f8:	701c      	strb	r4, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
100032fa:	f7ff ffd3 	bl	100032a4 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
100032fe:	f000 fd29 	bl	10003d54 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
10003302:	2004      	movs	r0, #4
10003304:	f7ff ffce 	bl	100032a4 <z_sys_init_run_level>

	z_init_static_threads();
10003308:	f000 f8ce 	bl	100034a8 <z_init_static_threads>
	extern int main(void);
#else
	extern void main(void);
#endif

	(void)main();
1000330c:	f7fe fcfa 	bl	10001d04 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
10003310:	4a03      	ldr	r2, [pc, #12]	; (10003320 <bg_thread_main+0x30>)
10003312:	7b13      	ldrb	r3, [r2, #12]
10003314:	43a3      	bics	r3, r4
10003316:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
10003318:	bd10      	pop	{r4, pc}
1000331a:	46c0      	nop			; (mov r8, r8)
1000331c:	20000198 	.word	0x20000198
10003320:	200000a0 	.word	0x200000a0

10003324 <z_bss_zero>:
{
10003324:	b510      	push	{r4, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
10003326:	4a03      	ldr	r2, [pc, #12]	; (10003334 <z_bss_zero+0x10>)
10003328:	4803      	ldr	r0, [pc, #12]	; (10003338 <z_bss_zero+0x14>)
1000332a:	2100      	movs	r1, #0
1000332c:	1a12      	subs	r2, r2, r0
1000332e:	f001 f868 	bl	10004402 <z_early_memset>
}
10003332:	bd10      	pop	{r4, pc}
10003334:	2000019c 	.word	0x2000019c
10003338:	20000030 	.word	0x20000030

1000333c <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
1000333c:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = &z_idle_threads[i];
1000333e:	2670      	movs	r6, #112	; 0x70
	z_setup_new_thread(thread, stack,
10003340:	2501      	movs	r5, #1
{
10003342:	0004      	movs	r4, r0
	struct k_thread *thread = &z_idle_threads[i];
10003344:	4346      	muls	r6, r0
	k_thread_stack_t *stack = z_idle_stacks[i];
10003346:	0201      	lsls	r1, r0, #8
10003348:	4811      	ldr	r0, [pc, #68]	; (10003390 <z_init_cpu+0x54>)
	z_setup_new_thread(thread, stack,
1000334a:	2280      	movs	r2, #128	; 0x80
	k_thread_stack_t *stack = z_idle_stacks[i];
1000334c:	1809      	adds	r1, r1, r0
	z_setup_new_thread(thread, stack,
1000334e:	2000      	movs	r0, #0
{
10003350:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
10003352:	9504      	str	r5, [sp, #16]
10003354:	350e      	adds	r5, #14
10003356:	9503      	str	r5, [sp, #12]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
10003358:	3509      	adds	r5, #9
1000335a:	4365      	muls	r5, r4
	struct k_thread *thread = &z_idle_threads[i];
1000335c:	4b0d      	ldr	r3, [pc, #52]	; (10003394 <z_init_cpu+0x58>)
	z_setup_new_thread(thread, stack,
1000335e:	9005      	str	r0, [sp, #20]
10003360:	9002      	str	r0, [sp, #8]
10003362:	9001      	str	r0, [sp, #4]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
10003364:	480c      	ldr	r0, [pc, #48]	; (10003398 <z_init_cpu+0x5c>)
	struct k_thread *thread = &z_idle_threads[i];
10003366:	18f6      	adds	r6, r6, r3
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
10003368:	182d      	adds	r5, r5, r0
	z_setup_new_thread(thread, stack,
1000336a:	4b0c      	ldr	r3, [pc, #48]	; (1000339c <z_init_cpu+0x60>)
1000336c:	0030      	movs	r0, r6
1000336e:	9500      	str	r5, [sp, #0]
10003370:	0052      	lsls	r2, r2, #1
10003372:	f000 f86f 	bl	10003454 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
10003376:	2204      	movs	r2, #4
10003378:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
1000337a:	752c      	strb	r4, [r5, #20]
1000337c:	4393      	bics	r3, r2
1000337e:	7373      	strb	r3, [r6, #13]
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
10003380:	3401      	adds	r4, #1
10003382:	4b07      	ldr	r3, [pc, #28]	; (100033a0 <z_init_cpu+0x64>)
10003384:	02e4      	lsls	r4, r4, #11
10003386:	18e4      	adds	r4, r4, r3
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
10003388:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
1000338a:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
1000338c:	b006      	add	sp, #24
1000338e:	bd70      	pop	{r4, r5, r6, pc}
10003390:	200009a0 	.word	0x200009a0
10003394:	20000030 	.word	0x20000030
10003398:	20000160 	.word	0x20000160
1000339c:	10004413 	.word	0x10004413
100033a0:	200001a0 	.word	0x200001a0

100033a4 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
100033a4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
100033a6:	2000      	movs	r0, #0
{
100033a8:	b0a3      	sub	sp, #140	; 0x8c
	z_sys_init_run_level(INIT_LEVEL_EARLY);
100033aa:	f7ff ff7b 	bl	100032a4 <z_sys_init_run_level>
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
100033ae:	4b21      	ldr	r3, [pc, #132]	; (10003434 <z_cstart+0x90>)
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
100033b0:	f383 8808 	msr	MSP, r3
100033b4:	4920      	ldr	r1, [pc, #128]	; (10003438 <z_cstart+0x94>)
100033b6:	4b21      	ldr	r3, [pc, #132]	; (1000343c <z_cstart+0x98>)
100033b8:	6a0a      	ldr	r2, [r1, #32]
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
100033ba:	2500      	movs	r5, #0
100033bc:	401a      	ands	r2, r3
100033be:	23e0      	movs	r3, #224	; 0xe0
100033c0:	041b      	lsls	r3, r3, #16
100033c2:	4313      	orrs	r3, r2
100033c4:	620b      	str	r3, [r1, #32]

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
100033c6:	f000 fd5f 	bl	10003e88 <z_arm_fault_init>
	z_arm_cpu_idle_init();
100033ca:	f7ff f8bb 	bl	10002544 <z_arm_cpu_idle_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
100033ce:	2202      	movs	r2, #2

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
100033d0:	4e1b      	ldr	r6, [pc, #108]	; (10003440 <z_cstart+0x9c>)
	dummy_thread->base.user_options = K_ESSENTIAL;
100033d2:	ab06      	add	r3, sp, #24
100033d4:	32ff      	adds	r2, #255	; 0xff
100033d6:	819a      	strh	r2, [r3, #12]
	_current_cpu->current = dummy_thread;
100033d8:	60b3      	str	r3, [r6, #8]
	dummy_thread->resource_pool = NULL;
100033da:	951f      	str	r5, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
100033dc:	f000 ffe6 	bl	100043ac <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
100033e0:	2001      	movs	r0, #1
100033e2:	f7ff ff5f 	bl	100032a4 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
100033e6:	2002      	movs	r0, #2
100033e8:	f7ff ff5c 	bl	100032a4 <z_sys_init_run_level>
	z_sched_init();
100033ec:	f000 fa44 	bl	10003878 <z_sched_init>
	_kernel.ready_q.cache = &z_main_thread;
100033f0:	4c14      	ldr	r4, [pc, #80]	; (10003444 <z_cstart+0xa0>)
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
100033f2:	4b15      	ldr	r3, [pc, #84]	; (10003448 <z_cstart+0xa4>)
	_kernel.ready_q.cache = &z_main_thread;
100033f4:	61b4      	str	r4, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
100033f6:	2280      	movs	r2, #128	; 0x80
100033f8:	9305      	str	r3, [sp, #20]
100033fa:	2301      	movs	r3, #1
100033fc:	4e13      	ldr	r6, [pc, #76]	; (1000344c <z_cstart+0xa8>)
100033fe:	4914      	ldr	r1, [pc, #80]	; (10003450 <z_cstart+0xac>)
10003400:	9304      	str	r3, [sp, #16]
10003402:	00d2      	lsls	r2, r2, #3
10003404:	0033      	movs	r3, r6
10003406:	0020      	movs	r0, r4
10003408:	9503      	str	r5, [sp, #12]
1000340a:	9502      	str	r5, [sp, #8]
1000340c:	9501      	str	r5, [sp, #4]
1000340e:	9500      	str	r5, [sp, #0]
10003410:	f000 f820 	bl	10003454 <z_setup_new_thread>
10003414:	2204      	movs	r2, #4
10003416:	0007      	movs	r7, r0
10003418:	7b63      	ldrb	r3, [r4, #13]
	z_ready_thread(&z_main_thread);
1000341a:	0020      	movs	r0, r4
1000341c:	4393      	bics	r3, r2
1000341e:	7363      	strb	r3, [r4, #13]
10003420:	f001 f82d 	bl	1000447e <z_ready_thread>
	z_init_cpu(0);
10003424:	0028      	movs	r0, r5
10003426:	f7ff ff89 	bl	1000333c <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
1000342a:	0032      	movs	r2, r6
1000342c:	0039      	movs	r1, r7
1000342e:	0020      	movs	r0, r4
10003430:	f7ff f954 	bl	100026dc <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
10003434:	200009a0 	.word	0x200009a0
10003438:	e000ed00 	.word	0xe000ed00
1000343c:	ff00ffff 	.word	0xff00ffff
10003440:	20000160 	.word	0x20000160
10003444:	200000a0 	.word	0x200000a0
10003448:	10004874 	.word	0x10004874
1000344c:	100032f1 	.word	0x100032f1
10003450:	20000aa0 	.word	0x20000aa0

10003454 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
10003454:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
10003456:	0004      	movs	r4, r0
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
10003458:	3058      	adds	r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
1000345a:	65a0      	str	r0, [r4, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
1000345c:	65e0      	str	r0, [r4, #92]	; 0x5c
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
1000345e:	980c      	ldr	r0, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
10003460:	2600      	movs	r6, #0
	thread_base->user_options = (uint8_t)options;
10003462:	7320      	strb	r0, [r4, #12]
	thread_base->thread_state = (uint8_t)initial_state;
10003464:	2004      	movs	r0, #4
10003466:	7360      	strb	r0, [r4, #13]

	thread_base->prio = priority;
10003468:	980b      	ldr	r0, [sp, #44]	; 0x2c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
1000346a:	3207      	adds	r2, #7
	thread_base->prio = priority;
1000346c:	73a0      	strb	r0, [r4, #14]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
1000346e:	2007      	movs	r0, #7
10003470:	4382      	bics	r2, r0
	stack_ptr = (char *)stack + stack_obj_size;
10003472:	188d      	adds	r5, r1, r2
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
10003474:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	thread_base->pended_on = NULL;
10003476:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
10003478:	73e6      	strb	r6, [r4, #15]
 * @param node the node
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
1000347a:	61a6      	str	r6, [r4, #24]
	node->prev = NULL;
1000347c:	61e6      	str	r6, [r4, #28]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
1000347e:	9202      	str	r2, [sp, #8]
10003480:	9a09      	ldr	r2, [sp, #36]	; 0x24
10003482:	0020      	movs	r0, r4
10003484:	9201      	str	r2, [sp, #4]
10003486:	9a08      	ldr	r2, [sp, #32]
10003488:	9200      	str	r2, [sp, #0]
1000348a:	002a      	movs	r2, r5
1000348c:	f7ff f910 	bl	100026b0 <arch_new_thread>
	if (!_current) {
10003490:	4b04      	ldr	r3, [pc, #16]	; (100034a4 <z_setup_new_thread+0x50>)
	new_thread->init_data = NULL;
10003492:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
10003494:	689b      	ldr	r3, [r3, #8]
10003496:	42b3      	cmp	r3, r6
10003498:	d000      	beq.n	1000349c <z_setup_new_thread+0x48>
	new_thread->resource_pool = _current->resource_pool;
1000349a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
}
1000349c:	0028      	movs	r0, r5
1000349e:	6663      	str	r3, [r4, #100]	; 0x64
100034a0:	b004      	add	sp, #16
100034a2:	bd70      	pop	{r4, r5, r6, pc}
100034a4:	20000160 	.word	0x20000160

100034a8 <z_init_static_threads>:
{
100034a8:	b570      	push	{r4, r5, r6, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
100034aa:	4c20      	ldr	r4, [pc, #128]	; (1000352c <z_init_static_threads+0x84>)
{
100034ac:	b086      	sub	sp, #24
100034ae:	0026      	movs	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
100034b0:	4d1f      	ldr	r5, [pc, #124]	; (10003530 <z_init_static_threads+0x88>)
100034b2:	42ac      	cmp	r4, r5
100034b4:	d308      	bcc.n	100034c8 <z_init_static_threads+0x20>
	k_sched_lock();
100034b6:	f000 f9b9 	bl	1000382c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
100034ba:	0034      	movs	r4, r6
100034bc:	42ac      	cmp	r4, r5
100034be:	d319      	bcc.n	100034f4 <z_init_static_threads+0x4c>
	k_sched_unlock();
100034c0:	f000 f9c4 	bl	1000384c <k_sched_unlock>
}
100034c4:	b006      	add	sp, #24
100034c6:	bd70      	pop	{r4, r5, r6, pc}
		z_setup_new_thread(
100034c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
100034ca:	9305      	str	r3, [sp, #20]
100034cc:	6a23      	ldr	r3, [r4, #32]
100034ce:	9304      	str	r3, [sp, #16]
100034d0:	69e3      	ldr	r3, [r4, #28]
100034d2:	9303      	str	r3, [sp, #12]
100034d4:	69a3      	ldr	r3, [r4, #24]
100034d6:	9302      	str	r3, [sp, #8]
100034d8:	6963      	ldr	r3, [r4, #20]
100034da:	9301      	str	r3, [sp, #4]
100034dc:	6923      	ldr	r3, [r4, #16]
100034de:	9300      	str	r3, [sp, #0]
100034e0:	68e3      	ldr	r3, [r4, #12]
100034e2:	68a2      	ldr	r2, [r4, #8]
100034e4:	6861      	ldr	r1, [r4, #4]
100034e6:	6820      	ldr	r0, [r4, #0]
100034e8:	f7ff ffb4 	bl	10003454 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
100034ec:	6823      	ldr	r3, [r4, #0]
100034ee:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
100034f0:	3430      	adds	r4, #48	; 0x30
100034f2:	e7dd      	b.n	100034b0 <z_init_static_threads+0x8>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
100034f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
100034f6:	1c5a      	adds	r2, r3, #1
100034f8:	d00f      	beq.n	1000351a <z_init_static_threads+0x72>
					    K_MSEC(thread_data->init_delay));
100034fa:	43d8      	mvns	r0, r3
100034fc:	17c0      	asrs	r0, r0, #31
100034fe:	4018      	ands	r0, r3
		}
	} else if (mul_ratio) {
		if (result32) {
			return ((uint32_t)t) * (to_hz / from_hz);
		} else {
			return t * ((uint64_t)to_hz / from_hz);
10003500:	220a      	movs	r2, #10
10003502:	2300      	movs	r3, #0
10003504:	17c1      	asrs	r1, r0, #31
10003506:	f7fe fb23 	bl	10001b50 <__aeabi_lmul>
			schedule_new_thread(thread_data->init_thread,
1000350a:	6826      	ldr	r6, [r4, #0]
1000350c:	000b      	movs	r3, r1
1000350e:	0002      	movs	r2, r0
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
10003510:	4301      	orrs	r1, r0
10003512:	d104      	bne.n	1000351e <z_init_static_threads+0x76>
	z_sched_start(thread);
10003514:	0030      	movs	r0, r6
10003516:	f000 f943 	bl	100037a0 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
1000351a:	3430      	adds	r4, #48	; 0x30
1000351c:	e7ce      	b.n	100034bc <z_init_static_threads+0x14>

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
1000351e:	0030      	movs	r0, r6
10003520:	4904      	ldr	r1, [pc, #16]	; (10003534 <z_init_static_threads+0x8c>)
10003522:	3018      	adds	r0, #24
10003524:	f000 fb20 	bl	10003b68 <z_add_timeout>
10003528:	e7f7      	b.n	1000351a <z_init_static_threads+0x72>
1000352a:	46c0      	nop			; (mov r8, r8)
1000352c:	1000468c 	.word	0x1000468c
10003530:	1000468c 	.word	0x1000468c
10003534:	10004447 	.word	0x10004447

10003538 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
10003538:	b570      	push	{r4, r5, r6, lr}
	int ret = slice_ticks;
1000353a:	4d07      	ldr	r5, [pc, #28]	; (10003558 <z_reset_time_slice+0x20>)
1000353c:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
1000353e:	2c00      	cmp	r4, #0
10003540:	d008      	beq.n	10003554 <z_reset_time_slice+0x1c>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
10003542:	f7ff fc29 	bl	10002d98 <sys_clock_elapsed>
10003546:	4b05      	ldr	r3, [pc, #20]	; (1000355c <z_reset_time_slice+0x24>)
10003548:	1824      	adds	r4, r4, r0
		z_set_timeout_expiry(slice_time(curr), false);
1000354a:	2100      	movs	r1, #0
1000354c:	6828      	ldr	r0, [r5, #0]
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
1000354e:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
10003550:	f000 ffc9 	bl	100044e6 <z_set_timeout_expiry>
	}
}
10003554:	bd70      	pop	{r4, r5, r6, pc}
10003556:	46c0      	nop			; (mov r8, r8)
10003558:	2000018c 	.word	0x2000018c
1000355c:	20000160 	.word	0x20000160

10003560 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
10003560:	b570      	push	{r4, r5, r6, lr}
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
10003562:	4d0e      	ldr	r5, [pc, #56]	; (1000359c <update_cache+0x3c>)
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
10003564:	4b0e      	ldr	r3, [pc, #56]	; (100035a0 <update_cache+0x40>)
	return list->head == list;
10003566:	69ec      	ldr	r4, [r5, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10003568:	429c      	cmp	r4, r3
1000356a:	d001      	beq.n	10003570 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
1000356c:	2c00      	cmp	r4, #0
1000356e:	d100      	bne.n	10003572 <update_cache+0x12>
10003570:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
10003572:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
10003574:	2800      	cmp	r0, #0
10003576:	d108      	bne.n	1000358a <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
10003578:	7b5a      	ldrb	r2, [r3, #13]
1000357a:	06d2      	lsls	r2, r2, #27
1000357c:	d105      	bne.n	1000358a <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
1000357e:	69a2      	ldr	r2, [r4, #24]
10003580:	2a00      	cmp	r2, #0
10003582:	d102      	bne.n	1000358a <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
10003584:	89da      	ldrh	r2, [r3, #14]
10003586:	2a7f      	cmp	r2, #127	; 0x7f
10003588:	d805      	bhi.n	10003596 <update_cache+0x36>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
1000358a:	429c      	cmp	r4, r3
1000358c:	d002      	beq.n	10003594 <update_cache+0x34>
			z_reset_time_slice(thread);
1000358e:	0020      	movs	r0, r4
10003590:	f7ff ffd2 	bl	10003538 <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
10003594:	0023      	movs	r3, r4
10003596:	61ab      	str	r3, [r5, #24]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
10003598:	bd70      	pop	{r4, r5, r6, pc}
1000359a:	46c0      	nop			; (mov r8, r8)
1000359c:	20000160 	.word	0x20000160
100035a0:	2000017c 	.word	0x2000017c

100035a4 <move_thread_to_end_of_prio_q>:
	if (z_is_thread_queued(thread)) {
100035a4:	220d      	movs	r2, #13
{
100035a6:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
100035a8:	5682      	ldrsb	r2, [r0, r2]
{
100035aa:	0004      	movs	r4, r0
	return (thread->base.thread_state & state) != 0U;
100035ac:	7b43      	ldrb	r3, [r0, #13]
	if (z_is_thread_queued(thread)) {
100035ae:	2a00      	cmp	r2, #0
100035b0:	da04      	bge.n	100035bc <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
100035b2:	227f      	movs	r2, #127	; 0x7f
100035b4:	4013      	ands	r3, r2
100035b6:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
100035b8:	f000 ff32 	bl	10004420 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
100035bc:	2380      	movs	r3, #128	; 0x80
100035be:	7b62      	ldrb	r2, [r4, #13]
100035c0:	425b      	negs	r3, r3
100035c2:	4313      	orrs	r3, r2
	return list->head == list;
100035c4:	4a13      	ldr	r2, [pc, #76]	; (10003614 <move_thread_to_end_of_prio_q+0x70>)
100035c6:	7363      	strb	r3, [r4, #13]
100035c8:	69d3      	ldr	r3, [r2, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
100035ca:	4813      	ldr	r0, [pc, #76]	; (10003618 <move_thread_to_end_of_prio_q+0x74>)
100035cc:	4283      	cmp	r3, r0
100035ce:	d100      	bne.n	100035d2 <move_thread_to_end_of_prio_q+0x2e>
100035d0:	2300      	movs	r3, #0
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
100035d2:	6a11      	ldr	r1, [r2, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
100035d4:	2b00      	cmp	r3, #0
100035d6:	d104      	bne.n	100035e2 <move_thread_to_end_of_prio_q+0x3e>

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
100035d8:	6020      	str	r0, [r4, #0]
	node->prev = tail;
100035da:	6061      	str	r1, [r4, #4]

	tail->next = node;
100035dc:	600c      	str	r4, [r1, #0]
	list->tail = node;
100035de:	6214      	str	r4, [r2, #32]
}
100035e0:	e00c      	b.n	100035fc <move_thread_to_end_of_prio_q+0x58>
	int32_t b1 = thread_1->base.prio;
100035e2:	250e      	movs	r5, #14
	int32_t b2 = thread_2->base.prio;
100035e4:	260e      	movs	r6, #14
	int32_t b1 = thread_1->base.prio;
100035e6:	5765      	ldrsb	r5, [r4, r5]
	int32_t b2 = thread_2->base.prio;
100035e8:	579e      	ldrsb	r6, [r3, r6]
	if (b1 != b2) {
100035ea:	42b5      	cmp	r5, r6
100035ec:	d00d      	beq.n	1000360a <move_thread_to_end_of_prio_q+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
100035ee:	42ae      	cmp	r6, r5
100035f0:	dd0b      	ble.n	1000360a <move_thread_to_end_of_prio_q+0x66>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
100035f2:	6859      	ldr	r1, [r3, #4]

	node->prev = prev;
	node->next = successor;
100035f4:	6023      	str	r3, [r4, #0]
	node->prev = prev;
100035f6:	6061      	str	r1, [r4, #4]
	prev->next = node;
100035f8:	600c      	str	r4, [r1, #0]
	successor->prev = node;
100035fa:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
100035fc:	6890      	ldr	r0, [r2, #8]
100035fe:	1b00      	subs	r0, r0, r4
10003600:	4243      	negs	r3, r0
10003602:	4158      	adcs	r0, r3
10003604:	f7ff ffac 	bl	10003560 <update_cache>
}
10003608:	bd70      	pop	{r4, r5, r6, pc}
	return (node == list->tail) ? NULL : node->next;
1000360a:	4299      	cmp	r1, r3
1000360c:	d0e4      	beq.n	100035d8 <move_thread_to_end_of_prio_q+0x34>
1000360e:	681b      	ldr	r3, [r3, #0]
10003610:	e7e0      	b.n	100035d4 <move_thread_to_end_of_prio_q+0x30>
10003612:	46c0      	nop			; (mov r8, r8)
10003614:	20000160 	.word	0x20000160
10003618:	2000017c 	.word	0x2000017c

1000361c <ready_thread>:
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
1000361c:	230d      	movs	r3, #13
{
1000361e:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
10003620:	56c3      	ldrsb	r3, [r0, r3]
10003622:	7b41      	ldrb	r1, [r0, #13]
10003624:	2b00      	cmp	r3, #0
10003626:	db26      	blt.n	10003676 <ready_thread+0x5a>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
10003628:	06cb      	lsls	r3, r1, #27
1000362a:	d124      	bne.n	10003676 <ready_thread+0x5a>
	return node->next != NULL;
1000362c:	6983      	ldr	r3, [r0, #24]
1000362e:	2b00      	cmp	r3, #0
10003630:	d121      	bne.n	10003676 <ready_thread+0x5a>
	thread->base.thread_state |= _THREAD_QUEUED;
10003632:	2280      	movs	r2, #128	; 0x80
10003634:	4252      	negs	r2, r2
10003636:	430a      	orrs	r2, r1
10003638:	7342      	strb	r2, [r0, #13]
	return list->head == list;
1000363a:	4a11      	ldr	r2, [pc, #68]	; (10003680 <ready_thread+0x64>)
	return sys_dlist_is_empty(list) ? NULL : list->head;
1000363c:	4c11      	ldr	r4, [pc, #68]	; (10003684 <ready_thread+0x68>)
	return list->head == list;
1000363e:	69d1      	ldr	r1, [r2, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10003640:	42a1      	cmp	r1, r4
10003642:	d000      	beq.n	10003646 <ready_thread+0x2a>
10003644:	000b      	movs	r3, r1
	return (node == list->tail) ? NULL : node->next;
10003646:	6a11      	ldr	r1, [r2, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
10003648:	2b00      	cmp	r3, #0
1000364a:	d104      	bne.n	10003656 <ready_thread+0x3a>
	node->next = list;
1000364c:	6004      	str	r4, [r0, #0]
	node->prev = tail;
1000364e:	6041      	str	r1, [r0, #4]
	tail->next = node;
10003650:	6008      	str	r0, [r1, #0]
	list->tail = node;
10003652:	6210      	str	r0, [r2, #32]
}
10003654:	e00c      	b.n	10003670 <ready_thread+0x54>
	int32_t b1 = thread_1->base.prio;
10003656:	250e      	movs	r5, #14
	int32_t b2 = thread_2->base.prio;
10003658:	260e      	movs	r6, #14
	int32_t b1 = thread_1->base.prio;
1000365a:	5745      	ldrsb	r5, [r0, r5]
	int32_t b2 = thread_2->base.prio;
1000365c:	579e      	ldrsb	r6, [r3, r6]
	if (b1 != b2) {
1000365e:	42b5      	cmp	r5, r6
10003660:	d00a      	beq.n	10003678 <ready_thread+0x5c>
		if (z_sched_prio_cmp(thread, t) > 0) {
10003662:	42ae      	cmp	r6, r5
10003664:	dd08      	ble.n	10003678 <ready_thread+0x5c>
	sys_dnode_t *const prev = successor->prev;
10003666:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
10003668:	6003      	str	r3, [r0, #0]
	node->prev = prev;
1000366a:	6042      	str	r2, [r0, #4]
	prev->next = node;
1000366c:	6010      	str	r0, [r2, #0]
	successor->prev = node;
1000366e:	6058      	str	r0, [r3, #4]
		update_cache(0);
10003670:	2000      	movs	r0, #0
10003672:	f7ff ff75 	bl	10003560 <update_cache>
}
10003676:	bd70      	pop	{r4, r5, r6, pc}
	return (node == list->tail) ? NULL : node->next;
10003678:	428b      	cmp	r3, r1
1000367a:	d0e7      	beq.n	1000364c <ready_thread+0x30>
1000367c:	681b      	ldr	r3, [r3, #0]
1000367e:	e7e3      	b.n	10003648 <ready_thread+0x2c>
10003680:	20000160 	.word	0x20000160
10003684:	2000017c 	.word	0x2000017c

10003688 <unready_thread>:
	if (z_is_thread_queued(thread)) {
10003688:	220d      	movs	r2, #13
{
1000368a:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
1000368c:	5682      	ldrsb	r2, [r0, r2]
{
1000368e:	0004      	movs	r4, r0
	return (thread->base.thread_state & state) != 0U;
10003690:	7b43      	ldrb	r3, [r0, #13]
	if (z_is_thread_queued(thread)) {
10003692:	2a00      	cmp	r2, #0
10003694:	da04      	bge.n	100036a0 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
10003696:	227f      	movs	r2, #127	; 0x7f
10003698:	4013      	ands	r3, r2
1000369a:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
1000369c:	f000 fec0 	bl	10004420 <sys_dlist_remove>
	update_cache(thread == _current);
100036a0:	4b03      	ldr	r3, [pc, #12]	; (100036b0 <unready_thread+0x28>)
100036a2:	6898      	ldr	r0, [r3, #8]
100036a4:	1b00      	subs	r0, r0, r4
100036a6:	4243      	negs	r3, r0
100036a8:	4158      	adcs	r0, r3
100036aa:	f7ff ff59 	bl	10003560 <update_cache>
}
100036ae:	bd10      	pop	{r4, pc}
100036b0:	20000160 	.word	0x20000160

100036b4 <k_sched_time_slice_set>:
{
100036b4:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
100036b6:	f3ef 8410 	mrs	r4, PRIMASK
100036ba:	b672      	cpsid	i
			return ((uint32_t)t) * (to_hz / from_hz);
100036bc:	230a      	movs	r3, #10
100036be:	4343      	muls	r3, r0
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
100036c0:	2800      	cmp	r0, #0
100036c2:	dd02      	ble.n	100036ca <k_sched_time_slice_set+0x16>
			slice_ticks = MAX(2, slice_ticks);
100036c4:	2b02      	cmp	r3, #2
100036c6:	da00      	bge.n	100036ca <k_sched_time_slice_set+0x16>
100036c8:	2302      	movs	r3, #2
		_current_cpu->slice_ticks = 0;
100036ca:	2000      	movs	r0, #0
100036cc:	4a07      	ldr	r2, [pc, #28]	; (100036ec <k_sched_time_slice_set+0x38>)
100036ce:	6110      	str	r0, [r2, #16]
		slice_ticks = k_ms_to_ticks_ceil32(slice);
100036d0:	4807      	ldr	r0, [pc, #28]	; (100036f0 <k_sched_time_slice_set+0x3c>)
100036d2:	6003      	str	r3, [r0, #0]
		slice_max_prio = prio;
100036d4:	4b07      	ldr	r3, [pc, #28]	; (100036f4 <k_sched_time_slice_set+0x40>)
		z_reset_time_slice(_current);
100036d6:	6890      	ldr	r0, [r2, #8]
		slice_max_prio = prio;
100036d8:	6019      	str	r1, [r3, #0]
		z_reset_time_slice(_current);
100036da:	f7ff ff2d 	bl	10003538 <z_reset_time_slice>
	if (key != 0U) {
100036de:	2c00      	cmp	r4, #0
100036e0:	d102      	bne.n	100036e8 <k_sched_time_slice_set+0x34>
	__asm__ volatile(
100036e2:	b662      	cpsie	i
100036e4:	f3bf 8f6f 	isb	sy
}
100036e8:	bd10      	pop	{r4, pc}
100036ea:	46c0      	nop			; (mov r8, r8)
100036ec:	20000160 	.word	0x20000160
100036f0:	2000018c 	.word	0x2000018c
100036f4:	20000188 	.word	0x20000188

100036f8 <z_time_slice>:
{
100036f8:	b570      	push	{r4, r5, r6, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
100036fa:	f3ef 8510 	mrs	r5, PRIMASK
100036fe:	b672      	cpsid	i
	if (pending_current == _current) {
10003700:	4b17      	ldr	r3, [pc, #92]	; (10003760 <z_time_slice+0x68>)
10003702:	4a18      	ldr	r2, [pc, #96]	; (10003764 <z_time_slice+0x6c>)
10003704:	689c      	ldr	r4, [r3, #8]
10003706:	6811      	ldr	r1, [r2, #0]
10003708:	428c      	cmp	r4, r1
1000370a:	d108      	bne.n	1000371e <z_time_slice+0x26>
	z_reset_time_slice(curr);
1000370c:	0020      	movs	r0, r4
1000370e:	f7ff ff13 	bl	10003538 <z_reset_time_slice>
	if (key != 0U) {
10003712:	2d00      	cmp	r5, #0
10003714:	d102      	bne.n	1000371c <z_time_slice+0x24>
	__asm__ volatile(
10003716:	b662      	cpsie	i
10003718:	f3bf 8f6f 	isb	sy
}
1000371c:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
1000371e:	2100      	movs	r1, #0
10003720:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
10003722:	4a11      	ldr	r2, [pc, #68]	; (10003768 <z_time_slice+0x70>)
	if (slice_time(_current) && sliceable(_current)) {
10003724:	6812      	ldr	r2, [r2, #0]
10003726:	428a      	cmp	r2, r1
10003728:	d018      	beq.n	1000375c <z_time_slice+0x64>
		&& !z_is_idle_thread_object(thread);
1000372a:	89e2      	ldrh	r2, [r4, #14]
1000372c:	2a7f      	cmp	r2, #127	; 0x7f
1000372e:	d815      	bhi.n	1000375c <z_time_slice+0x64>
		&& !z_is_thread_prevented_from_running(thread)
10003730:	7b62      	ldrb	r2, [r4, #13]
10003732:	06d2      	lsls	r2, r2, #27
10003734:	d112      	bne.n	1000375c <z_time_slice+0x64>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
10003736:	210e      	movs	r1, #14
10003738:	4a0c      	ldr	r2, [pc, #48]	; (1000376c <z_time_slice+0x74>)
1000373a:	5661      	ldrsb	r1, [r4, r1]
1000373c:	6812      	ldr	r2, [r2, #0]
1000373e:	4291      	cmp	r1, r2
10003740:	db0c      	blt.n	1000375c <z_time_slice+0x64>
		&& !z_is_idle_thread_object(thread);
10003742:	4a0b      	ldr	r2, [pc, #44]	; (10003770 <z_time_slice+0x78>)
10003744:	4294      	cmp	r4, r2
10003746:	d009      	beq.n	1000375c <z_time_slice+0x64>
		if (ticks >= _current_cpu->slice_ticks) {
10003748:	691a      	ldr	r2, [r3, #16]
1000374a:	4282      	cmp	r2, r0
1000374c:	dc03      	bgt.n	10003756 <z_time_slice+0x5e>
		move_thread_to_end_of_prio_q(curr);
1000374e:	0020      	movs	r0, r4
10003750:	f7ff ff28 	bl	100035a4 <move_thread_to_end_of_prio_q>
10003754:	e7da      	b.n	1000370c <z_time_slice+0x14>
			_current_cpu->slice_ticks -= ticks;
10003756:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
10003758:	611a      	str	r2, [r3, #16]
1000375a:	e7da      	b.n	10003712 <z_time_slice+0x1a>
1000375c:	2200      	movs	r2, #0
1000375e:	e7fb      	b.n	10003758 <z_time_slice+0x60>
10003760:	20000160 	.word	0x20000160
10003764:	20000184 	.word	0x20000184
10003768:	2000018c 	.word	0x2000018c
1000376c:	20000188 	.word	0x20000188
10003770:	20000030 	.word	0x20000030

10003774 <z_reschedule>:
{
10003774:	b510      	push	{r4, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
10003776:	2900      	cmp	r1, #0
10003778:	d10a      	bne.n	10003790 <z_reschedule+0x1c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
1000377a:	f3ef 8005 	mrs	r0, IPSR
1000377e:	2800      	cmp	r0, #0
10003780:	d107      	bne.n	10003792 <z_reschedule+0x1e>
	return new_thread != _current;
10003782:	4b06      	ldr	r3, [pc, #24]	; (1000379c <z_reschedule+0x28>)
	if (resched(key.key) && need_swap()) {
10003784:	689a      	ldr	r2, [r3, #8]
10003786:	699b      	ldr	r3, [r3, #24]
10003788:	429a      	cmp	r2, r3
1000378a:	d002      	beq.n	10003792 <z_reschedule+0x1e>
	ret = arch_swap(key);
1000378c:	f7fe ff36 	bl	100025fc <arch_swap>
}
10003790:	bd10      	pop	{r4, pc}
10003792:	b662      	cpsie	i
10003794:	f3bf 8f6f 	isb	sy
10003798:	e7fa      	b.n	10003790 <z_reschedule+0x1c>
1000379a:	46c0      	nop			; (mov r8, r8)
1000379c:	20000160 	.word	0x20000160

100037a0 <z_sched_start>:
{
100037a0:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
100037a2:	f3ef 8410 	mrs	r4, PRIMASK
100037a6:	b672      	cpsid	i
	if (z_has_thread_started(thread)) {
100037a8:	2204      	movs	r2, #4
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
100037aa:	7b43      	ldrb	r3, [r0, #13]
100037ac:	4213      	tst	r3, r2
100037ae:	d105      	bne.n	100037bc <z_sched_start+0x1c>
	if (key != 0U) {
100037b0:	2c00      	cmp	r4, #0
100037b2:	d102      	bne.n	100037ba <z_sched_start+0x1a>
	__asm__ volatile(
100037b4:	b662      	cpsie	i
100037b6:	f3bf 8f6f 	isb	sy
}
100037ba:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
100037bc:	4393      	bics	r3, r2
100037be:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
100037c0:	f7ff ff2c 	bl	1000361c <ready_thread>
	z_reschedule(&sched_spinlock, key);
100037c4:	0021      	movs	r1, r4
100037c6:	4802      	ldr	r0, [pc, #8]	; (100037d0 <z_sched_start+0x30>)
100037c8:	f7ff ffd4 	bl	10003774 <z_reschedule>
100037cc:	e7f5      	b.n	100037ba <z_sched_start+0x1a>
100037ce:	46c0      	nop			; (mov r8, r8)
100037d0:	20000199 	.word	0x20000199

100037d4 <z_impl_k_thread_suspend>:
{
100037d4:	b570      	push	{r4, r5, r6, lr}
100037d6:	0004      	movs	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
100037d8:	3018      	adds	r0, #24
100037da:	f000 fe71 	bl	100044c0 <z_abort_timeout>
	__asm__ volatile("mrs %0, PRIMASK;"
100037de:	f3ef 8610 	mrs	r6, PRIMASK
100037e2:	b672      	cpsid	i
		if (z_is_thread_queued(thread)) {
100037e4:	220d      	movs	r2, #13
100037e6:	56a2      	ldrsb	r2, [r4, r2]
	return (thread->base.thread_state & state) != 0U;
100037e8:	7b63      	ldrb	r3, [r4, #13]
100037ea:	2a00      	cmp	r2, #0
100037ec:	da05      	bge.n	100037fa <z_impl_k_thread_suspend+0x26>
	thread->base.thread_state &= ~_THREAD_QUEUED;
100037ee:	227f      	movs	r2, #127	; 0x7f
100037f0:	4013      	ands	r3, r2
	sys_dlist_remove(&thread->base.qnode_dlist);
100037f2:	0020      	movs	r0, r4
	thread->base.thread_state &= ~_THREAD_QUEUED;
100037f4:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
100037f6:	f000 fe13 	bl	10004420 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_SUSPENDED;
100037fa:	2310      	movs	r3, #16
		update_cache(thread == _current);
100037fc:	4d0a      	ldr	r5, [pc, #40]	; (10003828 <z_impl_k_thread_suspend+0x54>)
100037fe:	7b62      	ldrb	r2, [r4, #13]
10003800:	68a8      	ldr	r0, [r5, #8]
10003802:	4313      	orrs	r3, r2
10003804:	1b00      	subs	r0, r0, r4
10003806:	7363      	strb	r3, [r4, #13]
10003808:	4243      	negs	r3, r0
1000380a:	4158      	adcs	r0, r3
1000380c:	f7ff fea8 	bl	10003560 <update_cache>
	if (key != 0U) {
10003810:	2e00      	cmp	r6, #0
10003812:	d102      	bne.n	1000381a <z_impl_k_thread_suspend+0x46>
	__asm__ volatile(
10003814:	b662      	cpsie	i
10003816:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
1000381a:	68ab      	ldr	r3, [r5, #8]
1000381c:	42a3      	cmp	r3, r4
1000381e:	d101      	bne.n	10003824 <z_impl_k_thread_suspend+0x50>
		z_reschedule_unlocked();
10003820:	f000 fe47 	bl	100044b2 <z_reschedule_unlocked>
}
10003824:	bd70      	pop	{r4, r5, r6, pc}
10003826:	46c0      	nop			; (mov r8, r8)
10003828:	20000160 	.word	0x20000160

1000382c <k_sched_lock>:
	__asm__ volatile("mrs %0, PRIMASK;"
1000382c:	f3ef 8110 	mrs	r1, PRIMASK
10003830:	b672      	cpsid	i
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
10003832:	4b05      	ldr	r3, [pc, #20]	; (10003848 <k_sched_lock+0x1c>)
10003834:	689a      	ldr	r2, [r3, #8]
10003836:	7bd3      	ldrb	r3, [r2, #15]
10003838:	3b01      	subs	r3, #1
1000383a:	73d3      	strb	r3, [r2, #15]
	if (key != 0U) {
1000383c:	2900      	cmp	r1, #0
1000383e:	d102      	bne.n	10003846 <k_sched_lock+0x1a>
	__asm__ volatile(
10003840:	b662      	cpsie	i
10003842:	f3bf 8f6f 	isb	sy
}
10003846:	4770      	bx	lr
10003848:	20000160 	.word	0x20000160

1000384c <k_sched_unlock>:
{
1000384c:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
1000384e:	f3ef 8410 	mrs	r4, PRIMASK
10003852:	b672      	cpsid	i
		++_current->base.sched_locked;
10003854:	4b07      	ldr	r3, [pc, #28]	; (10003874 <k_sched_unlock+0x28>)
		update_cache(0);
10003856:	2000      	movs	r0, #0
		++_current->base.sched_locked;
10003858:	689a      	ldr	r2, [r3, #8]
1000385a:	7bd3      	ldrb	r3, [r2, #15]
1000385c:	3301      	adds	r3, #1
1000385e:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
10003860:	f7ff fe7e 	bl	10003560 <update_cache>
	if (key != 0U) {
10003864:	2c00      	cmp	r4, #0
10003866:	d102      	bne.n	1000386e <k_sched_unlock+0x22>
	__asm__ volatile(
10003868:	b662      	cpsie	i
1000386a:	f3bf 8f6f 	isb	sy
	z_reschedule_unlocked();
1000386e:	f000 fe20 	bl	100044b2 <z_reschedule_unlocked>
}
10003872:	bd10      	pop	{r4, pc}
10003874:	20000160 	.word	0x20000160

10003878 <z_sched_init>:
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
10003878:	2100      	movs	r1, #0
{
1000387a:	b510      	push	{r4, lr}
	list->head = (sys_dnode_t *)list;
1000387c:	4b03      	ldr	r3, [pc, #12]	; (1000388c <z_sched_init+0x14>)
1000387e:	4a04      	ldr	r2, [pc, #16]	; (10003890 <z_sched_init+0x18>)
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
10003880:	0008      	movs	r0, r1
10003882:	61da      	str	r2, [r3, #28]
	list->tail = (sys_dnode_t *)list;
10003884:	621a      	str	r2, [r3, #32]
10003886:	f7ff ff15 	bl	100036b4 <k_sched_time_slice_set>
		CONFIG_TIMESLICE_PRIORITY);
#endif
}
1000388a:	bd10      	pop	{r4, pc}
1000388c:	20000160 	.word	0x20000160
10003890:	2000017c 	.word	0x2000017c

10003894 <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
10003894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10003896:	f3ef 8510 	mrs	r5, PRIMASK
1000389a:	b672      	cpsid	i
	thread->base.thread_state &= ~_THREAD_QUEUED;
1000389c:	227f      	movs	r2, #127	; 0x7f

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
1000389e:	4c19      	ldr	r4, [pc, #100]	; (10003904 <z_impl_k_yield+0x70>)
100038a0:	68a0      	ldr	r0, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
100038a2:	7b43      	ldrb	r3, [r0, #13]
100038a4:	4013      	ands	r3, r2
100038a6:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
100038a8:	f000 fdba 	bl	10004420 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
100038ac:	2280      	movs	r2, #128	; 0x80
	}
	queue_thread(_current);
100038ae:	68a3      	ldr	r3, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
100038b0:	4252      	negs	r2, r2
100038b2:	7b59      	ldrb	r1, [r3, #13]
	return sys_dlist_is_empty(list) ? NULL : list->head;
100038b4:	4814      	ldr	r0, [pc, #80]	; (10003908 <z_impl_k_yield+0x74>)
100038b6:	430a      	orrs	r2, r1
100038b8:	735a      	strb	r2, [r3, #13]
	return list->head == list;
100038ba:	69e2      	ldr	r2, [r4, #28]
	return sys_dlist_is_empty(list) ? NULL : list->head;
100038bc:	4282      	cmp	r2, r0
100038be:	d100      	bne.n	100038c2 <z_impl_k_yield+0x2e>
100038c0:	2200      	movs	r2, #0
	return (node == list->tail) ? NULL : node->next;
100038c2:	6a21      	ldr	r1, [r4, #32]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
100038c4:	2a00      	cmp	r2, #0
100038c6:	d104      	bne.n	100038d2 <z_impl_k_yield+0x3e>
	node->next = list;
100038c8:	6018      	str	r0, [r3, #0]
	node->prev = tail;
100038ca:	6059      	str	r1, [r3, #4]
	tail->next = node;
100038cc:	600b      	str	r3, [r1, #0]
	list->tail = node;
100038ce:	6223      	str	r3, [r4, #32]
}
100038d0:	e00c      	b.n	100038ec <z_impl_k_yield+0x58>
	int32_t b1 = thread_1->base.prio;
100038d2:	260e      	movs	r6, #14
	int32_t b2 = thread_2->base.prio;
100038d4:	270e      	movs	r7, #14
	int32_t b1 = thread_1->base.prio;
100038d6:	579e      	ldrsb	r6, [r3, r6]
	int32_t b2 = thread_2->base.prio;
100038d8:	57d7      	ldrsb	r7, [r2, r7]
	if (b1 != b2) {
100038da:	42be      	cmp	r6, r7
100038dc:	d00d      	beq.n	100038fa <z_impl_k_yield+0x66>
		if (z_sched_prio_cmp(thread, t) > 0) {
100038de:	42b7      	cmp	r7, r6
100038e0:	dd0b      	ble.n	100038fa <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
100038e2:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
100038e4:	601a      	str	r2, [r3, #0]
	node->prev = prev;
100038e6:	6059      	str	r1, [r3, #4]
	prev->next = node;
100038e8:	600b      	str	r3, [r1, #0]
	successor->prev = node;
100038ea:	6053      	str	r3, [r2, #4]
	update_cache(1);
100038ec:	2001      	movs	r0, #1
100038ee:	f7ff fe37 	bl	10003560 <update_cache>
100038f2:	0028      	movs	r0, r5
100038f4:	f7fe fe82 	bl	100025fc <arch_swap>
	z_swap(&sched_spinlock, key);
}
100038f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
100038fa:	428a      	cmp	r2, r1
100038fc:	d0e4      	beq.n	100038c8 <z_impl_k_yield+0x34>
100038fe:	6812      	ldr	r2, [r2, #0]
10003900:	e7e0      	b.n	100038c4 <z_impl_k_yield+0x30>
10003902:	46c0      	nop			; (mov r8, r8)
10003904:	20000160 	.word	0x20000160
10003908:	2000017c 	.word	0x2000017c

1000390c <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
1000390c:	0003      	movs	r3, r0
{
1000390e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (ticks == 0) {
10003910:	430b      	orrs	r3, r1
{
10003912:	0004      	movs	r4, r0
10003914:	000d      	movs	r5, r1
	if (ticks == 0) {
10003916:	2b00      	cmp	r3, #0
10003918:	d103      	bne.n	10003922 <z_tick_sleep+0x16>
		(void) arch_syscall_invoke0(K_SYSCALL_K_YIELD);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_yield();
1000391a:	f7ff ffbb 	bl	10003894 <z_impl_k_yield>
		k_yield();
		return 0;
1000391e:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
10003920:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
10003922:	1c4b      	adds	r3, r1, #1
10003924:	db2e      	blt.n	10003984 <z_tick_sleep+0x78>
10003926:	1c4b      	adds	r3, r1, #1
10003928:	d101      	bne.n	1000392e <z_tick_sleep+0x22>
1000392a:	1c83      	adds	r3, r0, #2
1000392c:	d32a      	bcc.n	10003984 <z_tick_sleep+0x78>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
1000392e:	f000 fdf1 	bl	10004514 <sys_clock_tick_get_32>
10003932:	1907      	adds	r7, r0, r4
10003934:	f3ef 8310 	mrs	r3, PRIMASK
10003938:	b672      	cpsid	i
	pending_current = _current;
1000393a:	4e14      	ldr	r6, [pc, #80]	; (1000398c <z_tick_sleep+0x80>)
1000393c:	9301      	str	r3, [sp, #4]
1000393e:	68b0      	ldr	r0, [r6, #8]
10003940:	4b13      	ldr	r3, [pc, #76]	; (10003990 <z_tick_sleep+0x84>)
10003942:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
10003944:	f7ff fea0 	bl	10003688 <unready_thread>
	z_add_thread_timeout(_current, timeout);
10003948:	68b0      	ldr	r0, [r6, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
1000394a:	0022      	movs	r2, r4
1000394c:	002b      	movs	r3, r5
1000394e:	4911      	ldr	r1, [pc, #68]	; (10003994 <z_tick_sleep+0x88>)
10003950:	3018      	adds	r0, #24
10003952:	f000 f909 	bl	10003b68 <z_add_timeout>
	thread->base.thread_state |= _THREAD_SUSPENDED;
10003956:	2310      	movs	r3, #16
	z_mark_thread_as_suspended(_current);
10003958:	68b2      	ldr	r2, [r6, #8]
1000395a:	9801      	ldr	r0, [sp, #4]
1000395c:	7b51      	ldrb	r1, [r2, #13]
1000395e:	430b      	orrs	r3, r1
10003960:	7353      	strb	r3, [r2, #13]
10003962:	f7fe fe4b 	bl	100025fc <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
10003966:	f000 fdd5 	bl	10004514 <sys_clock_tick_get_32>
1000396a:	2300      	movs	r3, #0
1000396c:	003a      	movs	r2, r7
1000396e:	0004      	movs	r4, r0
10003970:	001d      	movs	r5, r3
10003972:	1b12      	subs	r2, r2, r4
10003974:	41ab      	sbcs	r3, r5
	if (ticks > 0) {
10003976:	42ab      	cmp	r3, r5
10003978:	dc02      	bgt.n	10003980 <z_tick_sleep+0x74>
1000397a:	d1d0      	bne.n	1000391e <z_tick_sleep+0x12>
1000397c:	42aa      	cmp	r2, r5
1000397e:	d0ce      	beq.n	1000391e <z_tick_sleep+0x12>
		return ticks;
10003980:	0010      	movs	r0, r2
10003982:	e7cd      	b.n	10003920 <z_tick_sleep+0x14>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
10003984:	2702      	movs	r7, #2
10003986:	427f      	negs	r7, r7
10003988:	1b3f      	subs	r7, r7, r4
1000398a:	e7d3      	b.n	10003934 <z_tick_sleep+0x28>
1000398c:	20000160 	.word	0x20000160
10003990:	20000184 	.word	0x20000184
10003994:	10004447 	.word	0x10004447

10003998 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
10003998:	b510      	push	{r4, lr}
1000399a:	000b      	movs	r3, r1
1000399c:	000c      	movs	r4, r1
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
1000399e:	1c42      	adds	r2, r0, #1
100039a0:	d107      	bne.n	100039b2 <z_impl_k_sleep+0x1a>
100039a2:	3301      	adds	r3, #1
100039a4:	d105      	bne.n	100039b2 <z_impl_k_sleep+0x1a>
		k_thread_suspend(_current);
100039a6:	4b07      	ldr	r3, [pc, #28]	; (100039c4 <z_impl_k_sleep+0x2c>)
100039a8:	6898      	ldr	r0, [r3, #8]
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_THREAD_SUSPEND);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_thread_suspend(thread);
100039aa:	f7ff ff13 	bl	100037d4 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
100039ae:	0020      	movs	r0, r4
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
100039b0:	bd10      	pop	{r4, pc}
	ticks = z_tick_sleep(ticks);
100039b2:	0021      	movs	r1, r4
100039b4:	f7ff ffaa 	bl	1000390c <z_tick_sleep>
			return t / ((uint64_t)from_hz / to_hz);
100039b8:	220a      	movs	r2, #10
100039ba:	2300      	movs	r3, #0
	int32_t ret = k_ticks_to_ms_floor64(ticks);
100039bc:	17c1      	asrs	r1, r0, #31
100039be:	f7fc fcab 	bl	10000318 <__aeabi_uldivmod>
	return ret;
100039c2:	e7f5      	b.n	100039b0 <z_impl_k_sleep+0x18>
100039c4:	20000160 	.word	0x20000160

100039c8 <z_impl_z_current_get>:
	 * local interrupts when reading it.
	 */
	unsigned int k = arch_irq_lock();
#endif

	k_tid_t ret = _current_cpu->current;
100039c8:	4b01      	ldr	r3, [pc, #4]	; (100039d0 <z_impl_z_current_get+0x8>)

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
100039ca:	6898      	ldr	r0, [r3, #8]
}
100039cc:	4770      	bx	lr
100039ce:	46c0      	nop			; (mov r8, r8)
100039d0:	20000160 	.word	0x20000160

100039d4 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
100039d4:	b570      	push	{r4, r5, r6, lr}
100039d6:	0004      	movs	r4, r0
100039d8:	f3ef 8610 	mrs	r6, PRIMASK
100039dc:	b672      	cpsid	i
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
100039de:	7b03      	ldrb	r3, [r0, #12]
100039e0:	07db      	lsls	r3, r3, #31
100039e2:	d508      	bpl.n	100039f6 <z_thread_abort+0x22>
	if (key != 0U) {
100039e4:	2e00      	cmp	r6, #0
100039e6:	d102      	bne.n	100039ee <z_thread_abort+0x1a>
	__asm__ volatile(
100039e8:	b662      	cpsie	i
100039ea:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
		k_panic();
100039ee:	2004      	movs	r0, #4
100039f0:	b662      	cpsie	i
100039f2:	df02      	svc	2
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
100039f4:	bd70      	pop	{r4, r5, r6, pc}
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
100039f6:	2308      	movs	r3, #8
100039f8:	7b42      	ldrb	r2, [r0, #13]
100039fa:	421a      	tst	r2, r3
100039fc:	d005      	beq.n	10003a0a <z_thread_abort+0x36>
	if (key != 0U) {
100039fe:	2e00      	cmp	r6, #0
10003a00:	d1f8      	bne.n	100039f4 <z_thread_abort+0x20>
	__asm__ volatile(
10003a02:	b662      	cpsie	i
10003a04:	f3bf 8f6f 	isb	sy
10003a08:	e7f4      	b.n	100039f4 <z_thread_abort+0x20>
		thread->base.thread_state &= ~_THREAD_ABORTING;
10003a0a:	2120      	movs	r1, #32
10003a0c:	0010      	movs	r0, r2
10003a0e:	4388      	bics	r0, r1
10003a10:	0001      	movs	r1, r0
10003a12:	4319      	orrs	r1, r3
		if (z_is_thread_queued(thread)) {
10003a14:	b248      	sxtb	r0, r1
10003a16:	2800      	cmp	r0, #0
10003a18:	db20      	blt.n	10003a5c <z_thread_abort+0x88>
		thread->base.thread_state &= ~_THREAD_ABORTING;
10003a1a:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
10003a1c:	68a3      	ldr	r3, [r4, #8]
10003a1e:	2b00      	cmp	r3, #0
10003a20:	d002      	beq.n	10003a28 <z_thread_abort+0x54>
			unpend_thread_no_timeout(thread);
10003a22:	0020      	movs	r0, r4
10003a24:	f000 fd04 	bl	10004430 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
10003a28:	0020      	movs	r0, r4
10003a2a:	3018      	adds	r0, #24
10003a2c:	f000 fd48 	bl	100044c0 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
10003a30:	0023      	movs	r3, r4
	return list->head == list;
10003a32:	6da5      	ldr	r5, [r4, #88]	; 0x58
10003a34:	3358      	adds	r3, #88	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
10003a36:	429d      	cmp	r5, r3
10003a38:	d001      	beq.n	10003a3e <z_thread_abort+0x6a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
10003a3a:	2d00      	cmp	r5, #0
10003a3c:	d116      	bne.n	10003a6c <z_thread_abort+0x98>
		update_cache(1);
10003a3e:	2001      	movs	r0, #1
10003a40:	f7ff fd8e 	bl	10003560 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
10003a44:	4b10      	ldr	r3, [pc, #64]	; (10003a88 <z_thread_abort+0xb4>)
10003a46:	689b      	ldr	r3, [r3, #8]
10003a48:	42a3      	cmp	r3, r4
10003a4a:	d1d8      	bne.n	100039fe <z_thread_abort+0x2a>
10003a4c:	f3ef 8305 	mrs	r3, IPSR
10003a50:	2b00      	cmp	r3, #0
10003a52:	d1d4      	bne.n	100039fe <z_thread_abort+0x2a>
10003a54:	0030      	movs	r0, r6
10003a56:	f7fe fdd1 	bl	100025fc <arch_swap>
	return ret;
10003a5a:	e7d0      	b.n	100039fe <z_thread_abort+0x2a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
10003a5c:	215f      	movs	r1, #95	; 0x5f
10003a5e:	400a      	ands	r2, r1
10003a60:	4313      	orrs	r3, r2
	sys_dlist_remove(&thread->base.qnode_dlist);
10003a62:	0020      	movs	r0, r4
	thread->base.thread_state &= ~_THREAD_QUEUED;
10003a64:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
10003a66:	f000 fcdb 	bl	10004420 <sys_dlist_remove>
}
10003a6a:	e7d7      	b.n	10003a1c <z_thread_abort+0x48>
		unpend_thread_no_timeout(thread);
10003a6c:	0028      	movs	r0, r5
10003a6e:	f000 fcdf 	bl	10004430 <unpend_thread_no_timeout>
10003a72:	0028      	movs	r0, r5
10003a74:	3018      	adds	r0, #24
10003a76:	f000 fd23 	bl	100044c0 <z_abort_timeout>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
10003a7a:	2300      	movs	r3, #0
		ready_thread(thread);
10003a7c:	0028      	movs	r0, r5
10003a7e:	66eb      	str	r3, [r5, #108]	; 0x6c
10003a80:	f7ff fdcc 	bl	1000361c <ready_thread>
10003a84:	e7d4      	b.n	10003a30 <z_thread_abort+0x5c>
10003a86:	46c0      	nop			; (mov r8, r8)
10003a88:	20000160 	.word	0x20000160

10003a8c <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
10003a8c:	b510      	push	{r4, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
10003a8e:	4806      	ldr	r0, [pc, #24]	; (10003aa8 <z_data_copy+0x1c>)
10003a90:	4a06      	ldr	r2, [pc, #24]	; (10003aac <z_data_copy+0x20>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
10003a92:	4907      	ldr	r1, [pc, #28]	; (10003ab0 <z_data_copy+0x24>)
		       __data_region_end - __data_region_start);
10003a94:	1a12      	subs	r2, r2, r0
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
10003a96:	f000 fcb8 	bl	1000440a <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
10003a9a:	4a06      	ldr	r2, [pc, #24]	; (10003ab4 <z_data_copy+0x28>)
10003a9c:	4906      	ldr	r1, [pc, #24]	; (10003ab8 <z_data_copy+0x2c>)
10003a9e:	4807      	ldr	r0, [pc, #28]	; (10003abc <z_data_copy+0x30>)
10003aa0:	f000 fcb3 	bl	1000440a <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
10003aa4:	bd10      	pop	{r4, pc}
10003aa6:	46c0      	nop			; (mov r8, r8)
10003aa8:	20000000 	.word	0x20000000
10003aac:	20000030 	.word	0x20000030
10003ab0:	100048bc 	.word	0x100048bc
10003ab4:	00000000 	.word	0x00000000
10003ab8:	100048bc 	.word	0x100048bc
10003abc:	20000000 	.word	0x20000000

10003ac0 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
10003ac0:	2000      	movs	r0, #0
{
10003ac2:	b510      	push	{r4, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
10003ac4:	4b03      	ldr	r3, [pc, #12]	; (10003ad4 <elapsed+0x14>)
10003ac6:	681b      	ldr	r3, [r3, #0]
10003ac8:	4283      	cmp	r3, r0
10003aca:	d101      	bne.n	10003ad0 <elapsed+0x10>
10003acc:	f7ff f964 	bl	10002d98 <sys_clock_elapsed>
}
10003ad0:	bd10      	pop	{r4, pc}
10003ad2:	46c0      	nop			; (mov r8, r8)
10003ad4:	20000190 	.word	0x20000190

10003ad8 <next_timeout>:

static int32_t next_timeout(void)
{
10003ad8:	b570      	push	{r4, r5, r6, lr}
	return list->head == list;
10003ada:	4b12      	ldr	r3, [pc, #72]	; (10003b24 <next_timeout+0x4c>)
10003adc:	681e      	ldr	r6, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10003ade:	429e      	cmp	r6, r3
10003ae0:	d10a      	bne.n	10003af8 <next_timeout+0x20>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
10003ae2:	f7ff ffed 	bl	10003ac0 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
10003ae6:	4810      	ldr	r0, [pc, #64]	; (10003b28 <next_timeout+0x50>)
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
10003ae8:	4b10      	ldr	r3, [pc, #64]	; (10003b2c <next_timeout+0x54>)
10003aea:	691b      	ldr	r3, [r3, #16]
10003aec:	2b00      	cmp	r3, #0
10003aee:	d002      	beq.n	10003af6 <next_timeout+0x1e>
10003af0:	4298      	cmp	r0, r3
10003af2:	dd00      	ble.n	10003af6 <next_timeout+0x1e>
10003af4:	0018      	movs	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
10003af6:	bd70      	pop	{r4, r5, r6, pc}
	int32_t ticks_elapsed = elapsed();
10003af8:	f7ff ffe2 	bl	10003ac0 <elapsed>
	if ((to == NULL) ||
10003afc:	2e00      	cmp	r6, #0
10003afe:	d0f2      	beq.n	10003ae6 <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
10003b00:	6932      	ldr	r2, [r6, #16]
10003b02:	6973      	ldr	r3, [r6, #20]
10003b04:	0004      	movs	r4, r0
10003b06:	17c5      	asrs	r5, r0, #31
10003b08:	1b12      	subs	r2, r2, r4
10003b0a:	41ab      	sbcs	r3, r5
	if ((to == NULL) ||
10003b0c:	2b00      	cmp	r3, #0
10003b0e:	dcea      	bgt.n	10003ae6 <next_timeout+0xe>
10003b10:	d103      	bne.n	10003b1a <next_timeout+0x42>
10003b12:	2180      	movs	r1, #128	; 0x80
10003b14:	0609      	lsls	r1, r1, #24
10003b16:	428a      	cmp	r2, r1
10003b18:	d2e5      	bcs.n	10003ae6 <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
10003b1a:	43d8      	mvns	r0, r3
10003b1c:	17c0      	asrs	r0, r0, #31
10003b1e:	4010      	ands	r0, r2
10003b20:	e7e2      	b.n	10003ae8 <next_timeout+0x10>
10003b22:	46c0      	nop			; (mov r8, r8)
10003b24:	20000020 	.word	0x20000020
10003b28:	7fffffff 	.word	0x7fffffff
10003b2c:	20000160 	.word	0x20000160

10003b30 <remove_timeout>:
{
10003b30:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
10003b32:	2800      	cmp	r0, #0
10003b34:	d00e      	beq.n	10003b54 <remove_timeout+0x24>
	return (node == list->tail) ? NULL : node->next;
10003b36:	4b0b      	ldr	r3, [pc, #44]	; (10003b64 <remove_timeout+0x34>)
10003b38:	685b      	ldr	r3, [r3, #4]
10003b3a:	4298      	cmp	r0, r3
10003b3c:	d00a      	beq.n	10003b54 <remove_timeout+0x24>
10003b3e:	6801      	ldr	r1, [r0, #0]
	if (next(t) != NULL) {
10003b40:	2900      	cmp	r1, #0
10003b42:	d007      	beq.n	10003b54 <remove_timeout+0x24>
		next(t)->dticks += t->dticks;
10003b44:	690a      	ldr	r2, [r1, #16]
10003b46:	694b      	ldr	r3, [r1, #20]
10003b48:	6904      	ldr	r4, [r0, #16]
10003b4a:	6945      	ldr	r5, [r0, #20]
10003b4c:	1912      	adds	r2, r2, r4
10003b4e:	416b      	adcs	r3, r5
10003b50:	610a      	str	r2, [r1, #16]
10003b52:	614b      	str	r3, [r1, #20]
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
10003b54:	6803      	ldr	r3, [r0, #0]
	sys_dnode_t *const prev = node->prev;
10003b56:	6842      	ldr	r2, [r0, #4]

	prev->next = next;
10003b58:	6013      	str	r3, [r2, #0]
	next->prev = prev;
10003b5a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
10003b5c:	2300      	movs	r3, #0
10003b5e:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
10003b60:	6043      	str	r3, [r0, #4]
}
10003b62:	bd30      	pop	{r4, r5, pc}
10003b64:	20000020 	.word	0x20000020

10003b68 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
10003b68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10003b6a:	0004      	movs	r4, r0
10003b6c:	0016      	movs	r6, r2
10003b6e:	001f      	movs	r7, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
10003b70:	1c53      	adds	r3, r2, #1
10003b72:	d101      	bne.n	10003b78 <z_add_timeout+0x10>
10003b74:	1c7b      	adds	r3, r7, #1
10003b76:	d05d      	beq.n	10003c34 <z_add_timeout+0xcc>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
10003b78:	60a1      	str	r1, [r4, #8]
	__asm__ volatile("mrs %0, PRIMASK;"
10003b7a:	f3ef 8310 	mrs	r3, PRIMASK
10003b7e:	b672      	cpsid	i
10003b80:	9301      	str	r3, [sp, #4]

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
10003b82:	2f00      	cmp	r7, #0
10003b84:	da23      	bge.n	10003bce <z_add_timeout+0x66>
10003b86:	1c7b      	adds	r3, r7, #1
10003b88:	d101      	bne.n	10003b8e <z_add_timeout+0x26>
10003b8a:	1cb3      	adds	r3, r6, #2
10003b8c:	d81f      	bhi.n	10003bce <z_add_timeout+0x66>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
10003b8e:	4b2e      	ldr	r3, [pc, #184]	; (10003c48 <z_add_timeout+0xe0>)
10003b90:	6818      	ldr	r0, [r3, #0]
10003b92:	6859      	ldr	r1, [r3, #4]
10003b94:	2202      	movs	r2, #2
10003b96:	4252      	negs	r2, r2
10003b98:	17d3      	asrs	r3, r2, #31
10003b9a:	1a12      	subs	r2, r2, r0
10003b9c:	418b      	sbcs	r3, r1
10003b9e:	1b92      	subs	r2, r2, r6
10003ba0:	41bb      	sbcs	r3, r7

			to->dticks = MAX(1, ticks);
10003ba2:	2b00      	cmp	r3, #0
10003ba4:	dc04      	bgt.n	10003bb0 <z_add_timeout+0x48>
10003ba6:	d101      	bne.n	10003bac <z_add_timeout+0x44>
10003ba8:	2a00      	cmp	r2, #0
10003baa:	d101      	bne.n	10003bb0 <z_add_timeout+0x48>
10003bac:	2201      	movs	r2, #1
10003bae:	2300      	movs	r3, #0
	return list->head == list;
10003bb0:	4f26      	ldr	r7, [pc, #152]	; (10003c4c <z_add_timeout+0xe4>)
10003bb2:	6122      	str	r2, [r4, #16]
10003bb4:	6163      	str	r3, [r4, #20]
10003bb6:	683d      	ldr	r5, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10003bb8:	42bd      	cmp	r5, r7
10003bba:	d100      	bne.n	10003bbe <z_add_timeout+0x56>
10003bbc:	2500      	movs	r5, #0
	return (node == list->tail) ? NULL : node->next;
10003bbe:	687e      	ldr	r6, [r7, #4]
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
10003bc0:	2d00      	cmp	r5, #0
10003bc2:	d10f      	bne.n	10003be4 <z_add_timeout+0x7c>
	node->next = list;
10003bc4:	6027      	str	r7, [r4, #0]
	node->prev = tail;
10003bc6:	6066      	str	r6, [r4, #4]
	tail->next = node;
10003bc8:	6034      	str	r4, [r6, #0]
	list->tail = node;
10003bca:	607c      	str	r4, [r7, #4]
}
10003bcc:	e01c      	b.n	10003c08 <z_add_timeout+0xa0>
			to->dticks = timeout.ticks + 1 + elapsed();
10003bce:	f7ff ff77 	bl	10003ac0 <elapsed>
10003bd2:	2201      	movs	r2, #1
10003bd4:	2300      	movs	r3, #0
10003bd6:	1992      	adds	r2, r2, r6
10003bd8:	417b      	adcs	r3, r7
10003bda:	0006      	movs	r6, r0
10003bdc:	17c7      	asrs	r7, r0, #31
10003bde:	1992      	adds	r2, r2, r6
10003be0:	417b      	adcs	r3, r7
10003be2:	e7e5      	b.n	10003bb0 <z_add_timeout+0x48>
			if (t->dticks > to->dticks) {
10003be4:	6928      	ldr	r0, [r5, #16]
10003be6:	6969      	ldr	r1, [r5, #20]
10003be8:	6922      	ldr	r2, [r4, #16]
10003bea:	6963      	ldr	r3, [r4, #20]
10003bec:	4299      	cmp	r1, r3
10003bee:	dc02      	bgt.n	10003bf6 <z_add_timeout+0x8e>
10003bf0:	d121      	bne.n	10003c36 <z_add_timeout+0xce>
10003bf2:	4290      	cmp	r0, r2
10003bf4:	d91f      	bls.n	10003c36 <z_add_timeout+0xce>
				t->dticks -= to->dticks;
10003bf6:	1a80      	subs	r0, r0, r2
10003bf8:	4199      	sbcs	r1, r3
	sys_dnode_t *const prev = successor->prev;
10003bfa:	686b      	ldr	r3, [r5, #4]
10003bfc:	6128      	str	r0, [r5, #16]
10003bfe:	6169      	str	r1, [r5, #20]
	node->prev = prev;
10003c00:	6063      	str	r3, [r4, #4]
	node->next = successor;
10003c02:	6025      	str	r5, [r4, #0]
	prev->next = node;
10003c04:	601c      	str	r4, [r3, #0]
	successor->prev = node;
10003c06:	606c      	str	r4, [r5, #4]
	return list->head == list;
10003c08:	683b      	ldr	r3, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10003c0a:	42bb      	cmp	r3, r7
10003c0c:	d00c      	beq.n	10003c28 <z_add_timeout+0xc0>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
10003c0e:	429c      	cmp	r4, r3
10003c10:	d10a      	bne.n	10003c28 <z_add_timeout+0xc0>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
10003c12:	f7ff ff61 	bl	10003ad8 <next_timeout>

			if (next_time == 0 ||
10003c16:	2800      	cmp	r0, #0
10003c18:	d003      	beq.n	10003c22 <z_add_timeout+0xba>
			    _current_cpu->slice_ticks != next_time) {
10003c1a:	4b0d      	ldr	r3, [pc, #52]	; (10003c50 <z_add_timeout+0xe8>)
			if (next_time == 0 ||
10003c1c:	691b      	ldr	r3, [r3, #16]
10003c1e:	4283      	cmp	r3, r0
10003c20:	d002      	beq.n	10003c28 <z_add_timeout+0xc0>
				sys_clock_set_timeout(next_time, false);
10003c22:	2100      	movs	r1, #0
10003c24:	f7ff f840 	bl	10002ca8 <sys_clock_set_timeout>
	if (key != 0U) {
10003c28:	9b01      	ldr	r3, [sp, #4]
10003c2a:	2b00      	cmp	r3, #0
10003c2c:	d102      	bne.n	10003c34 <z_add_timeout+0xcc>
	__asm__ volatile(
10003c2e:	b662      	cpsie	i
10003c30:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
10003c34:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			to->dticks -= t->dticks;
10003c36:	1a12      	subs	r2, r2, r0
10003c38:	418b      	sbcs	r3, r1
10003c3a:	6122      	str	r2, [r4, #16]
10003c3c:	6163      	str	r3, [r4, #20]
	return (node == list->tail) ? NULL : node->next;
10003c3e:	42b5      	cmp	r5, r6
10003c40:	d0c0      	beq.n	10003bc4 <z_add_timeout+0x5c>
10003c42:	682d      	ldr	r5, [r5, #0]
10003c44:	e7bc      	b.n	10003bc0 <z_add_timeout+0x58>
10003c46:	46c0      	nop			; (mov r8, r8)
10003c48:	20000110 	.word	0x20000110
10003c4c:	20000020 	.word	0x20000020
10003c50:	20000160 	.word	0x20000160

10003c54 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
10003c54:	b5f0      	push	{r4, r5, r6, r7, lr}
10003c56:	b087      	sub	sp, #28
10003c58:	0004      	movs	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
10003c5a:	f7ff fd4d 	bl	100036f8 <z_time_slice>
	__asm__ volatile("mrs %0, PRIMASK;"
10003c5e:	f3ef 8310 	mrs	r3, PRIMASK
10003c62:	b672      	cpsid	i

	/* Note that we need to use the underlying arch-specific lock
	 * implementation.  The "irq_lock()" API in SMP context is
	 * actually a wrapper for a global spinlock!
	 */
	k.key = arch_irq_lock();
10003c64:	9301      	str	r3, [sp, #4]
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
10003c66:	4b2d      	ldr	r3, [pc, #180]	; (10003d1c <sys_clock_announce+0xc8>)

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
10003c68:	4f2d      	ldr	r7, [pc, #180]	; (10003d20 <sys_clock_announce+0xcc>)
	announce_remaining = ticks;
10003c6a:	601c      	str	r4, [r3, #0]
10003c6c:	469c      	mov	ip, r3
		curr_tick += dt;
10003c6e:	6839      	ldr	r1, [r7, #0]
10003c70:	687a      	ldr	r2, [r7, #4]
	return list->head == list;
10003c72:	4b2c      	ldr	r3, [pc, #176]	; (10003d24 <sys_clock_announce+0xd0>)
10003c74:	9102      	str	r1, [sp, #8]
10003c76:	9203      	str	r2, [sp, #12]
10003c78:	681d      	ldr	r5, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
10003c7a:	429d      	cmp	r5, r3
10003c7c:	d011      	beq.n	10003ca2 <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
10003c7e:	2d00      	cmp	r5, #0
10003c80:	d00f      	beq.n	10003ca2 <sys_clock_announce+0x4e>
10003c82:	696a      	ldr	r2, [r5, #20]
10003c84:	692e      	ldr	r6, [r5, #16]
10003c86:	17e3      	asrs	r3, r4, #31
10003c88:	429a      	cmp	r2, r3
10003c8a:	dc02      	bgt.n	10003c92 <sys_clock_announce+0x3e>
10003c8c:	d121      	bne.n	10003cd2 <sys_clock_announce+0x7e>
10003c8e:	42a6      	cmp	r6, r4
10003c90:	d91f      	bls.n	10003cd2 <sys_clock_announce+0x7e>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
10003c92:	0019      	movs	r1, r3
10003c94:	692a      	ldr	r2, [r5, #16]
10003c96:	696b      	ldr	r3, [r5, #20]
10003c98:	0020      	movs	r0, r4
10003c9a:	1a12      	subs	r2, r2, r0
10003c9c:	418b      	sbcs	r3, r1
10003c9e:	612a      	str	r2, [r5, #16]
10003ca0:	616b      	str	r3, [r5, #20]
	}

	curr_tick += announce_remaining;
10003ca2:	9802      	ldr	r0, [sp, #8]
10003ca4:	9903      	ldr	r1, [sp, #12]
10003ca6:	0022      	movs	r2, r4
10003ca8:	17e3      	asrs	r3, r4, #31
10003caa:	1812      	adds	r2, r2, r0
10003cac:	414b      	adcs	r3, r1
	announce_remaining = 0;
10003cae:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
10003cb0:	603a      	str	r2, [r7, #0]
10003cb2:	607b      	str	r3, [r7, #4]
	announce_remaining = 0;
10003cb4:	4663      	mov	r3, ip
10003cb6:	601c      	str	r4, [r3, #0]

	sys_clock_set_timeout(next_timeout(), false);
10003cb8:	f7ff ff0e 	bl	10003ad8 <next_timeout>
10003cbc:	0021      	movs	r1, r4
10003cbe:	f7fe fff3 	bl	10002ca8 <sys_clock_set_timeout>
	if (key != 0U) {
10003cc2:	9b01      	ldr	r3, [sp, #4]
10003cc4:	42a3      	cmp	r3, r4
10003cc6:	d102      	bne.n	10003cce <sys_clock_announce+0x7a>
	__asm__ volatile(
10003cc8:	b662      	cpsie	i
10003cca:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
10003cce:	b007      	add	sp, #28
10003cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		curr_tick += dt;
10003cd2:	17f3      	asrs	r3, r6, #31
10003cd4:	9604      	str	r6, [sp, #16]
10003cd6:	9305      	str	r3, [sp, #20]
10003cd8:	9b04      	ldr	r3, [sp, #16]
10003cda:	9c05      	ldr	r4, [sp, #20]
10003cdc:	9802      	ldr	r0, [sp, #8]
10003cde:	9903      	ldr	r1, [sp, #12]
10003ce0:	18c0      	adds	r0, r0, r3
10003ce2:	4161      	adcs	r1, r4
		t->dticks = 0;
10003ce4:	2300      	movs	r3, #0
10003ce6:	2400      	movs	r4, #0
		curr_tick += dt;
10003ce8:	4a0d      	ldr	r2, [pc, #52]	; (10003d20 <sys_clock_announce+0xcc>)
		t->dticks = 0;
10003cea:	612b      	str	r3, [r5, #16]
10003cec:	616c      	str	r4, [r5, #20]
		curr_tick += dt;
10003cee:	6010      	str	r0, [r2, #0]
10003cf0:	6051      	str	r1, [r2, #4]
		remove_timeout(t);
10003cf2:	0028      	movs	r0, r5
10003cf4:	f7ff ff1c 	bl	10003b30 <remove_timeout>
	if (key != 0U) {
10003cf8:	9b01      	ldr	r3, [sp, #4]
10003cfa:	2b00      	cmp	r3, #0
10003cfc:	d102      	bne.n	10003d04 <sys_clock_announce+0xb0>
	__asm__ volatile(
10003cfe:	b662      	cpsie	i
10003d00:	f3bf 8f6f 	isb	sy
		t->fn(t);
10003d04:	0028      	movs	r0, r5
10003d06:	68ab      	ldr	r3, [r5, #8]
10003d08:	4798      	blx	r3
	__asm__ volatile("mrs %0, PRIMASK;"
10003d0a:	f3ef 8310 	mrs	r3, PRIMASK
10003d0e:	b672      	cpsid	i
10003d10:	9301      	str	r3, [sp, #4]
		announce_remaining -= dt;
10003d12:	4b02      	ldr	r3, [pc, #8]	; (10003d1c <sys_clock_announce+0xc8>)
10003d14:	681c      	ldr	r4, [r3, #0]
10003d16:	1ba4      	subs	r4, r4, r6
10003d18:	e7a5      	b.n	10003c66 <sys_clock_announce+0x12>
10003d1a:	46c0      	nop			; (mov r8, r8)
10003d1c:	20000190 	.word	0x20000190
10003d20:	20000110 	.word	0x20000110
10003d24:	20000020 	.word	0x20000020

10003d28 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
10003d28:	b510      	push	{r4, lr}
10003d2a:	f3ef 8410 	mrs	r4, PRIMASK
10003d2e:	b672      	cpsid	i
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
10003d30:	f7ff fec6 	bl	10003ac0 <elapsed>
10003d34:	0002      	movs	r2, r0
10003d36:	4906      	ldr	r1, [pc, #24]	; (10003d50 <sys_clock_tick_get+0x28>)
10003d38:	17c3      	asrs	r3, r0, #31
10003d3a:	6808      	ldr	r0, [r1, #0]
10003d3c:	6849      	ldr	r1, [r1, #4]
10003d3e:	1880      	adds	r0, r0, r2
10003d40:	4159      	adcs	r1, r3
	if (key != 0U) {
10003d42:	2c00      	cmp	r4, #0
10003d44:	d102      	bne.n	10003d4c <sys_clock_tick_get+0x24>
	__asm__ volatile(
10003d46:	b662      	cpsie	i
10003d48:	f3bf 8f6f 	isb	sy
	}
	return t;
}
10003d4c:	bd10      	pop	{r4, pc}
10003d4e:	46c0      	nop			; (mov r8, r8)
10003d50:	20000110 	.word	0x20000110

10003d54 <boot_banner>:
#else
#define BANNER_VERSION KERNEL_VERSION_STRING
#endif

void boot_banner(void)
{
10003d54:	b510      	push	{r4, lr}
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
10003d56:	4802      	ldr	r0, [pc, #8]	; (10003d60 <boot_banner+0xc>)
10003d58:	f000 f807 	bl	10003d6a <printk>
#endif /* CONFIG_BOOT_BANNER */
}
10003d5c:	bd10      	pop	{r4, pc}
10003d5e:	46c0      	nop			; (mov r8, r8)
10003d60:	10004879 	.word	0x10004879

10003d64 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
10003d64:	4770      	bx	lr

10003d66 <arch_printk_char_out>:
}
10003d66:	2000      	movs	r0, #0
10003d68:	4770      	bx	lr

10003d6a <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
10003d6a:	b40f      	push	{r0, r1, r2, r3}
10003d6c:	b507      	push	{r0, r1, r2, lr}
10003d6e:	a904      	add	r1, sp, #16
10003d70:	c901      	ldmia	r1!, {r0}
	va_list ap;

	va_start(ap, fmt);
10003d72:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
10003d74:	f7fe f846 	bl	10001e04 <vprintk>

	va_end(ap);
}
10003d78:	b003      	add	sp, #12
10003d7a:	bc08      	pop	{r3}
10003d7c:	b004      	add	sp, #16
10003d7e:	4718      	bx	r3

10003d80 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
10003d80:	b510      	push	{r4, lr}
10003d82:	0004      	movs	r4, r0
10003d84:	0008      	movs	r0, r1
10003d86:	0011      	movs	r1, r2
10003d88:	001a      	movs	r2, r3
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
10003d8a:	47a0      	blx	r4
	return z_impl_z_current_get();
10003d8c:	f7ff fe1c 	bl	100039c8 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
10003d90:	f7fe fd4c 	bl	1000282c <z_impl_k_thread_abort>

10003d94 <encode_uint>:
{
10003d94:	b5f0      	push	{r4, r5, r6, r7, lr}
10003d96:	b085      	sub	sp, #20
10003d98:	9001      	str	r0, [sp, #4]
10003d9a:	9303      	str	r3, [sp, #12]
	bool upcase = isupper((int)conv->specifier);
10003d9c:	78d3      	ldrb	r3, [r2, #3]
{
10003d9e:	0015      	movs	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
10003da0:	001a      	movs	r2, r3
10003da2:	3a41      	subs	r2, #65	; 0x41
10003da4:	000f      	movs	r7, r1
	switch (specifier) {
10003da6:	2408      	movs	r4, #8
10003da8:	9202      	str	r2, [sp, #8]
10003daa:	2b6f      	cmp	r3, #111	; 0x6f
10003dac:	d00a      	beq.n	10003dc4 <encode_uint+0x30>
10003dae:	d804      	bhi.n	10003dba <encode_uint+0x26>
		return 16;
10003db0:	1924      	adds	r4, r4, r4
	switch (specifier) {
10003db2:	2b58      	cmp	r3, #88	; 0x58
10003db4:	d006      	beq.n	10003dc4 <encode_uint+0x30>
		return 10;
10003db6:	3c06      	subs	r4, #6
10003db8:	e004      	b.n	10003dc4 <encode_uint+0x30>
	switch (specifier) {
10003dba:	2208      	movs	r2, #8
		return 16;
10003dbc:	2410      	movs	r4, #16
	switch (specifier) {
10003dbe:	4393      	bics	r3, r2
10003dc0:	2b70      	cmp	r3, #112	; 0x70
10003dc2:	d1f8      	bne.n	10003db6 <encode_uint+0x22>
	char *bp = bps + (bpe - bps);
10003dc4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
10003dc6:	0022      	movs	r2, r4
10003dc8:	2300      	movs	r3, #0
10003dca:	0039      	movs	r1, r7
10003dcc:	9801      	ldr	r0, [sp, #4]
10003dce:	f7fc faa3 	bl	10000318 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
10003dd2:	0013      	movs	r3, r2
10003dd4:	468c      	mov	ip, r1
10003dd6:	b2d2      	uxtb	r2, r2
10003dd8:	2b09      	cmp	r3, #9
10003dda:	d81a      	bhi.n	10003e12 <encode_uint+0x7e>
10003ddc:	3230      	adds	r2, #48	; 0x30
10003dde:	b2d3      	uxtb	r3, r2
10003de0:	3e01      	subs	r6, #1
10003de2:	7033      	strb	r3, [r6, #0]
	} while ((value != 0) && (bps < bp));
10003de4:	2300      	movs	r3, #0
10003de6:	42bb      	cmp	r3, r7
10003de8:	d102      	bne.n	10003df0 <encode_uint+0x5c>
10003dea:	9b01      	ldr	r3, [sp, #4]
10003dec:	429c      	cmp	r4, r3
10003dee:	d802      	bhi.n	10003df6 <encode_uint+0x62>
10003df0:	9b03      	ldr	r3, [sp, #12]
10003df2:	429e      	cmp	r6, r3
10003df4:	d80a      	bhi.n	10003e0c <encode_uint+0x78>
	if (conv->flag_hash) {
10003df6:	782b      	ldrb	r3, [r5, #0]
10003df8:	069b      	lsls	r3, r3, #26
10003dfa:	d504      	bpl.n	10003e06 <encode_uint+0x72>
		if (radix == 8) {
10003dfc:	2c08      	cmp	r4, #8
10003dfe:	d110      	bne.n	10003e22 <encode_uint+0x8e>
			conv->altform_0 = true;
10003e00:	78ab      	ldrb	r3, [r5, #2]
10003e02:	4323      	orrs	r3, r4
10003e04:	70ab      	strb	r3, [r5, #2]
}
10003e06:	0030      	movs	r0, r6
10003e08:	b005      	add	sp, #20
10003e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		value /= radix;
10003e0c:	4667      	mov	r7, ip
10003e0e:	9001      	str	r0, [sp, #4]
10003e10:	e7d9      	b.n	10003dc6 <encode_uint+0x32>
		*--bp = (lsv <= 9) ? ('0' + lsv)
10003e12:	0013      	movs	r3, r2
10003e14:	9902      	ldr	r1, [sp, #8]
10003e16:	3357      	adds	r3, #87	; 0x57
10003e18:	b2db      	uxtb	r3, r3
10003e1a:	2919      	cmp	r1, #25
10003e1c:	d8e0      	bhi.n	10003de0 <encode_uint+0x4c>
10003e1e:	3237      	adds	r2, #55	; 0x37
10003e20:	e7dd      	b.n	10003dde <encode_uint+0x4a>
		} else if (radix == 16) {
10003e22:	2c10      	cmp	r4, #16
10003e24:	d1ef      	bne.n	10003e06 <encode_uint+0x72>
			conv->altform_0c = true;
10003e26:	78ab      	ldrb	r3, [r5, #2]
10003e28:	431c      	orrs	r4, r3
10003e2a:	70ac      	strb	r4, [r5, #2]
	return bp;
10003e2c:	e7eb      	b.n	10003e06 <encode_uint+0x72>

10003e2e <outs>:
{
10003e2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10003e30:	0007      	movs	r7, r0
10003e32:	0015      	movs	r5, r2
10003e34:	001e      	movs	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
10003e36:	0014      	movs	r4, r2
{
10003e38:	9101      	str	r1, [sp, #4]
	while ((sp < ep) || ((ep == NULL) && *sp)) {
10003e3a:	42a6      	cmp	r6, r4
10003e3c:	d806      	bhi.n	10003e4c <outs+0x1e>
10003e3e:	2e00      	cmp	r6, #0
10003e40:	d001      	beq.n	10003e46 <outs+0x18>
	return (int)count;
10003e42:	1b60      	subs	r0, r4, r5
10003e44:	e008      	b.n	10003e58 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
10003e46:	7823      	ldrb	r3, [r4, #0]
10003e48:	2b00      	cmp	r3, #0
10003e4a:	d0fa      	beq.n	10003e42 <outs+0x14>
		int rc = out((int)*sp++, ctx);
10003e4c:	7820      	ldrb	r0, [r4, #0]
10003e4e:	9901      	ldr	r1, [sp, #4]
10003e50:	47b8      	blx	r7
		if (rc < 0) {
10003e52:	3401      	adds	r4, #1
10003e54:	2800      	cmp	r0, #0
10003e56:	daf0      	bge.n	10003e3a <outs+0xc>
}
10003e58:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

10003e5a <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_UF2_FAMILY_ID, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_WARN_DEPRECATED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_ENFORCE_ZEPHYR_STDINT, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
10003e5a:	4770      	bx	lr

10003e5c <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
10003e5c:	b510      	push	{r4, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
10003e5e:	f000 faba 	bl	100043d6 <z_fatal_error>
}
10003e62:	bd10      	pop	{r4, pc}

10003e64 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
10003e64:	b510      	push	{r4, lr}
10003e66:	0001      	movs	r1, r0
	z_fatal_error(reason, esf);
10003e68:	6800      	ldr	r0, [r0, #0]
10003e6a:	f000 fab4 	bl	100043d6 <z_fatal_error>
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */

	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
10003e6e:	bd10      	pop	{r4, pc}

10003e70 <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
10003e70:	b510      	push	{r4, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
10003e72:	2100      	movs	r1, #0
10003e74:	2001      	movs	r0, #1
10003e76:	f7ff fff1 	bl	10003e5c <z_arm_fatal_error>
}
10003e7a:	bd10      	pop	{r4, pc}

10003e7c <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
10003e7c:	b510      	push	{r4, lr}
	handler();
10003e7e:	f7fe fba5 	bl	100025cc <z_SysNmiOnReset>
	z_arm_int_exit();
10003e82:	f7fe fc4f 	bl	10002724 <z_arm_exc_exit>
}
10003e86:	bd10      	pop	{r4, pc}

10003e88 <z_arm_fault_init>:
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
10003e88:	4770      	bx	lr

10003e8a <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
10003e8a:	0003      	movs	r3, r0
	size_t n = 0;
10003e8c:	2000      	movs	r0, #0

	while (*s != '\0') {
10003e8e:	5c1a      	ldrb	r2, [r3, r0]
10003e90:	2a00      	cmp	r2, #0
10003e92:	d100      	bne.n	10003e96 <strlen+0xc>
		s++;
		n++;
	}

	return n;
}
10003e94:	4770      	bx	lr
		n++;
10003e96:	3001      	adds	r0, #1
10003e98:	e7f9      	b.n	10003e8e <strlen+0x4>

10003e9a <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
10003e9a:	0003      	movs	r3, r0
	size_t n = 0;
10003e9c:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
10003e9e:	5c1a      	ldrb	r2, [r3, r0]
10003ea0:	2a00      	cmp	r2, #0
10003ea2:	d001      	beq.n	10003ea8 <strnlen+0xe>
10003ea4:	4288      	cmp	r0, r1
10003ea6:	d100      	bne.n	10003eaa <strnlen+0x10>
		s++;
		n++;
	}

	return n;
}
10003ea8:	4770      	bx	lr
		n++;
10003eaa:	3001      	adds	r0, #1
10003eac:	e7f7      	b.n	10003e9e <strnlen+0x4>

10003eae <memcpy>:
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
10003eae:	2300      	movs	r3, #0
{
10003eb0:	b510      	push	{r4, lr}
	while (n > 0) {
10003eb2:	429a      	cmp	r2, r3
10003eb4:	d100      	bne.n	10003eb8 <memcpy+0xa>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
10003eb6:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
10003eb8:	5ccc      	ldrb	r4, [r1, r3]
10003eba:	54c4      	strb	r4, [r0, r3]
		n--;
10003ebc:	3301      	adds	r3, #1
10003ebe:	e7f8      	b.n	10003eb2 <memcpy+0x4>

10003ec0 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
10003ec0:	0003      	movs	r3, r0
10003ec2:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
10003ec4:	1882      	adds	r2, r0, r2
10003ec6:	4293      	cmp	r3, r2
10003ec8:	d100      	bne.n	10003ecc <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
10003eca:	4770      	bx	lr
		*(d_byte++) = c_byte;
10003ecc:	7019      	strb	r1, [r3, #0]
		n--;
10003ece:	3301      	adds	r3, #1
10003ed0:	e7f9      	b.n	10003ec6 <memset+0x6>

10003ed2 <_stdout_hook_default>:
	return EOF;
10003ed2:	2001      	movs	r0, #1
}
10003ed4:	4240      	negs	r0, r0
10003ed6:	4770      	bx	lr

10003ed8 <gpio_rpi_port_get_raw>:
 *  \ingroup hardware_gpio
 *
 * \return Bitmask of raw GPIO values, as bits 0-29
 */
static inline uint32_t gpio_get_all(void) {
    return sio_hw->gpio_in;
10003ed8:	23d0      	movs	r3, #208	; 0xd0
10003eda:	061b      	lsls	r3, r3, #24
10003edc:	685b      	ldr	r3, [r3, #4]
}
10003ede:	2000      	movs	r0, #0
	*value = gpio_get_all();
10003ee0:	600b      	str	r3, [r1, #0]
}
10003ee2:	4770      	bx	lr

10003ee4 <gpio_rpi_port_set_masked_raw>:
 * corresponding bit in \p value, leaving other pins unchanged.
 * Since this uses the TOGL alias, it is concurrency-safe with e.g. an IRQ
 * bashing different pins from the same core.
 */
static inline void gpio_put_masked(uint32_t mask, uint32_t value) {
    sio_hw->gpio_togl = (sio_hw->gpio_out ^ value) & mask;
10003ee4:	23d0      	movs	r3, #208	; 0xd0
10003ee6:	061b      	lsls	r3, r3, #24
10003ee8:	6918      	ldr	r0, [r3, #16]
10003eea:	4042      	eors	r2, r0
10003eec:	4011      	ands	r1, r2
}
10003eee:	2000      	movs	r0, #0
10003ef0:	61d9      	str	r1, [r3, #28]
10003ef2:	4770      	bx	lr

10003ef4 <gpio_rpi_port_set_bits_raw>:
    sio_hw->gpio_set = mask;
10003ef4:	23d0      	movs	r3, #208	; 0xd0
10003ef6:	061b      	lsls	r3, r3, #24
}
10003ef8:	2000      	movs	r0, #0
10003efa:	6159      	str	r1, [r3, #20]
10003efc:	4770      	bx	lr

10003efe <gpio_rpi_port_clear_bits_raw>:
    sio_hw->gpio_clr = mask;
10003efe:	23d0      	movs	r3, #208	; 0xd0
10003f00:	061b      	lsls	r3, r3, #24
}
10003f02:	2000      	movs	r0, #0
10003f04:	6199      	str	r1, [r3, #24]
10003f06:	4770      	bx	lr

10003f08 <gpio_rpi_port_toggle_bits>:
    sio_hw->gpio_togl = mask;
10003f08:	23d0      	movs	r3, #208	; 0xd0
10003f0a:	061b      	lsls	r3, r3, #24
}
10003f0c:	2000      	movs	r0, #0
10003f0e:	61d9      	str	r1, [r3, #28]
10003f10:	4770      	bx	lr

10003f12 <gpio_rpi_manage_callback>:
{
10003f12:	b510      	push	{r4, lr}
	struct gpio_rpi_data *data = dev->data;
10003f14:	6903      	ldr	r3, [r0, #16]
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
10003f16:	6858      	ldr	r0, [r3, #4]
	if (!sys_slist_is_empty(callbacks)) {
10003f18:	2800      	cmp	r0, #0
10003f1a:	d021      	beq.n	10003f60 <gpio_rpi_manage_callback+0x4e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
10003f1c:	4288      	cmp	r0, r1
10003f1e:	d11b      	bne.n	10003f58 <gpio_rpi_manage_callback+0x46>
	return node->next;
10003f20:	6808      	ldr	r0, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
10003f22:	689c      	ldr	r4, [r3, #8]
	list->head = node;
10003f24:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
10003f26:	42a1      	cmp	r1, r4
10003f28:	d100      	bne.n	10003f2c <gpio_rpi_manage_callback+0x1a>
	list->tail = node;
10003f2a:	6098      	str	r0, [r3, #8]
	parent->next = child;
10003f2c:	2000      	movs	r0, #0
10003f2e:	6008      	str	r0, [r1, #0]
	if (set) {
10003f30:	4282      	cmp	r2, r0
10003f32:	d006      	beq.n	10003f42 <gpio_rpi_manage_callback+0x30>
	return list->head;
10003f34:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
10003f36:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
10003f38:	689a      	ldr	r2, [r3, #8]
	list->head = node;
10003f3a:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
10003f3c:	2a00      	cmp	r2, #0
10003f3e:	d100      	bne.n	10003f42 <gpio_rpi_manage_callback+0x30>
	list->tail = node;
10003f40:	6099      	str	r1, [r3, #8]
	return 0;
10003f42:	2000      	movs	r0, #0
	return gpio_manage_callback(&data->callbacks, callback, set);
10003f44:	e010      	b.n	10003f68 <gpio_rpi_manage_callback+0x56>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
10003f46:	4281      	cmp	r1, r0
10003f48:	d106      	bne.n	10003f58 <gpio_rpi_manage_callback+0x46>
	return node->next;
10003f4a:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
10003f4c:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
10003f4e:	6898      	ldr	r0, [r3, #8]
10003f50:	4281      	cmp	r1, r0
10003f52:	d1eb      	bne.n	10003f2c <gpio_rpi_manage_callback+0x1a>
	list->tail = node;
10003f54:	609c      	str	r4, [r3, #8]
}
10003f56:	e7e9      	b.n	10003f2c <gpio_rpi_manage_callback+0x1a>
	return node->next;
10003f58:	0004      	movs	r4, r0
10003f5a:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
10003f5c:	2800      	cmp	r0, #0
10003f5e:	d1f2      	bne.n	10003f46 <gpio_rpi_manage_callback+0x34>
			if (!set) {
10003f60:	2a00      	cmp	r2, #0
10003f62:	d1e7      	bne.n	10003f34 <gpio_rpi_manage_callback+0x22>
				return -EINVAL;
10003f64:	2016      	movs	r0, #22
10003f66:	4240      	negs	r0, r0
}
10003f68:	bd10      	pop	{r4, pc}

10003f6a <gpio_rpi_bank_init>:

static int gpio_rpi_bank_init(const struct device *dev)
{
10003f6a:	b510      	push	{r4, lr}
	const struct gpio_rpi_config *config = dev->config;

	config->bank_config_func();
10003f6c:	6843      	ldr	r3, [r0, #4]
10003f6e:	685b      	ldr	r3, [r3, #4]
10003f70:	4798      	blx	r3
	return 0;
}
10003f72:	2000      	movs	r0, #0
10003f74:	bd10      	pop	{r4, pc}

10003f76 <gpio_rpi_pin_interrupt_configure>:
{
10003f76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10003f78:	000d      	movs	r5, r1
	struct gpio_rpi_data *data = dev->data;
10003f7a:	6907      	ldr	r7, [r0, #16]
{
10003f7c:	0016      	movs	r6, r2
	gpio_set_irq_enabled(pin, ALL_EVENTS, false);
10003f7e:	210f      	movs	r1, #15
10003f80:	2200      	movs	r2, #0
10003f82:	0028      	movs	r0, r5
{
10003f84:	001c      	movs	r4, r3
	gpio_set_irq_enabled(pin, ALL_EVENTS, false);
10003f86:	f7ff f8e5 	bl	10003154 <gpio_set_irq_enabled>
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
10003f8a:	2201      	movs	r2, #1
10003f8c:	0013      	movs	r3, r2
10003f8e:	40ab      	lsls	r3, r5
10003f90:	9301      	str	r3, [sp, #4]
	if (mode != GPIO_INT_DISABLE) {
10003f92:	2380      	movs	r3, #128	; 0x80
10003f94:	039b      	lsls	r3, r3, #14
10003f96:	429e      	cmp	r6, r3
10003f98:	d105      	bne.n	10003fa6 <gpio_rpi_pin_interrupt_configure+0x30>
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
10003f9a:	68fb      	ldr	r3, [r7, #12]
10003f9c:	9a01      	ldr	r2, [sp, #4]
10003f9e:	4393      	bics	r3, r2
}
10003fa0:	2000      	movs	r0, #0
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
10003fa2:	60fb      	str	r3, [r7, #12]
}
10003fa4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			if (trig & GPIO_INT_HIGH_1) {
10003fa6:	2380      	movs	r3, #128	; 0x80
			if (trig & GPIO_INT_LOW_0) {
10003fa8:	0e61      	lsrs	r1, r4, #25
			if (trig & GPIO_INT_HIGH_1) {
10003faa:	04db      	lsls	r3, r3, #19
10003fac:	4023      	ands	r3, r4
			if (trig & GPIO_INT_LOW_0) {
10003fae:	4011      	ands	r1, r2
		if (mode & GPIO_INT_EDGE) {
10003fb0:	01f6      	lsls	r6, r6, #7
10003fb2:	d50d      	bpl.n	10003fd0 <gpio_rpi_pin_interrupt_configure+0x5a>
			if (trig & GPIO_INT_LOW_0) {
10003fb4:	0089      	lsls	r1, r1, #2
			if (trig & GPIO_INT_HIGH_1) {
10003fb6:	2b00      	cmp	r3, #0
10003fb8:	d001      	beq.n	10003fbe <gpio_rpi_pin_interrupt_configure+0x48>
				events |= GPIO_IRQ_EDGE_RISE;
10003fba:	2308      	movs	r3, #8
				events |= GPIO_IRQ_LEVEL_HIGH;
10003fbc:	4319      	orrs	r1, r3
		gpio_set_irq_enabled(pin, events, true);
10003fbe:	2201      	movs	r2, #1
10003fc0:	0028      	movs	r0, r5
10003fc2:	f7ff f8c7 	bl	10003154 <gpio_set_irq_enabled>
	WRITE_BIT(data->int_enabled_mask, pin, mode != GPIO_INT_DISABLE);
10003fc6:	68fb      	ldr	r3, [r7, #12]
10003fc8:	9a01      	ldr	r2, [sp, #4]
10003fca:	431a      	orrs	r2, r3
10003fcc:	0013      	movs	r3, r2
10003fce:	e7e7      	b.n	10003fa0 <gpio_rpi_pin_interrupt_configure+0x2a>
			if (trig & GPIO_INT_HIGH_1) {
10003fd0:	2b00      	cmp	r3, #0
10003fd2:	d0f4      	beq.n	10003fbe <gpio_rpi_pin_interrupt_configure+0x48>
				events |= GPIO_IRQ_LEVEL_HIGH;
10003fd4:	2302      	movs	r3, #2
10003fd6:	e7f1      	b.n	10003fbc <gpio_rpi_pin_interrupt_configure+0x46>

10003fd8 <gpio_rpi_configure>:
{
10003fd8:	b570      	push	{r4, r5, r6, lr}
10003fda:	000d      	movs	r5, r1
10003fdc:	0014      	movs	r4, r2
	if (flags & GPIO_SINGLE_ENDED) {
10003fde:	0793      	lsls	r3, r2, #30
10003fe0:	d423      	bmi.n	1000402a <gpio_rpi_configure+0x52>
	gpio_set_function(pin, GPIO_FUNC_SIO);
10003fe2:	2105      	movs	r1, #5
10003fe4:	0028      	movs	r0, r5
10003fe6:	f7ff f855 	bl	10003094 <gpio_set_function>
	if (flags & GPIO_OUTPUT) {
10003fea:	03a3      	lsls	r3, r4, #14
10003fec:	d50d      	bpl.n	1000400a <gpio_rpi_configure+0x32>
 *
 * \param gpio GPIO number
 * \param out true for out, false for in
 */
static inline void gpio_set_dir(uint gpio, bool out) {
    uint32_t mask = 1ul << gpio;
10003fee:	2301      	movs	r3, #1
    sio_hw->gpio_oe_set = mask;
10003ff0:	22d0      	movs	r2, #208	; 0xd0
    uint32_t mask = 1ul << gpio;
10003ff2:	40ab      	lsls	r3, r5
    sio_hw->gpio_oe_set = mask;
10003ff4:	0612      	lsls	r2, r2, #24
10003ff6:	6253      	str	r3, [r2, #36]	; 0x24
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
10003ff8:	0321      	lsls	r1, r4, #12
10003ffa:	d502      	bpl.n	10004002 <gpio_rpi_configure+0x2a>
    sio_hw->gpio_set = mask;
10003ffc:	6153      	str	r3, [r2, #20]
	return 0;
10003ffe:	2000      	movs	r0, #0
}
10004000:	bd70      	pop	{r4, r5, r6, pc}
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
10004002:	0364      	lsls	r4, r4, #13
10004004:	d5fb      	bpl.n	10003ffe <gpio_rpi_configure+0x26>
    sio_hw->gpio_clr = mask;
10004006:	6193      	str	r3, [r2, #24]
}
10004008:	e7f9      	b.n	10003ffe <gpio_rpi_configure+0x26>
	} else if (flags & GPIO_INPUT) {
1000400a:	03e3      	lsls	r3, r4, #15
1000400c:	d5f7      	bpl.n	10003ffe <gpio_rpi_configure+0x26>
    uint32_t mask = 1ul << gpio;
1000400e:	2301      	movs	r3, #1
10004010:	0019      	movs	r1, r3
    sio_hw->gpio_oe_clr = mask;
10004012:	22d0      	movs	r2, #208	; 0xd0
    uint32_t mask = 1ul << gpio;
10004014:	40a9      	lsls	r1, r5
    sio_hw->gpio_oe_clr = mask;
10004016:	0612      	lsls	r2, r2, #24
10004018:	6291      	str	r1, [r2, #40]	; 0x28
		gpio_set_pulls(pin,
1000401a:	0962      	lsrs	r2, r4, #5
1000401c:	0921      	lsrs	r1, r4, #4
1000401e:	0028      	movs	r0, r5
10004020:	401a      	ands	r2, r3
10004022:	4019      	ands	r1, r3
10004024:	f7ff f84c 	bl	100030c0 <gpio_set_pulls>
10004028:	e7e9      	b.n	10003ffe <gpio_rpi_configure+0x26>
		return -ENOTSUP;
1000402a:	2086      	movs	r0, #134	; 0x86
1000402c:	4240      	negs	r0, r0
1000402e:	e7e7      	b.n	10004000 <gpio_rpi_configure+0x28>

10004030 <bank_0_config_func>:
				&gpio_rpi_##idx##_data,				\
				&gpio_rpi_##idx##_config,			\
				POST_KERNEL, CONFIG_GPIO_INIT_PRIORITY,		\
				&gpio_rpi_driver_api);

DT_INST_FOREACH_STATUS_OKAY(GPIO_RPI_INIT)
10004030:	b510      	push	{r4, lr}
10004032:	2200      	movs	r2, #0
10004034:	2103      	movs	r1, #3
10004036:	200d      	movs	r0, #13
10004038:	f7fe fa9e 	bl	10002578 <z_arm_irq_priority_set>
1000403c:	200d      	movs	r0, #13
1000403e:	f7fe fa8f 	bl	10002560 <arch_irq_enable>
10004042:	bd10      	pop	{r4, pc}

10004044 <uart_rpi_poll_in>:
{
10004044:	b510      	push	{r4, lr}
	uart_hw_t * const uart_hw = config->uart_regs;
10004046:	6843      	ldr	r3, [r0, #4]
	if (uart_hw->fr & UART_UARTFR_RXFE_BITS) {
10004048:	2210      	movs	r2, #16
	uart_hw_t * const uart_hw = config->uart_regs;
1000404a:	685b      	ldr	r3, [r3, #4]
	if (uart_hw->fr & UART_UARTFR_RXFE_BITS) {
1000404c:	699c      	ldr	r4, [r3, #24]
1000404e:	0020      	movs	r0, r4
10004050:	4010      	ands	r0, r2
10004052:	4214      	tst	r4, r2
10004054:	d102      	bne.n	1000405c <uart_rpi_poll_in+0x18>
	*c = (unsigned char)uart_hw->dr;
10004056:	681b      	ldr	r3, [r3, #0]
10004058:	700b      	strb	r3, [r1, #0]
}
1000405a:	bd10      	pop	{r4, pc}
		return -1;
1000405c:	2001      	movs	r0, #1
1000405e:	4240      	negs	r0, r0
10004060:	e7fb      	b.n	1000405a <uart_rpi_poll_in+0x16>

10004062 <uart_rpi_poll_out>:
	while (uart_hw->fr & UART_UARTFR_TXFF_BITS) {
10004062:	2220      	movs	r2, #32
	uart_hw_t * const uart_hw = config->uart_regs;
10004064:	6843      	ldr	r3, [r0, #4]
10004066:	685b      	ldr	r3, [r3, #4]
	while (uart_hw->fr & UART_UARTFR_TXFF_BITS) {
10004068:	6998      	ldr	r0, [r3, #24]
1000406a:	4210      	tst	r0, r2
1000406c:	d1fc      	bne.n	10004068 <uart_rpi_poll_out+0x6>
	uart_hw->dr = c;
1000406e:	6019      	str	r1, [r3, #0]
}
10004070:	4770      	bx	lr

10004072 <uart_rpi_err_check>:
	uart_hw_t * const uart_hw = config->uart_regs;
10004072:	6843      	ldr	r3, [r0, #4]
10004074:	685b      	ldr	r3, [r3, #4]
	uint32_t data_reg = uart_hw->dr;
10004076:	681b      	ldr	r3, [r3, #0]
	if (data_reg & UART_UARTDR_OE_BITS) {
10004078:	0518      	lsls	r0, r3, #20
1000407a:	0fc0      	lsrs	r0, r0, #31
	if (data_reg & UART_UARTDR_BE_BITS) {
1000407c:	055a      	lsls	r2, r3, #21
1000407e:	d501      	bpl.n	10004084 <uart_rpi_err_check+0x12>
		errors |= UART_BREAK;
10004080:	2208      	movs	r2, #8
10004082:	4310      	orrs	r0, r2
	if (data_reg & UART_UARTDR_PE_BITS) {
10004084:	059a      	lsls	r2, r3, #22
10004086:	d501      	bpl.n	1000408c <uart_rpi_err_check+0x1a>
		errors |= UART_ERROR_PARITY;
10004088:	2202      	movs	r2, #2
1000408a:	4310      	orrs	r0, r2
	if (data_reg & UART_UARTDR_FE_BITS) {
1000408c:	05db      	lsls	r3, r3, #23
1000408e:	d501      	bpl.n	10004094 <uart_rpi_err_check+0x22>
		errors |= UART_ERROR_FRAMING;
10004090:	2304      	movs	r3, #4
10004092:	4318      	orrs	r0, r3
}
10004094:	4770      	bx	lr

10004096 <uart_rpi_fifo_fill>:
{
10004096:	b530      	push	{r4, r5, lr}
	while (!(uart_hw->fr & UART_UARTFR_TXFF_BITS) && (len - tx_len) > 0) {
10004098:	2520      	movs	r5, #32
	uart_hw_t * const uart_hw = config->uart_regs;
1000409a:	6843      	ldr	r3, [r0, #4]
	while (!(uart_hw->fr & UART_UARTFR_TXFF_BITS) && (len - tx_len) > 0) {
1000409c:	2000      	movs	r0, #0
	uart_hw_t * const uart_hw = config->uart_regs;
1000409e:	685b      	ldr	r3, [r3, #4]
	while (!(uart_hw->fr & UART_UARTFR_TXFF_BITS) && (len - tx_len) > 0) {
100040a0:	699c      	ldr	r4, [r3, #24]
100040a2:	422c      	tst	r4, r5
100040a4:	d102      	bne.n	100040ac <uart_rpi_fifo_fill+0x16>
100040a6:	1a14      	subs	r4, r2, r0
100040a8:	2c00      	cmp	r4, #0
100040aa:	dc00      	bgt.n	100040ae <uart_rpi_fifo_fill+0x18>
}
100040ac:	bd30      	pop	{r4, r5, pc}
		uart_hw->dr = tx_data[tx_len++];
100040ae:	5c0c      	ldrb	r4, [r1, r0]
100040b0:	3001      	adds	r0, #1
100040b2:	601c      	str	r4, [r3, #0]
100040b4:	e7f4      	b.n	100040a0 <uart_rpi_fifo_fill+0xa>

100040b6 <uart_rpi_fifo_read>:
{
100040b6:	b530      	push	{r4, r5, lr}
	while (!(uart_hw->fr & UART_UARTFR_RXFE_BITS) && (len - rx_len) > 0) {
100040b8:	2510      	movs	r5, #16
	uart_hw_t * const uart_hw = config->uart_regs;
100040ba:	6843      	ldr	r3, [r0, #4]
	while (!(uart_hw->fr & UART_UARTFR_RXFE_BITS) && (len - rx_len) > 0) {
100040bc:	2000      	movs	r0, #0
	uart_hw_t * const uart_hw = config->uart_regs;
100040be:	685b      	ldr	r3, [r3, #4]
	while (!(uart_hw->fr & UART_UARTFR_RXFE_BITS) && (len - rx_len) > 0) {
100040c0:	699c      	ldr	r4, [r3, #24]
100040c2:	422c      	tst	r4, r5
100040c4:	d102      	bne.n	100040cc <uart_rpi_fifo_read+0x16>
100040c6:	1a14      	subs	r4, r2, r0
100040c8:	2c00      	cmp	r4, #0
100040ca:	dc00      	bgt.n	100040ce <uart_rpi_fifo_read+0x18>
}
100040cc:	bd30      	pop	{r4, r5, pc}
		rx_data[rx_len++] = (uint8_t)uart_hw->dr;
100040ce:	681c      	ldr	r4, [r3, #0]
100040d0:	540c      	strb	r4, [r1, r0]
100040d2:	3001      	adds	r0, #1
100040d4:	e7f4      	b.n	100040c0 <uart_rpi_fifo_read+0xa>

100040d6 <uart_rpi_irq_tx_enable>:
	uart_hw->imsc |= UART_UARTIMSC_TXIM_BITS;
100040d6:	2220      	movs	r2, #32
	uart_hw_t * const uart_hw = config->uart_regs;
100040d8:	6843      	ldr	r3, [r0, #4]
100040da:	685b      	ldr	r3, [r3, #4]
	uart_hw->imsc |= UART_UARTIMSC_TXIM_BITS;
100040dc:	6b99      	ldr	r1, [r3, #56]	; 0x38
100040de:	430a      	orrs	r2, r1
	uart_hw->ifls &= ~UART_UARTIFLS_TXIFLSEL_BITS;
100040e0:	2107      	movs	r1, #7
	uart_hw->imsc |= UART_UARTIMSC_TXIM_BITS;
100040e2:	639a      	str	r2, [r3, #56]	; 0x38
	uart_hw->ifls &= ~UART_UARTIFLS_TXIFLSEL_BITS;
100040e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
100040e6:	438a      	bics	r2, r1
100040e8:	635a      	str	r2, [r3, #52]	; 0x34
}
100040ea:	4770      	bx	lr

100040ec <uart_rpi_irq_tx_disable>:
	uart_hw->imsc &= ~UART_UARTIMSC_TXIM_BITS;
100040ec:	2120      	movs	r1, #32
	uart_hw_t * const uart_hw = config->uart_regs;
100040ee:	6843      	ldr	r3, [r0, #4]
100040f0:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc &= ~UART_UARTIMSC_TXIM_BITS;
100040f2:	6b93      	ldr	r3, [r2, #56]	; 0x38
100040f4:	438b      	bics	r3, r1
100040f6:	6393      	str	r3, [r2, #56]	; 0x38
}
100040f8:	4770      	bx	lr

100040fa <uart_rpi_irq_tx_ready>:
	uart_hw_t * const uart_hw = config->uart_regs;
100040fa:	6843      	ldr	r3, [r0, #4]
100040fc:	685b      	ldr	r3, [r3, #4]
	return (uart_hw->mis & UART_UARTMIS_TXMIS_BITS) == UART_UARTMIS_TXMIS_BITS;
100040fe:	6c18      	ldr	r0, [r3, #64]	; 0x40
10004100:	0680      	lsls	r0, r0, #26
10004102:	0fc0      	lsrs	r0, r0, #31
}
10004104:	4770      	bx	lr

10004106 <uart_rpi_irq_rx_enable>:
	uart_hw->imsc |= UART_UARTIMSC_RXIM_BITS;
10004106:	2210      	movs	r2, #16
	uart_hw_t * const uart_hw = config->uart_regs;
10004108:	6843      	ldr	r3, [r0, #4]
1000410a:	685b      	ldr	r3, [r3, #4]
	uart_hw->imsc |= UART_UARTIMSC_RXIM_BITS;
1000410c:	6b99      	ldr	r1, [r3, #56]	; 0x38
1000410e:	430a      	orrs	r2, r1
	uart_hw->ifls &= ~UART_UARTIFLS_RXIFLSEL_BITS;
10004110:	2138      	movs	r1, #56	; 0x38
	uart_hw->imsc |= UART_UARTIMSC_RXIM_BITS;
10004112:	639a      	str	r2, [r3, #56]	; 0x38
	uart_hw->ifls &= ~UART_UARTIFLS_RXIFLSEL_BITS;
10004114:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10004116:	438a      	bics	r2, r1
10004118:	635a      	str	r2, [r3, #52]	; 0x34
}
1000411a:	4770      	bx	lr

1000411c <uart_rpi_irq_rx_disable>:
	uart_hw->imsc &= ~UART_UARTIMSC_RXIM_BITS;
1000411c:	2110      	movs	r1, #16
	uart_hw_t * const uart_hw = config->uart_regs;
1000411e:	6843      	ldr	r3, [r0, #4]
10004120:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc &= ~UART_UARTIMSC_RXIM_BITS;
10004122:	6b93      	ldr	r3, [r2, #56]	; 0x38
10004124:	438b      	bics	r3, r1
10004126:	6393      	str	r3, [r2, #56]	; 0x38
}
10004128:	4770      	bx	lr

1000412a <uart_rpi_irq_tx_complete>:
	uart_hw_t * const uart_hw = config->uart_regs;
1000412a:	6843      	ldr	r3, [r0, #4]
1000412c:	685b      	ldr	r3, [r3, #4]
	return !!(uart_hw->fr & UART_UARTFR_TXFE_BITS);
1000412e:	6998      	ldr	r0, [r3, #24]
10004130:	0600      	lsls	r0, r0, #24
10004132:	0fc0      	lsrs	r0, r0, #31
}
10004134:	4770      	bx	lr

10004136 <uart_rpi_irq_rx_ready>:
	uart_hw_t * const uart_hw = config->uart_regs;
10004136:	6843      	ldr	r3, [r0, #4]
10004138:	685b      	ldr	r3, [r3, #4]
	return (uart_hw->mis & UART_UARTMIS_RXMIS_BITS) == UART_UARTMIS_RXMIS_BITS;
1000413a:	6c18      	ldr	r0, [r3, #64]	; 0x40
1000413c:	06c0      	lsls	r0, r0, #27
1000413e:	0fc0      	lsrs	r0, r0, #31
}
10004140:	4770      	bx	lr

10004142 <uart_rpi_irq_err_enable>:
	uart_hw_t * const uart_hw = config->uart_regs;
10004142:	6843      	ldr	r3, [r0, #4]
10004144:	685a      	ldr	r2, [r3, #4]
	uart_hw->imsc |= (UART_UARTIMSC_OEIM_BITS |
10004146:	23f8      	movs	r3, #248	; 0xf8
10004148:	6b91      	ldr	r1, [r2, #56]	; 0x38
1000414a:	00db      	lsls	r3, r3, #3
1000414c:	430b      	orrs	r3, r1
1000414e:	6393      	str	r3, [r2, #56]	; 0x38
}
10004150:	4770      	bx	lr

10004152 <uart_rpi_irq_is_pending>:

static int uart_rpi_irq_is_pending(const struct device *dev)
{
10004152:	b510      	push	{r4, lr}
10004154:	0004      	movs	r4, r0
	return !!(uart_rpi_irq_rx_ready(dev) || uart_rpi_irq_tx_ready(dev));
10004156:	f7ff ffee 	bl	10004136 <uart_rpi_irq_rx_ready>
1000415a:	0003      	movs	r3, r0
1000415c:	2001      	movs	r0, #1
1000415e:	2b00      	cmp	r3, #0
10004160:	d104      	bne.n	1000416c <uart_rpi_irq_is_pending+0x1a>
10004162:	0020      	movs	r0, r4
10004164:	f7ff ffc9 	bl	100040fa <uart_rpi_irq_tx_ready>
10004168:	1e43      	subs	r3, r0, #1
1000416a:	4198      	sbcs	r0, r3
}
1000416c:	bd10      	pop	{r4, pc}

1000416e <uart_rpi_irq_update>:

static int uart_rpi_irq_update(const struct device *dev)
{
	return 1;
}
1000416e:	2001      	movs	r0, #1
10004170:	4770      	bx	lr

10004172 <uart_rpi_irq_callback_set>:

static void uart_rpi_irq_callback_set(const struct device *dev,
				      uart_irq_callback_user_data_t cb,
				      void *cb_data)
{
	struct uart_rpi_data * const data = dev->data;
10004172:	6903      	ldr	r3, [r0, #16]

	data->irq_cb = cb;
10004174:	6099      	str	r1, [r3, #8]
	data->irq_cb_data = cb_data;
10004176:	60da      	str	r2, [r3, #12]
}
10004178:	4770      	bx	lr

1000417a <uart_rpi_isr>:

static void uart_rpi_isr(const struct device *dev)
{
1000417a:	b510      	push	{r4, lr}
	struct uart_rpi_data * const data = dev->data;
1000417c:	6902      	ldr	r2, [r0, #16]

	if (data->irq_cb) {
1000417e:	6893      	ldr	r3, [r2, #8]
10004180:	2b00      	cmp	r3, #0
10004182:	d001      	beq.n	10004188 <uart_rpi_isr+0xe>
		data->irq_cb(dev, data->irq_cb_data);
10004184:	68d1      	ldr	r1, [r2, #12]
10004186:	4798      	blx	r3
	}
}
10004188:	bd10      	pop	{r4, pc}

1000418a <uart_rpi_config_get>:
{
1000418a:	0003      	movs	r3, r0
1000418c:	b510      	push	{r4, lr}
1000418e:	0008      	movs	r0, r1
	memcpy(cfg, &data->uart_config, sizeof(struct uart_config));
10004190:	2208      	movs	r2, #8
10004192:	6919      	ldr	r1, [r3, #16]
10004194:	f7ff fe8b 	bl	10003eae <memcpy>
}
10004198:	2000      	movs	r0, #0
1000419a:	bd10      	pop	{r4, pc}

1000419c <uart0_rpi_irq_config_func>:
			    NULL, &uart##idx##_rpi_data,			\
			    &uart##idx##_rpi_config, PRE_KERNEL_1,		\
			    CONFIG_SERIAL_INIT_PRIORITY,			\
			    &uart_rpi_driver_api);				\

DT_INST_FOREACH_STATUS_OKAY(RPI_UART_INIT)
1000419c:	b510      	push	{r4, lr}
1000419e:	2200      	movs	r2, #0
100041a0:	2103      	movs	r1, #3
100041a2:	2014      	movs	r0, #20
100041a4:	f7fe f9e8 	bl	10002578 <z_arm_irq_priority_set>
100041a8:	2014      	movs	r0, #20
100041aa:	f7fe f9d9 	bl	10002560 <arch_irq_enable>
100041ae:	bd10      	pop	{r4, pc}

100041b0 <uart_rpi_configure>:
{
100041b0:	b570      	push	{r4, r5, r6, lr}
	uart_inst_t * const uart_inst = config->uart_dev;
100041b2:	6843      	ldr	r3, [r0, #4]
{
100041b4:	0006      	movs	r6, r0
100041b6:	000c      	movs	r4, r1
	struct uart_rpi_data *data = dev->data;
100041b8:	6905      	ldr	r5, [r0, #16]
	baudrate = uart_set_baudrate(uart_inst, cfg->baudrate);
100041ba:	6809      	ldr	r1, [r1, #0]
100041bc:	6818      	ldr	r0, [r3, #0]
100041be:	f7fe fff9 	bl	100031b4 <uart_set_baudrate>
	if (baudrate == 0) {
100041c2:	2800      	cmp	r0, #0
100041c4:	d102      	bne.n	100041cc <uart_rpi_configure+0x1c>
		return -EINVAL;
100041c6:	2016      	movs	r0, #22
100041c8:	4240      	negs	r0, r0
}
100041ca:	bd70      	pop	{r4, r5, r6, pc}
	if (uart_rpi_set_format(dev, cfg) != 0) {
100041cc:	79a3      	ldrb	r3, [r4, #6]
100041ce:	7962      	ldrb	r2, [r4, #5]
100041d0:	7921      	ldrb	r1, [r4, #4]
100041d2:	6870      	ldr	r0, [r6, #4]
100041d4:	f7fe fca6 	bl	10002b24 <uart_rpi_set_format.isra.0>
100041d8:	2800      	cmp	r0, #0
100041da:	d1f4      	bne.n	100041c6 <uart_rpi_configure+0x16>
	data->uart_config = *cfg;
100041dc:	cc06      	ldmia	r4!, {r1, r2}
100041de:	c506      	stmia	r5!, {r1, r2}
	return 0;
100041e0:	e7f3      	b.n	100041ca <uart_rpi_configure+0x1a>

100041e2 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
100041e2:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
100041e4:	6803      	ldr	r3, [r0, #0]
100041e6:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
100041e8:	7905      	ldrb	r5, [r0, #4]
100041ea:	6804      	ldr	r4, [r0, #0]
100041ec:	00ed      	lsls	r5, r5, #3
100041ee:	1964      	adds	r4, r4, r5
100041f0:	42a3      	cmp	r3, r4
100041f2:	d302      	bcc.n	100041fa <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
100041f4:	2002      	movs	r0, #2
100041f6:	4240      	negs	r0, r0
}
100041f8:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
100041fa:	795c      	ldrb	r4, [r3, #5]
100041fc:	428c      	cmp	r4, r1
100041fe:	d001      	beq.n	10004204 <pinctrl_lookup_state+0x22>
		(*state)++;
10004200:	3308      	adds	r3, #8
10004202:	e7f0      	b.n	100041e6 <pinctrl_lookup_state+0x4>
			return 0;
10004204:	2000      	movs	r0, #0
10004206:	e7f7      	b.n	100041f8 <pinctrl_lookup_state+0x16>

10004208 <pinctrl_configure_pins>:
	gpio_set_input_enabled(pin->pin_num, pin->input_enable);
}

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
10004208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000420a:	0004      	movs	r4, r0
				GPIO_SLEW_RATE_FAST : GPIO_SLEW_RATE_SLOW));
1000420c:	2601      	movs	r6, #1
1000420e:	008d      	lsls	r5, r1, #2
10004210:	1945      	adds	r5, r0, r5
	ARG_UNUSED(reg);

	for (uint8_t i = 0U; i < pin_cnt; i++) {
10004212:	42ac      	cmp	r4, r5
10004214:	d101      	bne.n	1000421a <pinctrl_configure_pins+0x12>
		pinctrl_configure_pin(pins++);
	}

	return 0;
}
10004216:	2000      	movs	r0, #0
10004218:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	gpio_init(pin->pin_num);
1000421a:	7820      	ldrb	r0, [r4, #0]
		pinctrl_configure_pin(pins++);
1000421c:	1d27      	adds	r7, r4, #4
	gpio_init(pin->pin_num);
1000421e:	06c0      	lsls	r0, r0, #27
10004220:	0ec0      	lsrs	r0, r0, #27
10004222:	f000 f8b8 	bl	10004396 <gpio_init>
	gpio_set_function(pin->pin_num, pin->alt_func);
10004226:	8821      	ldrh	r1, [r4, #0]
10004228:	7820      	ldrb	r0, [r4, #0]
1000422a:	05c9      	lsls	r1, r1, #23
1000422c:	06c0      	lsls	r0, r0, #27
1000422e:	0f09      	lsrs	r1, r1, #28
10004230:	0ec0      	lsrs	r0, r0, #27
10004232:	f7fe ff2f 	bl	10003094 <gpio_set_function>
	gpio_set_pulls(pin->pin_num, pin->pullup, pin->pulldown);
10004236:	7861      	ldrb	r1, [r4, #1]
10004238:	7820      	ldrb	r0, [r4, #0]
1000423a:	09ca      	lsrs	r2, r1, #7
1000423c:	06c0      	lsls	r0, r0, #27
1000423e:	0649      	lsls	r1, r1, #25
10004240:	0fc9      	lsrs	r1, r1, #31
10004242:	0ec0      	lsrs	r0, r0, #27
10004244:	f7fe ff3c 	bl	100030c0 <gpio_set_pulls>
	gpio_set_drive_strength(pin->pin_num, pin->drive_strength);
10004248:	7861      	ldrb	r1, [r4, #1]
1000424a:	7820      	ldrb	r0, [r4, #0]
1000424c:	06c9      	lsls	r1, r1, #27
1000424e:	06c0      	lsls	r0, r0, #27
10004250:	0f09      	lsrs	r1, r1, #28
10004252:	0ec0      	lsrs	r0, r0, #27
10004254:	f7fe ff62 	bl	1000311c <gpio_set_drive_strength>
				GPIO_SLEW_RATE_FAST : GPIO_SLEW_RATE_SLOW));
10004258:	7861      	ldrb	r1, [r4, #1]
	gpio_set_slew_rate(pin->pin_num, (pin->slew_rate ?
1000425a:	7820      	ldrb	r0, [r4, #0]
				GPIO_SLEW_RATE_FAST : GPIO_SLEW_RATE_SLOW));
1000425c:	0949      	lsrs	r1, r1, #5
	gpio_set_slew_rate(pin->pin_num, (pin->slew_rate ?
1000425e:	06c0      	lsls	r0, r0, #27
10004260:	4031      	ands	r1, r6
10004262:	0ec0      	lsrs	r0, r0, #27
10004264:	f7fe ff4c 	bl	10003100 <gpio_set_slew_rate>
	gpio_set_input_hysteresis_enabled(pin->pin_num, pin->schmitt_enable);
10004268:	78a1      	ldrb	r1, [r4, #2]
1000426a:	7820      	ldrb	r0, [r4, #0]
1000426c:	0789      	lsls	r1, r1, #30
1000426e:	06c0      	lsls	r0, r0, #27
10004270:	0fc9      	lsrs	r1, r1, #31
10004272:	0ec0      	lsrs	r0, r0, #27
10004274:	f7fe ff36 	bl	100030e4 <gpio_set_input_hysteresis_enabled>
	gpio_set_input_enabled(pin->pin_num, pin->input_enable);
10004278:	78a1      	ldrb	r1, [r4, #2]
1000427a:	7820      	ldrb	r0, [r4, #0]
1000427c:	07c9      	lsls	r1, r1, #31
1000427e:	06c0      	lsls	r0, r0, #27
10004280:	0fc9      	lsrs	r1, r1, #31
10004282:	0ec0      	lsrs	r0, r0, #27
10004284:	f7fe ff88 	bl	10003198 <gpio_set_input_enabled>
		pinctrl_configure_pin(pins++);
10004288:	003c      	movs	r4, r7
1000428a:	e7c2      	b.n	10004212 <pinctrl_configure_pins+0xa>

1000428c <reset_rpi_init>:
static int reset_rpi_init(const struct device *dev)
{
	DEVICE_MMIO_MAP(dev, K_MEM_CACHE_NONE);

	return 0;
}
1000428c:	2000      	movs	r0, #0
1000428e:	4770      	bx	lr

10004290 <reset_rpi_read_register.isra.0>:
	uint32_t base_address = config->base_address;
10004290:	6883      	ldr	r3, [r0, #8]
	switch (config->reg_width) {
10004292:	7900      	ldrb	r0, [r0, #4]
10004294:	2802      	cmp	r0, #2
10004296:	d009      	beq.n	100042ac <reset_rpi_read_register.isra.0+0x1c>
10004298:	2804      	cmp	r0, #4
1000429a:	d00b      	beq.n	100042b4 <reset_rpi_read_register.isra.0+0x24>
1000429c:	2801      	cmp	r0, #1
1000429e:	d10c      	bne.n	100042ba <reset_rpi_read_register.isra.0+0x2a>
		*value = sys_read8(base_address + offset);
100042a0:	18c9      	adds	r1, r1, r3
extern "C" {
#endif

static ALWAYS_INLINE uint8_t sys_read8(mem_addr_t addr)
{
	return *(volatile uint8_t *)addr;
100042a2:	780b      	ldrb	r3, [r1, #0]
100042a4:	b2db      	uxtb	r3, r3
	return 0;
100042a6:	2000      	movs	r0, #0
		*value = sys_read16(base_address + offset);
100042a8:	6013      	str	r3, [r2, #0]
}
100042aa:	4770      	bx	lr
		*value = sys_read16(base_address + offset);
100042ac:	18c9      	adds	r1, r1, r3
	*(volatile uint8_t *)addr = data;
}

static ALWAYS_INLINE uint16_t sys_read16(mem_addr_t addr)
{
	return *(volatile uint16_t *)addr;
100042ae:	880b      	ldrh	r3, [r1, #0]
100042b0:	b29b      	uxth	r3, r3
		break;
100042b2:	e7f8      	b.n	100042a6 <reset_rpi_read_register.isra.0+0x16>
		*value = sys_read32(base_address + offset);
100042b4:	18c9      	adds	r1, r1, r3
	*(volatile uint16_t *)addr = data;
}

static ALWAYS_INLINE uint32_t sys_read32(mem_addr_t addr)
{
	return *(volatile uint32_t *)addr;
100042b6:	680b      	ldr	r3, [r1, #0]
		break;
100042b8:	e7f5      	b.n	100042a6 <reset_rpi_read_register.isra.0+0x16>
	switch (config->reg_width) {
100042ba:	2016      	movs	r0, #22
100042bc:	4240      	negs	r0, r0
100042be:	e7f4      	b.n	100042aa <reset_rpi_read_register.isra.0+0x1a>

100042c0 <reset_rpi_update>:
{
100042c0:	0003      	movs	r3, r0
100042c2:	b5f0      	push	{r4, r5, r6, r7, lr}
100042c4:	b085      	sub	sp, #20
	const struct reset_rpi_config *config = dev->config;
100042c6:	685f      	ldr	r7, [r3, #4]
{
100042c8:	9201      	str	r2, [sp, #4]
	offset = id / (config->reg_width * CHAR_BIT);
100042ca:	793e      	ldrb	r6, [r7, #4]
{
100042cc:	0008      	movs	r0, r1
	offset = id / (config->reg_width * CHAR_BIT);
100042ce:	00f1      	lsls	r1, r6, #3
100042d0:	f7fb ffba 	bl	10000248 <__aeabi_uidivmod>
	ret = reset_rpi_read_register(dev, offset, &value);
100042d4:	aa03      	add	r2, sp, #12
100042d6:	0004      	movs	r4, r0
100042d8:	000d      	movs	r5, r1
100042da:	b281      	uxth	r1, r0
100042dc:	0038      	movs	r0, r7
100042de:	f7ff ffd7 	bl	10004290 <reset_rpi_read_register.isra.0>
	if (ret) {
100042e2:	2800      	cmp	r0, #0
100042e4:	d117      	bne.n	10004316 <reset_rpi_update+0x56>
		value |= BIT(regbit);
100042e6:	2201      	movs	r2, #1
100042e8:	9903      	ldr	r1, [sp, #12]
100042ea:	b2ed      	uxtb	r5, r5
100042ec:	40aa      	lsls	r2, r5
		value &= ~BIT(regbit);
100042ee:	000b      	movs	r3, r1
		value |= BIT(regbit);
100042f0:	4694      	mov	ip, r2
		value &= ~BIT(regbit);
100042f2:	4393      	bics	r3, r2
	if (assert ^ config->active_low) {
100042f4:	797d      	ldrb	r5, [r7, #5]
100042f6:	9a01      	ldr	r2, [sp, #4]
100042f8:	4295      	cmp	r5, r2
100042fa:	d001      	beq.n	10004300 <reset_rpi_update+0x40>
		value |= BIT(regbit);
100042fc:	4663      	mov	r3, ip
100042fe:	430b      	orrs	r3, r1
	uint32_t base_address = config->base_address;
10004300:	68ba      	ldr	r2, [r7, #8]
	switch (config->reg_width) {
10004302:	2e02      	cmp	r6, #2
10004304:	d009      	beq.n	1000431a <reset_rpi_update+0x5a>
10004306:	2e04      	cmp	r6, #4
10004308:	d00c      	beq.n	10004324 <reset_rpi_update+0x64>
1000430a:	2e01      	cmp	r6, #1
1000430c:	d10e      	bne.n	1000432c <reset_rpi_update+0x6c>
		sys_write8(value, base_address + offset);
1000430e:	b2a4      	uxth	r4, r4
10004310:	b2db      	uxtb	r3, r3
10004312:	18a4      	adds	r4, r4, r2
	*(volatile uint8_t *)addr = data;
10004314:	7023      	strb	r3, [r4, #0]
}
10004316:	b005      	add	sp, #20
10004318:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sys_write16(value, base_address + offset);
1000431a:	b2a4      	uxth	r4, r4
1000431c:	b29b      	uxth	r3, r3
1000431e:	18a4      	adds	r4, r4, r2
	*(volatile uint16_t *)addr = data;
10004320:	8023      	strh	r3, [r4, #0]
}
10004322:	e7f8      	b.n	10004316 <reset_rpi_update+0x56>
		sys_write32(value, base_address + offset);
10004324:	b2a4      	uxth	r4, r4
10004326:	18a4      	adds	r4, r4, r2
}

static ALWAYS_INLINE void sys_write32(uint32_t data, mem_addr_t addr)
{
	*(volatile uint32_t *)addr = data;
10004328:	6023      	str	r3, [r4, #0]
}
1000432a:	e7f4      	b.n	10004316 <reset_rpi_update+0x56>
	switch (config->reg_width) {
1000432c:	2016      	movs	r0, #22
1000432e:	4240      	negs	r0, r0
10004330:	e7f1      	b.n	10004316 <reset_rpi_update+0x56>

10004332 <reset_rpi_line_assert>:
{
10004332:	b510      	push	{r4, lr}
	return reset_rpi_update(dev, id, 1);
10004334:	2201      	movs	r2, #1
10004336:	f7ff ffc3 	bl	100042c0 <reset_rpi_update>
}
1000433a:	bd10      	pop	{r4, pc}

1000433c <reset_rpi_line_deassert>:
{
1000433c:	b510      	push	{r4, lr}
	return reset_rpi_update(dev, id, 0);
1000433e:	2200      	movs	r2, #0
10004340:	f7ff ffbe 	bl	100042c0 <reset_rpi_update>
}
10004344:	bd10      	pop	{r4, pc}

10004346 <reset_rpi_line_toggle>:
{
10004346:	b570      	push	{r4, r5, r6, lr}
10004348:	0004      	movs	r4, r0
1000434a:	000d      	movs	r5, r1
	ret = reset_rpi_line_assert(dev, id);
1000434c:	f7ff fff1 	bl	10004332 <reset_rpi_line_assert>
	if (ret) {
10004350:	2800      	cmp	r0, #0
10004352:	d103      	bne.n	1000435c <reset_rpi_line_toggle+0x16>
	return reset_rpi_line_deassert(dev, id);
10004354:	0029      	movs	r1, r5
10004356:	0020      	movs	r0, r4
10004358:	f7ff fff0 	bl	1000433c <reset_rpi_line_deassert>
}
1000435c:	bd70      	pop	{r4, r5, r6, pc}

1000435e <reset_rpi_status>:
{
1000435e:	0003      	movs	r3, r0
10004360:	b573      	push	{r0, r1, r4, r5, r6, lr}
	const struct reset_rpi_config *config = dev->config;
10004362:	685e      	ldr	r6, [r3, #4]
{
10004364:	0008      	movs	r0, r1
	offset = id / (config->reg_width * CHAR_BIT);
10004366:	7931      	ldrb	r1, [r6, #4]
{
10004368:	0014      	movs	r4, r2
	offset = id / (config->reg_width * CHAR_BIT);
1000436a:	00c9      	lsls	r1, r1, #3
1000436c:	f7fb ff6c 	bl	10000248 <__aeabi_uidivmod>
	ret = reset_rpi_read_register(dev, offset, &value);
10004370:	aa01      	add	r2, sp, #4
10004372:	000d      	movs	r5, r1
10004374:	b281      	uxth	r1, r0
10004376:	0030      	movs	r0, r6
10004378:	f7ff ff8a 	bl	10004290 <reset_rpi_read_register.isra.0>
	if (ret) {
1000437c:	2800      	cmp	r0, #0
1000437e:	d109      	bne.n	10004394 <reset_rpi_status+0x36>
	*status = !(value & BIT(regbit)) ^ !config->active_low;
10004380:	9b01      	ldr	r3, [sp, #4]
10004382:	b2ed      	uxtb	r5, r5
10004384:	40eb      	lsrs	r3, r5
10004386:	2201      	movs	r2, #1
10004388:	439a      	bics	r2, r3
1000438a:	7973      	ldrb	r3, [r6, #5]
1000438c:	4259      	negs	r1, r3
1000438e:	414b      	adcs	r3, r1
10004390:	4053      	eors	r3, r2
10004392:	7023      	strb	r3, [r4, #0]
}
10004394:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

10004396 <gpio_init>:

void gpio_init(uint gpio) {
    sio_hw->gpio_oe_clr = 1ul << gpio;
10004396:	2301      	movs	r3, #1
10004398:	22d0      	movs	r2, #208	; 0xd0
1000439a:	4083      	lsls	r3, r0
void gpio_init(uint gpio) {
1000439c:	b510      	push	{r4, lr}
    sio_hw->gpio_oe_clr = 1ul << gpio;
1000439e:	0612      	lsls	r2, r2, #24
100043a0:	6293      	str	r3, [r2, #40]	; 0x28
    sio_hw->gpio_clr = 1ul << gpio;
    gpio_set_function(gpio, GPIO_FUNC_SIO);
100043a2:	2105      	movs	r1, #5
    sio_hw->gpio_clr = 1ul << gpio;
100043a4:	6193      	str	r3, [r2, #24]
    gpio_set_function(gpio, GPIO_FUNC_SIO);
100043a6:	f7fe fe75 	bl	10003094 <gpio_set_function>
}
100043aa:	bd10      	pop	{r4, pc}

100043ac <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
100043ac:	4770      	bx	lr

100043ae <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
100043ae:	2800      	cmp	r0, #0
100043b0:	d009      	beq.n	100043c6 <z_device_is_ready+0x18>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
100043b2:	2301      	movs	r3, #1
100043b4:	68c2      	ldr	r2, [r0, #12]
100043b6:	2000      	movs	r0, #0
100043b8:	7851      	ldrb	r1, [r2, #1]
100043ba:	4219      	tst	r1, r3
100043bc:	d002      	beq.n	100043c4 <z_device_is_ready+0x16>
100043be:	7810      	ldrb	r0, [r2, #0]
100043c0:	4242      	negs	r2, r0
100043c2:	4150      	adcs	r0, r2
100043c4:	4018      	ands	r0, r3
}
100043c6:	4770      	bx	lr

100043c8 <arch_system_halt>:
	__asm__ volatile("mrs %0, PRIMASK;"
100043c8:	f3ef 8310 	mrs	r3, PRIMASK
100043cc:	b672      	cpsid	i
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
100043ce:	e7fe      	b.n	100043ce <arch_system_halt+0x6>

100043d0 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
100043d0:	b510      	push	{r4, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
100043d2:	f7ff fff9 	bl	100043c8 <arch_system_halt>

100043d6 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
100043d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100043d8:	0005      	movs	r5, r0
100043da:	000e      	movs	r6, r1
100043dc:	f3ef 8710 	mrs	r7, PRIMASK
100043e0:	b672      	cpsid	i
	return z_impl_z_current_get();
100043e2:	f7ff faf1 	bl	100039c8 <z_impl_z_current_get>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
100043e6:	0031      	movs	r1, r6
100043e8:	0004      	movs	r4, r0
100043ea:	0028      	movs	r0, r5
100043ec:	f7ff fff0 	bl	100043d0 <k_sys_fatal_error_handler>
	if (key != 0U) {
100043f0:	2f00      	cmp	r7, #0
100043f2:	d102      	bne.n	100043fa <z_fatal_error+0x24>
	__asm__ volatile(
100043f4:	b662      	cpsie	i
100043f6:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
100043fa:	0020      	movs	r0, r4
100043fc:	f7fe fa16 	bl	1000282c <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
10004400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

10004402 <z_early_memset>:
{
10004402:	b510      	push	{r4, lr}
	(void) memset(dst, c, n);
10004404:	f7ff fd5c 	bl	10003ec0 <memset>
}
10004408:	bd10      	pop	{r4, pc}

1000440a <z_early_memcpy>:
{
1000440a:	b510      	push	{r4, lr}
	(void) memcpy(dst, src, n);
1000440c:	f7ff fd4f 	bl	10003eae <memcpy>
}
10004410:	bd10      	pop	{r4, pc}

10004412 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
10004412:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10004414:	f3ef 8310 	mrs	r3, PRIMASK
10004418:	b672      	cpsid	i
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
1000441a:	f7fe f899 	bl	10002550 <arch_cpu_idle>
1000441e:	e7f9      	b.n	10004414 <idle+0x2>

10004420 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
10004420:	6803      	ldr	r3, [r0, #0]
	sys_dnode_t *const prev = node->prev;
10004422:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
10004424:	6013      	str	r3, [r2, #0]
	next->prev = prev;
10004426:	605a      	str	r2, [r3, #4]
	node->next = NULL;
10004428:	2300      	movs	r3, #0
1000442a:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
1000442c:	6043      	str	r3, [r0, #4]
	sys_dnode_init(node);
}
1000442e:	4770      	bx	lr

10004430 <unpend_thread_no_timeout>:
{
10004430:	b510      	push	{r4, lr}
10004432:	0004      	movs	r4, r0
	sys_dlist_remove(&thread->base.qnode_dlist);
10004434:	f7ff fff4 	bl	10004420 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
10004438:	2202      	movs	r2, #2
1000443a:	7b63      	ldrb	r3, [r4, #13]
1000443c:	4393      	bics	r3, r2
1000443e:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
10004440:	2300      	movs	r3, #0
10004442:	60a3      	str	r3, [r4, #8]
}
10004444:	bd10      	pop	{r4, pc}

10004446 <z_thread_timeout>:
	struct k_thread *thread = CONTAINER_OF(timeout,
10004446:	3818      	subs	r0, #24
{
10004448:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = CONTAINER_OF(timeout,
1000444a:	0004      	movs	r4, r0
1000444c:	f3ef 8510 	mrs	r5, PRIMASK
10004450:	b672      	cpsid	i
		if (!killed) {
10004452:	2328      	movs	r3, #40	; 0x28
10004454:	7b42      	ldrb	r2, [r0, #13]
10004456:	421a      	tst	r2, r3
10004458:	d10b      	bne.n	10004472 <z_thread_timeout+0x2c>
			if (thread->base.pended_on != NULL) {
1000445a:	6883      	ldr	r3, [r0, #8]
1000445c:	2b00      	cmp	r3, #0
1000445e:	d001      	beq.n	10004464 <z_thread_timeout+0x1e>
				unpend_thread_no_timeout(thread);
10004460:	f7ff ffe6 	bl	10004430 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
10004464:	2214      	movs	r2, #20
10004466:	7b63      	ldrb	r3, [r4, #13]
			ready_thread(thread);
10004468:	0020      	movs	r0, r4
1000446a:	4393      	bics	r3, r2
1000446c:	7363      	strb	r3, [r4, #13]
1000446e:	f7ff f8d5 	bl	1000361c <ready_thread>
	if (key != 0U) {
10004472:	2d00      	cmp	r5, #0
10004474:	d102      	bne.n	1000447c <z_thread_timeout+0x36>
	__asm__ volatile(
10004476:	b662      	cpsie	i
10004478:	f3bf 8f6f 	isb	sy
}
1000447c:	bd70      	pop	{r4, r5, r6, pc}

1000447e <z_ready_thread>:
{
1000447e:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
10004480:	f3ef 8410 	mrs	r4, PRIMASK
10004484:	b672      	cpsid	i
			ready_thread(thread);
10004486:	f7ff f8c9 	bl	1000361c <ready_thread>
	if (key != 0U) {
1000448a:	2c00      	cmp	r4, #0
1000448c:	d102      	bne.n	10004494 <z_ready_thread+0x16>
	__asm__ volatile(
1000448e:	b662      	cpsie	i
10004490:	f3bf 8f6f 	isb	sy
}
10004494:	bd10      	pop	{r4, pc}

10004496 <z_reschedule_irqlock>:
{
10004496:	b510      	push	{r4, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
10004498:	2800      	cmp	r0, #0
1000449a:	d105      	bne.n	100044a8 <z_reschedule_irqlock+0x12>
1000449c:	f3ef 8005 	mrs	r0, IPSR
100044a0:	2800      	cmp	r0, #0
100044a2:	d102      	bne.n	100044aa <z_reschedule_irqlock+0x14>
	ret = arch_swap(key);
100044a4:	f7fe f8aa 	bl	100025fc <arch_swap>
}
100044a8:	bd10      	pop	{r4, pc}
100044aa:	b662      	cpsie	i
100044ac:	f3bf 8f6f 	isb	sy
100044b0:	e7fa      	b.n	100044a8 <z_reschedule_irqlock+0x12>

100044b2 <z_reschedule_unlocked>:
{
100044b2:	b510      	push	{r4, lr}
	__asm__ volatile("mrs %0, PRIMASK;"
100044b4:	f3ef 8010 	mrs	r0, PRIMASK
100044b8:	b672      	cpsid	i
	(void) z_reschedule_irqlock(arch_irq_lock());
100044ba:	f7ff ffec 	bl	10004496 <z_reschedule_irqlock>
}
100044be:	bd10      	pop	{r4, pc}

100044c0 <z_abort_timeout>:
{
100044c0:	b510      	push	{r4, lr}
100044c2:	f3ef 8410 	mrs	r4, PRIMASK
100044c6:	b672      	cpsid	i
		if (sys_dnode_is_linked(&to->node)) {
100044c8:	6803      	ldr	r3, [r0, #0]
100044ca:	2b00      	cmp	r3, #0
100044cc:	d008      	beq.n	100044e0 <z_abort_timeout+0x20>
			remove_timeout(to);
100044ce:	f7ff fb2f 	bl	10003b30 <remove_timeout>
			ret = 0;
100044d2:	2000      	movs	r0, #0
	if (key != 0U) {
100044d4:	2c00      	cmp	r4, #0
100044d6:	d102      	bne.n	100044de <z_abort_timeout+0x1e>
	__asm__ volatile(
100044d8:	b662      	cpsie	i
100044da:	f3bf 8f6f 	isb	sy
}
100044de:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
100044e0:	2016      	movs	r0, #22
100044e2:	4240      	negs	r0, r0
100044e4:	e7f6      	b.n	100044d4 <z_abort_timeout+0x14>

100044e6 <z_set_timeout_expiry>:
{
100044e6:	b570      	push	{r4, r5, r6, lr}
100044e8:	0004      	movs	r4, r0
100044ea:	000d      	movs	r5, r1
	__asm__ volatile("mrs %0, PRIMASK;"
100044ec:	f3ef 8610 	mrs	r6, PRIMASK
100044f0:	b672      	cpsid	i
		int next_to = next_timeout();
100044f2:	f7ff faf1 	bl	10003ad8 <next_timeout>
			      || (ticks <= next_to);
100044f6:	2801      	cmp	r0, #1
100044f8:	dd06      	ble.n	10004508 <z_set_timeout_expiry+0x22>
100044fa:	42a0      	cmp	r0, r4
100044fc:	db04      	blt.n	10004508 <z_set_timeout_expiry+0x22>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
100044fe:	dd00      	ble.n	10004502 <z_set_timeout_expiry+0x1c>
10004500:	0020      	movs	r0, r4
10004502:	0029      	movs	r1, r5
10004504:	f7fe fbd0 	bl	10002ca8 <sys_clock_set_timeout>
	if (key != 0U) {
10004508:	2e00      	cmp	r6, #0
1000450a:	d102      	bne.n	10004512 <z_set_timeout_expiry+0x2c>
	__asm__ volatile(
1000450c:	b662      	cpsie	i
1000450e:	f3bf 8f6f 	isb	sy
}
10004512:	bd70      	pop	{r4, r5, r6, pc}

10004514 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
10004514:	b510      	push	{r4, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
10004516:	f7ff fc07 	bl	10003d28 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
1000451a:	bd10      	pop	{r4, pc}
