INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD9220_ReadTEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/TriggerModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/data_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_process
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/pre_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/simple_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/top_uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/shixi/fpga_prj/vivado/detector/detector.srcs/sources_1/imports/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
