{
{870,906,942}
{1086,1131,1176}
{1302,1356,1410}
}
Test passed.

C:\Users\titas\source\repos\-EmbeddedRealTimeSystems-\Assignment2\Exercise6\Exercise1\matrixmul.prj\solution1\sim\vhdl>call C:/Xilinx/Vivado/2017.2/bin/xelab xil_defaultlib.apatb_matrixmul_top -prj matrixmul.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s matrixmul  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_matrixmul_top -prj matrixmul.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s matrixmul 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/sim/vhdl/AESL_automem_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_a
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/sim/vhdl/AESL_automem_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_b
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/sim/vhdl/AESL_automem_res.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_res
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/sim/vhdl/matrixmul.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_matrixmul_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/sim/vhdl/matrixmul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity matrixmul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/sim/vhdl/matrixmul_mac_mulbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity matrixmul_mac_mulbkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity matrixmul_mac_mulbkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behav of entity xil_defaultlib.matrixmul_mac_mulbkb_DSP48_0 [matrixmul_mac_mulbkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.matrixmul_mac_mulbkb [\matrixmul_mac_mulbkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.matrixmul [matrixmul_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_a [aesl_automem_a_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_b [aesl_automem_b_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_res [aesl_automem_res_default]
Compiling architecture behav of entity xil_defaultlib.apatb_matrixmul_top
Built simulation snapshot matrixmul

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/sim/vhdl/xsim.dir/matrixmul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/sim/vhdl/xsim.dir/matrixmul/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct  3 20:32:37 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  3 20:32:37 2018...

****** xsim v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Vivado Simulator 2017.2
Time resolution is 1 ps
source matrixmul.tcl
## run all
Note: simulation done!
Time: 1012 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/sim/vhdl/matrixmul.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 1012 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: C:/Users/titas/source/repos/-EmbeddedRealTimeSystems-/Assignment2/Exercise6/Exercise1/matrixmul.prj/solution1/sim/vhdl/matrixmul.autotb.vhd
$finish called at time : 1012 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Oct  3 20:32:44 2018...
{
{870,906,942}
{1086,1131,1176}
{1302,1356,1410}
}
Test passed.
