VHDL implementation of an 8-bit ALU with an instruction set interpreter modeled after the IJVM Architectures ALU.




Instruction set:

0x01 - A

0x02 - B

0x03 - not A

0x04 - not B

0x05 - A + B

0x06 - A + B + 1

0x07 - A + 1

0x08 - B + 1

0x09 - B - A

0x0a - B - 1

0x0b - -A

0x0c - A and B

0x0d - A or B

0x0e - 0

0x0f - 1

0x10 - -1
