-include $WORKAREA/src/val/tof/hqm_arb_pri_test/hqm_arb_pri_test.to
-dirtag arb_gid_sel_atm_3
-simv_args
  +trfseq_sel=12
  +trftype_sel=2		     
  +perfck_sel=10		     
  +trfldbpp0_enable=1
  +trfldbpp1_enable=1	
  +trfldbpp2_enable=1	
  +trfldbpp3_enable=1	
  +trfldbpp4_enable=1	
  +trfldbpp5_enable=1	
  +trfldbpp6_enable=1	
  +trfldbpp7_enable=1	
  +trfdirpp8_enable=1	
  +trfdirpp9_enable=1	
  +trfdirpp10_enable=1	
  +trfdirpp11_enable=1	
  +LDB_PP0_DIR_CREDIT=256
  +LDB_PP0_QTYPE=QUNO
  +LDB_PP1_QTYPE=QUNO
  +LDB_PP2_QTYPE=QUNO
  +LDB_PP3_QTYPE=QUNO
  +LDB_PP4_QTYPE=QATM
  +LDB_PP5_QTYPE=QATM
  +LDB_PP6_QTYPE=QATM
  +LDB_PP7_QTYPE=QATM		     		     		     
  +LDB_PP8_QTYPE=QDIR
  +LDB_PP9_QTYPE=QDIR
  +LDB_PP10_QTYPE=QDIR
  +LDB_PP11_QTYPE=QDIR 
  +LDB_PP0_Q0_NUM_HCW=100
  +LDB_PP0_Q1_NUM_HCW=100
  +LDB_PP0_Q2_NUM_HCW=100
  +LDB_PP0_Q3_NUM_HCW=100
  +LDB_PP0_Q4_NUM_HCW=100
  +LDB_PP0_Q5_NUM_HCW=100
  +LDB_PP0_Q6_NUM_HCW=100
  +LDB_PP0_Q7_NUM_HCW=100
  +LDB_PP0_Q8_NUM_HCW=100
  +LDB_PP0_Q9_NUM_HCW=100
  +LDB_PP0_Q10_NUM_HCW=100
  +LDB_PP0_Q11_NUM_HCW=100
  +LDB_PP0_Q12_NUM_HCW=100
  +LDB_PP0_Q13_NUM_HCW=100
  +LDB_PP0_Q14_NUM_HCW=100
  +LDB_PP0_Q15_NUM_HCW=100	      
  +LDB_Q0_HCW_DELAY=8
  +LDB_Q1_HCW_DELAY=8
  +LDB_Q2_HCW_DELAY=8
  +LDB_Q3_HCW_DELAY=8
  +LDB_Q4_HCW_DELAY=8
  +LDB_Q5_HCW_DELAY=8
  +LDB_Q6_HCW_DELAY=8
  +LDB_Q7_HCW_DELAY=8
  +LDB_Q8_HCW_DELAY=8
  +LDB_Q9_HCW_DELAY=8
  +LDB_Q10_HCW_DELAY=8
  +LDB_Q11_HCW_DELAY=8
  +LDB_Q12_HCW_DELAY=8
  +LDB_Q13_HCW_DELAY=8
  +LDB_Q14_HCW_DELAY=8
  +LDB_Q15_HCW_DELAY=8		     
  +HQM_SEQ_CFG=$WORKAREA/src/val/tb/hqm/tests/hqm_arb_pri_test_cfg_3.cft
  +HQM_SEQ_CFG_EOT=$WORKAREA/src/val/tb/hqm/tests/hqm_system_eot.cft
-simv_args-
