
FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f69c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c64  0800f82c  0800f82c  0001082c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010490  08010490  000120a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010490  08010490  00011490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010498  08010498  000120a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010498  08010498  00011498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801049c  0801049c  0001149c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a0  20000000  080104a0  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c4a4  200000a0  08010540  000120a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000c544  08010540  00012544  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000120a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ebc2  00000000  00000000  000120d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005eea  00000000  00000000  00040c92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002a10  00000000  00000000  00046b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000020b6  00000000  00000000  00049590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007472  00000000  00000000  0004b646  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000313be  00000000  00000000  00052ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111663  00000000  00000000  00083e76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001954d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c160  00000000  00000000  0019551c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001a167c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a0 	.word	0x200000a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f814 	.word	0x0800f814

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a4 	.word	0x200000a4
 80001cc:	0800f814 	.word	0x0800f814

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b5b0      	push	{r4, r5, r7, lr}
 80005ae:	b0bc      	sub	sp, #240	@ 0xf0
 80005b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b2:	f004 f8a1 	bl	80046f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b6:	f000 f935 	bl	8000824 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ba:	f000 fafd 	bl	8000bb8 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 80005be:	f000 f993 	bl	80008e8 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 80005c2:	f000 f9c9 	bl	8000958 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 80005c6:	f000 fa05 	bl	80009d4 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 80005ca:	f000 fa29 	bl	8000a20 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80005ce:	f000 fa65 	bl	8000a9c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80005d2:	f000 fa93 	bl	8000afc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005d6:	f000 fac1 	bl	8000b5c <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  BSP_ACCELERO_Init();
 80005da:	f003 ff1f 	bl	800441c <BSP_ACCELERO_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005de:	f00a f86d 	bl	800a6bc <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  buttonSemHandle = osSemaphoreNew(1, 0, NULL);
 80005e2:	2200      	movs	r2, #0
 80005e4:	2100      	movs	r1, #0
 80005e6:	2001      	movs	r0, #1
 80005e8:	f00a fa55 	bl	800aa96 <osSemaphoreNew>
 80005ec:	4603      	mov	r3, r0
 80005ee:	4a75      	ldr	r2, [pc, #468]	@ (80007c4 <main+0x218>)
 80005f0:	6013      	str	r3, [r2, #0]

  if (buttonSemHandle == NULL) {
 80005f2:	4b74      	ldr	r3, [pc, #464]	@ (80007c4 <main+0x218>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d114      	bne.n	8000624 <main+0x78>
      uint8_t msg[] = "buttonSemHandle NULL\r\n";
 80005fa:	4b73      	ldr	r3, [pc, #460]	@ (80007c8 <main+0x21c>)
 80005fc:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 8000600:	461d      	mov	r5, r3
 8000602:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000604:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000606:	e895 0003 	ldmia.w	r5, {r0, r1}
 800060a:	6020      	str	r0, [r4, #0]
 800060c:	3404      	adds	r4, #4
 800060e:	8021      	strh	r1, [r4, #0]
 8000610:	3402      	adds	r4, #2
 8000612:	0c0b      	lsrs	r3, r1, #16
 8000614:	7023      	strb	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, 100);
 8000616:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 800061a:	2364      	movs	r3, #100	@ 0x64
 800061c:	2216      	movs	r2, #22
 800061e:	486b      	ldr	r0, [pc, #428]	@ (80007cc <main+0x220>)
 8000620:	f008 fffe 	bl	8009620 <HAL_UART_Transmit>

  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  alarmBlinkTimerHandle = osTimerNew(AlarmBlinkTimerCallback, osTimerPeriodic, NULL, NULL);
 8000624:	2300      	movs	r3, #0
 8000626:	2200      	movs	r2, #0
 8000628:	2101      	movs	r1, #1
 800062a:	4869      	ldr	r0, [pc, #420]	@ (80007d0 <main+0x224>)
 800062c:	f00a f952 	bl	800a8d4 <osTimerNew>
 8000630:	4603      	mov	r3, r0
 8000632:	4a68      	ldr	r2, [pc, #416]	@ (80007d4 <main+0x228>)
 8000634:	6013      	str	r3, [r2, #0]
  codeTimeoutTimerHandle = osTimerNew(CodeTimeoutCallback, osTimerOnce, NULL, NULL);
 8000636:	2300      	movs	r3, #0
 8000638:	2200      	movs	r2, #0
 800063a:	2100      	movs	r1, #0
 800063c:	4866      	ldr	r0, [pc, #408]	@ (80007d8 <main+0x22c>)
 800063e:	f00a f949 	bl	800a8d4 <osTimerNew>
 8000642:	4603      	mov	r3, r0
 8000644:	4a65      	ldr	r2, [pc, #404]	@ (80007dc <main+0x230>)
 8000646:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  evtQueueHandle = osMessageQueueNew(8, sizeof(uint8_t), NULL);
 8000648:	2200      	movs	r2, #0
 800064a:	2101      	movs	r1, #1
 800064c:	2008      	movs	r0, #8
 800064e:	f00a fb41 	bl	800acd4 <osMessageQueueNew>
 8000652:	4603      	mov	r3, r0
 8000654:	4a62      	ldr	r2, [pc, #392]	@ (80007e0 <main+0x234>)
 8000656:	6013      	str	r3, [r2, #0]

  if (evtQueueHandle == NULL) {
 8000658:	4b61      	ldr	r3, [pc, #388]	@ (80007e0 <main+0x234>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	2b00      	cmp	r3, #0
 800065e:	d111      	bne.n	8000684 <main+0xd8>
      uint8_t msg[] = "evtQueueHandle NULL\r\n";
 8000660:	4b60      	ldr	r3, [pc, #384]	@ (80007e4 <main+0x238>)
 8000662:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000666:	461d      	mov	r5, r3
 8000668:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800066a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800066c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000670:	6020      	str	r0, [r4, #0]
 8000672:	3404      	adds	r4, #4
 8000674:	8021      	strh	r1, [r4, #0]
      HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, 100);
 8000676:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 800067a:	2364      	movs	r3, #100	@ 0x64
 800067c:	2215      	movs	r2, #21
 800067e:	4853      	ldr	r0, [pc, #332]	@ (80007cc <main+0x220>)
 8000680:	f008 ffce 	bl	8009620 <HAL_UART_Transmit>

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000684:	4a58      	ldr	r2, [pc, #352]	@ (80007e8 <main+0x23c>)
 8000686:	2100      	movs	r1, #0
 8000688:	4858      	ldr	r0, [pc, #352]	@ (80007ec <main+0x240>)
 800068a:	f00a f861 	bl	800a750 <osThreadNew>
 800068e:	4603      	mov	r3, r0
 8000690:	4a57      	ldr	r2, [pc, #348]	@ (80007f0 <main+0x244>)
 8000692:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE BEGIN RTOS_THREADS */
  const osThreadAttr_t stateTask_attributes = {
 8000694:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000698:	2224      	movs	r2, #36	@ 0x24
 800069a:	2100      	movs	r1, #0
 800069c:	4618      	mov	r0, r3
 800069e:	f00d ff8d 	bl	800e5bc <memset>
 80006a2:	4b54      	ldr	r3, [pc, #336]	@ (80007f4 <main+0x248>)
 80006a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80006a8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80006b0:	2320      	movs	r3, #32
 80006b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    .name = "stateTask",
    .stack_size = 512 * 4,
    .priority = (osPriority_t) osPriorityAboveNormal,
  };
  stateTaskHandle = osThreadNew(StateTask, NULL, &stateTask_attributes);
 80006b6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80006ba:	461a      	mov	r2, r3
 80006bc:	2100      	movs	r1, #0
 80006be:	484e      	ldr	r0, [pc, #312]	@ (80007f8 <main+0x24c>)
 80006c0:	f00a f846 	bl	800a750 <osThreadNew>
 80006c4:	4603      	mov	r3, r0
 80006c6:	4a4d      	ldr	r2, [pc, #308]	@ (80007fc <main+0x250>)
 80006c8:	6013      	str	r3, [r2, #0]
  if (stateTaskHandle == NULL) {
 80006ca:	4b4c      	ldr	r3, [pc, #304]	@ (80007fc <main+0x250>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d110      	bne.n	80006f4 <main+0x148>
      uint8_t msg[] = "stateTask create FAILED\r\n";
 80006d2:	4b4b      	ldr	r3, [pc, #300]	@ (8000800 <main+0x254>)
 80006d4:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80006d8:	461d      	mov	r5, r3
 80006da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006e2:	c403      	stmia	r4!, {r0, r1}
 80006e4:	8022      	strh	r2, [r4, #0]
      HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, 100);
 80006e6:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80006ea:	2364      	movs	r3, #100	@ 0x64
 80006ec:	2219      	movs	r2, #25
 80006ee:	4837      	ldr	r0, [pc, #220]	@ (80007cc <main+0x220>)
 80006f0:	f008 ff96 	bl	8009620 <HAL_UART_Transmit>
  }

  const osThreadAttr_t sensorTask_attributes = {
 80006f4:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80006f8:	2224      	movs	r2, #36	@ 0x24
 80006fa:	2100      	movs	r1, #0
 80006fc:	4618      	mov	r0, r3
 80006fe:	f00d ff5d 	bl	800e5bc <memset>
 8000702:	4b40      	ldr	r3, [pc, #256]	@ (8000804 <main+0x258>)
 8000704:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000708:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800070c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8000710:	2310      	movs	r3, #16
 8000712:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    .name = "sensorTask",
    .stack_size = 256 * 4,
    .priority = (osPriority_t) osPriorityBelowNormal,
  };
  sensorTaskHandle = osThreadNew(SensorTask, NULL, &sensorTask_attributes);
 8000716:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800071a:	461a      	mov	r2, r3
 800071c:	2100      	movs	r1, #0
 800071e:	483a      	ldr	r0, [pc, #232]	@ (8000808 <main+0x25c>)
 8000720:	f00a f816 	bl	800a750 <osThreadNew>
 8000724:	4603      	mov	r3, r0
 8000726:	4a39      	ldr	r2, [pc, #228]	@ (800080c <main+0x260>)
 8000728:	6013      	str	r3, [r2, #0]
  if (sensorTaskHandle == NULL) {
 800072a:	4b38      	ldr	r3, [pc, #224]	@ (800080c <main+0x260>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d113      	bne.n	800075a <main+0x1ae>
      uint8_t msg[] = "sensorTask create FAILED\r\n";
 8000732:	4b37      	ldr	r3, [pc, #220]	@ (8000810 <main+0x264>)
 8000734:	f107 041c 	add.w	r4, r7, #28
 8000738:	461d      	mov	r5, r3
 800073a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800073c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800073e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000742:	c403      	stmia	r4!, {r0, r1}
 8000744:	8022      	strh	r2, [r4, #0]
 8000746:	3402      	adds	r4, #2
 8000748:	0c13      	lsrs	r3, r2, #16
 800074a:	7023      	strb	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, 100);
 800074c:	f107 011c 	add.w	r1, r7, #28
 8000750:	2364      	movs	r3, #100	@ 0x64
 8000752:	221a      	movs	r2, #26
 8000754:	481d      	ldr	r0, [pc, #116]	@ (80007cc <main+0x220>)
 8000756:	f008 ff63 	bl	8009620 <HAL_UART_Transmit>
  }

  const osThreadAttr_t buttonTask_attributes = {
 800075a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800075e:	2224      	movs	r2, #36	@ 0x24
 8000760:	2100      	movs	r1, #0
 8000762:	4618      	mov	r0, r3
 8000764:	f00d ff2a 	bl	800e5bc <memset>
 8000768:	4b2a      	ldr	r3, [pc, #168]	@ (8000814 <main+0x268>)
 800076a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800076e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000772:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000776:	2320      	movs	r3, #32
 8000778:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    .name = "buttonTask",
    .stack_size = 512 * 4,
    .priority = (osPriority_t) osPriorityAboveNormal,
  };
  buttonTaskHandle = osThreadNew(ButtonTask, NULL, &buttonTask_attributes);
 800077c:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000780:	461a      	mov	r2, r3
 8000782:	2100      	movs	r1, #0
 8000784:	4824      	ldr	r0, [pc, #144]	@ (8000818 <main+0x26c>)
 8000786:	f009 ffe3 	bl	800a750 <osThreadNew>
 800078a:	4603      	mov	r3, r0
 800078c:	4a23      	ldr	r2, [pc, #140]	@ (800081c <main+0x270>)
 800078e:	6013      	str	r3, [r2, #0]
  if (buttonTaskHandle == NULL) {
 8000790:	4b22      	ldr	r3, [pc, #136]	@ (800081c <main+0x270>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d111      	bne.n	80007bc <main+0x210>
      uint8_t msg[] = "buttonTask create FAILED\r\n";
 8000798:	4b21      	ldr	r3, [pc, #132]	@ (8000820 <main+0x274>)
 800079a:	463c      	mov	r4, r7
 800079c:	461d      	mov	r5, r3
 800079e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007a6:	c403      	stmia	r4!, {r0, r1}
 80007a8:	8022      	strh	r2, [r4, #0]
 80007aa:	3402      	adds	r4, #2
 80007ac:	0c13      	lsrs	r3, r2, #16
 80007ae:	7023      	strb	r3, [r4, #0]
      HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, 100);
 80007b0:	4639      	mov	r1, r7
 80007b2:	2364      	movs	r3, #100	@ 0x64
 80007b4:	221a      	movs	r2, #26
 80007b6:	4805      	ldr	r0, [pc, #20]	@ (80007cc <main+0x220>)
 80007b8:	f008 ff32 	bl	8009620 <HAL_UART_Transmit>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80007bc:	f009 ffa2 	bl	800a704 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007c0:	bf00      	nop
 80007c2:	e7fd      	b.n	80007c0 <main+0x214>
 80007c4:	20000c00 	.word	0x20000c00
 80007c8:	0800f85c 	.word	0x0800f85c
 80007cc:	200001f0 	.word	0x200001f0
 80007d0:	08000fbd 	.word	0x08000fbd
 80007d4:	20000c04 	.word	0x20000c04
 80007d8:	08000fdd 	.word	0x08000fdd
 80007dc:	20000c08 	.word	0x20000c08
 80007e0:	20000bfc 	.word	0x20000bfc
 80007e4:	0800f874 	.word	0x0800f874
 80007e8:	08010344 	.word	0x08010344
 80007ec:	08001a79 	.word	0x08001a79
 80007f0:	200007e4 	.word	0x200007e4
 80007f4:	0800f838 	.word	0x0800f838
 80007f8:	08001101 	.word	0x08001101
 80007fc:	20000c0c 	.word	0x20000c0c
 8000800:	0800f88c 	.word	0x0800f88c
 8000804:	0800f844 	.word	0x0800f844
 8000808:	08001069 	.word	0x08001069
 800080c:	20000c10 	.word	0x20000c10
 8000810:	0800f8a8 	.word	0x0800f8a8
 8000814:	0800f850 	.word	0x0800f850
 8000818:	08001005 	.word	0x08001005
 800081c:	20000c14 	.word	0x20000c14
 8000820:	0800f8c4 	.word	0x0800f8c4

08000824 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b096      	sub	sp, #88	@ 0x58
 8000828:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800082a:	f107 0314 	add.w	r3, r7, #20
 800082e:	2244      	movs	r2, #68	@ 0x44
 8000830:	2100      	movs	r1, #0
 8000832:	4618      	mov	r0, r3
 8000834:	f00d fec2 	bl	800e5bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000838:	463b      	mov	r3, r7
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
 800083e:	605a      	str	r2, [r3, #4]
 8000840:	609a      	str	r2, [r3, #8]
 8000842:	60da      	str	r2, [r3, #12]
 8000844:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000846:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800084a:	f005 fc83 	bl	8006154 <HAL_PWREx_ControlVoltageScaling>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000854:	f001 f92e 	bl	8001ab4 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000858:	f005 fc5e 	bl	8006118 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800085c:	4b21      	ldr	r3, [pc, #132]	@ (80008e4 <SystemClock_Config+0xc0>)
 800085e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000862:	4a20      	ldr	r2, [pc, #128]	@ (80008e4 <SystemClock_Config+0xc0>)
 8000864:	f023 0318 	bic.w	r3, r3, #24
 8000868:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800086c:	2314      	movs	r3, #20
 800086e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000870:	2301      	movs	r3, #1
 8000872:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000874:	2301      	movs	r3, #1
 8000876:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000878:	2300      	movs	r3, #0
 800087a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800087c:	2360      	movs	r3, #96	@ 0x60
 800087e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000880:	2302      	movs	r3, #2
 8000882:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000884:	2301      	movs	r3, #1
 8000886:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000888:	2301      	movs	r3, #1
 800088a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800088c:	2328      	movs	r3, #40	@ 0x28
 800088e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000890:	2307      	movs	r3, #7
 8000892:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000894:	2302      	movs	r3, #2
 8000896:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000898:	2302      	movs	r3, #2
 800089a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	4618      	mov	r0, r3
 80008a2:	f005 fd79 	bl	8006398 <HAL_RCC_OscConfig>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80008ac:	f001 f902 	bl	8001ab4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b0:	230f      	movs	r3, #15
 80008b2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008b4:	2303      	movs	r3, #3
 80008b6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008b8:	2300      	movs	r3, #0
 80008ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008bc:	2300      	movs	r3, #0
 80008be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008c4:	463b      	mov	r3, r7
 80008c6:	2104      	movs	r1, #4
 80008c8:	4618      	mov	r0, r3
 80008ca:	f006 f941 	bl	8006b50 <HAL_RCC_ClockConfig>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80008d4:	f001 f8ee 	bl	8001ab4 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80008d8:	f006 fe7a 	bl	80075d0 <HAL_RCCEx_EnableMSIPLLMode>
}
 80008dc:	bf00      	nop
 80008de:	3758      	adds	r7, #88	@ 0x58
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40021000 	.word	0x40021000

080008e8 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 80008ec:	4b18      	ldr	r3, [pc, #96]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 80008ee:	4a19      	ldr	r2, [pc, #100]	@ (8000954 <MX_DFSDM1_Init+0x6c>)
 80008f0:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 80008f2:	4b17      	ldr	r3, [pc, #92]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 80008f4:	2201      	movs	r2, #1
 80008f6:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80008f8:	4b15      	ldr	r3, [pc, #84]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 80008fe:	4b14      	ldr	r3, [pc, #80]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 8000900:	2202      	movs	r2, #2
 8000902:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000904:	4b12      	ldr	r3, [pc, #72]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 8000906:	2200      	movs	r2, #0
 8000908:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800090a:	4b11      	ldr	r3, [pc, #68]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 800090c:	2200      	movs	r2, #0
 800090e:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000910:	4b0f      	ldr	r3, [pc, #60]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 8000912:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000916:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000918:	4b0d      	ldr	r3, [pc, #52]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 800091a:	2200      	movs	r2, #0
 800091c:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800091e:	4b0c      	ldr	r3, [pc, #48]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 8000920:	2204      	movs	r2, #4
 8000922:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000924:	4b0a      	ldr	r3, [pc, #40]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 8000926:	2200      	movs	r2, #0
 8000928:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 800092a:	4b09      	ldr	r3, [pc, #36]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 800092c:	2201      	movs	r2, #1
 800092e:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000930:	4b07      	ldr	r3, [pc, #28]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 8000932:	2200      	movs	r2, #0
 8000934:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000936:	4b06      	ldr	r3, [pc, #24]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 8000938:	2200      	movs	r2, #0
 800093a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 800093c:	4804      	ldr	r0, [pc, #16]	@ (8000950 <MX_DFSDM1_Init+0x68>)
 800093e:	f004 f819 	bl	8004974 <HAL_DFSDM_ChannelInit>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000948:	f001 f8b4 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 800094c:	bf00      	nop
 800094e:	bd80      	pop	{r7, pc}
 8000950:	200000bc 	.word	0x200000bc
 8000954:	40016020 	.word	0x40016020

08000958 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800095c:	4b1b      	ldr	r3, [pc, #108]	@ (80009cc <MX_I2C2_Init+0x74>)
 800095e:	4a1c      	ldr	r2, [pc, #112]	@ (80009d0 <MX_I2C2_Init+0x78>)
 8000960:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 8000962:	4b1a      	ldr	r3, [pc, #104]	@ (80009cc <MX_I2C2_Init+0x74>)
 8000964:	f640 6214 	movw	r2, #3604	@ 0xe14
 8000968:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800096a:	4b18      	ldr	r3, [pc, #96]	@ (80009cc <MX_I2C2_Init+0x74>)
 800096c:	2200      	movs	r2, #0
 800096e:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000970:	4b16      	ldr	r3, [pc, #88]	@ (80009cc <MX_I2C2_Init+0x74>)
 8000972:	2201      	movs	r2, #1
 8000974:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000976:	4b15      	ldr	r3, [pc, #84]	@ (80009cc <MX_I2C2_Init+0x74>)
 8000978:	2200      	movs	r2, #0
 800097a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800097c:	4b13      	ldr	r3, [pc, #76]	@ (80009cc <MX_I2C2_Init+0x74>)
 800097e:	2200      	movs	r2, #0
 8000980:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000982:	4b12      	ldr	r3, [pc, #72]	@ (80009cc <MX_I2C2_Init+0x74>)
 8000984:	2200      	movs	r2, #0
 8000986:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000988:	4b10      	ldr	r3, [pc, #64]	@ (80009cc <MX_I2C2_Init+0x74>)
 800098a:	2200      	movs	r2, #0
 800098c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800098e:	4b0f      	ldr	r3, [pc, #60]	@ (80009cc <MX_I2C2_Init+0x74>)
 8000990:	2200      	movs	r2, #0
 8000992:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000994:	480d      	ldr	r0, [pc, #52]	@ (80009cc <MX_I2C2_Init+0x74>)
 8000996:	f004 fc3b 	bl	8005210 <HAL_I2C_Init>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80009a0:	f001 f888 	bl	8001ab4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009a4:	2100      	movs	r1, #0
 80009a6:	4809      	ldr	r0, [pc, #36]	@ (80009cc <MX_I2C2_Init+0x74>)
 80009a8:	f005 f9ec 	bl	8005d84 <HAL_I2CEx_ConfigAnalogFilter>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80009b2:	f001 f87f 	bl	8001ab4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80009b6:	2100      	movs	r1, #0
 80009b8:	4804      	ldr	r0, [pc, #16]	@ (80009cc <MX_I2C2_Init+0x74>)
 80009ba:	f005 fa2e 	bl	8005e1a <HAL_I2CEx_ConfigDigitalFilter>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80009c4:	f001 f876 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80009c8:	bf00      	nop
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	200000f4 	.word	0x200000f4
 80009d0:	40005800 	.word	0x40005800

080009d4 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80009d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a18 <MX_QUADSPI_Init+0x44>)
 80009da:	4a10      	ldr	r2, [pc, #64]	@ (8000a1c <MX_QUADSPI_Init+0x48>)
 80009dc:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 80009de:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <MX_QUADSPI_Init+0x44>)
 80009e0:	2202      	movs	r2, #2
 80009e2:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80009e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <MX_QUADSPI_Init+0x44>)
 80009e6:	2204      	movs	r2, #4
 80009e8:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MX_QUADSPI_Init+0x44>)
 80009ec:	2210      	movs	r2, #16
 80009ee:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 80009f0:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <MX_QUADSPI_Init+0x44>)
 80009f2:	2217      	movs	r2, #23
 80009f4:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80009f6:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <MX_QUADSPI_Init+0x44>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <MX_QUADSPI_Init+0x44>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000a02:	4805      	ldr	r0, [pc, #20]	@ (8000a18 <MX_QUADSPI_Init+0x44>)
 8000a04:	f005 fc0c 	bl	8006220 <HAL_QSPI_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000a0e:	f001 f851 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	20000148 	.word	0x20000148
 8000a1c:	a0001000 	.word	0xa0001000

08000a20 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000a24:	4b1b      	ldr	r3, [pc, #108]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a26:	4a1c      	ldr	r2, [pc, #112]	@ (8000a98 <MX_SPI3_Init+0x78>)
 8000a28:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a2c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a30:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000a32:	4b18      	ldr	r3, [pc, #96]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a38:	4b16      	ldr	r3, [pc, #88]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a3a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000a3e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a40:	4b14      	ldr	r3, [pc, #80]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a46:	4b13      	ldr	r3, [pc, #76]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000a4c:	4b11      	ldr	r3, [pc, #68]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a52:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a54:	4b0f      	ldr	r3, [pc, #60]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a60:	4b0c      	ldr	r3, [pc, #48]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a66:	4b0b      	ldr	r3, [pc, #44]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000a6c:	4b09      	ldr	r3, [pc, #36]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a6e:	2207      	movs	r2, #7
 8000a70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a72:	4b08      	ldr	r3, [pc, #32]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a78:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a7a:	2208      	movs	r2, #8
 8000a7c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000a7e:	4805      	ldr	r0, [pc, #20]	@ (8000a94 <MX_SPI3_Init+0x74>)
 8000a80:	f006 ff88 	bl	8007994 <HAL_SPI_Init>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000a8a:	f001 f813 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	2000018c 	.word	0x2000018c
 8000a98:	40003c00 	.word	0x40003c00

08000a9c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000aa0:	4b14      	ldr	r3, [pc, #80]	@ (8000af4 <MX_USART1_UART_Init+0x58>)
 8000aa2:	4a15      	ldr	r2, [pc, #84]	@ (8000af8 <MX_USART1_UART_Init+0x5c>)
 8000aa4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000aa6:	4b13      	ldr	r3, [pc, #76]	@ (8000af4 <MX_USART1_UART_Init+0x58>)
 8000aa8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000aac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000aae:	4b11      	ldr	r3, [pc, #68]	@ (8000af4 <MX_USART1_UART_Init+0x58>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8000af4 <MX_USART1_UART_Init+0x58>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000aba:	4b0e      	ldr	r3, [pc, #56]	@ (8000af4 <MX_USART1_UART_Init+0x58>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8000af4 <MX_USART1_UART_Init+0x58>)
 8000ac2:	220c      	movs	r2, #12
 8000ac4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8000af4 <MX_USART1_UART_Init+0x58>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000acc:	4b09      	ldr	r3, [pc, #36]	@ (8000af4 <MX_USART1_UART_Init+0x58>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ad2:	4b08      	ldr	r3, [pc, #32]	@ (8000af4 <MX_USART1_UART_Init+0x58>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ad8:	4b06      	ldr	r3, [pc, #24]	@ (8000af4 <MX_USART1_UART_Init+0x58>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ade:	4805      	ldr	r0, [pc, #20]	@ (8000af4 <MX_USART1_UART_Init+0x58>)
 8000ae0:	f008 fd50 	bl	8009584 <HAL_UART_Init>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000aea:	f000 ffe3 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	200001f0 	.word	0x200001f0
 8000af8:	40013800 	.word	0x40013800

08000afc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b00:	4b14      	ldr	r3, [pc, #80]	@ (8000b54 <MX_USART3_UART_Init+0x58>)
 8000b02:	4a15      	ldr	r2, [pc, #84]	@ (8000b58 <MX_USART3_UART_Init+0x5c>)
 8000b04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b06:	4b13      	ldr	r3, [pc, #76]	@ (8000b54 <MX_USART3_UART_Init+0x58>)
 8000b08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b0e:	4b11      	ldr	r3, [pc, #68]	@ (8000b54 <MX_USART3_UART_Init+0x58>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b14:	4b0f      	ldr	r3, [pc, #60]	@ (8000b54 <MX_USART3_UART_Init+0x58>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b54 <MX_USART3_UART_Init+0x58>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b20:	4b0c      	ldr	r3, [pc, #48]	@ (8000b54 <MX_USART3_UART_Init+0x58>)
 8000b22:	220c      	movs	r2, #12
 8000b24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b26:	4b0b      	ldr	r3, [pc, #44]	@ (8000b54 <MX_USART3_UART_Init+0x58>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b2c:	4b09      	ldr	r3, [pc, #36]	@ (8000b54 <MX_USART3_UART_Init+0x58>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b32:	4b08      	ldr	r3, [pc, #32]	@ (8000b54 <MX_USART3_UART_Init+0x58>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b38:	4b06      	ldr	r3, [pc, #24]	@ (8000b54 <MX_USART3_UART_Init+0x58>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b3e:	4805      	ldr	r0, [pc, #20]	@ (8000b54 <MX_USART3_UART_Init+0x58>)
 8000b40:	f008 fd20 	bl	8009584 <HAL_UART_Init>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000b4a:	f000 ffb3 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b4e:	bf00      	nop
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20000278 	.word	0x20000278
 8000b58:	40004800 	.word	0x40004800

08000b5c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000b60:	4b14      	ldr	r3, [pc, #80]	@ (8000bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b62:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b66:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000b68:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b6a:	2206      	movs	r2, #6
 8000b6c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000b6e:	4b11      	ldr	r3, [pc, #68]	@ (8000bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b70:	2202      	movs	r2, #2
 8000b72:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000b74:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b76:	2202      	movs	r2, #2
 8000b78:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000b80:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000b86:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000b8c:	4b09      	ldr	r3, [pc, #36]	@ (8000bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000b92:	4b08      	ldr	r3, [pc, #32]	@ (8000bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000b98:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000b9e:	4805      	ldr	r0, [pc, #20]	@ (8000bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ba0:	f005 f987 	bl	8005eb2 <HAL_PCD_Init>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000baa:	f000 ff83 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20000300 	.word	0x20000300

08000bb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b08a      	sub	sp, #40	@ 0x28
 8000bbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bbe:	f107 0314 	add.w	r3, r7, #20
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	609a      	str	r2, [r3, #8]
 8000bca:	60da      	str	r2, [r3, #12]
 8000bcc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bce:	4bbd      	ldr	r3, [pc, #756]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd2:	4abc      	ldr	r2, [pc, #752]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000bd4:	f043 0310 	orr.w	r3, r3, #16
 8000bd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bda:	4bba      	ldr	r3, [pc, #744]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bde:	f003 0310 	and.w	r3, r3, #16
 8000be2:	613b      	str	r3, [r7, #16]
 8000be4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000be6:	4bb7      	ldr	r3, [pc, #732]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bea:	4ab6      	ldr	r2, [pc, #728]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000bec:	f043 0304 	orr.w	r3, r3, #4
 8000bf0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bf2:	4bb4      	ldr	r3, [pc, #720]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf6:	f003 0304 	and.w	r3, r3, #4
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfe:	4bb1      	ldr	r3, [pc, #708]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c02:	4ab0      	ldr	r2, [pc, #704]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000c04:	f043 0301 	orr.w	r3, r3, #1
 8000c08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c0a:	4bae      	ldr	r3, [pc, #696]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	60bb      	str	r3, [r7, #8]
 8000c14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c16:	4bab      	ldr	r3, [pc, #684]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c1a:	4aaa      	ldr	r2, [pc, #680]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000c1c:	f043 0302 	orr.w	r3, r3, #2
 8000c20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c22:	4ba8      	ldr	r3, [pc, #672]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c26:	f003 0302 	and.w	r3, r3, #2
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c2e:	4ba5      	ldr	r3, [pc, #660]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c32:	4aa4      	ldr	r2, [pc, #656]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000c34:	f043 0308 	orr.w	r3, r3, #8
 8000c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c3a:	4ba2      	ldr	r3, [pc, #648]	@ (8000ec4 <MX_GPIO_Init+0x30c>)
 8000c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3e:	f003 0308 	and.w	r3, r3, #8
 8000c42:	603b      	str	r3, [r7, #0]
 8000c44:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000c4c:	489e      	ldr	r0, [pc, #632]	@ (8000ec8 <MX_GPIO_Init+0x310>)
 8000c4e:	f004 fa95 	bl	800517c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000c52:	2200      	movs	r2, #0
 8000c54:	f248 1104 	movw	r1, #33028	@ 0x8104
 8000c58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c5c:	f004 fa8e 	bl	800517c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000c60:	2200      	movs	r2, #0
 8000c62:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8000c66:	4899      	ldr	r0, [pc, #612]	@ (8000ecc <MX_GPIO_Init+0x314>)
 8000c68:	f004 fa88 	bl	800517c <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f241 0181 	movw	r1, #4225	@ 0x1081
 8000c72:	4897      	ldr	r0, [pc, #604]	@ (8000ed0 <MX_GPIO_Init+0x318>)
 8000c74:	f004 fa82 	bl	800517c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000c78:	2201      	movs	r2, #1
 8000c7a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c7e:	4894      	ldr	r0, [pc, #592]	@ (8000ed0 <MX_GPIO_Init+0x318>)
 8000c80:	f004 fa7c 	bl	800517c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000c84:	2200      	movs	r2, #0
 8000c86:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8000c8a:	4892      	ldr	r0, [pc, #584]	@ (8000ed4 <MX_GPIO_Init+0x31c>)
 8000c8c:	f004 fa76 	bl	800517c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000c90:	2201      	movs	r2, #1
 8000c92:	2120      	movs	r1, #32
 8000c94:	488d      	ldr	r0, [pc, #564]	@ (8000ecc <MX_GPIO_Init+0x314>)
 8000c96:	f004 fa71 	bl	800517c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	2101      	movs	r1, #1
 8000c9e:	488a      	ldr	r0, [pc, #552]	@ (8000ec8 <MX_GPIO_Init+0x310>)
 8000ca0:	f004 fa6c 	bl	800517c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000ca4:	f240 1315 	movw	r3, #277	@ 0x115
 8000ca8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000caa:	2301      	movs	r3, #1
 8000cac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cb6:	f107 0314 	add.w	r3, r7, #20
 8000cba:	4619      	mov	r1, r3
 8000cbc:	4882      	ldr	r0, [pc, #520]	@ (8000ec8 <MX_GPIO_Init+0x310>)
 8000cbe:	f003 ffa7 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000cc2:	236a      	movs	r3, #106	@ 0x6a
 8000cc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cc6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cd0:	f107 0314 	add.w	r3, r7, #20
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	487c      	ldr	r0, [pc, #496]	@ (8000ec8 <MX_GPIO_Init+0x310>)
 8000cd8:	f003 ff9a 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8000cdc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ce0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ce2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ce6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8000cec:	f107 0314 	add.w	r3, r7, #20
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4878      	ldr	r0, [pc, #480]	@ (8000ed4 <MX_GPIO_Init+0x31c>)
 8000cf4:	f003 ff8c 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000cf8:	233f      	movs	r3, #63	@ 0x3f
 8000cfa:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000cfc:	230b      	movs	r3, #11
 8000cfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d00:	2300      	movs	r3, #0
 8000d02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d04:	f107 0314 	add.w	r3, r7, #20
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4872      	ldr	r0, [pc, #456]	@ (8000ed4 <MX_GPIO_Init+0x31c>)
 8000d0c:	f003 ff80 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000d10:	2303      	movs	r3, #3
 8000d12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d14:	2302      	movs	r3, #2
 8000d16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000d20:	2308      	movs	r3, #8
 8000d22:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	4619      	mov	r1, r3
 8000d2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d2e:	f003 ff6f 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000d32:	f248 1304 	movw	r3, #33028	@ 0x8104
 8000d36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d40:	2300      	movs	r3, #0
 8000d42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d44:	f107 0314 	add.w	r3, r7, #20
 8000d48:	4619      	mov	r1, r3
 8000d4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d4e:	f003 ff5f 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000d52:	2308      	movs	r3, #8
 8000d54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d56:	2302      	movs	r3, #2
 8000d58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d62:	2301      	movs	r3, #1
 8000d64:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000d66:	f107 0314 	add.w	r3, r7, #20
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d70:	f003 ff4e 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000d74:	2310      	movs	r3, #16
 8000d76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d78:	230b      	movs	r3, #11
 8000d7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000d80:	f107 0314 	add.w	r3, r7, #20
 8000d84:	4619      	mov	r1, r3
 8000d86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d8a:	f003 ff41 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000d8e:	23e0      	movs	r3, #224	@ 0xe0
 8000d90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d92:	2302      	movs	r3, #2
 8000d94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d9e:	2305      	movs	r3, #5
 8000da0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da2:	f107 0314 	add.w	r3, r7, #20
 8000da6:	4619      	mov	r1, r3
 8000da8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dac:	f003 ff30 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000db0:	2301      	movs	r3, #1
 8000db2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000db4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000db8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4841      	ldr	r0, [pc, #260]	@ (8000ecc <MX_GPIO_Init+0x314>)
 8000dc6:	f003 ff23 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000dce:	230b      	movs	r3, #11
 8000dd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000dd6:	f107 0314 	add.w	r3, r7, #20
 8000dda:	4619      	mov	r1, r3
 8000ddc:	483b      	ldr	r0, [pc, #236]	@ (8000ecc <MX_GPIO_Init+0x314>)
 8000dde:	f003 ff17 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000de2:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8000de6:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de8:	2301      	movs	r3, #1
 8000dea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df0:	2300      	movs	r3, #0
 8000df2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df4:	f107 0314 	add.w	r3, r7, #20
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4834      	ldr	r0, [pc, #208]	@ (8000ecc <MX_GPIO_Init+0x314>)
 8000dfc:	f003 ff08 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000e00:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8000e04:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e06:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e10:	f107 0314 	add.w	r3, r7, #20
 8000e14:	4619      	mov	r1, r3
 8000e16:	482e      	ldr	r0, [pc, #184]	@ (8000ed0 <MX_GPIO_Init+0x318>)
 8000e18:	f003 fefa 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000e1c:	f243 0381 	movw	r3, #12417	@ 0x3081
 8000e20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e22:	2301      	movs	r3, #1
 8000e24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e2e:	f107 0314 	add.w	r3, r7, #20
 8000e32:	4619      	mov	r1, r3
 8000e34:	4826      	ldr	r0, [pc, #152]	@ (8000ed0 <MX_GPIO_Init+0x318>)
 8000e36:	f003 feeb 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000e3a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000e3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e40:	2301      	movs	r3, #1
 8000e42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e4c:	f107 0314 	add.w	r3, r7, #20
 8000e50:	4619      	mov	r1, r3
 8000e52:	4820      	ldr	r0, [pc, #128]	@ (8000ed4 <MX_GPIO_Init+0x31c>)
 8000e54:	f003 fedc 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000e58:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000e5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e5e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e68:	f107 0314 	add.w	r3, r7, #20
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4819      	ldr	r0, [pc, #100]	@ (8000ed4 <MX_GPIO_Init+0x31c>)
 8000e70:	f003 fece 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000e74:	2302      	movs	r3, #2
 8000e76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e78:	2302      	movs	r3, #2
 8000e7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e80:	2303      	movs	r3, #3
 8000e82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e84:	2305      	movs	r3, #5
 8000e86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000e88:	f107 0314 	add.w	r3, r7, #20
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4810      	ldr	r0, [pc, #64]	@ (8000ed0 <MX_GPIO_Init+0x318>)
 8000e90:	f003 febe 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000e94:	2378      	movs	r3, #120	@ 0x78
 8000e96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ea4:	2307      	movs	r3, #7
 8000ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ea8:	f107 0314 	add.w	r3, r7, #20
 8000eac:	4619      	mov	r1, r3
 8000eae:	4808      	ldr	r0, [pc, #32]	@ (8000ed0 <MX_GPIO_Init+0x318>)
 8000eb0:	f003 feae 	bl	8004c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000eb4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000eb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000eba:	2312      	movs	r3, #18
 8000ebc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	e00a      	b.n	8000ed8 <MX_GPIO_Init+0x320>
 8000ec2:	bf00      	nop
 8000ec4:	40021000 	.word	0x40021000
 8000ec8:	48001000 	.word	0x48001000
 8000ecc:	48000400 	.word	0x48000400
 8000ed0:	48000c00 	.word	0x48000c00
 8000ed4:	48000800 	.word	0x48000800
 8000ed8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eda:	2303      	movs	r3, #3
 8000edc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ede:	2304      	movs	r3, #4
 8000ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	480f      	ldr	r0, [pc, #60]	@ (8000f28 <MX_GPIO_Init+0x370>)
 8000eea:	f003 fe91 	bl	8004c10 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	210f      	movs	r1, #15
 8000ef2:	2007      	movs	r0, #7
 8000ef4:	f003 fd14 	bl	8004920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000ef8:	2007      	movs	r0, #7
 8000efa:	f003 fd2d 	bl	8004958 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2105      	movs	r1, #5
 8000f02:	2017      	movs	r0, #23
 8000f04:	f003 fd0c 	bl	8004920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f08:	2017      	movs	r0, #23
 8000f0a:	f003 fd25 	bl	8004958 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2105      	movs	r1, #5
 8000f12:	2028      	movs	r0, #40	@ 0x28
 8000f14:	f003 fd04 	bl	8004920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f18:	2028      	movs	r0, #40	@ 0x28
 8000f1a:	f003 fd1d 	bl	8004958 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f1e:	bf00      	nop
 8000f20:	3728      	adds	r7, #40	@ 0x28
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	48000400 	.word	0x48000400

08000f2c <UpdateLedsForState>:

/* USER CODE BEGIN 4 */

static void UpdateLedsForState(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  // DISARMED:led off
  // ARMED:led on
  // ALARM:blink

  if (AlarmState == DISARMED) {
 8000f30:	4b1e      	ldr	r3, [pc, #120]	@ (8000fac <UpdateLedsForState+0x80>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d111      	bne.n	8000f5c <UpdateLedsForState+0x30>
    osTimerStop(alarmBlinkTimerHandle);
 8000f38:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb0 <UpdateLedsForState+0x84>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f009 fd73 	bl	800aa28 <osTimerStop>
    HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000f42:	2200      	movs	r2, #0
 8000f44:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f48:	481a      	ldr	r0, [pc, #104]	@ (8000fb4 <UpdateLedsForState+0x88>)
 8000f4a:	f004 f917 	bl	800517c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ALARM_LED_GPIO_Port, ALARM_LED_Pin, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f54:	4818      	ldr	r0, [pc, #96]	@ (8000fb8 <UpdateLedsForState+0x8c>)
 8000f56:	f004 f911 	bl	800517c <HAL_GPIO_WritePin>
  else if (AlarmState == ALARM) {
    // blink quickly
	osTimerStop(alarmBlinkTimerHandle);
    osTimerStart(alarmBlinkTimerHandle, 100);
  }
}
 8000f5a:	e024      	b.n	8000fa6 <UpdateLedsForState+0x7a>
  else if (AlarmState == ARMED) {
 8000f5c:	4b13      	ldr	r3, [pc, #76]	@ (8000fac <UpdateLedsForState+0x80>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d111      	bne.n	8000f88 <UpdateLedsForState+0x5c>
    osTimerStop(alarmBlinkTimerHandle);
 8000f64:	4b12      	ldr	r3, [pc, #72]	@ (8000fb0 <UpdateLedsForState+0x84>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f009 fd5d 	bl	800aa28 <osTimerStop>
    HAL_GPIO_WritePin(ALARM_LED_GPIO_Port, ALARM_LED_Pin, GPIO_PIN_RESET);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f74:	4810      	ldr	r0, [pc, #64]	@ (8000fb8 <UpdateLedsForState+0x8c>)
 8000f76:	f004 f901 	bl	800517c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f80:	480c      	ldr	r0, [pc, #48]	@ (8000fb4 <UpdateLedsForState+0x88>)
 8000f82:	f004 f8fb 	bl	800517c <HAL_GPIO_WritePin>
}
 8000f86:	e00e      	b.n	8000fa6 <UpdateLedsForState+0x7a>
  else if (AlarmState == ALARM) {
 8000f88:	4b08      	ldr	r3, [pc, #32]	@ (8000fac <UpdateLedsForState+0x80>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	d10a      	bne.n	8000fa6 <UpdateLedsForState+0x7a>
	osTimerStop(alarmBlinkTimerHandle);
 8000f90:	4b07      	ldr	r3, [pc, #28]	@ (8000fb0 <UpdateLedsForState+0x84>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4618      	mov	r0, r3
 8000f96:	f009 fd47 	bl	800aa28 <osTimerStop>
    osTimerStart(alarmBlinkTimerHandle, 100);
 8000f9a:	4b05      	ldr	r3, [pc, #20]	@ (8000fb0 <UpdateLedsForState+0x84>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	2164      	movs	r1, #100	@ 0x64
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f009 fd13 	bl	800a9cc <osTimerStart>
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20000bf0 	.word	0x20000bf0
 8000fb0:	20000c04 	.word	0x20000c04
 8000fb4:	48000400 	.word	0x48000400
 8000fb8:	48000800 	.word	0x48000800

08000fbc <AlarmBlinkTimerCallback>:

void AlarmBlinkTimerCallback(void *argument)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  //if (AlarmState == ALARM) {
    HAL_GPIO_TogglePin(ALARM_LED_GPIO_Port, ALARM_LED_Pin);
 8000fc4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fc8:	4803      	ldr	r0, [pc, #12]	@ (8000fd8 <AlarmBlinkTimerCallback+0x1c>)
 8000fca:	f004 f8ef 	bl	80051ac <HAL_GPIO_TogglePin>
  //}
}
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	48000800 	.word	0x48000800

08000fdc <CodeTimeoutCallback>:

void CodeTimeoutCallback(void *argument)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  uint8_t event = TIMEOUT;
 8000fe4:	2304      	movs	r3, #4
 8000fe6:	73fb      	strb	r3, [r7, #15]
  osMessageQueuePut(evtQueueHandle, &event, 0, 0);
 8000fe8:	4b05      	ldr	r3, [pc, #20]	@ (8001000 <CodeTimeoutCallback+0x24>)
 8000fea:	6818      	ldr	r0, [r3, #0]
 8000fec:	f107 010f 	add.w	r1, r7, #15
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f009 fee2 	bl	800adbc <osMessageQueuePut>
}
 8000ff8:	bf00      	nop
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20000bfc 	.word	0x20000bfc

08001004 <ButtonTask>:

void ButtonTask(void *argument)
{
 8001004:	b5b0      	push	{r4, r5, r7, lr}
 8001006:	b088      	sub	sp, #32
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  uint8_t event;
  for (;;)
  {
    osSemaphoreAcquire(buttonSemHandle, osWaitForever);
 800100c:	4b12      	ldr	r3, [pc, #72]	@ (8001058 <ButtonTask+0x54>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001014:	4618      	mov	r0, r3
 8001016:	f009 fdc7 	bl	800aba8 <osSemaphoreAcquire>
	uint8_t msg[] = "Button pressed.\r\n";
 800101a:	4b10      	ldr	r3, [pc, #64]	@ (800105c <ButtonTask+0x58>)
 800101c:	f107 040c 	add.w	r4, r7, #12
 8001020:	461d      	mov	r5, r3
 8001022:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001024:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001026:	682b      	ldr	r3, [r5, #0]
 8001028:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, 100);
 800102a:	f107 010c 	add.w	r1, r7, #12
 800102e:	2364      	movs	r3, #100	@ 0x64
 8001030:	2211      	movs	r2, #17
 8001032:	480b      	ldr	r0, [pc, #44]	@ (8001060 <ButtonTask+0x5c>)
 8001034:	f008 faf4 	bl	8009620 <HAL_UART_Transmit>
	// delay to prevent debouncing issue
    osDelay(50);
 8001038:	2032      	movs	r0, #50	@ 0x32
 800103a:	f009 fc1b 	bl	800a874 <osDelay>
    event = BUTTON_TOGGLED;
 800103e:	2301      	movs	r3, #1
 8001040:	77fb      	strb	r3, [r7, #31]
    osMessageQueuePut(evtQueueHandle, &event, 0, 0);
 8001042:	4b08      	ldr	r3, [pc, #32]	@ (8001064 <ButtonTask+0x60>)
 8001044:	6818      	ldr	r0, [r3, #0]
 8001046:	f107 011f 	add.w	r1, r7, #31
 800104a:	2300      	movs	r3, #0
 800104c:	2200      	movs	r2, #0
 800104e:	f009 feb5 	bl	800adbc <osMessageQueuePut>
  {
 8001052:	bf00      	nop
 8001054:	e7da      	b.n	800100c <ButtonTask+0x8>
 8001056:	bf00      	nop
 8001058:	20000c00 	.word	0x20000c00
 800105c:	0800f8e0 	.word	0x0800f8e0
 8001060:	200001f0 	.word	0x200001f0
 8001064:	20000bfc 	.word	0x20000bfc

08001068 <SensorTask>:
  }
}


void SensorTask(void *argument)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  uint8_t event;
  const int SHAKE_THRESHOLD = 1100;
 8001070:	f240 434c 	movw	r3, #1100	@ 0x44c
 8001074:	617b      	str	r3, [r7, #20]
  for (;;)
  {
    BSP_ACCELERO_AccGetXYZ(accelXYZ);
 8001076:	481f      	ldr	r0, [pc, #124]	@ (80010f4 <SensorTask+0x8c>)
 8001078:	f003 fa10 	bl	800449c <BSP_ACCELERO_AccGetXYZ>

    int16_t ax = accelXYZ[0];
 800107c:	4b1d      	ldr	r3, [pc, #116]	@ (80010f4 <SensorTask+0x8c>)
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	827b      	strh	r3, [r7, #18]
    int16_t ay = accelXYZ[1];
 8001082:	4b1c      	ldr	r3, [pc, #112]	@ (80010f4 <SensorTask+0x8c>)
 8001084:	885b      	ldrh	r3, [r3, #2]
 8001086:	823b      	strh	r3, [r7, #16]
    int16_t az = accelXYZ[2];
 8001088:	4b1a      	ldr	r3, [pc, #104]	@ (80010f4 <SensorTask+0x8c>)
 800108a:	889b      	ldrh	r3, [r3, #4]
 800108c:	81fb      	strh	r3, [r7, #14]

    if (AlarmState == ARMED) {
 800108e:	4b1a      	ldr	r3, [pc, #104]	@ (80010f8 <SensorTask+0x90>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2b01      	cmp	r3, #1
 8001094:	d12a      	bne.n	80010ec <SensorTask+0x84>
      if (ax > SHAKE_THRESHOLD || ax < -SHAKE_THRESHOLD ||
 8001096:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800109a:	697a      	ldr	r2, [r7, #20]
 800109c:	429a      	cmp	r2, r3
 800109e:	db1b      	blt.n	80010d8 <SensorTask+0x70>
 80010a0:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	425b      	negs	r3, r3
 80010a8:	429a      	cmp	r2, r3
 80010aa:	db15      	blt.n	80010d8 <SensorTask+0x70>
          ay > SHAKE_THRESHOLD || ay < -SHAKE_THRESHOLD ||
 80010ac:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
      if (ax > SHAKE_THRESHOLD || ax < -SHAKE_THRESHOLD ||
 80010b0:	697a      	ldr	r2, [r7, #20]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	db10      	blt.n	80010d8 <SensorTask+0x70>
          ay > SHAKE_THRESHOLD || ay < -SHAKE_THRESHOLD ||
 80010b6:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	425b      	negs	r3, r3
 80010be:	429a      	cmp	r2, r3
 80010c0:	db0a      	blt.n	80010d8 <SensorTask+0x70>
          az > SHAKE_THRESHOLD || az < -SHAKE_THRESHOLD)
 80010c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
          ay > SHAKE_THRESHOLD || ay < -SHAKE_THRESHOLD ||
 80010c6:	697a      	ldr	r2, [r7, #20]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	db05      	blt.n	80010d8 <SensorTask+0x70>
          az > SHAKE_THRESHOLD || az < -SHAKE_THRESHOLD)
 80010cc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	425b      	negs	r3, r3
 80010d4:	429a      	cmp	r2, r3
 80010d6:	da09      	bge.n	80010ec <SensorTask+0x84>
      {
    	event = SHAKE_DETECTED;
 80010d8:	2302      	movs	r3, #2
 80010da:	737b      	strb	r3, [r7, #13]
        osMessageQueuePut(evtQueueHandle, &event, 0, 0);
 80010dc:	4b07      	ldr	r3, [pc, #28]	@ (80010fc <SensorTask+0x94>)
 80010de:	6818      	ldr	r0, [r3, #0]
 80010e0:	f107 010d 	add.w	r1, r7, #13
 80010e4:	2300      	movs	r3, #0
 80010e6:	2200      	movs	r2, #0
 80010e8:	f009 fe68 	bl	800adbc <osMessageQueuePut>
      }
    }
    osDelay(100);
 80010ec:	2064      	movs	r0, #100	@ 0x64
 80010ee:	f009 fbc1 	bl	800a874 <osDelay>
  {
 80010f2:	e7c0      	b.n	8001076 <SensorTask+0xe>
 80010f4:	20000bf4 	.word	0x20000bf4
 80010f8:	20000bf0 	.word	0x20000bf0
 80010fc:	20000bfc 	.word	0x20000bfc

08001100 <StateTask>:
  }
}


void StateTask(void *argument)
{
 8001100:	b5b0      	push	{r4, r5, r7, lr}
 8001102:	b09c      	sub	sp, #112	@ 0x70
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  uint8_t event;
  uint8_t hello2[] = "StateTask started\r\n";
 8001108:	4b86      	ldr	r3, [pc, #536]	@ (8001324 <StateTask+0x224>)
 800110a:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800110e:	461d      	mov	r5, r3
 8001110:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001112:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001114:	682b      	ldr	r3, [r5, #0]
 8001116:	6023      	str	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, hello2, sizeof(hello2)-1, 100);
 8001118:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 800111c:	2364      	movs	r3, #100	@ 0x64
 800111e:	2213      	movs	r2, #19
 8001120:	4881      	ldr	r0, [pc, #516]	@ (8001328 <StateTask+0x228>)
 8001122:	f008 fa7d 	bl	8009620 <HAL_UART_Transmit>
  uint8_t msg[50];
  // start disarmed
  AlarmState = DISARMED;
 8001126:	4b81      	ldr	r3, [pc, #516]	@ (800132c <StateTask+0x22c>)
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
  UpdateLedsForState();
 800112c:	f7ff fefe 	bl	8000f2c <UpdateLedsForState>
  uint8_t hello[] = "System is DISARMED.\r\n";
 8001130:	4b7f      	ldr	r3, [pc, #508]	@ (8001330 <StateTask+0x230>)
 8001132:	f107 040c 	add.w	r4, r7, #12
 8001136:	461d      	mov	r5, r3
 8001138:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800113a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800113c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001140:	6020      	str	r0, [r4, #0]
 8001142:	3404      	adds	r4, #4
 8001144:	8021      	strh	r1, [r4, #0]
  HAL_UART_Transmit(&huart1, hello, sizeof(hello) - 1, 100);
 8001146:	f107 010c 	add.w	r1, r7, #12
 800114a:	2364      	movs	r3, #100	@ 0x64
 800114c:	2215      	movs	r2, #21
 800114e:	4876      	ldr	r0, [pc, #472]	@ (8001328 <StateTask+0x228>)
 8001150:	f008 fa66 	bl	8009620 <HAL_UART_Transmit>

  for (;;)
  {
    if (osMessageQueueGet(evtQueueHandle, &event, NULL, osWaitForever) == osOK)
 8001154:	4b77      	ldr	r3, [pc, #476]	@ (8001334 <StateTask+0x234>)
 8001156:	6818      	ldr	r0, [r3, #0]
 8001158:	f107 016f 	add.w	r1, r7, #111	@ 0x6f
 800115c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001160:	2200      	movs	r2, #0
 8001162:	f009 fe8b 	bl	800ae7c <osMessageQueueGet>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d1f3      	bne.n	8001154 <StateTask+0x54>
    {
      if (AlarmState == DISARMED)
 800116c:	4b6f      	ldr	r3, [pc, #444]	@ (800132c <StateTask+0x22c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d11c      	bne.n	80011ae <StateTask+0xae>
      {
        if (event == BUTTON_TOGGLED) {
 8001174:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001178:	2b01      	cmp	r3, #1
 800117a:	f040 80cf 	bne.w	800131c <StateTask+0x21c>
        	AlarmState = ARMED;
 800117e:	4b6b      	ldr	r3, [pc, #428]	@ (800132c <StateTask+0x22c>)
 8001180:	2201      	movs	r2, #1
 8001182:	601a      	str	r2, [r3, #0]
        	snprintf((char *)msg, sizeof(msg), "System is ARMED.\r\n");
 8001184:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001188:	4a6b      	ldr	r2, [pc, #428]	@ (8001338 <StateTask+0x238>)
 800118a:	2132      	movs	r1, #50	@ 0x32
 800118c:	4618      	mov	r0, r3
 800118e:	f00d f87b 	bl	800e288 <sniprintf>
        	HAL_UART_Transmit(&huart1, msg, strlen((char *)msg), 100);
 8001192:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f81a 	bl	80001d0 <strlen>
 800119c:	4603      	mov	r3, r0
 800119e:	b29a      	uxth	r2, r3
 80011a0:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80011a4:	2364      	movs	r3, #100	@ 0x64
 80011a6:	4860      	ldr	r0, [pc, #384]	@ (8001328 <StateTask+0x228>)
 80011a8:	f008 fa3a 	bl	8009620 <HAL_UART_Transmit>
 80011ac:	e0b6      	b.n	800131c <StateTask+0x21c>
        }
      }
      else if (AlarmState == ARMED)
 80011ae:	4b5f      	ldr	r3, [pc, #380]	@ (800132c <StateTask+0x22c>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	f040 808f 	bne.w	80012d6 <StateTask+0x1d6>
      {
    	    if (event == BUTTON_TOGGLED && !waitingForCode) {
 80011b8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d11b      	bne.n	80011f8 <StateTask+0xf8>
 80011c0:	4b5e      	ldr	r3, [pc, #376]	@ (800133c <StateTask+0x23c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d117      	bne.n	80011f8 <StateTask+0xf8>
    	        AlarmState = DISARMED;
 80011c8:	4b58      	ldr	r3, [pc, #352]	@ (800132c <StateTask+0x22c>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
    	        snprintf((char *)msg, sizeof(msg), "System is DISARMED.\r\n");
 80011ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d2:	4a57      	ldr	r2, [pc, #348]	@ (8001330 <StateTask+0x230>)
 80011d4:	2132      	movs	r1, #50	@ 0x32
 80011d6:	4618      	mov	r0, r3
 80011d8:	f00d f856 	bl	800e288 <sniprintf>
    	        HAL_UART_Transmit(&huart1, msg, strlen((char *)msg), 100);
 80011dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7fe fff5 	bl	80001d0 <strlen>
 80011e6:	4603      	mov	r3, r0
 80011e8:	b29a      	uxth	r2, r3
 80011ea:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80011ee:	2364      	movs	r3, #100	@ 0x64
 80011f0:	484d      	ldr	r0, [pc, #308]	@ (8001328 <StateTask+0x228>)
 80011f2:	f008 fa15 	bl	8009620 <HAL_UART_Transmit>
 80011f6:	e091      	b.n	800131c <StateTask+0x21c>
    	    }
    	    else if (event == SHAKE_DETECTED && !waitingForCode) {
 80011f8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d122      	bne.n	8001246 <StateTask+0x146>
 8001200:	4b4e      	ldr	r3, [pc, #312]	@ (800133c <StateTask+0x23c>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d11e      	bne.n	8001246 <StateTask+0x146>
    	        // sensor triggered, ARMED, start 5sec countdown
    	    	waitingForCode = 1;
 8001208:	4b4c      	ldr	r3, [pc, #304]	@ (800133c <StateTask+0x23c>)
 800120a:	2201      	movs	r2, #1
 800120c:	601a      	str	r2, [r3, #0]
    	        osTimerStart(codeTimeoutTimerHandle, 5000); // 5 seconds
 800120e:	4b4c      	ldr	r3, [pc, #304]	@ (8001340 <StateTask+0x240>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001216:	4618      	mov	r0, r3
 8001218:	f009 fbd8 	bl	800a9cc <osTimerStart>
    	        snprintf((char *)msg, sizeof(msg),"Motion detected! Enter code within 5 seconds.\r\n");
 800121c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001220:	4a48      	ldr	r2, [pc, #288]	@ (8001344 <StateTask+0x244>)
 8001222:	2132      	movs	r1, #50	@ 0x32
 8001224:	4618      	mov	r0, r3
 8001226:	f00d f82f 	bl	800e288 <sniprintf>
    	        HAL_UART_Transmit(&huart1, msg, strlen((char *)msg), 100);
 800122a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800122e:	4618      	mov	r0, r3
 8001230:	f7fe ffce 	bl	80001d0 <strlen>
 8001234:	4603      	mov	r3, r0
 8001236:	b29a      	uxth	r2, r3
 8001238:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800123c:	2364      	movs	r3, #100	@ 0x64
 800123e:	483a      	ldr	r0, [pc, #232]	@ (8001328 <StateTask+0x228>)
 8001240:	f008 f9ee 	bl	8009620 <HAL_UART_Transmit>
 8001244:	e06a      	b.n	800131c <StateTask+0x21c>
    	        // NOTE: AlarmState stays ARMED here
    	    }
    	    else if (event == EVERYTHING_IS_OK && waitingForCode) {
 8001246:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800124a:	2b03      	cmp	r3, #3
 800124c:	d120      	bne.n	8001290 <StateTask+0x190>
 800124e:	4b3b      	ldr	r3, [pc, #236]	@ (800133c <StateTask+0x23c>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d01c      	beq.n	8001290 <StateTask+0x190>
    	        // correct code entered in time
    	    	waitingForCode = 0;
 8001256:	4b39      	ldr	r3, [pc, #228]	@ (800133c <StateTask+0x23c>)
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
    	        osTimerStop(codeTimeoutTimerHandle);
 800125c:	4b38      	ldr	r3, [pc, #224]	@ (8001340 <StateTask+0x240>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4618      	mov	r0, r3
 8001262:	f009 fbe1 	bl	800aa28 <osTimerStop>
    	        snprintf((char *)msg, sizeof(msg), "Code accepted, alarm canceled. System is ARMED.\r\n");
 8001266:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800126a:	4a37      	ldr	r2, [pc, #220]	@ (8001348 <StateTask+0x248>)
 800126c:	2132      	movs	r1, #50	@ 0x32
 800126e:	4618      	mov	r0, r3
 8001270:	f00d f80a 	bl	800e288 <sniprintf>
    	        HAL_UART_Transmit(&huart1, msg, strlen((char *)msg), 100);
 8001274:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001278:	4618      	mov	r0, r3
 800127a:	f7fe ffa9 	bl	80001d0 <strlen>
 800127e:	4603      	mov	r3, r0
 8001280:	b29a      	uxth	r2, r3
 8001282:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001286:	2364      	movs	r3, #100	@ 0x64
 8001288:	4827      	ldr	r0, [pc, #156]	@ (8001328 <StateTask+0x228>)
 800128a:	f008 f9c9 	bl	8009620 <HAL_UART_Transmit>
 800128e:	e045      	b.n	800131c <StateTask+0x21c>
    	        // AlarmState remains ARMED
    	    }
    	    else if (event == TIMEOUT && waitingForCode) {
 8001290:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001294:	2b04      	cmp	r3, #4
 8001296:	d141      	bne.n	800131c <StateTask+0x21c>
 8001298:	4b28      	ldr	r3, [pc, #160]	@ (800133c <StateTask+0x23c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d03d      	beq.n	800131c <StateTask+0x21c>
    	    	waitingForCode = 0;
 80012a0:	4b26      	ldr	r3, [pc, #152]	@ (800133c <StateTask+0x23c>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
    	        AlarmState = ALARM;
 80012a6:	4b21      	ldr	r3, [pc, #132]	@ (800132c <StateTask+0x22c>)
 80012a8:	2202      	movs	r2, #2
 80012aa:	601a      	str	r2, [r3, #0]
    	        snprintf((char *)msg, sizeof(msg), "CODE TIMEOUT, ALARM ACTIVATED.\r\n");
 80012ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012b0:	4a26      	ldr	r2, [pc, #152]	@ (800134c <StateTask+0x24c>)
 80012b2:	2132      	movs	r1, #50	@ 0x32
 80012b4:	4618      	mov	r0, r3
 80012b6:	f00c ffe7 	bl	800e288 <sniprintf>
    	        HAL_UART_Transmit(&huart1, msg, strlen((char *)msg), 100);
 80012ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012be:	4618      	mov	r0, r3
 80012c0:	f7fe ff86 	bl	80001d0 <strlen>
 80012c4:	4603      	mov	r3, r0
 80012c6:	b29a      	uxth	r2, r3
 80012c8:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80012cc:	2364      	movs	r3, #100	@ 0x64
 80012ce:	4816      	ldr	r0, [pc, #88]	@ (8001328 <StateTask+0x228>)
 80012d0:	f008 f9a6 	bl	8009620 <HAL_UART_Transmit>
 80012d4:	e022      	b.n	800131c <StateTask+0x21c>
    	    }
      }
      else if (AlarmState == ALARM)
 80012d6:	4b15      	ldr	r3, [pc, #84]	@ (800132c <StateTask+0x22c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d11e      	bne.n	800131c <StateTask+0x21c>
      {
        if (event == BUTTON_TOGGLED || event == EVERYTHING_IS_OK) {
 80012de:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d003      	beq.n	80012ee <StateTask+0x1ee>
 80012e6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80012ea:	2b03      	cmp	r3, #3
 80012ec:	d116      	bne.n	800131c <StateTask+0x21c>
        	AlarmState = DISARMED;
 80012ee:	4b0f      	ldr	r3, [pc, #60]	@ (800132c <StateTask+0x22c>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
        	snprintf((char *)msg, sizeof(msg), "System is DISARMED.\r\n");
 80012f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001330 <StateTask+0x230>)
 80012fa:	2132      	movs	r1, #50	@ 0x32
 80012fc:	4618      	mov	r0, r3
 80012fe:	f00c ffc3 	bl	800e288 <sniprintf>
        	HAL_UART_Transmit(&huart1, msg, strlen((char *)msg), 100);
 8001302:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001306:	4618      	mov	r0, r3
 8001308:	f7fe ff62 	bl	80001d0 <strlen>
 800130c:	4603      	mov	r3, r0
 800130e:	b29a      	uxth	r2, r3
 8001310:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001314:	2364      	movs	r3, #100	@ 0x64
 8001316:	4804      	ldr	r0, [pc, #16]	@ (8001328 <StateTask+0x228>)
 8001318:	f008 f982 	bl	8009620 <HAL_UART_Transmit>
        }
      }
      // update LED
      UpdateLedsForState();
 800131c:	f7ff fe06 	bl	8000f2c <UpdateLedsForState>
    if (osMessageQueueGet(evtQueueHandle, &event, NULL, osWaitForever) == osOK)
 8001320:	e718      	b.n	8001154 <StateTask+0x54>
 8001322:	bf00      	nop
 8001324:	0800f9a8 	.word	0x0800f9a8
 8001328:	200001f0 	.word	0x200001f0
 800132c:	20000bf0 	.word	0x20000bf0
 8001330:	0800f908 	.word	0x0800f908
 8001334:	20000bfc 	.word	0x20000bfc
 8001338:	0800f8f4 	.word	0x0800f8f4
 800133c:	20000c18 	.word	0x20000c18
 8001340:	20000c08 	.word	0x20000c08
 8001344:	0800f920 	.word	0x0800f920
 8001348:	0800f950 	.word	0x0800f950
 800134c:	0800f984 	.word	0x0800f984

08001350 <wifi_start>:
}



static int wifi_start(void)
{
 8001350:	b5b0      	push	{r4, r5, r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af04      	add	r7, sp, #16
	uint8_t MAC_Addr[6];
	/*Initialize and use WIFI module */
	if(WIFI_Init() == WIFI_STATUS_OK)
 8001356:	f002 fd91 	bl	8003e7c <WIFI_Init>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d124      	bne.n	80013aa <wifi_start+0x5a>
	{
		printf("ES-WIFI Initialized.\r\n");
 8001360:	4815      	ldr	r0, [pc, #84]	@ (80013b8 <wifi_start+0x68>)
 8001362:	f00d f913 	bl	800e58c <puts>
		if(WIFI_GetMAC_Address(MAC_Addr, sizeof(MAC_Addr)) ==
 8001366:	463b      	mov	r3, r7
 8001368:	2106      	movs	r1, #6
 800136a:	4618      	mov	r0, r3
 800136c:	f002 fdd4 	bl	8003f18 <WIFI_GetMAC_Address>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d113      	bne.n	800139e <wifi_start+0x4e>
		WIFI_STATUS_OK)
		{
			printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
			MAC_Addr[0],
 8001376:	783b      	ldrb	r3, [r7, #0]
			printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001378:	4618      	mov	r0, r3
			MAC_Addr[1],
 800137a:	787b      	ldrb	r3, [r7, #1]
			printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800137c:	461c      	mov	r4, r3
			MAC_Addr[2],
 800137e:	78bb      	ldrb	r3, [r7, #2]
			printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001380:	461d      	mov	r5, r3
			MAC_Addr[3],
 8001382:	78fb      	ldrb	r3, [r7, #3]
			MAC_Addr[4],
 8001384:	793a      	ldrb	r2, [r7, #4]
			MAC_Addr[5]);
 8001386:	7979      	ldrb	r1, [r7, #5]
			printf("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001388:	9102      	str	r1, [sp, #8]
 800138a:	9201      	str	r2, [sp, #4]
 800138c:	9300      	str	r3, [sp, #0]
 800138e:	462b      	mov	r3, r5
 8001390:	4622      	mov	r2, r4
 8001392:	4601      	mov	r1, r0
 8001394:	4809      	ldr	r0, [pc, #36]	@ (80013bc <wifi_start+0x6c>)
 8001396:	f00d f891 	bl	800e4bc <iprintf>
	}
	else
	{
		return -1;
	}
	return 0;
 800139a:	2300      	movs	r3, #0
 800139c:	e007      	b.n	80013ae <wifi_start+0x5e>
		LOG(("> ERROR : CANNOT get MAC address\r\n"));
 800139e:	4808      	ldr	r0, [pc, #32]	@ (80013c0 <wifi_start+0x70>)
 80013a0:	f00d f8f4 	bl	800e58c <puts>
		return -1;
 80013a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013a8:	e001      	b.n	80013ae <wifi_start+0x5e>
		return -1;
 80013aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bdb0      	pop	{r4, r5, r7, pc}
 80013b6:	bf00      	nop
 80013b8:	0800f9bc 	.word	0x0800f9bc
 80013bc:	0800f9d4 	.word	0x0800f9d4
 80013c0:	0800fa14 	.word	0x0800fa14

080013c4 <wifi_connect>:

int wifi_connect(void)
{
 80013c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013c8:	b089      	sub	sp, #36	@ 0x24
 80013ca:	af04      	add	r7, sp, #16
	wifi_start();
 80013cc:	f7ff ffc0 	bl	8001350 <wifi_start>
	printf("\nConnecting to %s , %s\r\n",SSID,PASSWORD);
 80013d0:	4a42      	ldr	r2, [pc, #264]	@ (80014dc <wifi_connect+0x118>)
 80013d2:	4943      	ldr	r1, [pc, #268]	@ (80014e0 <wifi_connect+0x11c>)
 80013d4:	4843      	ldr	r0, [pc, #268]	@ (80014e4 <wifi_connect+0x120>)
 80013d6:	f00d f871 	bl	800e4bc <iprintf>
	if( WIFI_Connect(SSID, PASSWORD, WIFI_ECN_WPA2_PSK) == WIFI_STATUS_OK)
 80013da:	2203      	movs	r2, #3
 80013dc:	493f      	ldr	r1, [pc, #252]	@ (80014dc <wifi_connect+0x118>)
 80013de:	4840      	ldr	r0, [pc, #256]	@ (80014e0 <wifi_connect+0x11c>)
 80013e0:	f002 fd78 	bl	8003ed4 <WIFI_Connect>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d16d      	bne.n	80014c6 <wifi_connect+0x102>
	{
		if(WIFI_GetIP_Address(IP_Addr, sizeof(IP_Addr)) == WIFI_STATUS_OK)
 80013ea:	2104      	movs	r1, #4
 80013ec:	483e      	ldr	r0, [pc, #248]	@ (80014e8 <wifi_connect+0x124>)
 80013ee:	f002 fdb3 	bl	8003f58 <WIFI_GetIP_Address>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d160      	bne.n	80014ba <wifi_connect+0xf6>
		{
 80013f8:	466b      	mov	r3, sp
 80013fa:	461e      	mov	r6, r3
			LOG(("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 80013fc:	4b3a      	ldr	r3, [pc, #232]	@ (80014e8 <wifi_connect+0x124>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	4619      	mov	r1, r3
 8001402:	4b39      	ldr	r3, [pc, #228]	@ (80014e8 <wifi_connect+0x124>)
 8001404:	785b      	ldrb	r3, [r3, #1]
 8001406:	461a      	mov	r2, r3
 8001408:	4b37      	ldr	r3, [pc, #220]	@ (80014e8 <wifi_connect+0x124>)
 800140a:	789b      	ldrb	r3, [r3, #2]
 800140c:	4618      	mov	r0, r3
 800140e:	4b36      	ldr	r3, [pc, #216]	@ (80014e8 <wifi_connect+0x124>)
 8001410:	78db      	ldrb	r3, [r3, #3]
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	4603      	mov	r3, r0
 8001416:	4835      	ldr	r0, [pc, #212]	@ (80014ec <wifi_connect+0x128>)
 8001418:	f00d f850 	bl	800e4bc <iprintf>
			IP_Addr[0],
			IP_Addr[1],
			IP_Addr[2],
			IP_Addr[3]));
			int len = 100;
 800141c:	2364      	movs	r3, #100	@ 0x64
 800141e:	60fb      	str	r3, [r7, #12]
			uint8_t buffer[len];
 8001420:	68f9      	ldr	r1, [r7, #12]
 8001422:	1e4b      	subs	r3, r1, #1
 8001424:	60bb      	str	r3, [r7, #8]
 8001426:	460a      	mov	r2, r1
 8001428:	2300      	movs	r3, #0
 800142a:	4690      	mov	r8, r2
 800142c:	4699      	mov	r9, r3
 800142e:	f04f 0200 	mov.w	r2, #0
 8001432:	f04f 0300 	mov.w	r3, #0
 8001436:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800143a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800143e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001442:	460a      	mov	r2, r1
 8001444:	2300      	movs	r3, #0
 8001446:	4614      	mov	r4, r2
 8001448:	461d      	mov	r5, r3
 800144a:	f04f 0200 	mov.w	r2, #0
 800144e:	f04f 0300 	mov.w	r3, #0
 8001452:	00eb      	lsls	r3, r5, #3
 8001454:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001458:	00e2      	lsls	r2, r4, #3
 800145a:	460b      	mov	r3, r1
 800145c:	3307      	adds	r3, #7
 800145e:	08db      	lsrs	r3, r3, #3
 8001460:	00db      	lsls	r3, r3, #3
 8001462:	ebad 0d03 	sub.w	sp, sp, r3
 8001466:	ab04      	add	r3, sp, #16
 8001468:	3300      	adds	r3, #0
 800146a:	607b      	str	r3, [r7, #4]
			snprintf(buffer, sizeof(buffer), "es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n", IP_Addr[0],
 800146c:	4608      	mov	r0, r1
 800146e:	4b1e      	ldr	r3, [pc, #120]	@ (80014e8 <wifi_connect+0x124>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	461c      	mov	r4, r3
			IP_Addr[1],
 8001474:	4b1c      	ldr	r3, [pc, #112]	@ (80014e8 <wifi_connect+0x124>)
 8001476:	785b      	ldrb	r3, [r3, #1]
			snprintf(buffer, sizeof(buffer), "es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n", IP_Addr[0],
 8001478:	461a      	mov	r2, r3
			IP_Addr[2],
 800147a:	4b1b      	ldr	r3, [pc, #108]	@ (80014e8 <wifi_connect+0x124>)
 800147c:	789b      	ldrb	r3, [r3, #2]
			snprintf(buffer, sizeof(buffer), "es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n", IP_Addr[0],
 800147e:	4619      	mov	r1, r3
			IP_Addr[3] );
 8001480:	4b19      	ldr	r3, [pc, #100]	@ (80014e8 <wifi_connect+0x124>)
 8001482:	78db      	ldrb	r3, [r3, #3]
			snprintf(buffer, sizeof(buffer), "es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n", IP_Addr[0],
 8001484:	9302      	str	r3, [sp, #8]
 8001486:	9101      	str	r1, [sp, #4]
 8001488:	9200      	str	r2, [sp, #0]
 800148a:	4623      	mov	r3, r4
 800148c:	4a18      	ldr	r2, [pc, #96]	@ (80014f0 <wifi_connect+0x12c>)
 800148e:	4601      	mov	r1, r0
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f00c fef9 	bl	800e288 <sniprintf>
			buffer[len-1] = '\0';
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	3b01      	subs	r3, #1
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	2100      	movs	r1, #0
 800149e:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart1, buffer, strlen(buffer), 100);
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f7fe fe95 	bl	80001d0 <strlen>
 80014a6:	4603      	mov	r3, r0
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	2364      	movs	r3, #100	@ 0x64
 80014ac:	6879      	ldr	r1, [r7, #4]
 80014ae:	4811      	ldr	r0, [pc, #68]	@ (80014f4 <wifi_connect+0x130>)
 80014b0:	f008 f8b6 	bl	8009620 <HAL_UART_Transmit>
 80014b4:	46b5      	mov	sp, r6
	else
	{
		LOG(("ERROR : es-wifi module NOT connected\r\n"));
		return -1;
	}
	return 0;
 80014b6:	2300      	movs	r3, #0
 80014b8:	e00a      	b.n	80014d0 <wifi_connect+0x10c>
			LOG((" ERROR : es-wifi module CANNOT get IP address\r\n"));
 80014ba:	480f      	ldr	r0, [pc, #60]	@ (80014f8 <wifi_connect+0x134>)
 80014bc:	f00d f866 	bl	800e58c <puts>
			return -1;
 80014c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014c4:	e004      	b.n	80014d0 <wifi_connect+0x10c>
		LOG(("ERROR : es-wifi module NOT connected\r\n"));
 80014c6:	480d      	ldr	r0, [pc, #52]	@ (80014fc <wifi_connect+0x138>)
 80014c8:	f00d f860 	bl	800e58c <puts>
		return -1;
 80014cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3714      	adds	r7, #20
 80014d4:	46bd      	mov	sp, r7
 80014d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80014da:	bf00      	nop
 80014dc:	0800fa38 	.word	0x0800fa38
 80014e0:	0800fa44 	.word	0x0800fa44
 80014e4:	0800fa50 	.word	0x0800fa50
 80014e8:	20000be8 	.word	0x20000be8
 80014ec:	0800fa6c 	.word	0x0800fa6c
 80014f0:	0800faa8 	.word	0x0800faa8
 80014f4:	200001f0 	.word	0x200001f0
 80014f8:	0800fae4 	.word	0x0800fae4
 80014fc:	0800fb14 	.word	0x0800fb14

08001500 <wifi_server>:

int wifi_server(void)
{
 8001500:	b590      	push	{r4, r7, lr}
 8001502:	b087      	sub	sp, #28
 8001504:	af02      	add	r7, sp, #8
	bool StopServer = false;
 8001506:	2300      	movs	r3, #0
 8001508:	73fb      	strb	r3, [r7, #15]
	LOG(("\nRunning HTML Server test\r\n"));
 800150a:	4838      	ldr	r0, [pc, #224]	@ (80015ec <wifi_server+0xec>)
 800150c:	f00d f83e 	bl	800e58c <puts>
	if (wifi_connect()!=0) return -1;
 8001510:	f7ff ff58 	bl	80013c4 <wifi_connect>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d002      	beq.n	8001520 <wifi_server+0x20>
 800151a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800151e:	e060      	b.n	80015e2 <wifi_server+0xe2>
	if (WIFI_STATUS_OK!=WIFI_StartServer(SOCKET, WIFI_TCP_PROTOCOL, 1,"", PORT))
 8001520:	2350      	movs	r3, #80	@ 0x50
 8001522:	9300      	str	r3, [sp, #0]
 8001524:	4b32      	ldr	r3, [pc, #200]	@ (80015f0 <wifi_server+0xf0>)
 8001526:	2201      	movs	r2, #1
 8001528:	2100      	movs	r1, #0
 800152a:	2000      	movs	r0, #0
 800152c:	f002 fd38 	bl	8003fa0 <WIFI_StartServer>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d002      	beq.n	800153c <wifi_server+0x3c>
	{
		LOG(("ERROR: Cannot start server.\r\n"));
 8001536:	482f      	ldr	r0, [pc, #188]	@ (80015f4 <wifi_server+0xf4>)
 8001538:	f00d f828 	bl	800e58c <puts>
	}
	LOG(("Server is running and waiting for an HTTP Client connection to %d.%d.%d.%d\r\n",IP_Addr[0],IP_Addr[1],IP_Addr[2],IP_Addr[3]));
 800153c:	4b2e      	ldr	r3, [pc, #184]	@ (80015f8 <wifi_server+0xf8>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	4619      	mov	r1, r3
 8001542:	4b2d      	ldr	r3, [pc, #180]	@ (80015f8 <wifi_server+0xf8>)
 8001544:	785b      	ldrb	r3, [r3, #1]
 8001546:	461a      	mov	r2, r3
 8001548:	4b2b      	ldr	r3, [pc, #172]	@ (80015f8 <wifi_server+0xf8>)
 800154a:	789b      	ldrb	r3, [r3, #2]
 800154c:	4618      	mov	r0, r3
 800154e:	4b2a      	ldr	r3, [pc, #168]	@ (80015f8 <wifi_server+0xf8>)
 8001550:	78db      	ldrb	r3, [r3, #3]
 8001552:	9300      	str	r3, [sp, #0]
 8001554:	4603      	mov	r3, r0
 8001556:	4829      	ldr	r0, [pc, #164]	@ (80015fc <wifi_server+0xfc>)
 8001558:	f00c ffb0 	bl	800e4bc <iprintf>
	do
	{
	uint8_t RemoteIP[4];
	uint16_t RemotePort;
	while (WIFI_STATUS_OK !=
 800155c:	e002      	b.n	8001564 <wifi_server+0x64>
	WIFI_WaitServerConnection(SOCKET,1000,RemoteIP,sizeof(RemoteIP),&RemotePort))
	{
		//LOG(("Waiting connection to %d.%d.%d.%d\r\n",IP_Addr[0],IP_Addr[1],IP_Addr[2],IP_Addr[3]));
		osDelay(10); // yield
 800155e:	200a      	movs	r0, #10
 8001560:	f009 f988 	bl	800a874 <osDelay>
	WIFI_WaitServerConnection(SOCKET,1000,RemoteIP,sizeof(RemoteIP),&RemotePort))
 8001564:	f107 0208 	add.w	r2, r7, #8
 8001568:	1dbb      	adds	r3, r7, #6
 800156a:	9300      	str	r3, [sp, #0]
 800156c:	2304      	movs	r3, #4
 800156e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001572:	2000      	movs	r0, #0
 8001574:	f002 fd44 	bl	8004000 <WIFI_WaitServerConnection>
 8001578:	4603      	mov	r3, r0
	while (WIFI_STATUS_OK !=
 800157a:	2b00      	cmp	r3, #0
 800157c:	d1ef      	bne.n	800155e <wifi_server+0x5e>
	}
	LOG(("Client connected %d.%d.%d.%d:%d\r\n",RemoteIP[0],RemoteIP[1],RemoteIP[2],RemoteIP[3],RemotePort));
 800157e:	7a3b      	ldrb	r3, [r7, #8]
 8001580:	4619      	mov	r1, r3
 8001582:	7a7b      	ldrb	r3, [r7, #9]
 8001584:	4618      	mov	r0, r3
 8001586:	7abb      	ldrb	r3, [r7, #10]
 8001588:	461c      	mov	r4, r3
 800158a:	7afb      	ldrb	r3, [r7, #11]
 800158c:	88fa      	ldrh	r2, [r7, #6]
 800158e:	9201      	str	r2, [sp, #4]
 8001590:	9300      	str	r3, [sp, #0]
 8001592:	4623      	mov	r3, r4
 8001594:	4602      	mov	r2, r0
 8001596:	481a      	ldr	r0, [pc, #104]	@ (8001600 <wifi_server+0x100>)
 8001598:	f00c ff90 	bl	800e4bc <iprintf>
	StopServer=WebServerProcess();
 800159c:	f000 f838 	bl	8001610 <WebServerProcess>
 80015a0:	4603      	mov	r3, r0
 80015a2:	73fb      	strb	r3, [r7, #15]
	if(WIFI_CloseServerConnection(SOCKET) != WIFI_STATUS_OK)
 80015a4:	2000      	movs	r0, #0
 80015a6:	f002 fd75 	bl	8004094 <WIFI_CloseServerConnection>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d005      	beq.n	80015bc <wifi_server+0xbc>
	{
		LOG(("ERROR: failed to close current Server connection\r\n"));
 80015b0:	4814      	ldr	r0, [pc, #80]	@ (8001604 <wifi_server+0x104>)
 80015b2:	f00c ffeb 	bl	800e58c <puts>
	return -1;
 80015b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015ba:	e012      	b.n	80015e2 <wifi_server+0xe2>
	}
	}
	while(StopServer == false);
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	f083 0301 	eor.w	r3, r3, #1
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d1cd      	bne.n	8001564 <wifi_server+0x64>
	if (WIFI_STATUS_OK!=WIFI_StopServer(SOCKET))
 80015c8:	2000      	movs	r0, #0
 80015ca:	f002 fd7b 	bl	80040c4 <WIFI_StopServer>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d002      	beq.n	80015da <wifi_server+0xda>
	{
		LOG(("ERROR: Cannot stop server.\r\n"));
 80015d4:	480c      	ldr	r0, [pc, #48]	@ (8001608 <wifi_server+0x108>)
 80015d6:	f00c ffd9 	bl	800e58c <puts>
	}
	LOG(("Server is stop\r\n"));
 80015da:	480c      	ldr	r0, [pc, #48]	@ (800160c <wifi_server+0x10c>)
 80015dc:	f00c ffd6 	bl	800e58c <puts>
	return 0;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3714      	adds	r7, #20
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd90      	pop	{r4, r7, pc}
 80015ea:	bf00      	nop
 80015ec:	0800fb3c 	.word	0x0800fb3c
 80015f0:	0800fb58 	.word	0x0800fb58
 80015f4:	0800fb5c 	.word	0x0800fb5c
 80015f8:	20000be8 	.word	0x20000be8
 80015fc:	0800fb7c 	.word	0x0800fb7c
 8001600:	0800fbcc 	.word	0x0800fbcc
 8001604:	0800fbf0 	.word	0x0800fbf0
 8001608:	0800fc24 	.word	0x0800fc24
 800160c:	0800fc40 	.word	0x0800fc40

08001610 <WebServerProcess>:


static bool WebServerProcess(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af02      	add	r7, sp, #8
	//uint8_t temp;
	uint16_t respLen;
	static uint8_t resp[1024];
	bool stopserver=false;
 8001616:	2300      	movs	r3, #0
 8001618:	71fb      	strb	r3, [r7, #7]
	if (WIFI_STATUS_OK == WIFI_ReceiveData(SOCKET, resp, 1000, &respLen,WIFI_READ_TIMEOUT))
 800161a:	1d3b      	adds	r3, r7, #4
 800161c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001620:	9200      	str	r2, [sp, #0]
 8001622:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001626:	4937      	ldr	r1, [pc, #220]	@ (8001704 <WebServerProcess+0xf4>)
 8001628:	2000      	movs	r0, #0
 800162a:	f002 fd85 	bl	8004138 <WIFI_ReceiveData>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d15c      	bne.n	80016ee <WebServerProcess+0xde>
	{
		//LOG(("get %d byte from server\r\n",respLen));
	if( respLen > 0)
 8001634:	88bb      	ldrh	r3, [r7, #4]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d05c      	beq.n	80016f4 <WebServerProcess+0xe4>
	{
		if(strstr((char *)resp, "GET")) /* GET: put web page */
 800163a:	4933      	ldr	r1, [pc, #204]	@ (8001708 <WebServerProcess+0xf8>)
 800163c:	4831      	ldr	r0, [pc, #196]	@ (8001704 <WebServerProcess+0xf4>)
 800163e:	f00d f847 	bl	800e6d0 <strstr>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d00c      	beq.n	8001662 <WebServerProcess+0x52>
		{
			if(SendWebPage(LedState) != WIFI_STATUS_OK)
 8001648:	4b30      	ldr	r3, [pc, #192]	@ (800170c <WebServerProcess+0xfc>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	b2db      	uxtb	r3, r3
 800164e:	4618      	mov	r0, r3
 8001650:	f000 f89a 	bl	8001788 <SendWebPage>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d04c      	beq.n	80016f4 <WebServerProcess+0xe4>
			{
				LOG(("> ERROR : Cannot send web page\n\r"));
 800165a:	482d      	ldr	r0, [pc, #180]	@ (8001710 <WebServerProcess+0x100>)
 800165c:	f00c ff2e 	bl	800e4bc <iprintf>
 8001660:	e048      	b.n	80016f4 <WebServerProcess+0xe4>
//			else
//			{
//				LOG(("Send page after GET command\r\n"));
//			}
		}
		else if(strstr((char *)resp, "POST"))/* POST: received info */
 8001662:	492c      	ldr	r1, [pc, #176]	@ (8001714 <WebServerProcess+0x104>)
 8001664:	4827      	ldr	r0, [pc, #156]	@ (8001704 <WebServerProcess+0xf4>)
 8001666:	f00d f833 	bl	800e6d0 <strstr>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d041      	beq.n	80016f4 <WebServerProcess+0xe4>
//					//BSP_LED_On(LED2);
//					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
//				}
//
//			}
			if (strstr((char *)resp, "code_ok=1"))
 8001670:	4929      	ldr	r1, [pc, #164]	@ (8001718 <WebServerProcess+0x108>)
 8001672:	4824      	ldr	r0, [pc, #144]	@ (8001704 <WebServerProcess+0xf4>)
 8001674:	f00d f82c 	bl	800e6d0 <strstr>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d010      	beq.n	80016a0 <WebServerProcess+0x90>
			{
				//LOG(("Code OK received from web client\n"));
				if (waitingForCode || AlarmState == ALARM)
 800167e:	4b27      	ldr	r3, [pc, #156]	@ (800171c <WebServerProcess+0x10c>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d103      	bne.n	800168e <WebServerProcess+0x7e>
 8001686:	4b26      	ldr	r3, [pc, #152]	@ (8001720 <WebServerProcess+0x110>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2b02      	cmp	r3, #2
 800168c:	d108      	bne.n	80016a0 <WebServerProcess+0x90>
				{
					uint8_t evt = EVERYTHING_IS_OK;
 800168e:	2303      	movs	r3, #3
 8001690:	70fb      	strb	r3, [r7, #3]
					osMessageQueuePut(evtQueueHandle, &evt, 0, 0);
 8001692:	4b24      	ldr	r3, [pc, #144]	@ (8001724 <WebServerProcess+0x114>)
 8001694:	6818      	ldr	r0, [r3, #0]
 8001696:	1cf9      	adds	r1, r7, #3
 8001698:	2300      	movs	r3, #0
 800169a:	2200      	movs	r2, #0
 800169c:	f009 fb8e 	bl	800adbc <osMessageQueuePut>
				}
			}
			if(strstr((char *)resp, "stop_server"))
 80016a0:	4921      	ldr	r1, [pc, #132]	@ (8001728 <WebServerProcess+0x118>)
 80016a2:	4818      	ldr	r0, [pc, #96]	@ (8001704 <WebServerProcess+0xf4>)
 80016a4:	f00d f814 	bl	800e6d0 <strstr>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d012      	beq.n	80016d4 <WebServerProcess+0xc4>
			{
				if(strstr((char *)resp, "stop_server=0"))
 80016ae:	491f      	ldr	r1, [pc, #124]	@ (800172c <WebServerProcess+0x11c>)
 80016b0:	4814      	ldr	r0, [pc, #80]	@ (8001704 <WebServerProcess+0xf4>)
 80016b2:	f00d f80d 	bl	800e6d0 <strstr>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d002      	beq.n	80016c2 <WebServerProcess+0xb2>
				{
					stopserver = false;
 80016bc:	2300      	movs	r3, #0
 80016be:	71fb      	strb	r3, [r7, #7]
 80016c0:	e008      	b.n	80016d4 <WebServerProcess+0xc4>
				}
				else if(strstr((char *)resp, "stop_server=1"))
 80016c2:	491b      	ldr	r1, [pc, #108]	@ (8001730 <WebServerProcess+0x120>)
 80016c4:	480f      	ldr	r0, [pc, #60]	@ (8001704 <WebServerProcess+0xf4>)
 80016c6:	f00d f803 	bl	800e6d0 <strstr>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <WebServerProcess+0xc4>
				{
					stopserver = true;
 80016d0:	2301      	movs	r3, #1
 80016d2:	71fb      	strb	r3, [r7, #7]
				}
			}
		if (SendWebPage(LedState) != WIFI_STATUS_OK)
 80016d4:	4b0d      	ldr	r3, [pc, #52]	@ (800170c <WebServerProcess+0xfc>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	4618      	mov	r0, r3
 80016dc:	f000 f854 	bl	8001788 <SendWebPage>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d006      	beq.n	80016f4 <WebServerProcess+0xe4>
		 {
		        LOG(("> ERROR : Cannot send web page after POST\n"));
 80016e6:	4813      	ldr	r0, [pc, #76]	@ (8001734 <WebServerProcess+0x124>)
 80016e8:	f00c ff50 	bl	800e58c <puts>
 80016ec:	e002      	b.n	80016f4 <WebServerProcess+0xe4>
		}
	}
}
	else
	{
		LOG(("Client close connection\n"));
 80016ee:	4812      	ldr	r0, [pc, #72]	@ (8001738 <WebServerProcess+0x128>)
 80016f0:	f00c ff4c 	bl	800e58c <puts>
	}
	osDelay(1); //yield
 80016f4:	2001      	movs	r0, #1
 80016f6:	f009 f8bd 	bl	800a874 <osDelay>
	return stopserver;
 80016fa:	79fb      	ldrb	r3, [r7, #7]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000c1c 	.word	0x20000c1c
 8001708:	0800fc50 	.word	0x0800fc50
 800170c:	20000bec 	.word	0x20000bec
 8001710:	0800fc54 	.word	0x0800fc54
 8001714:	0800fc78 	.word	0x0800fc78
 8001718:	0800fc80 	.word	0x0800fc80
 800171c:	20000c18 	.word	0x20000c18
 8001720:	20000bf0 	.word	0x20000bf0
 8001724:	20000bfc 	.word	0x20000bfc
 8001728:	0800fc8c 	.word	0x0800fc8c
 800172c:	0800fc98 	.word	0x0800fc98
 8001730:	0800fca8 	.word	0x0800fca8
 8001734:	0800fcb8 	.word	0x0800fcb8
 8001738:	0800fce4 	.word	0x0800fce4

0800173c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 8001746:	88fb      	ldrh	r3, [r7, #6]
 8001748:	2b02      	cmp	r3, #2
 800174a:	d003      	beq.n	8001754 <HAL_GPIO_EXTI_Callback+0x18>
 800174c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001750:	d003      	beq.n	800175a <HAL_GPIO_EXTI_Callback+0x1e>
	      // button
	      osSemaphoreRelease(buttonSemHandle);
	      break;

	    default:
	      break;
 8001752:	e008      	b.n	8001766 <HAL_GPIO_EXTI_Callback+0x2a>
	      SPI_WIFI_ISR();
 8001754:	f002 fb82 	bl	8003e5c <SPI_WIFI_ISR>
	      break;
 8001758:	e005      	b.n	8001766 <HAL_GPIO_EXTI_Callback+0x2a>
	      osSemaphoreRelease(buttonSemHandle);
 800175a:	4b05      	ldr	r3, [pc, #20]	@ (8001770 <HAL_GPIO_EXTI_Callback+0x34>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4618      	mov	r0, r3
 8001760:	f009 fa74 	bl	800ac4c <osSemaphoreRelease>
	      break;
 8001764:	bf00      	nop
	}
}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000c00 	.word	0x20000c00

08001774 <SPI3_IRQHandler>:
void SPI3_IRQHandler(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
/* USER CODE BEGIN SPI3_IRQn 0 */
//
/* USER CODE END SPI3_IRQn 0 */
HAL_SPI_IRQHandler(&hspi);
 8001778:	4802      	ldr	r0, [pc, #8]	@ (8001784 <SPI3_IRQHandler+0x10>)
 800177a:	f006 ff09 	bl	8008590 <HAL_SPI_IRQHandler>
/* USER CODE BEGIN SPI3_IRQn 1 */
//
/* USER CODE END SPI3_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20001074 	.word	0x20001074

08001788 <SendWebPage>:
* @brief Send HTML page
* @param None
* @retval None
*/
static WIFI_Status_t SendWebPage(uint8_t ledIsOn)
{
 8001788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800178a:	b087      	sub	sp, #28
 800178c:	af02      	add	r7, sp, #8
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
	//uint8_t temp[50];
	uint16_t SentDataLength;
	WIFI_Status_t ret;
	/* construct web page content */
	strcpy((char *)http, (char *)"HTTP/1.0 200 OK\r\nContent-Type:text/html\r\nPragma: no-cache\r\n\r\n");
 8001792:	4aa0      	ldr	r2, [pc, #640]	@ (8001a14 <SendWebPage+0x28c>)
 8001794:	4ba0      	ldr	r3, [pc, #640]	@ (8001a18 <SendWebPage+0x290>)
 8001796:	4614      	mov	r4, r2
 8001798:	461d      	mov	r5, r3
 800179a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800179c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800179e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017a6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80017aa:	c407      	stmia	r4!, {r0, r1, r2}
 80017ac:	8023      	strh	r3, [r4, #0]
	strcat((char *)http, (char *)"<html>\r\n<body>\r\n");
 80017ae:	4899      	ldr	r0, [pc, #612]	@ (8001a14 <SendWebPage+0x28c>)
 80017b0:	f7fe fd0e 	bl	80001d0 <strlen>
 80017b4:	4603      	mov	r3, r0
 80017b6:	461a      	mov	r2, r3
 80017b8:	4b96      	ldr	r3, [pc, #600]	@ (8001a14 <SendWebPage+0x28c>)
 80017ba:	4413      	add	r3, r2
 80017bc:	4a97      	ldr	r2, [pc, #604]	@ (8001a1c <SendWebPage+0x294>)
 80017be:	461d      	mov	r5, r3
 80017c0:	4614      	mov	r4, r2
 80017c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017c4:	6028      	str	r0, [r5, #0]
 80017c6:	6069      	str	r1, [r5, #4]
 80017c8:	60aa      	str	r2, [r5, #8]
 80017ca:	60eb      	str	r3, [r5, #12]
 80017cc:	7823      	ldrb	r3, [r4, #0]
 80017ce:	742b      	strb	r3, [r5, #16]
	strcat((char *)http, (char *)"<title>STM32 Web Server</title>\r\n");
 80017d0:	4890      	ldr	r0, [pc, #576]	@ (8001a14 <SendWebPage+0x28c>)
 80017d2:	f7fe fcfd 	bl	80001d0 <strlen>
 80017d6:	4603      	mov	r3, r0
 80017d8:	461a      	mov	r2, r3
 80017da:	4b8e      	ldr	r3, [pc, #568]	@ (8001a14 <SendWebPage+0x28c>)
 80017dc:	4413      	add	r3, r2
 80017de:	4a90      	ldr	r2, [pc, #576]	@ (8001a20 <SendWebPage+0x298>)
 80017e0:	4614      	mov	r4, r2
 80017e2:	469c      	mov	ip, r3
 80017e4:	f104 0e20 	add.w	lr, r4, #32
 80017e8:	4665      	mov	r5, ip
 80017ea:	4626      	mov	r6, r4
 80017ec:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80017ee:	6028      	str	r0, [r5, #0]
 80017f0:	6069      	str	r1, [r5, #4]
 80017f2:	60aa      	str	r2, [r5, #8]
 80017f4:	60eb      	str	r3, [r5, #12]
 80017f6:	3410      	adds	r4, #16
 80017f8:	f10c 0c10 	add.w	ip, ip, #16
 80017fc:	4574      	cmp	r4, lr
 80017fe:	d1f3      	bne.n	80017e8 <SendWebPage+0x60>
 8001800:	4662      	mov	r2, ip
 8001802:	4623      	mov	r3, r4
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	8013      	strh	r3, [r2, #0]
	strcat((char *)http, (char *)"<h2>Home Security System</h2>\r\n");
 8001808:	4882      	ldr	r0, [pc, #520]	@ (8001a14 <SendWebPage+0x28c>)
 800180a:	f7fe fce1 	bl	80001d0 <strlen>
 800180e:	4603      	mov	r3, r0
 8001810:	461a      	mov	r2, r3
 8001812:	4b80      	ldr	r3, [pc, #512]	@ (8001a14 <SendWebPage+0x28c>)
 8001814:	4413      	add	r3, r2
 8001816:	4a83      	ldr	r2, [pc, #524]	@ (8001a24 <SendWebPage+0x29c>)
 8001818:	461c      	mov	r4, r3
 800181a:	4615      	mov	r5, r2
 800181c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800181e:	6020      	str	r0, [r4, #0]
 8001820:	6061      	str	r1, [r4, #4]
 8001822:	60a2      	str	r2, [r4, #8]
 8001824:	60e3      	str	r3, [r4, #12]
 8001826:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001828:	6120      	str	r0, [r4, #16]
 800182a:	6161      	str	r1, [r4, #20]
 800182c:	61a2      	str	r2, [r4, #24]
 800182e:	61e3      	str	r3, [r4, #28]
	strcat((char *)http, (char *)"<br /><hr>\r\n");
 8001830:	4878      	ldr	r0, [pc, #480]	@ (8001a14 <SendWebPage+0x28c>)
 8001832:	f7fe fccd 	bl	80001d0 <strlen>
 8001836:	4603      	mov	r3, r0
 8001838:	461a      	mov	r2, r3
 800183a:	4b76      	ldr	r3, [pc, #472]	@ (8001a14 <SendWebPage+0x28c>)
 800183c:	4413      	add	r3, r2
 800183e:	4a7a      	ldr	r2, [pc, #488]	@ (8001a28 <SendWebPage+0x2a0>)
 8001840:	461c      	mov	r4, r3
 8001842:	4613      	mov	r3, r2
 8001844:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001846:	6020      	str	r0, [r4, #0]
 8001848:	6061      	str	r1, [r4, #4]
 800184a:	60a2      	str	r2, [r4, #8]
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	7323      	strb	r3, [r4, #12]
	//strcat((char *)http, (char *)"<p><form method=\"POST\"><strong>Temp:<input type=\"text\" value=\"");
	//sprintf((char *)temp, "%d", temperature);
	//strcat((char *)http, (char *)temp);
	//strcat((char *)http, (char *)"\"> <sup>O</sup>C");
	strcat((char *)http, "<p><strong>System state: ");
 8001850:	4870      	ldr	r0, [pc, #448]	@ (8001a14 <SendWebPage+0x28c>)
 8001852:	f7fe fcbd 	bl	80001d0 <strlen>
 8001856:	4603      	mov	r3, r0
 8001858:	461a      	mov	r2, r3
 800185a:	4b6e      	ldr	r3, [pc, #440]	@ (8001a14 <SendWebPage+0x28c>)
 800185c:	4413      	add	r3, r2
 800185e:	4a73      	ldr	r2, [pc, #460]	@ (8001a2c <SendWebPage+0x2a4>)
 8001860:	461d      	mov	r5, r3
 8001862:	4614      	mov	r4, r2
 8001864:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001866:	6028      	str	r0, [r5, #0]
 8001868:	6069      	str	r1, [r5, #4]
 800186a:	60aa      	str	r2, [r5, #8]
 800186c:	60eb      	str	r3, [r5, #12]
 800186e:	cc03      	ldmia	r4!, {r0, r1}
 8001870:	6128      	str	r0, [r5, #16]
 8001872:	6169      	str	r1, [r5, #20]
 8001874:	8823      	ldrh	r3, [r4, #0]
 8001876:	832b      	strh	r3, [r5, #24]
	if (AlarmState == DISARMED) {
 8001878:	4b6d      	ldr	r3, [pc, #436]	@ (8001a30 <SendWebPage+0x2a8>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d10f      	bne.n	80018a0 <SendWebPage+0x118>
		strcat((char *)http, "DISARMED");
 8001880:	4864      	ldr	r0, [pc, #400]	@ (8001a14 <SendWebPage+0x28c>)
 8001882:	f7fe fca5 	bl	80001d0 <strlen>
 8001886:	4603      	mov	r3, r0
 8001888:	461a      	mov	r2, r3
 800188a:	4b62      	ldr	r3, [pc, #392]	@ (8001a14 <SendWebPage+0x28c>)
 800188c:	4413      	add	r3, r2
 800188e:	4969      	ldr	r1, [pc, #420]	@ (8001a34 <SendWebPage+0x2ac>)
 8001890:	461a      	mov	r2, r3
 8001892:	460b      	mov	r3, r1
 8001894:	cb03      	ldmia	r3!, {r0, r1}
 8001896:	6010      	str	r0, [r2, #0]
 8001898:	6051      	str	r1, [r2, #4]
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	7213      	strb	r3, [r2, #8]
 800189e:	e020      	b.n	80018e2 <SendWebPage+0x15a>
	}
	else if (AlarmState == ARMED){
 80018a0:	4b63      	ldr	r3, [pc, #396]	@ (8001a30 <SendWebPage+0x2a8>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d10c      	bne.n	80018c2 <SendWebPage+0x13a>
		strcat((char *)http, "ARMED");
 80018a8:	485a      	ldr	r0, [pc, #360]	@ (8001a14 <SendWebPage+0x28c>)
 80018aa:	f7fe fc91 	bl	80001d0 <strlen>
 80018ae:	4603      	mov	r3, r0
 80018b0:	461a      	mov	r2, r3
 80018b2:	4b58      	ldr	r3, [pc, #352]	@ (8001a14 <SendWebPage+0x28c>)
 80018b4:	4413      	add	r3, r2
 80018b6:	4a60      	ldr	r2, [pc, #384]	@ (8001a38 <SendWebPage+0x2b0>)
 80018b8:	6810      	ldr	r0, [r2, #0]
 80018ba:	6018      	str	r0, [r3, #0]
 80018bc:	8892      	ldrh	r2, [r2, #4]
 80018be:	809a      	strh	r2, [r3, #4]
 80018c0:	e00f      	b.n	80018e2 <SendWebPage+0x15a>
	}
	else if (AlarmState == ALARM) {
 80018c2:	4b5b      	ldr	r3, [pc, #364]	@ (8001a30 <SendWebPage+0x2a8>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d10b      	bne.n	80018e2 <SendWebPage+0x15a>
		strcat((char *)http, "ALARM");
 80018ca:	4852      	ldr	r0, [pc, #328]	@ (8001a14 <SendWebPage+0x28c>)
 80018cc:	f7fe fc80 	bl	80001d0 <strlen>
 80018d0:	4603      	mov	r3, r0
 80018d2:	461a      	mov	r2, r3
 80018d4:	4b4f      	ldr	r3, [pc, #316]	@ (8001a14 <SendWebPage+0x28c>)
 80018d6:	4413      	add	r3, r2
 80018d8:	4a58      	ldr	r2, [pc, #352]	@ (8001a3c <SendWebPage+0x2b4>)
 80018da:	6810      	ldr	r0, [r2, #0]
 80018dc:	6018      	str	r0, [r3, #0]
 80018de:	8892      	ldrh	r2, [r2, #4]
 80018e0:	809a      	strh	r2, [r3, #4]
	}
	strcat((char *)http, "</strong></p>\r\n");
 80018e2:	484c      	ldr	r0, [pc, #304]	@ (8001a14 <SendWebPage+0x28c>)
 80018e4:	f7fe fc74 	bl	80001d0 <strlen>
 80018e8:	4603      	mov	r3, r0
 80018ea:	461a      	mov	r2, r3
 80018ec:	4b49      	ldr	r3, [pc, #292]	@ (8001a14 <SendWebPage+0x28c>)
 80018ee:	4413      	add	r3, r2
 80018f0:	4a53      	ldr	r2, [pc, #332]	@ (8001a40 <SendWebPage+0x2b8>)
 80018f2:	461c      	mov	r4, r3
 80018f4:	4615      	mov	r5, r2
 80018f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018f8:	6020      	str	r0, [r4, #0]
 80018fa:	6061      	str	r1, [r4, #4]
 80018fc:	60a2      	str	r2, [r4, #8]
 80018fe:	60e3      	str	r3, [r4, #12]
//	strcat((char *)http, (char *)"<br><input type=\"radio\"name=\"radio\" value=\"1\" >RSG LED on");
//	}

    //strcat((char *)http, "</strong><p><input type=\"submit\" value=\"Set LED\"></form>");
    // enter code to cancel alarm
    strcat((char *)http, "<p><form method=\"POST\">");
 8001900:	4844      	ldr	r0, [pc, #272]	@ (8001a14 <SendWebPage+0x28c>)
 8001902:	f7fe fc65 	bl	80001d0 <strlen>
 8001906:	4603      	mov	r3, r0
 8001908:	461a      	mov	r2, r3
 800190a:	4b42      	ldr	r3, [pc, #264]	@ (8001a14 <SendWebPage+0x28c>)
 800190c:	4413      	add	r3, r2
 800190e:	4a4d      	ldr	r2, [pc, #308]	@ (8001a44 <SendWebPage+0x2bc>)
 8001910:	461d      	mov	r5, r3
 8001912:	4614      	mov	r4, r2
 8001914:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001916:	6028      	str	r0, [r5, #0]
 8001918:	6069      	str	r1, [r5, #4]
 800191a:	60aa      	str	r2, [r5, #8]
 800191c:	60eb      	str	r3, [r5, #12]
 800191e:	cc03      	ldmia	r4!, {r0, r1}
 8001920:	6128      	str	r0, [r5, #16]
 8001922:	6169      	str	r1, [r5, #20]
    strcat((char *)http, "<input type=\"hidden\" name=\"code_ok\" value=\"1\">");
 8001924:	483b      	ldr	r0, [pc, #236]	@ (8001a14 <SendWebPage+0x28c>)
 8001926:	f7fe fc53 	bl	80001d0 <strlen>
 800192a:	4603      	mov	r3, r0
 800192c:	461a      	mov	r2, r3
 800192e:	4b39      	ldr	r3, [pc, #228]	@ (8001a14 <SendWebPage+0x28c>)
 8001930:	4413      	add	r3, r2
 8001932:	4a45      	ldr	r2, [pc, #276]	@ (8001a48 <SendWebPage+0x2c0>)
 8001934:	4615      	mov	r5, r2
 8001936:	469c      	mov	ip, r3
 8001938:	f105 0e20 	add.w	lr, r5, #32
 800193c:	4664      	mov	r4, ip
 800193e:	462e      	mov	r6, r5
 8001940:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001942:	6020      	str	r0, [r4, #0]
 8001944:	6061      	str	r1, [r4, #4]
 8001946:	60a2      	str	r2, [r4, #8]
 8001948:	60e3      	str	r3, [r4, #12]
 800194a:	3510      	adds	r5, #16
 800194c:	f10c 0c10 	add.w	ip, ip, #16
 8001950:	4575      	cmp	r5, lr
 8001952:	d1f3      	bne.n	800193c <SendWebPage+0x1b4>
 8001954:	4664      	mov	r4, ip
 8001956:	462b      	mov	r3, r5
 8001958:	cb07      	ldmia	r3!, {r0, r1, r2}
 800195a:	6020      	str	r0, [r4, #0]
 800195c:	6061      	str	r1, [r4, #4]
 800195e:	60a2      	str	r2, [r4, #8]
 8001960:	881a      	ldrh	r2, [r3, #0]
 8001962:	789b      	ldrb	r3, [r3, #2]
 8001964:	81a2      	strh	r2, [r4, #12]
 8001966:	73a3      	strb	r3, [r4, #14]
    strcat((char *)http, "<input type=\"submit\" value=\"Enter Code\">");
 8001968:	482a      	ldr	r0, [pc, #168]	@ (8001a14 <SendWebPage+0x28c>)
 800196a:	f7fe fc31 	bl	80001d0 <strlen>
 800196e:	4603      	mov	r3, r0
 8001970:	461a      	mov	r2, r3
 8001972:	4b28      	ldr	r3, [pc, #160]	@ (8001a14 <SendWebPage+0x28c>)
 8001974:	4413      	add	r3, r2
 8001976:	4a35      	ldr	r2, [pc, #212]	@ (8001a4c <SendWebPage+0x2c4>)
 8001978:	4614      	mov	r4, r2
 800197a:	469c      	mov	ip, r3
 800197c:	f104 0e20 	add.w	lr, r4, #32
 8001980:	4665      	mov	r5, ip
 8001982:	4626      	mov	r6, r4
 8001984:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001986:	6028      	str	r0, [r5, #0]
 8001988:	6069      	str	r1, [r5, #4]
 800198a:	60aa      	str	r2, [r5, #8]
 800198c:	60eb      	str	r3, [r5, #12]
 800198e:	3410      	adds	r4, #16
 8001990:	f10c 0c10 	add.w	ip, ip, #16
 8001994:	4574      	cmp	r4, lr
 8001996:	d1f3      	bne.n	8001980 <SendWebPage+0x1f8>
 8001998:	4662      	mov	r2, ip
 800199a:	4623      	mov	r3, r4
 800199c:	cb03      	ldmia	r3!, {r0, r1}
 800199e:	6010      	str	r0, [r2, #0]
 80019a0:	6051      	str	r1, [r2, #4]
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	7213      	strb	r3, [r2, #8]
    //strcat((char *)http, (char *)"</strong><p><input type=\"submit\"></form></span>");
    strcat((char *)http, (char *)"</body>\r\n</html>\r\n");
 80019a6:	481b      	ldr	r0, [pc, #108]	@ (8001a14 <SendWebPage+0x28c>)
 80019a8:	f7fe fc12 	bl	80001d0 <strlen>
 80019ac:	4603      	mov	r3, r0
 80019ae:	461a      	mov	r2, r3
 80019b0:	4b18      	ldr	r3, [pc, #96]	@ (8001a14 <SendWebPage+0x28c>)
 80019b2:	4413      	add	r3, r2
 80019b4:	4a26      	ldr	r2, [pc, #152]	@ (8001a50 <SendWebPage+0x2c8>)
 80019b6:	461d      	mov	r5, r3
 80019b8:	4614      	mov	r4, r2
 80019ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019bc:	6028      	str	r0, [r5, #0]
 80019be:	6069      	str	r1, [r5, #4]
 80019c0:	60aa      	str	r2, [r5, #8]
 80019c2:	60eb      	str	r3, [r5, #12]
 80019c4:	8823      	ldrh	r3, [r4, #0]
 80019c6:	78a2      	ldrb	r2, [r4, #2]
 80019c8:	822b      	strh	r3, [r5, #16]
 80019ca:	4613      	mov	r3, r2
 80019cc:	74ab      	strb	r3, [r5, #18]

	ret = WIFI_SendData(0, (uint8_t *)http, strlen((char *)http), &SentDataLength, WIFI_WRITE_TIMEOUT);
 80019ce:	4811      	ldr	r0, [pc, #68]	@ (8001a14 <SendWebPage+0x28c>)
 80019d0:	f7fe fbfe 	bl	80001d0 <strlen>
 80019d4:	4603      	mov	r3, r0
 80019d6:	b29a      	uxth	r2, r3
 80019d8:	f107 030c 	add.w	r3, r7, #12
 80019dc:	f242 7110 	movw	r1, #10000	@ 0x2710
 80019e0:	9100      	str	r1, [sp, #0]
 80019e2:	490c      	ldr	r1, [pc, #48]	@ (8001a14 <SendWebPage+0x28c>)
 80019e4:	2000      	movs	r0, #0
 80019e6:	f002 fb85 	bl	80040f4 <WIFI_SendData>
 80019ea:	4603      	mov	r3, r0
 80019ec:	73fb      	strb	r3, [r7, #15]
	if((ret == WIFI_STATUS_OK) && (SentDataLength != strlen((char*)http)))
 80019ee:	7bfb      	ldrb	r3, [r7, #15]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d109      	bne.n	8001a08 <SendWebPage+0x280>
 80019f4:	89bb      	ldrh	r3, [r7, #12]
 80019f6:	461c      	mov	r4, r3
 80019f8:	4806      	ldr	r0, [pc, #24]	@ (8001a14 <SendWebPage+0x28c>)
 80019fa:	f7fe fbe9 	bl	80001d0 <strlen>
 80019fe:	4603      	mov	r3, r0
 8001a00:	429c      	cmp	r4, r3
 8001a02:	d001      	beq.n	8001a08 <SendWebPage+0x280>
	{
		ret = WIFI_STATUS_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8001a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3714      	adds	r7, #20
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a12:	bf00      	nop
 8001a14:	200007e8 	.word	0x200007e8
 8001a18:	0800fcfc 	.word	0x0800fcfc
 8001a1c:	0800fd3c 	.word	0x0800fd3c
 8001a20:	0800fd50 	.word	0x0800fd50
 8001a24:	0800fd74 	.word	0x0800fd74
 8001a28:	0800fd94 	.word	0x0800fd94
 8001a2c:	0800fda4 	.word	0x0800fda4
 8001a30:	20000bf0 	.word	0x20000bf0
 8001a34:	0800fdc0 	.word	0x0800fdc0
 8001a38:	0800fdcc 	.word	0x0800fdcc
 8001a3c:	0800fdd4 	.word	0x0800fdd4
 8001a40:	0800fddc 	.word	0x0800fddc
 8001a44:	0800fdec 	.word	0x0800fdec
 8001a48:	0800fe04 	.word	0x0800fe04
 8001a4c:	0800fe34 	.word	0x0800fe34
 8001a50:	0800fe60 	.word	0x0800fe60

08001a54 <__io_putchar>:
* @brief Retargets the C library printf function to the USART.
* @param None
* @retval None
*/
PUTCHAR_PROTOTYPE
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001a5c:	1d39      	adds	r1, r7, #4
 8001a5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a62:	2201      	movs	r2, #1
 8001a64:	4803      	ldr	r0, [pc, #12]	@ (8001a74 <__io_putchar+0x20>)
 8001a66:	f007 fddb 	bl	8009620 <HAL_UART_Transmit>
return ch;
 8001a6a:	687b      	ldr	r3, [r7, #4]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200001f0 	.word	0x200001f0

08001a78 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  wifi_server();
 8001a80:	f7ff fd3e 	bl	8001500 <wifi_server>
  for(;;)
  {
    osDelay(1000);
 8001a84:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a88:	f008 fef4 	bl	800a874 <osDelay>
 8001a8c:	e7fa      	b.n	8001a84 <StartDefaultTask+0xc>
	...

08001a90 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a04      	ldr	r2, [pc, #16]	@ (8001ab0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d101      	bne.n	8001aa6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001aa2:	f002 fe41 	bl	8004728 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40001000 	.word	0x40001000

08001ab4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ab8:	b672      	cpsid	i
}
 8001aba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001abc:	bf00      	nop
 8001abe:	e7fd      	b.n	8001abc <Error_Handler+0x8>

08001ac0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac6:	4b11      	ldr	r3, [pc, #68]	@ (8001b0c <HAL_MspInit+0x4c>)
 8001ac8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aca:	4a10      	ldr	r2, [pc, #64]	@ (8001b0c <HAL_MspInit+0x4c>)
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b0c <HAL_MspInit+0x4c>)
 8001ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ade:	4b0b      	ldr	r3, [pc, #44]	@ (8001b0c <HAL_MspInit+0x4c>)
 8001ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8001b0c <HAL_MspInit+0x4c>)
 8001ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ae8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001aea:	4b08      	ldr	r3, [pc, #32]	@ (8001b0c <HAL_MspInit+0x4c>)
 8001aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af2:	603b      	str	r3, [r7, #0]
 8001af4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001af6:	2200      	movs	r2, #0
 8001af8:	210f      	movs	r1, #15
 8001afa:	f06f 0001 	mvn.w	r0, #1
 8001afe:	f002 ff0f 	bl	8004920 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40021000 	.word	0x40021000

08001b10 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b0ac      	sub	sp, #176	@ 0xb0
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b18:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	609a      	str	r2, [r3, #8]
 8001b24:	60da      	str	r2, [r3, #12]
 8001b26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	2288      	movs	r2, #136	@ 0x88
 8001b2e:	2100      	movs	r1, #0
 8001b30:	4618      	mov	r0, r3
 8001b32:	f00c fd43 	bl	800e5bc <memset>
  if(DFSDM1_Init == 0)
 8001b36:	4b25      	ldr	r3, [pc, #148]	@ (8001bcc <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d142      	bne.n	8001bc4 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001b3e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b42:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001b44:	2300      	movs	r3, #0
 8001b46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b4a:	f107 0314 	add.w	r3, r7, #20
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f005 fa54 	bl	8006ffc <HAL_RCCEx_PeriphCLKConfig>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001b5a:	f7ff ffab 	bl	8001ab4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001b5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001b60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b62:	4a1b      	ldr	r2, [pc, #108]	@ (8001bd0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001b64:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b68:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b6a:	4b19      	ldr	r3, [pc, #100]	@ (8001bd0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001b6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b76:	4b16      	ldr	r3, [pc, #88]	@ (8001bd0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7a:	4a15      	ldr	r2, [pc, #84]	@ (8001bd0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001b7c:	f043 0310 	orr.w	r3, r3, #16
 8001b80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b82:	4b13      	ldr	r3, [pc, #76]	@ (8001bd0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b86:	f003 0310 	and.w	r3, r3, #16
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001b8e:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001b92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b96:	2302      	movs	r3, #2
 8001b98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001ba8:	2306      	movs	r3, #6
 8001baa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bae:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4807      	ldr	r0, [pc, #28]	@ (8001bd4 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001bb6:	f003 f82b 	bl	8004c10 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8001bba:	4b04      	ldr	r3, [pc, #16]	@ (8001bcc <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	4a02      	ldr	r2, [pc, #8]	@ (8001bcc <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001bc2:	6013      	str	r3, [r2, #0]
  }

}
 8001bc4:	bf00      	nop
 8001bc6:	37b0      	adds	r7, #176	@ 0xb0
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	2000101c 	.word	0x2000101c
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	48001000 	.word	0x48001000

08001bd8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b0ac      	sub	sp, #176	@ 0xb0
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	605a      	str	r2, [r3, #4]
 8001bea:	609a      	str	r2, [r3, #8]
 8001bec:	60da      	str	r2, [r3, #12]
 8001bee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bf0:	f107 0314 	add.w	r3, r7, #20
 8001bf4:	2288      	movs	r2, #136	@ 0x88
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f00c fcdf 	bl	800e5bc <memset>
  if(hi2c->Instance==I2C2)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a21      	ldr	r2, [pc, #132]	@ (8001c88 <HAL_I2C_MspInit+0xb0>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d13b      	bne.n	8001c80 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001c08:	2380      	movs	r3, #128	@ 0x80
 8001c0a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c10:	f107 0314 	add.w	r3, r7, #20
 8001c14:	4618      	mov	r0, r3
 8001c16:	f005 f9f1 	bl	8006ffc <HAL_RCCEx_PeriphCLKConfig>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c20:	f7ff ff48 	bl	8001ab4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c24:	4b19      	ldr	r3, [pc, #100]	@ (8001c8c <HAL_I2C_MspInit+0xb4>)
 8001c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c28:	4a18      	ldr	r2, [pc, #96]	@ (8001c8c <HAL_I2C_MspInit+0xb4>)
 8001c2a:	f043 0302 	orr.w	r3, r3, #2
 8001c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c30:	4b16      	ldr	r3, [pc, #88]	@ (8001c8c <HAL_I2C_MspInit+0xb4>)
 8001c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c34:	f003 0302 	and.w	r3, r3, #2
 8001c38:	613b      	str	r3, [r7, #16]
 8001c3a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001c3c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001c40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c44:	2312      	movs	r3, #18
 8001c46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c50:	2303      	movs	r3, #3
 8001c52:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c56:	2304      	movs	r3, #4
 8001c58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c5c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c60:	4619      	mov	r1, r3
 8001c62:	480b      	ldr	r0, [pc, #44]	@ (8001c90 <HAL_I2C_MspInit+0xb8>)
 8001c64:	f002 ffd4 	bl	8004c10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c68:	4b08      	ldr	r3, [pc, #32]	@ (8001c8c <HAL_I2C_MspInit+0xb4>)
 8001c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c6c:	4a07      	ldr	r2, [pc, #28]	@ (8001c8c <HAL_I2C_MspInit+0xb4>)
 8001c6e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c72:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c74:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <HAL_I2C_MspInit+0xb4>)
 8001c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001c80:	bf00      	nop
 8001c82:	37b0      	adds	r7, #176	@ 0xb0
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	40005800 	.word	0x40005800
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	48000400 	.word	0x48000400

08001c94 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd0 <HAL_I2C_MspDeInit+0x3c>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d10f      	bne.n	8001cc6 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd4 <HAL_I2C_MspDeInit+0x40>)
 8001ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001caa:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd4 <HAL_I2C_MspDeInit+0x40>)
 8001cac:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001cb0:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8001cb2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001cb6:	4808      	ldr	r0, [pc, #32]	@ (8001cd8 <HAL_I2C_MspDeInit+0x44>)
 8001cb8:	f003 f954 	bl	8004f64 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8001cbc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001cc0:	4805      	ldr	r0, [pc, #20]	@ (8001cd8 <HAL_I2C_MspDeInit+0x44>)
 8001cc2:	f003 f94f 	bl	8004f64 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40005800 	.word	0x40005800
 8001cd4:	40021000 	.word	0x40021000
 8001cd8:	48000400 	.word	0x48000400

08001cdc <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b08a      	sub	sp, #40	@ 0x28
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce4:	f107 0314 	add.w	r3, r7, #20
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	605a      	str	r2, [r3, #4]
 8001cee:	609a      	str	r2, [r3, #8]
 8001cf0:	60da      	str	r2, [r3, #12]
 8001cf2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a17      	ldr	r2, [pc, #92]	@ (8001d58 <HAL_QSPI_MspInit+0x7c>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d128      	bne.n	8001d50 <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001cfe:	4b17      	ldr	r3, [pc, #92]	@ (8001d5c <HAL_QSPI_MspInit+0x80>)
 8001d00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d02:	4a16      	ldr	r2, [pc, #88]	@ (8001d5c <HAL_QSPI_MspInit+0x80>)
 8001d04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d08:	6513      	str	r3, [r2, #80]	@ 0x50
 8001d0a:	4b14      	ldr	r3, [pc, #80]	@ (8001d5c <HAL_QSPI_MspInit+0x80>)
 8001d0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d16:	4b11      	ldr	r3, [pc, #68]	@ (8001d5c <HAL_QSPI_MspInit+0x80>)
 8001d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d1a:	4a10      	ldr	r2, [pc, #64]	@ (8001d5c <HAL_QSPI_MspInit+0x80>)
 8001d1c:	f043 0310 	orr.w	r3, r3, #16
 8001d20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d22:	4b0e      	ldr	r3, [pc, #56]	@ (8001d5c <HAL_QSPI_MspInit+0x80>)
 8001d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d26:	f003 0310 	and.w	r3, r3, #16
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001d2e:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001d32:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d34:	2302      	movs	r3, #2
 8001d36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001d40:	230a      	movs	r3, #10
 8001d42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4805      	ldr	r0, [pc, #20]	@ (8001d60 <HAL_QSPI_MspInit+0x84>)
 8001d4c:	f002 ff60 	bl	8004c10 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001d50:	bf00      	nop
 8001d52:	3728      	adds	r7, #40	@ 0x28
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	a0001000 	.word	0xa0001000
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	48001000 	.word	0x48001000

08001d64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08a      	sub	sp, #40	@ 0x28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a17      	ldr	r2, [pc, #92]	@ (8001de0 <HAL_SPI_MspInit+0x7c>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d128      	bne.n	8001dd8 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d86:	4b17      	ldr	r3, [pc, #92]	@ (8001de4 <HAL_SPI_MspInit+0x80>)
 8001d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d8a:	4a16      	ldr	r2, [pc, #88]	@ (8001de4 <HAL_SPI_MspInit+0x80>)
 8001d8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d90:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d92:	4b14      	ldr	r3, [pc, #80]	@ (8001de4 <HAL_SPI_MspInit+0x80>)
 8001d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d9e:	4b11      	ldr	r3, [pc, #68]	@ (8001de4 <HAL_SPI_MspInit+0x80>)
 8001da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da2:	4a10      	ldr	r2, [pc, #64]	@ (8001de4 <HAL_SPI_MspInit+0x80>)
 8001da4:	f043 0304 	orr.w	r3, r3, #4
 8001da8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001daa:	4b0e      	ldr	r3, [pc, #56]	@ (8001de4 <HAL_SPI_MspInit+0x80>)
 8001dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dae:	f003 0304 	and.w	r3, r3, #4
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001db6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001dba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001dc8:	2306      	movs	r3, #6
 8001dca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dcc:	f107 0314 	add.w	r3, r7, #20
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4805      	ldr	r0, [pc, #20]	@ (8001de8 <HAL_SPI_MspInit+0x84>)
 8001dd4:	f002 ff1c 	bl	8004c10 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001dd8:	bf00      	nop
 8001dda:	3728      	adds	r7, #40	@ 0x28
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40003c00 	.word	0x40003c00
 8001de4:	40021000 	.word	0x40021000
 8001de8:	48000800 	.word	0x48000800

08001dec <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a08      	ldr	r2, [pc, #32]	@ (8001e1c <HAL_SPI_MspDeInit+0x30>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d10a      	bne.n	8001e14 <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI3_MspDeInit 0 */

    /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8001dfe:	4b08      	ldr	r3, [pc, #32]	@ (8001e20 <HAL_SPI_MspDeInit+0x34>)
 8001e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e02:	4a07      	ldr	r2, [pc, #28]	@ (8001e20 <HAL_SPI_MspDeInit+0x34>)
 8001e04:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001e08:	6593      	str	r3, [r2, #88]	@ 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8001e0a:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8001e0e:	4805      	ldr	r0, [pc, #20]	@ (8001e24 <HAL_SPI_MspDeInit+0x38>)
 8001e10:	f003 f8a8 	bl	8004f64 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI3_MspDeInit 1 */

    /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8001e14:	bf00      	nop
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40003c00 	.word	0x40003c00
 8001e20:	40021000 	.word	0x40021000
 8001e24:	48000800 	.word	0x48000800

08001e28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b0ae      	sub	sp, #184	@ 0xb8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e30:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	609a      	str	r2, [r3, #8]
 8001e3c:	60da      	str	r2, [r3, #12]
 8001e3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e40:	f107 031c 	add.w	r3, r7, #28
 8001e44:	2288      	movs	r2, #136	@ 0x88
 8001e46:	2100      	movs	r1, #0
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f00c fbb7 	bl	800e5bc <memset>
  if(huart->Instance==USART1)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a42      	ldr	r2, [pc, #264]	@ (8001f5c <HAL_UART_MspInit+0x134>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d13b      	bne.n	8001ed0 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e60:	f107 031c 	add.w	r3, r7, #28
 8001e64:	4618      	mov	r0, r3
 8001e66:	f005 f8c9 	bl	8006ffc <HAL_RCCEx_PeriphCLKConfig>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e70:	f7ff fe20 	bl	8001ab4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e74:	4b3a      	ldr	r3, [pc, #232]	@ (8001f60 <HAL_UART_MspInit+0x138>)
 8001e76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e78:	4a39      	ldr	r2, [pc, #228]	@ (8001f60 <HAL_UART_MspInit+0x138>)
 8001e7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e7e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e80:	4b37      	ldr	r3, [pc, #220]	@ (8001f60 <HAL_UART_MspInit+0x138>)
 8001e82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e88:	61bb      	str	r3, [r7, #24]
 8001e8a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8c:	4b34      	ldr	r3, [pc, #208]	@ (8001f60 <HAL_UART_MspInit+0x138>)
 8001e8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e90:	4a33      	ldr	r2, [pc, #204]	@ (8001f60 <HAL_UART_MspInit+0x138>)
 8001e92:	f043 0302 	orr.w	r3, r3, #2
 8001e96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e98:	4b31      	ldr	r3, [pc, #196]	@ (8001f60 <HAL_UART_MspInit+0x138>)
 8001e9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	617b      	str	r3, [r7, #20]
 8001ea2:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001ea4:	23c0      	movs	r3, #192	@ 0xc0
 8001ea6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ebc:	2307      	movs	r3, #7
 8001ebe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4826      	ldr	r0, [pc, #152]	@ (8001f64 <HAL_UART_MspInit+0x13c>)
 8001eca:	f002 fea1 	bl	8004c10 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001ece:	e040      	b.n	8001f52 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a24      	ldr	r2, [pc, #144]	@ (8001f68 <HAL_UART_MspInit+0x140>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d13b      	bne.n	8001f52 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001eda:	2304      	movs	r3, #4
 8001edc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ee2:	f107 031c 	add.w	r3, r7, #28
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f005 f888 	bl	8006ffc <HAL_RCCEx_PeriphCLKConfig>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001ef2:	f7ff fddf 	bl	8001ab4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8001f60 <HAL_UART_MspInit+0x138>)
 8001ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efa:	4a19      	ldr	r2, [pc, #100]	@ (8001f60 <HAL_UART_MspInit+0x138>)
 8001efc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f00:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f02:	4b17      	ldr	r3, [pc, #92]	@ (8001f60 <HAL_UART_MspInit+0x138>)
 8001f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f0a:	613b      	str	r3, [r7, #16]
 8001f0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f0e:	4b14      	ldr	r3, [pc, #80]	@ (8001f60 <HAL_UART_MspInit+0x138>)
 8001f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f12:	4a13      	ldr	r2, [pc, #76]	@ (8001f60 <HAL_UART_MspInit+0x138>)
 8001f14:	f043 0308 	orr.w	r3, r3, #8
 8001f18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f1a:	4b11      	ldr	r3, [pc, #68]	@ (8001f60 <HAL_UART_MspInit+0x138>)
 8001f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f1e:	f003 0308 	and.w	r3, r3, #8
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001f26:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2e:	2302      	movs	r3, #2
 8001f30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f34:	2300      	movs	r3, #0
 8001f36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f40:	2307      	movs	r3, #7
 8001f42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f46:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4807      	ldr	r0, [pc, #28]	@ (8001f6c <HAL_UART_MspInit+0x144>)
 8001f4e:	f002 fe5f 	bl	8004c10 <HAL_GPIO_Init>
}
 8001f52:	bf00      	nop
 8001f54:	37b8      	adds	r7, #184	@ 0xb8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40013800 	.word	0x40013800
 8001f60:	40021000 	.word	0x40021000
 8001f64:	48000400 	.word	0x48000400
 8001f68:	40004800 	.word	0x40004800
 8001f6c:	48000c00 	.word	0x48000c00

08001f70 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b0ac      	sub	sp, #176	@ 0xb0
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f78:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f88:	f107 0314 	add.w	r3, r7, #20
 8001f8c:	2288      	movs	r2, #136	@ 0x88
 8001f8e:	2100      	movs	r1, #0
 8001f90:	4618      	mov	r0, r3
 8001f92:	f00c fb13 	bl	800e5bc <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f9e:	d17c      	bne.n	800209a <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001fa0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fa4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001fa6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001faa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001fb6:	2318      	movs	r3, #24
 8001fb8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001fba:	2307      	movs	r3, #7
 8001fbc:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001fc6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001fca:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fcc:	f107 0314 	add.w	r3, r7, #20
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f005 f813 	bl	8006ffc <HAL_RCCEx_PeriphCLKConfig>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001fdc:	f7ff fd6a 	bl	8001ab4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe0:	4b30      	ldr	r3, [pc, #192]	@ (80020a4 <HAL_PCD_MspInit+0x134>)
 8001fe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe4:	4a2f      	ldr	r2, [pc, #188]	@ (80020a4 <HAL_PCD_MspInit+0x134>)
 8001fe6:	f043 0301 	orr.w	r3, r3, #1
 8001fea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fec:	4b2d      	ldr	r3, [pc, #180]	@ (80020a4 <HAL_PCD_MspInit+0x134>)
 8001fee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	613b      	str	r3, [r7, #16]
 8001ff6:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001ff8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ffc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002000:	2300      	movs	r3, #0
 8002002:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002006:	2300      	movs	r3, #0
 8002008:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800200c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002010:	4619      	mov	r1, r3
 8002012:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002016:	f002 fdfb 	bl	8004c10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800201a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800201e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002022:	2302      	movs	r3, #2
 8002024:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002028:	2300      	movs	r3, #0
 800202a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800202e:	2303      	movs	r3, #3
 8002030:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002034:	230a      	movs	r3, #10
 8002036:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800203a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800203e:	4619      	mov	r1, r3
 8002040:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002044:	f002 fde4 	bl	8004c10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002048:	4b16      	ldr	r3, [pc, #88]	@ (80020a4 <HAL_PCD_MspInit+0x134>)
 800204a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800204c:	4a15      	ldr	r2, [pc, #84]	@ (80020a4 <HAL_PCD_MspInit+0x134>)
 800204e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002052:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002054:	4b13      	ldr	r3, [pc, #76]	@ (80020a4 <HAL_PCD_MspInit+0x134>)
 8002056:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002058:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002060:	4b10      	ldr	r3, [pc, #64]	@ (80020a4 <HAL_PCD_MspInit+0x134>)
 8002062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002068:	2b00      	cmp	r3, #0
 800206a:	d114      	bne.n	8002096 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800206c:	4b0d      	ldr	r3, [pc, #52]	@ (80020a4 <HAL_PCD_MspInit+0x134>)
 800206e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002070:	4a0c      	ldr	r2, [pc, #48]	@ (80020a4 <HAL_PCD_MspInit+0x134>)
 8002072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002076:	6593      	str	r3, [r2, #88]	@ 0x58
 8002078:	4b0a      	ldr	r3, [pc, #40]	@ (80020a4 <HAL_PCD_MspInit+0x134>)
 800207a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800207c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002080:	60bb      	str	r3, [r7, #8]
 8002082:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8002084:	f004 f8bc 	bl	8006200 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002088:	4b06      	ldr	r3, [pc, #24]	@ (80020a4 <HAL_PCD_MspInit+0x134>)
 800208a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800208c:	4a05      	ldr	r2, [pc, #20]	@ (80020a4 <HAL_PCD_MspInit+0x134>)
 800208e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002092:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002094:	e001      	b.n	800209a <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8002096:	f004 f8b3 	bl	8006200 <HAL_PWREx_EnableVddUSB>
}
 800209a:	bf00      	nop
 800209c:	37b0      	adds	r7, #176	@ 0xb0
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	40021000 	.word	0x40021000

080020a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b08e      	sub	sp, #56	@ 0x38
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80020b0:	2300      	movs	r3, #0
 80020b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80020b6:	4b34      	ldr	r3, [pc, #208]	@ (8002188 <HAL_InitTick+0xe0>)
 80020b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ba:	4a33      	ldr	r2, [pc, #204]	@ (8002188 <HAL_InitTick+0xe0>)
 80020bc:	f043 0310 	orr.w	r3, r3, #16
 80020c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80020c2:	4b31      	ldr	r3, [pc, #196]	@ (8002188 <HAL_InitTick+0xe0>)
 80020c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c6:	f003 0310 	and.w	r3, r3, #16
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020ce:	f107 0210 	add.w	r2, r7, #16
 80020d2:	f107 0314 	add.w	r3, r7, #20
 80020d6:	4611      	mov	r1, r2
 80020d8:	4618      	mov	r0, r3
 80020da:	f004 fefd 	bl	8006ed8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80020de:	6a3b      	ldr	r3, [r7, #32]
 80020e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80020e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d103      	bne.n	80020f0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80020e8:	f004 feca 	bl	8006e80 <HAL_RCC_GetPCLK1Freq>
 80020ec:	6378      	str	r0, [r7, #52]	@ 0x34
 80020ee:	e004      	b.n	80020fa <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80020f0:	f004 fec6 	bl	8006e80 <HAL_RCC_GetPCLK1Freq>
 80020f4:	4603      	mov	r3, r0
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80020fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020fc:	4a23      	ldr	r2, [pc, #140]	@ (800218c <HAL_InitTick+0xe4>)
 80020fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002102:	0c9b      	lsrs	r3, r3, #18
 8002104:	3b01      	subs	r3, #1
 8002106:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002108:	4b21      	ldr	r3, [pc, #132]	@ (8002190 <HAL_InitTick+0xe8>)
 800210a:	4a22      	ldr	r2, [pc, #136]	@ (8002194 <HAL_InitTick+0xec>)
 800210c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800210e:	4b20      	ldr	r3, [pc, #128]	@ (8002190 <HAL_InitTick+0xe8>)
 8002110:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002114:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002116:	4a1e      	ldr	r2, [pc, #120]	@ (8002190 <HAL_InitTick+0xe8>)
 8002118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800211a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800211c:	4b1c      	ldr	r3, [pc, #112]	@ (8002190 <HAL_InitTick+0xe8>)
 800211e:	2200      	movs	r2, #0
 8002120:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002122:	4b1b      	ldr	r3, [pc, #108]	@ (8002190 <HAL_InitTick+0xe8>)
 8002124:	2200      	movs	r2, #0
 8002126:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002128:	4b19      	ldr	r3, [pc, #100]	@ (8002190 <HAL_InitTick+0xe8>)
 800212a:	2200      	movs	r2, #0
 800212c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800212e:	4818      	ldr	r0, [pc, #96]	@ (8002190 <HAL_InitTick+0xe8>)
 8002130:	f006 ff63 	bl	8008ffa <HAL_TIM_Base_Init>
 8002134:	4603      	mov	r3, r0
 8002136:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800213a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800213e:	2b00      	cmp	r3, #0
 8002140:	d11b      	bne.n	800217a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002142:	4813      	ldr	r0, [pc, #76]	@ (8002190 <HAL_InitTick+0xe8>)
 8002144:	f006 ffba 	bl	80090bc <HAL_TIM_Base_Start_IT>
 8002148:	4603      	mov	r3, r0
 800214a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800214e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002152:	2b00      	cmp	r3, #0
 8002154:	d111      	bne.n	800217a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002156:	2036      	movs	r0, #54	@ 0x36
 8002158:	f002 fbfe 	bl	8004958 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b0f      	cmp	r3, #15
 8002160:	d808      	bhi.n	8002174 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002162:	2200      	movs	r2, #0
 8002164:	6879      	ldr	r1, [r7, #4]
 8002166:	2036      	movs	r0, #54	@ 0x36
 8002168:	f002 fbda 	bl	8004920 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800216c:	4a0a      	ldr	r2, [pc, #40]	@ (8002198 <HAL_InitTick+0xf0>)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6013      	str	r3, [r2, #0]
 8002172:	e002      	b.n	800217a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800217a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800217e:	4618      	mov	r0, r3
 8002180:	3738      	adds	r7, #56	@ 0x38
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40021000 	.word	0x40021000
 800218c:	431bde83 	.word	0x431bde83
 8002190:	20001020 	.word	0x20001020
 8002194:	40001000 	.word	0x40001000
 8002198:	20000038 	.word	0x20000038

0800219c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021a0:	bf00      	nop
 80021a2:	e7fd      	b.n	80021a0 <NMI_Handler+0x4>

080021a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021a8:	bf00      	nop
 80021aa:	e7fd      	b.n	80021a8 <HardFault_Handler+0x4>

080021ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021b0:	bf00      	nop
 80021b2:	e7fd      	b.n	80021b0 <MemManage_Handler+0x4>

080021b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021b8:	bf00      	nop
 80021ba:	e7fd      	b.n	80021b8 <BusFault_Handler+0x4>

080021bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021c0:	bf00      	nop
 80021c2:	e7fd      	b.n	80021c0 <UsageFault_Handler+0x4>

080021c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021c8:	bf00      	nop
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr

080021d2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 80021d6:	2002      	movs	r0, #2
 80021d8:	f003 f802 	bl	80051e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}

080021e0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80021e4:	2020      	movs	r0, #32
 80021e6:	f002 fffb 	bl	80051e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 80021ea:	2040      	movs	r0, #64	@ 0x40
 80021ec:	f002 fff8 	bl	80051e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80021f0:	2080      	movs	r0, #128	@ 0x80
 80021f2:	f002 fff5 	bl	80051e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80021f6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80021fa:	f002 fff1 	bl	80051e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}

08002202 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002202:	b580      	push	{r7, lr}
 8002204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8002206:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800220a:	f002 ffe9 	bl	80051e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 800220e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002212:	f002 ffe5 	bl	80051e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8002216:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800221a:	f002 ffe1 	bl	80051e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 800221e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002222:	f002 ffdd 	bl	80051e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8002226:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800222a:	f002 ffd9 	bl	80051e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002238:	4802      	ldr	r0, [pc, #8]	@ (8002244 <TIM6_DAC_IRQHandler+0x10>)
 800223a:	f006 ffaf 	bl	800919c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	20001020 	.word	0x20001020

08002248 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  return 1;
 800224c:	2301      	movs	r3, #1
}
 800224e:	4618      	mov	r0, r3
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <_kill>:

int _kill(int pid, int sig)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002262:	f00c fa4b 	bl	800e6fc <__errno>
 8002266:	4603      	mov	r3, r0
 8002268:	2216      	movs	r2, #22
 800226a:	601a      	str	r2, [r3, #0]
  return -1;
 800226c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002270:	4618      	mov	r0, r3
 8002272:	3708      	adds	r7, #8
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <_exit>:

void _exit (int status)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002280:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f7ff ffe7 	bl	8002258 <_kill>
  while (1) {}    /* Make sure we hang here */
 800228a:	bf00      	nop
 800228c:	e7fd      	b.n	800228a <_exit+0x12>

0800228e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800228e:	b580      	push	{r7, lr}
 8002290:	b086      	sub	sp, #24
 8002292:	af00      	add	r7, sp, #0
 8002294:	60f8      	str	r0, [r7, #12]
 8002296:	60b9      	str	r1, [r7, #8]
 8002298:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800229a:	2300      	movs	r3, #0
 800229c:	617b      	str	r3, [r7, #20]
 800229e:	e00a      	b.n	80022b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022a0:	f3af 8000 	nop.w
 80022a4:	4601      	mov	r1, r0
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	1c5a      	adds	r2, r3, #1
 80022aa:	60ba      	str	r2, [r7, #8]
 80022ac:	b2ca      	uxtb	r2, r1
 80022ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	3301      	adds	r3, #1
 80022b4:	617b      	str	r3, [r7, #20]
 80022b6:	697a      	ldr	r2, [r7, #20]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	429a      	cmp	r2, r3
 80022bc:	dbf0      	blt.n	80022a0 <_read+0x12>
  }

  return len;
 80022be:	687b      	ldr	r3, [r7, #4]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3718      	adds	r7, #24
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022d4:	2300      	movs	r3, #0
 80022d6:	617b      	str	r3, [r7, #20]
 80022d8:	e009      	b.n	80022ee <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	1c5a      	adds	r2, r3, #1
 80022de:	60ba      	str	r2, [r7, #8]
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff fbb6 	bl	8001a54 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	3301      	adds	r3, #1
 80022ec:	617b      	str	r3, [r7, #20]
 80022ee:	697a      	ldr	r2, [r7, #20]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	429a      	cmp	r2, r3
 80022f4:	dbf1      	blt.n	80022da <_write+0x12>
  }
  return len;
 80022f6:	687b      	ldr	r3, [r7, #4]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3718      	adds	r7, #24
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <_close>:

int _close(int file)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002308:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800230c:	4618      	mov	r0, r3
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002328:	605a      	str	r2, [r3, #4]
  return 0;
 800232a:	2300      	movs	r3, #0
}
 800232c:	4618      	mov	r0, r3
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <_isatty>:

int _isatty(int file)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002340:	2301      	movs	r3, #1
}
 8002342:	4618      	mov	r0, r3
 8002344:	370c      	adds	r7, #12
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800234e:	b480      	push	{r7}
 8002350:	b085      	sub	sp, #20
 8002352:	af00      	add	r7, sp, #0
 8002354:	60f8      	str	r0, [r7, #12]
 8002356:	60b9      	str	r1, [r7, #8]
 8002358:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3714      	adds	r7, #20
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002370:	4a14      	ldr	r2, [pc, #80]	@ (80023c4 <_sbrk+0x5c>)
 8002372:	4b15      	ldr	r3, [pc, #84]	@ (80023c8 <_sbrk+0x60>)
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800237c:	4b13      	ldr	r3, [pc, #76]	@ (80023cc <_sbrk+0x64>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d102      	bne.n	800238a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002384:	4b11      	ldr	r3, [pc, #68]	@ (80023cc <_sbrk+0x64>)
 8002386:	4a12      	ldr	r2, [pc, #72]	@ (80023d0 <_sbrk+0x68>)
 8002388:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800238a:	4b10      	ldr	r3, [pc, #64]	@ (80023cc <_sbrk+0x64>)
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4413      	add	r3, r2
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	429a      	cmp	r2, r3
 8002396:	d207      	bcs.n	80023a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002398:	f00c f9b0 	bl	800e6fc <__errno>
 800239c:	4603      	mov	r3, r0
 800239e:	220c      	movs	r2, #12
 80023a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023a6:	e009      	b.n	80023bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023a8:	4b08      	ldr	r3, [pc, #32]	@ (80023cc <_sbrk+0x64>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ae:	4b07      	ldr	r3, [pc, #28]	@ (80023cc <_sbrk+0x64>)
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4413      	add	r3, r2
 80023b6:	4a05      	ldr	r2, [pc, #20]	@ (80023cc <_sbrk+0x64>)
 80023b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ba:	68fb      	ldr	r3, [r7, #12]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3718      	adds	r7, #24
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20018000 	.word	0x20018000
 80023c8:	00000400 	.word	0x00000400
 80023cc:	2000106c 	.word	0x2000106c
 80023d0:	2000c548 	.word	0x2000c548

080023d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80023d8:	4b06      	ldr	r3, [pc, #24]	@ (80023f4 <SystemInit+0x20>)
 80023da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023de:	4a05      	ldr	r2, [pc, #20]	@ (80023f4 <SystemInit+0x20>)
 80023e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80023e8:	bf00      	nop
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	e000ed00 	.word	0xe000ed00

080023f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80023f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002430 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023fc:	f7ff ffea 	bl	80023d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002400:	480c      	ldr	r0, [pc, #48]	@ (8002434 <LoopForever+0x6>)
  ldr r1, =_edata
 8002402:	490d      	ldr	r1, [pc, #52]	@ (8002438 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002404:	4a0d      	ldr	r2, [pc, #52]	@ (800243c <LoopForever+0xe>)
  movs r3, #0
 8002406:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002408:	e002      	b.n	8002410 <LoopCopyDataInit>

0800240a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800240a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800240c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800240e:	3304      	adds	r3, #4

08002410 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002410:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002412:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002414:	d3f9      	bcc.n	800240a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002416:	4a0a      	ldr	r2, [pc, #40]	@ (8002440 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002418:	4c0a      	ldr	r4, [pc, #40]	@ (8002444 <LoopForever+0x16>)
  movs r3, #0
 800241a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800241c:	e001      	b.n	8002422 <LoopFillZerobss>

0800241e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800241e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002420:	3204      	adds	r2, #4

08002422 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002422:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002424:	d3fb      	bcc.n	800241e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002426:	f00c f96f 	bl	800e708 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800242a:	f7fe f8bf 	bl	80005ac <main>

0800242e <LoopForever>:

LoopForever:
    b LoopForever
 800242e:	e7fe      	b.n	800242e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002430:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002434:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002438:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 800243c:	080104a0 	.word	0x080104a0
  ldr r2, =_sbss
 8002440:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8002444:	2000c544 	.word	0x2000c544

08002448 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002448:	e7fe      	b.n	8002448 <ADC1_2_IRQHandler>

0800244a <Hex2Num>:
  * @brief  Convert char in Hex format to integer.
  * @param  a: character to convert
  * @retval integer value.
  */
static  uint8_t Hex2Num(char a)
{
 800244a:	b480      	push	{r7}
 800244c:	b083      	sub	sp, #12
 800244e:	af00      	add	r7, sp, #0
 8002450:	4603      	mov	r3, r0
 8002452:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8002454:	79fb      	ldrb	r3, [r7, #7]
 8002456:	2b2f      	cmp	r3, #47	@ 0x2f
 8002458:	d906      	bls.n	8002468 <Hex2Num+0x1e>
 800245a:	79fb      	ldrb	r3, [r7, #7]
 800245c:	2b39      	cmp	r3, #57	@ 0x39
 800245e:	d803      	bhi.n	8002468 <Hex2Num+0x1e>
        return a - '0';
 8002460:	79fb      	ldrb	r3, [r7, #7]
 8002462:	3b30      	subs	r3, #48	@ 0x30
 8002464:	b2db      	uxtb	r3, r3
 8002466:	e014      	b.n	8002492 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8002468:	79fb      	ldrb	r3, [r7, #7]
 800246a:	2b60      	cmp	r3, #96	@ 0x60
 800246c:	d906      	bls.n	800247c <Hex2Num+0x32>
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	2b66      	cmp	r3, #102	@ 0x66
 8002472:	d803      	bhi.n	800247c <Hex2Num+0x32>
        return (a - 'a') + 10;
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	3b57      	subs	r3, #87	@ 0x57
 8002478:	b2db      	uxtb	r3, r3
 800247a:	e00a      	b.n	8002492 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 800247c:	79fb      	ldrb	r3, [r7, #7]
 800247e:	2b40      	cmp	r3, #64	@ 0x40
 8002480:	d906      	bls.n	8002490 <Hex2Num+0x46>
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	2b46      	cmp	r3, #70	@ 0x46
 8002486:	d803      	bhi.n	8002490 <Hex2Num+0x46>
        return (a - 'A') + 10;
 8002488:	79fb      	ldrb	r3, [r7, #7]
 800248a:	3b37      	subs	r3, #55	@ 0x37
 800248c:	b2db      	uxtb	r3, r3
 800248e:	e000      	b.n	8002492 <Hex2Num+0x48>
    }

    return 0;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	370c      	adds	r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr

0800249e <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint8_t ParseHexNumber(const char *ptr, uint8_t *cnt)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b084      	sub	sp, #16
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
 80024a6:	6039      	str	r1, [r7, #0]
    uint8_t sum = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 80024ac:	2300      	movs	r3, #0
 80024ae:	73bb      	strb	r3, [r7, #14]

    while (CHARISHEXNUM(*ptr) && (done_count < 2)) {       /* Parse number */
 80024b0:	e012      	b.n	80024d8 <ParseHexNumber+0x3a>
        sum <<= 4;
 80024b2:	7bfb      	ldrb	r3, [r7, #15]
 80024b4:	011b      	lsls	r3, r3, #4
 80024b6:	73fb      	strb	r3, [r7, #15]
        sum += Hex2Num(*ptr);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff ffc4 	bl	800244a <Hex2Num>
 80024c2:	4603      	mov	r3, r0
 80024c4:	461a      	mov	r2, r3
 80024c6:	7bfb      	ldrb	r3, [r7, #15]
 80024c8:	4413      	add	r3, r2
 80024ca:	73fb      	strb	r3, [r7, #15]
        ptr++;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3301      	adds	r3, #1
 80024d0:	607b      	str	r3, [r7, #4]
        done_count++;
 80024d2:	7bbb      	ldrb	r3, [r7, #14]
 80024d4:	3301      	adds	r3, #1
 80024d6:	73bb      	strb	r3, [r7, #14]
    while (CHARISHEXNUM(*ptr) && (done_count < 2)) {       /* Parse number */
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	2b2f      	cmp	r3, #47	@ 0x2f
 80024de:	d903      	bls.n	80024e8 <ParseHexNumber+0x4a>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	2b39      	cmp	r3, #57	@ 0x39
 80024e6:	d90f      	bls.n	8002508 <ParseHexNumber+0x6a>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	2b60      	cmp	r3, #96	@ 0x60
 80024ee:	d903      	bls.n	80024f8 <ParseHexNumber+0x5a>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b66      	cmp	r3, #102	@ 0x66
 80024f6:	d907      	bls.n	8002508 <ParseHexNumber+0x6a>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	2b40      	cmp	r3, #64	@ 0x40
 80024fe:	d906      	bls.n	800250e <ParseHexNumber+0x70>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	2b46      	cmp	r3, #70	@ 0x46
 8002506:	d802      	bhi.n	800250e <ParseHexNumber+0x70>
 8002508:	7bbb      	ldrb	r3, [r7, #14]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d9d1      	bls.n	80024b2 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                                      /* Save number of characters used for number */
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d002      	beq.n	800251a <ParseHexNumber+0x7c>
        *cnt = done_count;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	7bba      	ldrb	r2, [r7, #14]
 8002518:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                             /* Return number */
 800251a:	7bfb      	ldrb	r3, [r7, #15]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(const char *ptr, uint8_t *cnt)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0;
 800252e:	2300      	movs	r3, #0
 8002530:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 8002532:	2300      	movs	r3, #0
 8002534:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8002536:	2300      	movs	r3, #0
 8002538:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                      /* Check for minus character */
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	2b2d      	cmp	r3, #45	@ 0x2d
 8002540:	d119      	bne.n	8002576 <ParseNumber+0x52>
        minus = 1;
 8002542:	2301      	movs	r3, #1
 8002544:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3301      	adds	r3, #1
 800254a:	607b      	str	r3, [r7, #4]
        done_count++;
 800254c:	7bbb      	ldrb	r3, [r7, #14]
 800254e:	3301      	adds	r3, #1
 8002550:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 8002552:	e010      	b.n	8002576 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8002554:	68ba      	ldr	r2, [r7, #8]
 8002556:	4613      	mov	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4413      	add	r3, r2
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	461a      	mov	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	3b30      	subs	r3, #48	@ 0x30
 8002566:	4413      	add	r3, r2
 8002568:	60bb      	str	r3, [r7, #8]
        ptr++;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	3301      	adds	r3, #1
 800256e:	607b      	str	r3, [r7, #4]
        done_count++;
 8002570:	7bbb      	ldrb	r3, [r7, #14]
 8002572:	3301      	adds	r3, #1
 8002574:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	2b2f      	cmp	r3, #47	@ 0x2f
 800257c:	d903      	bls.n	8002586 <ParseNumber+0x62>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	2b39      	cmp	r3, #57	@ 0x39
 8002584:	d9e6      	bls.n	8002554 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                      /* Save number of characters used for number */
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d002      	beq.n	8002592 <ParseNumber+0x6e>
        *cnt = done_count;
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	7bba      	ldrb	r2, [r7, #14]
 8002590:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                            /* Minus detected */
 8002592:	7bfb      	ldrb	r3, [r7, #15]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d002      	beq.n	800259e <ParseNumber+0x7a>
        return 0 - sum;
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	425b      	negs	r3, r3
 800259c:	e000      	b.n	80025a0 <ParseNumber+0x7c>
    }
    return sum;                                             /* Return number */
 800259e:	68bb      	ldr	r3, [r7, #8]
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3714      	adds	r7, #20
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <ParseMAC>:
  * @param  Mac: pointer to MAC-48 array
  * @param  MacSize: the size of the MAC array
  * @retval None.
  */
static void ParseMAC(const char *ptr, uint8_t Mac[], size_t MacSize)
{
 80025ac:	b590      	push	{r4, r7, lr}
 80025ae:	b087      	sub	sp, #28
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
  uint8_t hex_8bits_count = 0;
 80025b8:	2300      	movs	r3, #0
 80025ba:	75fb      	strb	r3, [r7, #23]

  if ((ptr != NULL) && (Mac != NULL))
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d027      	beq.n	8002612 <ParseMAC+0x66>
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d024      	beq.n	8002612 <ParseMAC+0x66>
  {
    while ((hex_8bits_count < MacSize) && (hex_8bits_count < 6) && (*ptr)) {
 80025c8:	e018      	b.n	80025fc <ParseMAC+0x50>
    uint8_t done_count = 1;
 80025ca:	2301      	movs	r3, #1
 80025cc:	75bb      	strb	r3, [r7, #22]
    if (*ptr != ':')
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	2b3a      	cmp	r3, #58	@ 0x3a
 80025d4:	d00d      	beq.n	80025f2 <ParseMAC+0x46>
    {
      Mac[hex_8bits_count++] = ParseHexNumber(ptr, &done_count);
 80025d6:	7dfb      	ldrb	r3, [r7, #23]
 80025d8:	1c5a      	adds	r2, r3, #1
 80025da:	75fa      	strb	r2, [r7, #23]
 80025dc:	461a      	mov	r2, r3
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	189c      	adds	r4, r3, r2
 80025e2:	f107 0316 	add.w	r3, r7, #22
 80025e6:	4619      	mov	r1, r3
 80025e8:	68f8      	ldr	r0, [r7, #12]
 80025ea:	f7ff ff58 	bl	800249e <ParseHexNumber>
 80025ee:	4603      	mov	r3, r0
 80025f0:	7023      	strb	r3, [r4, #0]
    }
    ptr = ptr + done_count;
 80025f2:	7dbb      	ldrb	r3, [r7, #22]
 80025f4:	461a      	mov	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	4413      	add	r3, r2
 80025fa:	60fb      	str	r3, [r7, #12]
    while ((hex_8bits_count < MacSize) && (hex_8bits_count < 6) && (*ptr)) {
 80025fc:	7dfb      	ldrb	r3, [r7, #23]
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	429a      	cmp	r2, r3
 8002602:	d906      	bls.n	8002612 <ParseMAC+0x66>
 8002604:	7dfb      	ldrb	r3, [r7, #23]
 8002606:	2b05      	cmp	r3, #5
 8002608:	d803      	bhi.n	8002612 <ParseMAC+0x66>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1db      	bne.n	80025ca <ParseMAC+0x1e>
   }
  }
}
 8002612:	bf00      	nop
 8002614:	371c      	adds	r7, #28
 8002616:	46bd      	mov	sp, r7
 8002618:	bd90      	pop	{r4, r7, pc}

0800261a <ParseIP>:
  * @param  IpAdrr: pointer to IPv4 array
  * @param  IpAdrrSize: the size of IP array
  * @retval None.
  */
static void ParseIP(const char *ptr, uint8_t IpAdrr[], size_t IpAdrrSize)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b086      	sub	sp, #24
 800261e:	af00      	add	r7, sp, #0
 8002620:	60f8      	str	r0, [r7, #12]
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
  uint8_t hex_8bits_count = 0;
 8002626:	2300      	movs	r3, #0
 8002628:	75fb      	strb	r3, [r7, #23]

  if ((ptr != NULL) && (IpAdrr != NULL) && (4 <= IpAdrrSize))
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d027      	beq.n	8002680 <ParseIP+0x66>
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d024      	beq.n	8002680 <ParseIP+0x66>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2b03      	cmp	r3, #3
 800263a:	d921      	bls.n	8002680 <ParseIP+0x66>
  {
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 800263c:	e019      	b.n	8002672 <ParseIP+0x58>
    uint8_t done_count = 1;
 800263e:	2301      	movs	r3, #1
 8002640:	75bb      	strb	r3, [r7, #22]
    if (*ptr != '.')
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	2b2e      	cmp	r3, #46	@ 0x2e
 8002648:	d00e      	beq.n	8002668 <ParseIP+0x4e>
    {
      IpAdrr[hex_8bits_count++] = (uint8_t)ParseNumber(ptr, &done_count);
 800264a:	f107 0316 	add.w	r3, r7, #22
 800264e:	4619      	mov	r1, r3
 8002650:	68f8      	ldr	r0, [r7, #12]
 8002652:	f7ff ff67 	bl	8002524 <ParseNumber>
 8002656:	4601      	mov	r1, r0
 8002658:	7dfb      	ldrb	r3, [r7, #23]
 800265a:	1c5a      	adds	r2, r3, #1
 800265c:	75fa      	strb	r2, [r7, #23]
 800265e:	461a      	mov	r2, r3
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	4413      	add	r3, r2
 8002664:	b2ca      	uxtb	r2, r1
 8002666:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + done_count;
 8002668:	7dbb      	ldrb	r3, [r7, #22]
 800266a:	461a      	mov	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	4413      	add	r3, r2
 8002670:	60fb      	str	r3, [r7, #12]
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 8002672:	7dfb      	ldrb	r3, [r7, #23]
 8002674:	2b03      	cmp	r3, #3
 8002676:	d803      	bhi.n	8002680 <ParseIP+0x66>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d1de      	bne.n	800263e <ParseIP+0x24>
   }
  }
}
 8002680:	bf00      	nop
 8002682:	3718      	adds	r7, #24
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  pdata: A string from the WiFi device
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj, uint8_t *pdata)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8002692:	2300      	movs	r3, #0
 8002694:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	3302      	adds	r3, #2
 800269a:	4940      	ldr	r1, [pc, #256]	@ (800279c <AT_ParseInfo+0x114>)
 800269c:	4618      	mov	r0, r3
 800269e:	f00b ffbb 	bl	800e618 <strtok>
 80026a2:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 80026a4:	e071      	b.n	800278a <AT_ParseInfo+0x102>
    switch (num++) {
 80026a6:	7afb      	ldrb	r3, [r7, #11]
 80026a8:	1c5a      	adds	r2, r3, #1
 80026aa:	72fa      	strb	r2, [r7, #11]
 80026ac:	2b06      	cmp	r3, #6
 80026ae:	d866      	bhi.n	800277e <AT_ParseInfo+0xf6>
 80026b0:	a201      	add	r2, pc, #4	@ (adr r2, 80026b8 <AT_ParseInfo+0x30>)
 80026b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b6:	bf00      	nop
 80026b8:	080026d5 	.word	0x080026d5
 80026bc:	080026e9 	.word	0x080026e9
 80026c0:	08002701 	.word	0x08002701
 80026c4:	08002719 	.word	0x08002719
 80026c8:	08002731 	.word	0x08002731
 80026cc:	08002749 	.word	0x08002749
 80026d0:	0800275d 	.word	0x0800275d
    case 0:
      strncpy((char *)Obj->Product_ID, ptr, sizeof(Obj->Product_ID) - 1);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	221f      	movs	r2, #31
 80026d8:	68f9      	ldr	r1, [r7, #12]
 80026da:	4618      	mov	r0, r3
 80026dc:	f00b ff88 	bl	800e5f0 <strncpy>
      Obj->Product_ID[sizeof(Obj->Product_ID) - 1] = '\0';
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	77da      	strb	r2, [r3, #31]
      break;
 80026e6:	e04b      	b.n	8002780 <AT_ParseInfo+0xf8>

    case 1:
      strncpy((char *)Obj->FW_Rev, ptr, sizeof(Obj->FW_Rev) - 1);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	3320      	adds	r3, #32
 80026ec:	2217      	movs	r2, #23
 80026ee:	68f9      	ldr	r1, [r7, #12]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f00b ff7d 	bl	800e5f0 <strncpy>
      Obj->FW_Rev[sizeof(Obj->FW_Rev) - 1] = '\0';
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
      break;
 80026fe:	e03f      	b.n	8002780 <AT_ParseInfo+0xf8>

    case 2:
      strncpy((char *)Obj->API_Rev, ptr, sizeof(Obj->API_Rev) - 1);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	3338      	adds	r3, #56	@ 0x38
 8002704:	220f      	movs	r2, #15
 8002706:	68f9      	ldr	r1, [r7, #12]
 8002708:	4618      	mov	r0, r3
 800270a:	f00b ff71 	bl	800e5f0 <strncpy>
      Obj->API_Rev[sizeof(Obj->API_Rev) - 1] = '\0';
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8002716:	e033      	b.n	8002780 <AT_ParseInfo+0xf8>

    case 3:
      strncpy((char *)Obj->Stack_Rev, ptr, sizeof(Obj->Stack_Rev) - 1);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	3348      	adds	r3, #72	@ 0x48
 800271c:	220f      	movs	r2, #15
 800271e:	68f9      	ldr	r1, [r7, #12]
 8002720:	4618      	mov	r0, r3
 8002722:	f00b ff65 	bl	800e5f0 <strncpy>
      Obj->Stack_Rev[sizeof(Obj->Stack_Rev) - 1] = '\0';
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
      break;
 800272e:	e027      	b.n	8002780 <AT_ParseInfo+0xf8>

    case 4:
      strncpy((char *)Obj->RTOS_Rev, ptr, sizeof(Obj->RTOS_Rev) - 1);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3358      	adds	r3, #88	@ 0x58
 8002734:	220f      	movs	r2, #15
 8002736:	68f9      	ldr	r1, [r7, #12]
 8002738:	4618      	mov	r0, r3
 800273a:	f00b ff59 	bl	800e5f0 <strncpy>
      Obj->RTOS_Rev[sizeof(Obj->RTOS_Rev) - 1] = '\0';
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      break;
 8002746:	e01b      	b.n	8002780 <AT_ParseInfo+0xf8>

    case 5:
      Obj->CPU_Clock = (uint32_t)ParseNumber(ptr, NULL);
 8002748:	2100      	movs	r1, #0
 800274a:	68f8      	ldr	r0, [r7, #12]
 800274c:	f7ff feea 	bl	8002524 <ParseNumber>
 8002750:	4603      	mov	r3, r0
 8002752:	461a      	mov	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 800275a:	e011      	b.n	8002780 <AT_ParseInfo+0xf8>

    case 6:
      ptr = strtok(ptr, "\r");
 800275c:	4910      	ldr	r1, [pc, #64]	@ (80027a0 <AT_ParseInfo+0x118>)
 800275e:	68f8      	ldr	r0, [r7, #12]
 8002760:	f00b ff5a 	bl	800e618 <strtok>
 8002764:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name, ptr, sizeof(Obj->Product_Name) - 1);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	3368      	adds	r3, #104	@ 0x68
 800276a:	221f      	movs	r2, #31
 800276c:	68f9      	ldr	r1, [r7, #12]
 800276e:	4618      	mov	r0, r3
 8002770:	f00b ff3e 	bl	800e5f0 <strncpy>
      Obj->Product_Name[sizeof(Obj->Product_Name) - 1] = '\0';
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
      break;
 800277c:	e000      	b.n	8002780 <AT_ParseInfo+0xf8>

    default: break;
 800277e:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8002780:	4906      	ldr	r1, [pc, #24]	@ (800279c <AT_ParseInfo+0x114>)
 8002782:	2000      	movs	r0, #0
 8002784:	f00b ff48 	bl	800e618 <strtok>
 8002788:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d18a      	bne.n	80026a6 <AT_ParseInfo+0x1e>
  }
}
 8002790:	bf00      	nop
 8002792:	bf00      	nop
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	0800fea4 	.word	0x0800fea4
 80027a0:	0800fea8 	.word	0x0800fea8

080027a4 <AT_ParseConnSettings>:
  * @param  pdata: A string from the WiFi device
  * @param  NetSettings: settings
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 80027ae:	2300      	movs	r3, #0
 80027b0:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	3302      	adds	r3, #2
 80027b6:	4959      	ldr	r1, [pc, #356]	@ (800291c <AT_ParseConnSettings+0x178>)
 80027b8:	4618      	mov	r0, r3
 80027ba:	f00b ff2d 	bl	800e618 <strtok>
 80027be:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 80027c0:	e0a2      	b.n	8002908 <AT_ParseConnSettings+0x164>
    switch (num++) {
 80027c2:	7bfb      	ldrb	r3, [r7, #15]
 80027c4:	1c5a      	adds	r2, r3, #1
 80027c6:	73fa      	strb	r2, [r7, #15]
 80027c8:	2b0b      	cmp	r3, #11
 80027ca:	f200 808c 	bhi.w	80028e6 <AT_ParseConnSettings+0x142>
 80027ce:	a201      	add	r2, pc, #4	@ (adr r2, 80027d4 <AT_ParseConnSettings+0x30>)
 80027d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027d4:	08002805 	.word	0x08002805
 80027d8:	0800281b 	.word	0x0800281b
 80027dc:	08002833 	.word	0x08002833
 80027e0:	08002847 	.word	0x08002847
 80027e4:	0800285b 	.word	0x0800285b
 80027e8:	0800286f 	.word	0x0800286f
 80027ec:	0800287f 	.word	0x0800287f
 80027f0:	0800288f 	.word	0x0800288f
 80027f4:	0800289f 	.word	0x0800289f
 80027f8:	080028af 	.word	0x080028af
 80027fc:	080028bf 	.word	0x080028bf
 8002800:	080028d3 	.word	0x080028d3
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, sizeof(NetSettings->SSID) - 1);
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	2220      	movs	r2, #32
 8002808:	68b9      	ldr	r1, [r7, #8]
 800280a:	4618      	mov	r0, r3
 800280c:	f00b fef0 	bl	800e5f0 <strncpy>
      NetSettings->SSID[sizeof(NetSettings->SSID) - 1] = '\0';
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2020 	strb.w	r2, [r3, #32]
      break;
 8002818:	e066      	b.n	80028e8 <AT_ParseConnSettings+0x144>

    case 1:
      strncpy((char *)NetSettings->pswd, ptr, sizeof(NetSettings->pswd) - 1);
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	3321      	adds	r3, #33	@ 0x21
 800281e:	2220      	movs	r2, #32
 8002820:	68b9      	ldr	r1, [r7, #8]
 8002822:	4618      	mov	r0, r3
 8002824:	f00b fee4 	bl	800e5f0 <strncpy>
      NetSettings->pswd[sizeof(NetSettings->pswd) - 1] = '\0';
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	2200      	movs	r2, #0
 800282c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      break;
 8002830:	e05a      	b.n	80028e8 <AT_ParseConnSettings+0x144>

    case 2:
      NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8002832:	2100      	movs	r1, #0
 8002834:	68b8      	ldr	r0, [r7, #8]
 8002836:	f7ff fe75 	bl	8002524 <ParseNumber>
 800283a:	4603      	mov	r3, r0
 800283c:	b2da      	uxtb	r2, r3
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 8002844:	e050      	b.n	80028e8 <AT_ParseConnSettings+0x144>

    case 3:
      NetSettings->DHCP_IsEnabled = (uint8_t)ParseNumber(ptr, NULL);
 8002846:	2100      	movs	r1, #0
 8002848:	68b8      	ldr	r0, [r7, #8]
 800284a:	f7ff fe6b 	bl	8002524 <ParseNumber>
 800284e:	4603      	mov	r3, r0
 8002850:	b2da      	uxtb	r2, r3
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 8002858:	e046      	b.n	80028e8 <AT_ParseConnSettings+0x144>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 800285a:	2100      	movs	r1, #0
 800285c:	68b8      	ldr	r0, [r7, #8]
 800285e:	f7ff fe61 	bl	8002524 <ParseNumber>
 8002862:	4603      	mov	r3, r0
 8002864:	b2da      	uxtb	r2, r3
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 800286c:	e03c      	b.n	80028e8 <AT_ParseConnSettings+0x144>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr, sizeof(NetSettings->IP_Addr));
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	3348      	adds	r3, #72	@ 0x48
 8002872:	2204      	movs	r2, #4
 8002874:	4619      	mov	r1, r3
 8002876:	68b8      	ldr	r0, [r7, #8]
 8002878:	f7ff fecf 	bl	800261a <ParseIP>
      break;
 800287c:	e034      	b.n	80028e8 <AT_ParseConnSettings+0x144>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask, sizeof(NetSettings->IP_Mask));
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	334c      	adds	r3, #76	@ 0x4c
 8002882:	2204      	movs	r2, #4
 8002884:	4619      	mov	r1, r3
 8002886:	68b8      	ldr	r0, [r7, #8]
 8002888:	f7ff fec7 	bl	800261a <ParseIP>
      break;
 800288c:	e02c      	b.n	80028e8 <AT_ParseConnSettings+0x144>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr, sizeof(NetSettings->Gateway_Addr));
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	3350      	adds	r3, #80	@ 0x50
 8002892:	2204      	movs	r2, #4
 8002894:	4619      	mov	r1, r3
 8002896:	68b8      	ldr	r0, [r7, #8]
 8002898:	f7ff febf 	bl	800261a <ParseIP>
      break;
 800289c:	e024      	b.n	80028e8 <AT_ParseConnSettings+0x144>

    case 8:
      ParseIP(ptr, NetSettings->DNS1, sizeof(NetSettings->DNS1));
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	3354      	adds	r3, #84	@ 0x54
 80028a2:	2204      	movs	r2, #4
 80028a4:	4619      	mov	r1, r3
 80028a6:	68b8      	ldr	r0, [r7, #8]
 80028a8:	f7ff feb7 	bl	800261a <ParseIP>
      break;
 80028ac:	e01c      	b.n	80028e8 <AT_ParseConnSettings+0x144>

    case 9:
      ParseIP(ptr, NetSettings->DNS2, sizeof(NetSettings->DNS2));
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	3358      	adds	r3, #88	@ 0x58
 80028b2:	2204      	movs	r2, #4
 80028b4:	4619      	mov	r1, r3
 80028b6:	68b8      	ldr	r0, [r7, #8]
 80028b8:	f7ff feaf 	bl	800261a <ParseIP>
      break;
 80028bc:	e014      	b.n	80028e8 <AT_ParseConnSettings+0x144>

    case 10:
      NetSettings->JoinRetries = (uint8_t)ParseNumber(ptr, NULL);
 80028be:	2100      	movs	r1, #0
 80028c0:	68b8      	ldr	r0, [r7, #8]
 80028c2:	f7ff fe2f 	bl	8002524 <ParseNumber>
 80028c6:	4603      	mov	r3, r0
 80028c8:	b2da      	uxtb	r2, r3
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 80028d0:	e00a      	b.n	80028e8 <AT_ParseConnSettings+0x144>

    case 11:
      NetSettings->AutoConnect = (uint8_t)ParseNumber(ptr, NULL);
 80028d2:	2100      	movs	r1, #0
 80028d4:	68b8      	ldr	r0, [r7, #8]
 80028d6:	f7ff fe25 	bl	8002524 <ParseNumber>
 80028da:	4603      	mov	r3, r0
 80028dc:	b2da      	uxtb	r2, r3
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 80028e4:	e000      	b.n	80028e8 <AT_ParseConnSettings+0x144>

    default:
      break;
 80028e6:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 80028e8:	490c      	ldr	r1, [pc, #48]	@ (800291c <AT_ParseConnSettings+0x178>)
 80028ea:	2000      	movs	r0, #0
 80028ec:	f00b fe94 	bl	800e618 <strtok>
 80028f0:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d007      	beq.n	8002908 <AT_ParseConnSettings+0x164>
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	3b01      	subs	r3, #1
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	2b2c      	cmp	r3, #44	@ 0x2c
 8002900:	d102      	bne.n	8002908 <AT_ParseConnSettings+0x164>
    { /* Ignore empty fields */
      num++;
 8002902:	7bfb      	ldrb	r3, [r7, #15]
 8002904:	3301      	adds	r3, #1
 8002906:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2b00      	cmp	r3, #0
 800290c:	f47f af59 	bne.w	80027c2 <AT_ParseConnSettings+0x1e>
    }
  }
}
 8002910:	bf00      	nop
 8002912:	bf00      	nop
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	0800fea4 	.word	0x0800fea4

08002920 <AT_ExecuteCommand>:
  * @param  cmd: pointer to the command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, const uint8_t *cmd, uint8_t *pdata)
{
 8002920:	b590      	push	{r4, r7, lr}
 8002922:	b087      	sub	sp, #28
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	607a      	str	r2, [r7, #4]
  int ret = 0;
 800292c:	2300      	movs	r3, #0
 800292e:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8002930:	2300      	movs	r3, #0
 8002932:	82fb      	strh	r3, [r7, #22]

  LOCK_WIFI();

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800293a:	2b00      	cmp	r3, #0
 800293c:	d056      	beq.n	80029ec <AT_ExecuteCommand+0xcc>
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002944:	2b00      	cmp	r3, #0
 8002946:	d051      	beq.n	80029ec <AT_ExecuteCommand+0xcc>

  ret = Obj->fops.IO_Send(cmd, strlen((const char *)cmd), Obj->Timeout);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 800294e:	68b8      	ldr	r0, [r7, #8]
 8002950:	f7fd fc3e 	bl	80001d0 <strlen>
 8002954:	4603      	mov	r3, r0
 8002956:	b299      	uxth	r1, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 800295e:	461a      	mov	r2, r3
 8002960:	68b8      	ldr	r0, [r7, #8]
 8002962:	47a0      	blx	r4
 8002964:	4603      	mov	r3, r0
 8002966:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	2b00      	cmp	r3, #0
 800296c:	dd3e      	ble.n	80029ec <AT_ExecuteCommand+0xcc>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002974:	68fa      	ldr	r2, [r7, #12]
 8002976:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 800297a:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	4798      	blx	r3
 8002982:	4603      	mov	r3, r0
 8002984:	82fb      	strh	r3, [r7, #22]
    if ((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8002986:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800298a:	2b00      	cmp	r3, #0
 800298c:	dd27      	ble.n	80029de <AT_ExecuteCommand+0xbe>
 800298e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002992:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002996:	dc22      	bgt.n	80029de <AT_ExecuteCommand+0xbe>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8002998:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800299c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80029a0:	d105      	bne.n	80029ae <AT_ExecuteCommand+0x8e>
      {
        /* ES_WIFI_DATA_SIZE maybe too small !! */
        recv_len--;
 80029a2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	3b01      	subs	r3, #1
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 80029ae:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	4413      	add	r3, r2
 80029b6:	2200      	movs	r2, #0
 80029b8:	701a      	strb	r2, [r3, #0]

      if (strstr((char *)pdata, AT_OK_STRING))
 80029ba:	490f      	ldr	r1, [pc, #60]	@ (80029f8 <AT_ExecuteCommand+0xd8>)
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f00b fe87 	bl	800e6d0 <strstr>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <AT_ExecuteCommand+0xac>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 80029c8:	2300      	movs	r3, #0
 80029ca:	e010      	b.n	80029ee <AT_ExecuteCommand+0xce>
      }
      else if (strstr((char *)pdata, AT_ERROR_STRING))
 80029cc:	490b      	ldr	r1, [pc, #44]	@ (80029fc <AT_ExecuteCommand+0xdc>)
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f00b fe7e 	bl	800e6d0 <strstr>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <AT_ExecuteCommand+0xbe>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80029da:	2305      	movs	r3, #5
 80029dc:	e007      	b.n	80029ee <AT_ExecuteCommand+0xce>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 80029de:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80029e2:	f113 0f04 	cmn.w	r3, #4
 80029e6:	d101      	bne.n	80029ec <AT_ExecuteCommand+0xcc>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 80029e8:	2306      	movs	r3, #6
 80029ea:	e000      	b.n	80029ee <AT_ExecuteCommand+0xce>
    }
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 80029ec:	2304      	movs	r3, #4
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	371c      	adds	r7, #28
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd90      	pop	{r4, r7, pc}
 80029f6:	bf00      	nop
 80029f8:	0800febc 	.word	0x0800febc
 80029fc:	0800fec8 	.word	0x0800fec8

08002a00 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd,
                                           const uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
 8002a0c:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8002a12:	2300      	movs	r3, #0
 8002a14:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8002a16:	2300      	movs	r3, #0
 8002a18:	827b      	strh	r3, [r7, #18]
  uint16_t n;

  LOCK_WIFI();

  cmd_len = strlen((char*)cmd);
 8002a1a:	68b8      	ldr	r0, [r7, #8]
 8002a1c:	f7fd fbd8 	bl	80001d0 <strlen>
 8002a20:	4603      	mov	r3, r0
 8002a22:	827b      	strh	r3, [r7, #18]

  /* Can send only even number of byte on first send. */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8002a24:	8a7b      	ldrh	r3, [r7, #18]
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <AT_RequestSendData+0x32>
 8002a2e:	2302      	movs	r3, #2
 8002a30:	e05d      	b.n	8002aee <AT_RequestSendData+0xee>

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d057      	beq.n	8002aec <AT_RequestSendData+0xec>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d052      	beq.n	8002aec <AT_RequestSendData+0xec>

  n = Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8002a52:	8a79      	ldrh	r1, [r7, #18]
 8002a54:	68b8      	ldr	r0, [r7, #8]
 8002a56:	4798      	blx	r3
 8002a58:	4603      	mov	r3, r0
 8002a5a:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8002a5c:	8a3a      	ldrh	r2, [r7, #16]
 8002a5e:	8a7b      	ldrh	r3, [r7, #18]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d143      	bne.n	8002aec <AT_RequestSendData+0xec>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8002a70:	8879      	ldrh	r1, [r7, #2]
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	4798      	blx	r3
 8002a76:	4603      	mov	r3, r0
 8002a78:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8002a7a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002a7e:	887b      	ldrh	r3, [r7, #2]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d131      	bne.n	8002ae8 <AT_RequestSendData+0xe8>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8002a90:	2100      	movs	r1, #0
 8002a92:	6a38      	ldr	r0, [r7, #32]
 8002a94:	4798      	blx	r3
 8002a96:	4603      	mov	r3, r0
 8002a98:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8002a9a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	dd19      	ble.n	8002ad6 <AT_RequestSendData+0xd6>
      {
        *(pdata + recv_len) = 0;
 8002aa2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002aa6:	6a3a      	ldr	r2, [r7, #32]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	2200      	movs	r2, #0
 8002aac:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8002aae:	4912      	ldr	r1, [pc, #72]	@ (8002af8 <AT_RequestSendData+0xf8>)
 8002ab0:	6a38      	ldr	r0, [r7, #32]
 8002ab2:	f00b fe0d 	bl	800e6d0 <strstr>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d001      	beq.n	8002ac0 <AT_RequestSendData+0xc0>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 8002abc:	2300      	movs	r3, #0
 8002abe:	e016      	b.n	8002aee <AT_RequestSendData+0xee>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8002ac0:	490e      	ldr	r1, [pc, #56]	@ (8002afc <AT_RequestSendData+0xfc>)
 8002ac2:	6a38      	ldr	r0, [r7, #32]
 8002ac4:	f00b fe04 	bl	800e6d0 <strstr>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <AT_RequestSendData+0xd2>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002ace:	2305      	movs	r3, #5
 8002ad0:	e00d      	b.n	8002aee <AT_RequestSendData+0xee>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	e00b      	b.n	8002aee <AT_RequestSendData+0xee>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 8002ad6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002ada:	f113 0f04 	cmn.w	r3, #4
 8002ade:	d101      	bne.n	8002ae4 <AT_RequestSendData+0xe4>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8002ae0:	2306      	movs	r3, #6
 8002ae2:	e004      	b.n	8002aee <AT_RequestSendData+0xee>
      }
      return ES_WIFI_STATUS_ERROR;
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	e002      	b.n	8002aee <AT_RequestSendData+0xee>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	e000      	b.n	8002aee <AT_RequestSendData+0xee>
    }
  }
 }
  return ES_WIFI_STATUS_IO_ERROR;
 8002aec:	2304      	movs	r3, #4
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3718      	adds	r7, #24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	0800febc 	.word	0x0800febc
 8002afc:	0800fec8 	.word	0x0800fec8

08002b00 <AT_RequestReceiveData>:
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t *cmd,
                                              char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8002b00:	b590      	push	{r4, r7, lr}
 8002b02:	b087      	sub	sp, #28
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	607a      	str	r2, [r7, #4]
 8002b0c:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b14:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 8087 	beq.w	8002c30 <AT_RequestReceiveData+0x130>
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f000 8081 	beq.w	8002c30 <AT_RequestReceiveData+0x130>

  if (Obj->fops.IO_Send(cmd, (uint16_t)strlen((char *)cmd), Obj->Timeout) > 0)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8002b34:	68b8      	ldr	r0, [r7, #8]
 8002b36:	f7fd fb4b 	bl	80001d0 <strlen>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	b299      	uxth	r1, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 8002b44:	461a      	mov	r2, r3
 8002b46:	68b8      	ldr	r0, [r7, #8]
 8002b48:	47a0      	blx	r4
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	dd6f      	ble.n	8002c30 <AT_RequestReceiveData+0x130>
  {
    len = Obj->fops.IO_Receive(p, 0, Obj->Timeout);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	6938      	ldr	r0, [r7, #16]
 8002b60:	4798      	blx	r3
 8002b62:	4603      	mov	r3, r0
 8002b64:	617b      	str	r3, [r7, #20]

    /* Check if start at "\r\n". */
    if ((p[0] != '\r') || (p[1] != '\n'))
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	2b0d      	cmp	r3, #13
 8002b6c:	d104      	bne.n	8002b78 <AT_RequestReceiveData+0x78>
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	3301      	adds	r3, #1
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	2b0a      	cmp	r3, #10
 8002b76:	d001      	beq.n	8002b7c <AT_RequestReceiveData+0x7c>
    {
      return ES_WIFI_STATUS_IO_ERROR;
 8002b78:	2304      	movs	r3, #4
 8002b7a:	e05a      	b.n	8002c32 <AT_RequestReceiveData+0x132>
    }
    len -= 2;
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	3b02      	subs	r3, #2
 8002b80:	617b      	str	r3, [r7, #20]
    p += 2;
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	3302      	adds	r3, #2
 8002b86:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	2b07      	cmp	r3, #7
 8002b8c:	d94a      	bls.n	8002c24 <AT_RequestReceiveData+0x124>
    {
     while(len && (p[len - 1] == 0x15)) len--;
 8002b8e:	e002      	b.n	8002b96 <AT_RequestReceiveData+0x96>
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	3b01      	subs	r3, #1
 8002b94:	617b      	str	r3, [r7, #20]
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d006      	beq.n	8002baa <AT_RequestReceiveData+0xaa>
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	4413      	add	r3, r2
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	2b15      	cmp	r3, #21
 8002ba8:	d0f2      	beq.n	8002b90 <AT_RequestReceiveData+0x90>
     p[len] = '\0';
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	4413      	add	r3, r2
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	701a      	strb	r2, [r3, #0]

     if (strstr((char *) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	3b08      	subs	r3, #8
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	4413      	add	r3, r2
 8002bbc:	491f      	ldr	r1, [pc, #124]	@ (8002c3c <AT_RequestReceiveData+0x13c>)
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f00b fd86 	bl	800e6d0 <strstr>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d016      	beq.n	8002bf8 <AT_RequestReceiveData+0xf8>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	3b08      	subs	r3, #8
 8002bd0:	b29a      	uxth	r2, r3
 8002bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bd4:	801a      	strh	r2, [r3, #0]
       if (*ReadData > Reqlen)
 8002bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bd8:	881b      	ldrh	r3, [r3, #0]
 8002bda:	887a      	ldrh	r2, [r7, #2]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d202      	bcs.n	8002be6 <AT_RequestReceiveData+0xe6>
       {
         *ReadData = Reqlen;
 8002be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002be2:	887a      	ldrh	r2, [r7, #2]
 8002be4:	801a      	strh	r2, [r3, #0]
       }

       memcpy(pdata, p, *ReadData);
 8002be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002be8:	881b      	ldrh	r3, [r3, #0]
 8002bea:	461a      	mov	r2, r3
 8002bec:	6939      	ldr	r1, [r7, #16]
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f00b fdb1 	bl	800e756 <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	e01c      	b.n	8002c32 <AT_RequestReceiveData+0x132>
     }
     else if (memcmp((char *)p + len - AT_DELIMETER_LEN, AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	3b04      	subs	r3, #4
 8002bfc:	693a      	ldr	r2, [r7, #16]
 8002bfe:	4413      	add	r3, r2
 8002c00:	2204      	movs	r2, #4
 8002c02:	490f      	ldr	r1, [pc, #60]	@ (8002c40 <AT_RequestReceiveData+0x140>)
 8002c04:	4618      	mov	r0, r3
 8002c06:	f00b fcc9 	bl	800e59c <memcmp>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d104      	bne.n	8002c1a <AT_RequestReceiveData+0x11a>
     {
       *ReadData = 0;
 8002c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c12:	2200      	movs	r2, #0
 8002c14:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002c16:	2305      	movs	r3, #5
 8002c18:	e00b      	b.n	8002c32 <AT_RequestReceiveData+0x132>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 8002c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002c20:	2305      	movs	r3, #5
 8002c22:	e006      	b.n	8002c32 <AT_RequestReceiveData+0x132>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	f113 0f04 	cmn.w	r3, #4
 8002c2a:	d101      	bne.n	8002c30 <AT_RequestReceiveData+0x130>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 8002c2c:	2306      	movs	r3, #6
 8002c2e:	e000      	b.n	8002c32 <AT_RequestReceiveData+0x132>
   }
  }
 }

  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8002c30:	2304      	movs	r3, #4
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	371c      	adds	r7, #28
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd90      	pop	{r4, r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	0800febc 	.word	0x0800febc
 8002c40:	0800fed0 	.word	0x0800fed0

08002c44 <ES_WIFI_Init>:
  * @brief  Initialize the WIFI module.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f247 5230 	movw	r2, #30000	@ 0x7530
 8002c56:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8

  if (Obj->fops.IO_Init != NULL) {
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d01b      	beq.n	8002c9c <ES_WIFI_Init+0x58>

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002c6a:	2000      	movs	r0, #0
 8002c6c:	4798      	blx	r3
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d113      	bne.n	8002c9c <ES_WIFI_Init+0x58>
  {
    ret = AT_ExecuteCommand(Obj,(const uint8_t*)"I?\r\n", Obj->CmdData);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	490a      	ldr	r1, [pc, #40]	@ (8002ca8 <ES_WIFI_Init+0x64>)
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f7ff fe4e 	bl	8002920 <AT_ExecuteCommand>
 8002c84:	4603      	mov	r3, r0
 8002c86:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8002c88:	7bfb      	ldrb	r3, [r7, #15]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d106      	bne.n	8002c9c <ES_WIFI_Init+0x58>
    {
      AT_ParseInfo(Obj, Obj->CmdData);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c94:	4619      	mov	r1, r3
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7ff fcf6 	bl	8002688 <AT_ParseInfo>
    }
   }
  }

  UNLOCK_WIFI();
  return ret;
 8002c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3710      	adds	r7, #16
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	0800fed8 	.word	0x0800fed8

08002cac <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func IO_Receive)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
 8002cb8:	603b      	str	r3, [r7, #0]
  if (!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d00b      	beq.n	8002cd8 <ES_WIFI_RegisterBusIO+0x2c>
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d008      	beq.n	8002cd8 <ES_WIFI_RegisterBusIO+0x2c>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d005      	beq.n	8002cd8 <ES_WIFI_RegisterBusIO+0x2c>
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d002      	beq.n	8002cd8 <ES_WIFI_RegisterBusIO+0x2c>
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d101      	bne.n	8002cdc <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8002cd8:	2302      	movs	r3, #2
 8002cda:	e014      	b.n	8002d06 <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	68ba      	ldr	r2, [r7, #8]
 8002ce0:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	69fa      	ldr	r2, [r7, #28]
 8002cf8:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	683a      	ldr	r2, [r7, #0]
 8002d00:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3714      	adds	r7, #20
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
	...

08002d14 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char *SSID,
                                 const char *Password,
                                 ES_WIFI_SecurityType_t SecType)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b086      	sub	sp, #24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	607a      	str	r2, [r7, #4]
 8002d20:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "C1=%s\r", SSID);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d28:	68ba      	ldr	r2, [r7, #8]
 8002d2a:	4932      	ldr	r1, [pc, #200]	@ (8002df4 <ES_WIFI_Connect+0xe0>)
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f00b fae1 	bl	800e2f4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d3e:	461a      	mov	r2, r3
 8002d40:	68f8      	ldr	r0, [r7, #12]
 8002d42:	f7ff fded 	bl	8002920 <AT_ExecuteCommand>
 8002d46:	4603      	mov	r3, r0
 8002d48:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8002d4a:	7dfb      	ldrb	r3, [r7, #23]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d14b      	bne.n	8002de8 <ES_WIFI_Connect+0xd4>
  {
    sprintf((char *)Obj->CmdData, "C2=%s\r", Password);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	4927      	ldr	r1, [pc, #156]	@ (8002df8 <ES_WIFI_Connect+0xe4>)
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f00b faca 	bl	800e2f4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	f7ff fdd6 	bl	8002920 <AT_ExecuteCommand>
 8002d74:	4603      	mov	r3, r0
 8002d76:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8002d78:	7dfb      	ldrb	r3, [r7, #23]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d134      	bne.n	8002de8 <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	78fa      	ldrb	r2, [r7, #3]
 8002d82:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char *)Obj->CmdData, "C3=%d\r", (uint8_t)SecType);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d8c:	78fa      	ldrb	r2, [r7, #3]
 8002d8e:	491b      	ldr	r1, [pc, #108]	@ (8002dfc <ES_WIFI_Connect+0xe8>)
 8002d90:	4618      	mov	r0, r3
 8002d92:	f00b faaf 	bl	800e2f4 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002da2:	461a      	mov	r2, r3
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f7ff fdbb 	bl	8002920 <AT_ExecuteCommand>
 8002daa:	4603      	mov	r3, r0
 8002dac:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8002dae:	7dfb      	ldrb	r3, [r7, #23]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d119      	bne.n	8002de8 <ES_WIFI_Connect+0xd4>
      {
        sprintf((char *)Obj->CmdData, "C0\r");
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002dba:	4911      	ldr	r1, [pc, #68]	@ (8002e00 <ES_WIFI_Connect+0xec>)
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f00b fa99 	bl	800e2f4 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002dce:	461a      	mov	r2, r3
 8002dd0:	68f8      	ldr	r0, [r7, #12]
 8002dd2:	f7ff fda5 	bl	8002920 <AT_ExecuteCommand>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8002dda:	7dfb      	ldrb	r3, [r7, #23]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d103      	bne.n	8002de8 <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002de8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3718      	adds	r7, #24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	0800fef0 	.word	0x0800fef0
 8002df8:	0800fef8 	.word	0x0800fef8
 8002dfc:	0800ff00 	.word	0x0800ff00
 8002e00:	0800ff08 	.word	0x0800ff08

08002e04 <ES_WIFI_IsConnected>:
  * @brief  Check whether the module is connected to an access point.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "CS\r");
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e12:	4913      	ldr	r1, [pc, #76]	@ (8002e60 <ES_WIFI_IsConnected+0x5c>)
 8002e14:	4618      	mov	r0, r3
 8002e16:	f00b fa6d 	bl	800e2f4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e26:	461a      	mov	r2, r3
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f7ff fd79 	bl	8002920 <AT_ExecuteCommand>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	73fb      	strb	r3, [r7, #15]
  if (ret == ES_WIFI_STATUS_OK)
 8002e32:	7bfb      	ldrb	r3, [r7, #15]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10b      	bne.n	8002e50 <ES_WIFI_IsConnected+0x4c>
  {
    Obj->NetSettings.IsConnected = (Obj->CmdData[2] == '1') ? 1 : 0;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8002e3e:	2b31      	cmp	r3, #49	@ 0x31
 8002e40:	bf0c      	ite	eq
 8002e42:	2301      	moveq	r3, #1
 8002e44:	2300      	movne	r3, #0
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	461a      	mov	r2, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
  }

  UNLOCK_WIFI();

  return Obj->NetSettings.IsConnected;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	0800ff0c 	.word	0x0800ff0c

08002e64 <ES_WIFI_GetNetworkSettings>:
  * @brief  Update given object module with the network settings.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "C?\r");
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e72:	4910      	ldr	r1, [pc, #64]	@ (8002eb4 <ES_WIFI_GetNetworkSettings+0x50>)
 8002e74:	4618      	mov	r0, r3
 8002e76:	f00b fa3d 	bl	800e2f4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e86:	461a      	mov	r2, r3
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f7ff fd49 	bl	8002920 <AT_ExecuteCommand>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 8002e92:	7bfb      	ldrb	r3, [r7, #15]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d108      	bne.n	8002eaa <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	338d      	adds	r3, #141	@ 0x8d
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	4610      	mov	r0, r2
 8002ea6:	f7ff fc7d 	bl	80027a4 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();

  return ret;
 8002eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3710      	adds	r7, #16
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	0800ff14 	.word	0x0800ff14

08002eb8 <ES_WIFI_GetMACAddress>:
  * @param  mac: pointer to the MAC address array.
  * @param  MacLength: length of the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac, uint8_t MacLength)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b086      	sub	sp, #24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	71fb      	strb	r3, [r7, #7]
  ES_WIFI_Status_t ret;
  char *ptr;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "Z5\r");
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ecc:	4913      	ldr	r1, [pc, #76]	@ (8002f1c <ES_WIFI_GetMACAddress+0x64>)
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f00b fa10 	bl	800e2f4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	68f8      	ldr	r0, [r7, #12]
 8002ee4:	f7ff fd1c 	bl	8002920 <AT_ExecuteCommand>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8002eec:	7dfb      	ldrb	r3, [r7, #23]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d10e      	bne.n	8002f10 <ES_WIFI_GetMACAddress+0x58>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ef8:	3302      	adds	r3, #2
 8002efa:	4909      	ldr	r1, [pc, #36]	@ (8002f20 <ES_WIFI_GetMACAddress+0x68>)
 8002efc:	4618      	mov	r0, r3
 8002efe:	f00b fb8b 	bl	800e618 <strtok>
 8002f02:	6138      	str	r0, [r7, #16]
    ParseMAC(ptr, mac, MacLength);
 8002f04:	79fb      	ldrb	r3, [r7, #7]
 8002f06:	461a      	mov	r2, r3
 8002f08:	68b9      	ldr	r1, [r7, #8]
 8002f0a:	6938      	ldr	r0, [r7, #16]
 8002f0c:	f7ff fb4e 	bl	80025ac <ParseMAC>
  }

  UNLOCK_WIFI();

  return ret;
 8002f10:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3718      	adds	r7, #24
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	0800ff64 	.word	0x0800ff64
 8002f20:	0800ff68 	.word	0x0800ff68

08002f24 <ES_WIFI_StartServerSingleConn>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartServerSingleConn(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	785b      	ldrb	r3, [r3, #1]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	4949      	ldr	r1, [pc, #292]	@ (8003064 <ES_WIFI_StartServerSingleConn+0x140>)
 8002f40:	f00b f9d8 	bl	800e2f4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f50:	461a      	mov	r2, r3
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7ff fce4 	bl	8002920 <AT_ExecuteCommand>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 8002f5c:	7bfb      	ldrb	r3, [r7, #15]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <ES_WIFI_StartServerSingleConn+0x42>
  {
    UNLOCK_WIFI();
    return ret;
 8002f62:	7bfb      	ldrb	r3, [r7, #15]
 8002f64:	e079      	b.n	800305a <ES_WIFI_StartServerSingleConn+0x136>
  }

  if ((conn->Type != ES_WIFI_UDP_CONNECTION) && (conn->Type != ES_WIFI_UDP_LITE_CONNECTION))
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d016      	beq.n	8002f9c <ES_WIFI_StartServerSingleConn+0x78>
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d012      	beq.n	8002f9c <ES_WIFI_StartServerSingleConn+0x78>
  {
    sprintf((char*)Obj->CmdData,"PK=1,3000\r");
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f7c:	493a      	ldr	r1, [pc, #232]	@ (8003068 <ES_WIFI_StartServerSingleConn+0x144>)
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f00b f9b8 	bl	800e2f4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f90:	461a      	mov	r2, r3
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f7ff fcc4 	bl	8002920 <AT_ExecuteCommand>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d15a      	bne.n	8003058 <ES_WIFI_StartServerSingleConn+0x134>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	461a      	mov	r2, r3
 8002fae:	492f      	ldr	r1, [pc, #188]	@ (800306c <ES_WIFI_StartServerSingleConn+0x148>)
 8002fb0:	f00b f9a0 	bl	800e2f4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f7ff fcac 	bl	8002920 <AT_ExecuteCommand>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	73fb      	strb	r3, [r7, #15]
    if (ret == ES_WIFI_STATUS_OK)
 8002fcc:	7bfb      	ldrb	r3, [r7, #15]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d142      	bne.n	8003058 <ES_WIFI_StartServerSingleConn+0x134>
    {
      sprintf((char*)Obj->CmdData,"P8=%d\r", conn->Backlog);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	7c1b      	ldrb	r3, [r3, #16]
 8002fdc:	461a      	mov	r2, r3
 8002fde:	4924      	ldr	r1, [pc, #144]	@ (8003070 <ES_WIFI_StartServerSingleConn+0x14c>)
 8002fe0:	f00b f988 	bl	800e2f4 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f7ff fc94 	bl	8002920 <AT_ExecuteCommand>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	73fb      	strb	r3, [r7, #15]
      if (ret == ES_WIFI_STATUS_OK)
 8002ffc:	7bfb      	ldrb	r3, [r7, #15]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d12a      	bne.n	8003058 <ES_WIFI_StartServerSingleConn+0x134>
      {
        sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	889b      	ldrh	r3, [r3, #4]
 800300c:	461a      	mov	r2, r3
 800300e:	4919      	ldr	r1, [pc, #100]	@ (8003074 <ES_WIFI_StartServerSingleConn+0x150>)
 8003010:	f00b f970 	bl	800e2f4 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003020:	461a      	mov	r2, r3
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f7ff fc7c 	bl	8002920 <AT_ExecuteCommand>
 8003028:	4603      	mov	r3, r0
 800302a:	73fb      	strb	r3, [r7, #15]
        if (ret == ES_WIFI_STATUS_OK)
 800302c:	7bfb      	ldrb	r3, [r7, #15]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d112      	bne.n	8003058 <ES_WIFI_StartServerSingleConn+0x134>
        {
          /* multi accept mode */
          sprintf((char*)Obj->CmdData,"P5=11\r");
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003038:	490f      	ldr	r1, [pc, #60]	@ (8003078 <ES_WIFI_StartServerSingleConn+0x154>)
 800303a:	4618      	mov	r0, r3
 800303c:	f00b f95a 	bl	800e2f4 <siprintf>
          ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800304c:	461a      	mov	r2, r3
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f7ff fc66 	bl	8002920 <AT_ExecuteCommand>
 8003054:	4603      	mov	r3, r0
 8003056:	73fb      	strb	r3, [r7, #15]
    }
  }

  UNLOCK_WIFI();

  return ret;
 8003058:	7bfb      	ldrb	r3, [r7, #15]
}
 800305a:	4618      	mov	r0, r3
 800305c:	3710      	adds	r7, #16
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	0800ffcc 	.word	0x0800ffcc
 8003068:	08010014 	.word	0x08010014
 800306c:	0800ffd4 	.word	0x0800ffd4
 8003070:	08010020 	.word	0x08010020
 8003074:	0800ffdc 	.word	0x0800ffdc
 8003078:	08010028 	.word	0x08010028

0800307c <ES_WIFI_WaitServerConnection>:
  * @param  Obj: pointer to the module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_WaitServerConnection(ES_WIFIObject_t *Obj, uint32_t timeout, ES_WIFI_Conn_t *conn)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b08a      	sub	sp, #40	@ 0x28
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	607a      	str	r2, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8003088:	2300      	movs	r3, #0
 800308a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t      t;
  uint32_t      tlast;
  uint32_t      tstart;
  char          *ptr;

  tstart = HAL_GetTick();
 800308e:	f001 fb5f 	bl	8004750 <HAL_GetTick>
 8003092:	6278      	str	r0, [r7, #36]	@ 0x24
  tlast = tstart + timeout;
 8003094:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	4413      	add	r3, r2
 800309a:	61fb      	str	r3, [r7, #28]
  if (tlast < tstart)
 800309c:	69fa      	ldr	r2, [r7, #28]
 800309e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d201      	bcs.n	80030a8 <ES_WIFI_WaitServerConnection+0x2c>
  {
    tstart=0;
 80030a4:	2300      	movs	r3, #0
 80030a6:	627b      	str	r3, [r7, #36]	@ 0x24

  do
  {
#if (ES_WIFI_USE_UART == 0)
    /* mandatory to flush MR async messages */
    memset(Obj->CmdData,0,sizeof(Obj->CmdData));
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80030ae:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80030b2:	2100      	movs	r1, #0
 80030b4:	4618      	mov	r0, r3
 80030b6:	f00b fa81 	bl	800e5bc <memset>
    sprintf((char*)Obj->CmdData,"MR\r");
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80030c0:	4973      	ldr	r1, [pc, #460]	@ (8003290 <ES_WIFI_WaitServerConnection+0x214>)
 80030c2:	4618      	mov	r0, r3
 80030c4:	f00b f916 	bl	800e2f4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80030d4:	461a      	mov	r2, r3
 80030d6:	68f8      	ldr	r0, [r7, #12]
 80030d8:	f7ff fc22 	bl	8002920 <AT_ExecuteCommand>
 80030dc:	4603      	mov	r3, r0
 80030de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (ret == ES_WIFI_STATUS_OK)
 80030e2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d136      	bne.n	8003158 <ES_WIFI_WaitServerConnection+0xdc>
    {
      if ((strstr((char *)Obj->CmdData, "[SOMA]")) && (strstr((char *)Obj->CmdData, "[EOMA]")))
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80030f0:	4968      	ldr	r1, [pc, #416]	@ (8003294 <ES_WIFI_WaitServerConnection+0x218>)
 80030f2:	4618      	mov	r0, r3
 80030f4:	f00b faec 	bl	800e6d0 <strstr>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d03b      	beq.n	8003176 <ES_WIFI_WaitServerConnection+0xfa>
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003104:	4964      	ldr	r1, [pc, #400]	@ (8003298 <ES_WIFI_WaitServerConnection+0x21c>)
 8003106:	4618      	mov	r0, r3
 8003108:	f00b fae2 	bl	800e6d0 <strstr>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d031      	beq.n	8003176 <ES_WIFI_WaitServerConnection+0xfa>
      {
        if(strstr((char *)Obj->CmdData, "Accepted"))
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003118:	4960      	ldr	r1, [pc, #384]	@ (800329c <ES_WIFI_WaitServerConnection+0x220>)
 800311a:	4618      	mov	r0, r3
 800311c:	f00b fad8 	bl	800e6d0 <strstr>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d127      	bne.n	8003176 <ES_WIFI_WaitServerConnection+0xfa>
        {
         //printf("SOMA Accepted\n");
        }
        else if(!strstr((char *)Obj->CmdData,"[SOMA][EOMA]"))
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800312c:	495c      	ldr	r1, [pc, #368]	@ (80032a0 <ES_WIFI_WaitServerConnection+0x224>)
 800312e:	4618      	mov	r0, r3
 8003130:	f00b face 	bl	800e6d0 <strstr>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d11d      	bne.n	8003176 <ES_WIFI_WaitServerConnection+0xfa>
        {
          DEBUG("Bad MR stntax msg %s\n", Obj->CmdData);
 800313a:	f240 72cb 	movw	r2, #1995	@ 0x7cb
 800313e:	4959      	ldr	r1, [pc, #356]	@ (80032a4 <ES_WIFI_WaitServerConnection+0x228>)
 8003140:	4859      	ldr	r0, [pc, #356]	@ (80032a8 <ES_WIFI_WaitServerConnection+0x22c>)
 8003142:	f00b f9bb 	bl	800e4bc <iprintf>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800314c:	4619      	mov	r1, r3
 800314e:	4857      	ldr	r0, [pc, #348]	@ (80032ac <ES_WIFI_WaitServerConnection+0x230>)
 8003150:	f00b f9b4 	bl	800e4bc <iprintf>

          UNLOCK_WIFI();

          return ES_WIFI_STATUS_ERROR;
 8003154:	2302      	movs	r3, #2
 8003156:	e096      	b.n	8003286 <ES_WIFI_WaitServerConnection+0x20a>
        }
      }
    }
    else
    {
      DEBUG("MR command failed %s\n", Obj->CmdData);
 8003158:	f240 72d5 	movw	r2, #2005	@ 0x7d5
 800315c:	4951      	ldr	r1, [pc, #324]	@ (80032a4 <ES_WIFI_WaitServerConnection+0x228>)
 800315e:	4852      	ldr	r0, [pc, #328]	@ (80032a8 <ES_WIFI_WaitServerConnection+0x22c>)
 8003160:	f00b f9ac 	bl	800e4bc <iprintf>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800316a:	4619      	mov	r1, r3
 800316c:	4850      	ldr	r0, [pc, #320]	@ (80032b0 <ES_WIFI_WaitServerConnection+0x234>)
 800316e:	f00b f9a5 	bl	800e4bc <iprintf>

      UNLOCK_WIFI();

      return ES_WIFI_STATUS_ERROR;
 8003172:	2302      	movs	r3, #2
 8003174:	e087      	b.n	8003286 <ES_WIFI_WaitServerConnection+0x20a>
    }
#endif /* (ES_WIFI_USE_UART == 0) */

    memset(Obj->CmdData, 0, sizeof(Obj->CmdData));
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800317c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003180:	2100      	movs	r1, #0
 8003182:	4618      	mov	r0, r3
 8003184:	f00b fa1a 	bl	800e5bc <memset>
    sprintf((char*)Obj->CmdData, "P?\r");
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800318e:	4949      	ldr	r1, [pc, #292]	@ (80032b4 <ES_WIFI_WaitServerConnection+0x238>)
 8003190:	4618      	mov	r0, r3
 8003192:	f00b f8af 	bl	800e2f4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80031a2:	461a      	mov	r2, r3
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f7ff fbbb 	bl	8002920 <AT_ExecuteCommand>
 80031aa:	4603      	mov	r3, r0
 80031ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (ret == ES_WIFI_STATUS_OK)
 80031b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d140      	bne.n	800323a <ES_WIFI_WaitServerConnection+0x1be>
    {
      if (strncmp((char *)Obj->CmdData, "\r\n0,0.0.0.0,",12)!=0)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80031be:	220c      	movs	r2, #12
 80031c0:	493d      	ldr	r1, [pc, #244]	@ (80032b8 <ES_WIFI_WaitServerConnection+0x23c>)
 80031c2:	4618      	mov	r0, r3
 80031c4:	f00b fa02 	bl	800e5cc <strncmp>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d044      	beq.n	8003258 <ES_WIFI_WaitServerConnection+0x1dc>
      {
        ptr = strtok((char *)Obj->CmdData + 2, ",");
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80031d4:	3302      	adds	r3, #2
 80031d6:	4939      	ldr	r1, [pc, #228]	@ (80032bc <ES_WIFI_WaitServerConnection+0x240>)
 80031d8:	4618      	mov	r0, r3
 80031da:	f00b fa1d 	bl	800e618 <strtok>
 80031de:	6178      	str	r0, [r7, #20]
        ptr = strtok(0, ","); /* port */
 80031e0:	4936      	ldr	r1, [pc, #216]	@ (80032bc <ES_WIFI_WaitServerConnection+0x240>)
 80031e2:	2000      	movs	r0, #0
 80031e4:	f00b fa18 	bl	800e618 <strtok>
 80031e8:	6178      	str	r0, [r7, #20]
        ParseIP((char *)ptr, conn->RemoteIP, sizeof(conn->RemoteIP));
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	3306      	adds	r3, #6
 80031ee:	2204      	movs	r2, #4
 80031f0:	4619      	mov	r1, r3
 80031f2:	6978      	ldr	r0, [r7, #20]
 80031f4:	f7ff fa11 	bl	800261a <ParseIP>
        ptr = strtok(0, ","); /* port */
 80031f8:	4930      	ldr	r1, [pc, #192]	@ (80032bc <ES_WIFI_WaitServerConnection+0x240>)
 80031fa:	2000      	movs	r0, #0
 80031fc:	f00b fa0c 	bl	800e618 <strtok>
 8003200:	6178      	str	r0, [r7, #20]
        conn->LocalPort=ParseNumber(ptr,0);
 8003202:	2100      	movs	r1, #0
 8003204:	6978      	ldr	r0, [r7, #20]
 8003206:	f7ff f98d 	bl	8002524 <ParseNumber>
 800320a:	4603      	mov	r3, r0
 800320c:	b29a      	uxth	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	809a      	strh	r2, [r3, #4]
        ptr = strtok(0, ","); /* ip */
 8003212:	492a      	ldr	r1, [pc, #168]	@ (80032bc <ES_WIFI_WaitServerConnection+0x240>)
 8003214:	2000      	movs	r0, #0
 8003216:	f00b f9ff 	bl	800e618 <strtok>
 800321a:	6178      	str	r0, [r7, #20]
        ptr = strtok(0, ","); /* remote port */
 800321c:	4927      	ldr	r1, [pc, #156]	@ (80032bc <ES_WIFI_WaitServerConnection+0x240>)
 800321e:	2000      	movs	r0, #0
 8003220:	f00b f9fa 	bl	800e618 <strtok>
 8003224:	6178      	str	r0, [r7, #20]
        conn->RemotePort=ParseNumber(ptr,0);
 8003226:	2100      	movs	r1, #0
 8003228:	6978      	ldr	r0, [r7, #20]
 800322a:	f7ff f97b 	bl	8002524 <ParseNumber>
 800322e:	4603      	mov	r3, r0
 8003230:	b29a      	uxth	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	805a      	strh	r2, [r3, #2]

        UNLOCK_WIFI();

        return ES_WIFI_STATUS_OK;
 8003236:	2300      	movs	r3, #0
 8003238:	e025      	b.n	8003286 <ES_WIFI_WaitServerConnection+0x20a>
      }
    }
    else
    {
      DEBUG("P? command failed %s\n", Obj->CmdData);
 800323a:	f240 72f4 	movw	r2, #2036	@ 0x7f4
 800323e:	4919      	ldr	r1, [pc, #100]	@ (80032a4 <ES_WIFI_WaitServerConnection+0x228>)
 8003240:	4819      	ldr	r0, [pc, #100]	@ (80032a8 <ES_WIFI_WaitServerConnection+0x22c>)
 8003242:	f00b f93b 	bl	800e4bc <iprintf>
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800324c:	4619      	mov	r1, r3
 800324e:	481c      	ldr	r0, [pc, #112]	@ (80032c0 <ES_WIFI_WaitServerConnection+0x244>)
 8003250:	f00b f934 	bl	800e4bc <iprintf>

      UNLOCK_WIFI();

      return ES_WIFI_STATUS_ERROR;
 8003254:	2302      	movs	r3, #2
 8003256:	e016      	b.n	8003286 <ES_WIFI_WaitServerConnection+0x20a>
    }

    UNLOCK_WIFI();

    Obj->fops.IO_Delay(100);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 800325e:	2064      	movs	r0, #100	@ 0x64
 8003260:	4798      	blx	r3

    LOCK_WIFI();
    t = HAL_GetTick();
 8003262:	f001 fa75 	bl	8004750 <HAL_GetTick>
 8003266:	61b8      	str	r0, [r7, #24]
  }
  while ((timeout==0) || ((t < tlast) || (t < tstart)));
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	2b00      	cmp	r3, #0
 800326c:	f43f af1c 	beq.w	80030a8 <ES_WIFI_WaitServerConnection+0x2c>
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	429a      	cmp	r2, r3
 8003276:	f4ff af17 	bcc.w	80030a8 <ES_WIFI_WaitServerConnection+0x2c>
 800327a:	69ba      	ldr	r2, [r7, #24]
 800327c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327e:	429a      	cmp	r2, r3
 8003280:	f4ff af12 	bcc.w	80030a8 <ES_WIFI_WaitServerConnection+0x2c>
  return ES_WIFI_STATUS_TIMEOUT;
 8003284:	2303      	movs	r3, #3
}
 8003286:	4618      	mov	r0, r3
 8003288:	3728      	adds	r7, #40	@ 0x28
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	0800fee8 	.word	0x0800fee8
 8003294:	08010030 	.word	0x08010030
 8003298:	08010038 	.word	0x08010038
 800329c:	08010040 	.word	0x08010040
 80032a0:	0801004c 	.word	0x0801004c
 80032a4:	0801005c 	.word	0x0801005c
 80032a8:	08010074 	.word	0x08010074
 80032ac:	0801007c 	.word	0x0801007c
 80032b0:	08010094 	.word	0x08010094
 80032b4:	080100ac 	.word	0x080100ac
 80032b8:	080100b0 	.word	0x080100b0
 80032bc:	0800fea4 	.word	0x0800fea4
 80032c0:	080100c0 	.word	0x080100c0

080032c4 <ES_WIFI_CloseServerConnection>:
  * @param  Obj: pointer to the module handle
  * @param  socket:  server socket
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_CloseServerConnection(ES_WIFIObject_t *Obj, uint8_t socket)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	460b      	mov	r3, r1
 80032ce:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "P0=%d\r", socket);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80032d6:	78fa      	ldrb	r2, [r7, #3]
 80032d8:	4924      	ldr	r1, [pc, #144]	@ (800336c <ES_WIFI_CloseServerConnection+0xa8>)
 80032da:	4618      	mov	r0, r3
 80032dc:	f00b f80a 	bl	800e2f4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80032ec:	461a      	mov	r2, r3
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7ff fb16 	bl	8002920 <AT_ExecuteCommand>
 80032f4:	4603      	mov	r3, r0
 80032f6:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 80032f8:	7bfb      	ldrb	r3, [r7, #15]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00e      	beq.n	800331c <ES_WIFI_CloseServerConnection+0x58>
  {
    DEBUG(" Can not select socket %s\n", Obj->CmdData);
 80032fe:	f640 0217 	movw	r2, #2071	@ 0x817
 8003302:	491b      	ldr	r1, [pc, #108]	@ (8003370 <ES_WIFI_CloseServerConnection+0xac>)
 8003304:	481b      	ldr	r0, [pc, #108]	@ (8003374 <ES_WIFI_CloseServerConnection+0xb0>)
 8003306:	f00b f8d9 	bl	800e4bc <iprintf>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003310:	4619      	mov	r1, r3
 8003312:	4819      	ldr	r0, [pc, #100]	@ (8003378 <ES_WIFI_CloseServerConnection+0xb4>)
 8003314:	f00b f8d2 	bl	800e4bc <iprintf>
    UNLOCK_WIFI();
    return ret;
 8003318:	7bfb      	ldrb	r3, [r7, #15]
 800331a:	e023      	b.n	8003364 <ES_WIFI_CloseServerConnection+0xa0>
  }

  sprintf((char*)Obj->CmdData, "P5=10\r");
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003322:	4916      	ldr	r1, [pc, #88]	@ (800337c <ES_WIFI_CloseServerConnection+0xb8>)
 8003324:	4618      	mov	r0, r3
 8003326:	f00a ffe5 	bl	800e2f4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003336:	461a      	mov	r2, r3
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f7ff faf1 	bl	8002920 <AT_ExecuteCommand>
 800333e:	4603      	mov	r3, r0
 8003340:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 8003342:	7bfb      	ldrb	r3, [r7, #15]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00c      	beq.n	8003362 <ES_WIFI_CloseServerConnection+0x9e>
  {
    DEBUG(" Open next failed %s\n", Obj->CmdData);
 8003348:	f44f 6202 	mov.w	r2, #2080	@ 0x820
 800334c:	4908      	ldr	r1, [pc, #32]	@ (8003370 <ES_WIFI_CloseServerConnection+0xac>)
 800334e:	4809      	ldr	r0, [pc, #36]	@ (8003374 <ES_WIFI_CloseServerConnection+0xb0>)
 8003350:	f00b f8b4 	bl	800e4bc <iprintf>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800335a:	4619      	mov	r1, r3
 800335c:	4808      	ldr	r0, [pc, #32]	@ (8003380 <ES_WIFI_CloseServerConnection+0xbc>)
 800335e:	f00b f8ad 	bl	800e4bc <iprintf>
  }

  UNLOCK_WIFI();
  return ret;
 8003362:	7bfb      	ldrb	r3, [r7, #15]
}
 8003364:	4618      	mov	r0, r3
 8003366:	3710      	adds	r7, #16
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	0800ffcc 	.word	0x0800ffcc
 8003370:	0801005c 	.word	0x0801005c
 8003374:	08010074 	.word	0x08010074
 8003378:	080100d8 	.word	0x080100d8
 800337c:	080100f4 	.word	0x080100f4
 8003380:	080100fc 	.word	0x080100fc

08003384 <ES_WIFI_StopServerSingleConn>:
  * @brief  Stop a Server.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StopServerSingleConn(ES_WIFIObject_t *Obj, uint8_t socket)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	460b      	mov	r3, r1
 800338e:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", socket);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003396:	78fa      	ldrb	r2, [r7, #3]
 8003398:	4925      	ldr	r1, [pc, #148]	@ (8003430 <ES_WIFI_StopServerSingleConn+0xac>)
 800339a:	4618      	mov	r0, r3
 800339c:	f00a ffaa 	bl	800e2f4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80033ac:	461a      	mov	r2, r3
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f7ff fab6 	bl	8002920 <AT_ExecuteCommand>
 80033b4:	4603      	mov	r3, r0
 80033b6:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 80033b8:	7bfb      	ldrb	r3, [r7, #15]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00e      	beq.n	80033dc <ES_WIFI_StopServerSingleConn+0x58>
  {
    DEBUG("Selecting socket failed: %s\n", Obj->CmdData);
 80033be:	f640 0237 	movw	r2, #2103	@ 0x837
 80033c2:	491c      	ldr	r1, [pc, #112]	@ (8003434 <ES_WIFI_StopServerSingleConn+0xb0>)
 80033c4:	481c      	ldr	r0, [pc, #112]	@ (8003438 <ES_WIFI_StopServerSingleConn+0xb4>)
 80033c6:	f00b f879 	bl	800e4bc <iprintf>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80033d0:	4619      	mov	r1, r3
 80033d2:	481a      	ldr	r0, [pc, #104]	@ (800343c <ES_WIFI_StopServerSingleConn+0xb8>)
 80033d4:	f00b f872 	bl	800e4bc <iprintf>
    UNLOCK_WIFI();
    return ret;
 80033d8:	7bfb      	ldrb	r3, [r7, #15]
 80033da:	e025      	b.n	8003428 <ES_WIFI_StopServerSingleConn+0xa4>
  }

  sprintf((char*)Obj->CmdData,"P5=0\r");
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80033e2:	4917      	ldr	r1, [pc, #92]	@ (8003440 <ES_WIFI_StopServerSingleConn+0xbc>)
 80033e4:	4618      	mov	r0, r3
 80033e6:	f00a ff85 	bl	800e2f4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80033f6:	461a      	mov	r2, r3
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7ff fa91 	bl	8002920 <AT_ExecuteCommand>
 80033fe:	4603      	mov	r3, r0
 8003400:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 8003402:	7bfb      	ldrb	r3, [r7, #15]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d00e      	beq.n	8003426 <ES_WIFI_StopServerSingleConn+0xa2>
  {
    DEBUG("Stopping server failed %s\n", Obj->CmdData);
 8003408:	f44f 6204 	mov.w	r2, #2112	@ 0x840
 800340c:	4909      	ldr	r1, [pc, #36]	@ (8003434 <ES_WIFI_StopServerSingleConn+0xb0>)
 800340e:	480a      	ldr	r0, [pc, #40]	@ (8003438 <ES_WIFI_StopServerSingleConn+0xb4>)
 8003410:	f00b f854 	bl	800e4bc <iprintf>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800341a:	4619      	mov	r1, r3
 800341c:	4809      	ldr	r0, [pc, #36]	@ (8003444 <ES_WIFI_StopServerSingleConn+0xc0>)
 800341e:	f00b f84d 	bl	800e4bc <iprintf>
    UNLOCK_WIFI();
    return ret;
 8003422:	7bfb      	ldrb	r3, [r7, #15]
 8003424:	e000      	b.n	8003428 <ES_WIFI_StopServerSingleConn+0xa4>
  }

  UNLOCK_WIFI();
  return ret;
 8003426:	7bfb      	ldrb	r3, [r7, #15]
}
 8003428:	4618      	mov	r0, r3
 800342a:	3710      	adds	r7, #16
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	0800ffcc 	.word	0x0800ffcc
 8003434:	0801005c 	.word	0x0801005c
 8003438:	08010074 	.word	0x08010074
 800343c:	08010114 	.word	0x08010114
 8003440:	08010134 	.word	0x08010134
 8003444:	0801013c 	.word	0x0801013c

08003448 <ES_WIFI_SendData>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket,
                                  const uint8_t *pdata, uint16_t Reqlen,
                                  uint16_t *SentLen, uint32_t Timeout)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b088      	sub	sp, #32
 800344c:	af02      	add	r7, sp, #8
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	607a      	str	r2, [r7, #4]
 8003452:	461a      	mov	r2, r3
 8003454:	460b      	mov	r3, r1
 8003456:	72fb      	strb	r3, [r7, #11]
 8003458:	4613      	mov	r3, r2
 800345a:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800345c:	2302      	movs	r3, #2
 800345e:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8003460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003462:	2b00      	cmp	r3, #0
 8003464:	d102      	bne.n	800346c <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 8003466:	2301      	movs	r3, #1
 8003468:	617b      	str	r3, [r7, #20]
 800346a:	e001      	b.n	8003470 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 800346c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346e:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen >= ES_WIFI_PAYLOAD_SIZE)
 8003470:	893b      	ldrh	r3, [r7, #8]
 8003472:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8003476:	d302      	bcc.n	800347e <ES_WIFI_SendData+0x36>
  {
    Reqlen = ES_WIFI_PAYLOAD_SIZE;
 8003478:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 800347c:	813b      	strh	r3, [r7, #8]
  }

  *SentLen = Reqlen;
 800347e:	6a3b      	ldr	r3, [r7, #32]
 8003480:	893a      	ldrh	r2, [r7, #8]
 8003482:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800348a:	7afa      	ldrb	r2, [r7, #11]
 800348c:	4942      	ldr	r1, [pc, #264]	@ (8003598 <ES_WIFI_SendData+0x150>)
 800348e:	4618      	mov	r0, r3
 8003490:	f00a ff30 	bl	800e2f4 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034a0:	461a      	mov	r2, r3
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	f7ff fa3c 	bl	8002920 <AT_ExecuteCommand>
 80034a8:	4603      	mov	r3, r0
 80034aa:	74fb      	strb	r3, [r7, #19]
  if (ret == ES_WIFI_STATUS_OK)
 80034ac:	7cfb      	ldrb	r3, [r7, #19]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d15e      	bne.n	8003570 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034b8:	697a      	ldr	r2, [r7, #20]
 80034ba:	4938      	ldr	r1, [pc, #224]	@ (800359c <ES_WIFI_SendData+0x154>)
 80034bc:	4618      	mov	r0, r3
 80034be:	f00a ff19 	bl	800e2f4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034ce:	461a      	mov	r2, r3
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f7ff fa25 	bl	8002920 <AT_ExecuteCommand>
 80034d6:	4603      	mov	r3, r0
 80034d8:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 80034da:	7cfb      	ldrb	r3, [r7, #19]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d13d      	bne.n	800355c <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData, "S3=%04d\r", Reqlen);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034e6:	893a      	ldrh	r2, [r7, #8]
 80034e8:	492d      	ldr	r1, [pc, #180]	@ (80035a0 <ES_WIFI_SendData+0x158>)
 80034ea:	4618      	mov	r0, r3
 80034ec:	f00a ff02 	bl	800e2f4 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034fc:	893a      	ldrh	r2, [r7, #8]
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	4613      	mov	r3, r2
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	68f8      	ldr	r0, [r7, #12]
 8003506:	f7ff fa7b 	bl	8002a00 <AT_RequestSendData>
 800350a:	4603      	mov	r3, r0
 800350c:	74fb      	strb	r3, [r7, #19]

      if (ret == ES_WIFI_STATUS_OK)
 800350e:	7cfb      	ldrb	r3, [r7, #19]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d119      	bne.n	8003548 <ES_WIFI_SendData+0x100>
      {
        if (strstr((char *)Obj->CmdData, "-1\r\n"))
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800351a:	4922      	ldr	r1, [pc, #136]	@ (80035a4 <ES_WIFI_SendData+0x15c>)
 800351c:	4618      	mov	r0, r3
 800351e:	f00b f8d7 	bl	800e6d0 <strstr>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d02c      	beq.n	8003582 <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 8003528:	f640 1201 	movw	r2, #2305	@ 0x901
 800352c:	491e      	ldr	r1, [pc, #120]	@ (80035a8 <ES_WIFI_SendData+0x160>)
 800352e:	481f      	ldr	r0, [pc, #124]	@ (80035ac <ES_WIFI_SendData+0x164>)
 8003530:	f00a ffc4 	bl	800e4bc <iprintf>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800353a:	4619      	mov	r1, r3
 800353c:	481c      	ldr	r0, [pc, #112]	@ (80035b0 <ES_WIFI_SendData+0x168>)
 800353e:	f00a ffbd 	bl	800e4bc <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 8003542:	2302      	movs	r3, #2
 8003544:	74fb      	strb	r3, [r7, #19]
 8003546:	e01c      	b.n	8003582 <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 8003548:	f640 1207 	movw	r2, #2311	@ 0x907
 800354c:	4916      	ldr	r1, [pc, #88]	@ (80035a8 <ES_WIFI_SendData+0x160>)
 800354e:	4817      	ldr	r0, [pc, #92]	@ (80035ac <ES_WIFI_SendData+0x164>)
 8003550:	f00a ffb4 	bl	800e4bc <iprintf>
 8003554:	4817      	ldr	r0, [pc, #92]	@ (80035b4 <ES_WIFI_SendData+0x16c>)
 8003556:	f00b f819 	bl	800e58c <puts>
 800355a:	e012      	b.n	8003582 <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 800355c:	f640 120c 	movw	r2, #2316	@ 0x90c
 8003560:	4911      	ldr	r1, [pc, #68]	@ (80035a8 <ES_WIFI_SendData+0x160>)
 8003562:	4812      	ldr	r0, [pc, #72]	@ (80035ac <ES_WIFI_SendData+0x164>)
 8003564:	f00a ffaa 	bl	800e4bc <iprintf>
 8003568:	4813      	ldr	r0, [pc, #76]	@ (80035b8 <ES_WIFI_SendData+0x170>)
 800356a:	f00b f80f 	bl	800e58c <puts>
 800356e:	e008      	b.n	8003582 <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 8003570:	f640 1211 	movw	r2, #2321	@ 0x911
 8003574:	490c      	ldr	r1, [pc, #48]	@ (80035a8 <ES_WIFI_SendData+0x160>)
 8003576:	480d      	ldr	r0, [pc, #52]	@ (80035ac <ES_WIFI_SendData+0x164>)
 8003578:	f00a ffa0 	bl	800e4bc <iprintf>
 800357c:	480f      	ldr	r0, [pc, #60]	@ (80035bc <ES_WIFI_SendData+0x174>)
 800357e:	f00b f805 	bl	800e58c <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8003582:	7cfb      	ldrb	r3, [r7, #19]
 8003584:	2b02      	cmp	r3, #2
 8003586:	d102      	bne.n	800358e <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	2200      	movs	r2, #0
 800358c:	801a      	strh	r2, [r3, #0]
  }

  UNLOCK_WIFI();

  return ret;
 800358e:	7cfb      	ldrb	r3, [r7, #19]
}
 8003590:	4618      	mov	r0, r3
 8003592:	3718      	adds	r7, #24
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	0800ffcc 	.word	0x0800ffcc
 800359c:	08010180 	.word	0x08010180
 80035a0:	08010188 	.word	0x08010188
 80035a4:	08010194 	.word	0x08010194
 80035a8:	0801005c 	.word	0x0801005c
 80035ac:	08010074 	.word	0x08010074
 80035b0:	0801019c 	.word	0x0801019c
 80035b4:	080101b8 	.word	0x080101b8
 80035b8:	080101d4 	.word	0x080101d4
 80035bc:	080101e8 	.word	0x080101e8

080035c0 <ES_WIFI_ReceiveData>:
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen,
                                     uint16_t *Receivedlen, uint32_t Timeout)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b088      	sub	sp, #32
 80035c4:	af02      	add	r7, sp, #8
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	607a      	str	r2, [r7, #4]
 80035ca:	461a      	mov	r2, r3
 80035cc:	460b      	mov	r3, r1
 80035ce:	72fb      	strb	r3, [r7, #11]
 80035d0:	4613      	mov	r3, r2
 80035d2:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 80035d4:	2302      	movs	r3, #2
 80035d6:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 80035d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d102      	bne.n	80035e4 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 80035de:	2301      	movs	r3, #1
 80035e0:	617b      	str	r3, [r7, #20]
 80035e2:	e001      	b.n	80035e8 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 80035e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e6:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen <= ES_WIFI_PAYLOAD_SIZE)
 80035e8:	893b      	ldrh	r3, [r7, #8]
 80035ea:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 80035ee:	f200 808b 	bhi.w	8003708 <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80035f8:	7afa      	ldrb	r2, [r7, #11]
 80035fa:	4946      	ldr	r1, [pc, #280]	@ (8003714 <ES_WIFI_ReceiveData+0x154>)
 80035fc:	4618      	mov	r0, r3
 80035fe:	f00a fe79 	bl	800e2f4 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800360e:	461a      	mov	r2, r3
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f7ff f985 	bl	8002920 <AT_ExecuteCommand>
 8003616:	4603      	mov	r3, r0
 8003618:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 800361a:	7cfb      	ldrb	r3, [r7, #19]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d165      	bne.n	80036ec <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003626:	893a      	ldrh	r2, [r7, #8]
 8003628:	493b      	ldr	r1, [pc, #236]	@ (8003718 <ES_WIFI_ReceiveData+0x158>)
 800362a:	4618      	mov	r0, r3
 800362c:	f00a fe62 	bl	800e2f4 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800363c:	461a      	mov	r2, r3
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f7ff f96e 	bl	8002920 <AT_ExecuteCommand>
 8003644:	4603      	mov	r3, r0
 8003646:	74fb      	strb	r3, [r7, #19]
      if (ret == ES_WIFI_STATUS_OK)
 8003648:	7cfb      	ldrb	r3, [r7, #19]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d141      	bne.n	80036d2 <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	4931      	ldr	r1, [pc, #196]	@ (800371c <ES_WIFI_ReceiveData+0x15c>)
 8003658:	4618      	mov	r0, r3
 800365a:	f00a fe4b 	bl	800e2f4 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800366a:	461a      	mov	r2, r3
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f7ff f957 	bl	8002920 <AT_ExecuteCommand>
 8003672:	4603      	mov	r3, r0
 8003674:	74fb      	strb	r3, [r7, #19]
        if (ret == ES_WIFI_STATUS_OK)
 8003676:	7cfb      	ldrb	r3, [r7, #19]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d120      	bne.n	80036be <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003682:	4927      	ldr	r1, [pc, #156]	@ (8003720 <ES_WIFI_ReceiveData+0x160>)
 8003684:	4618      	mov	r0, r3
 8003686:	f00a fe35 	bl	800e2f4 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003690:	893a      	ldrh	r2, [r7, #8]
 8003692:	6a3b      	ldr	r3, [r7, #32]
 8003694:	9300      	str	r3, [sp, #0]
 8003696:	4613      	mov	r3, r2
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	68f8      	ldr	r0, [r7, #12]
 800369c:	f7ff fa30 	bl	8002b00 <AT_RequestReceiveData>
 80036a0:	4603      	mov	r3, r0
 80036a2:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 80036a4:	7cfb      	ldrb	r3, [r7, #19]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d02e      	beq.n	8003708 <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData failed\n");
 80036aa:	f640 12a9 	movw	r2, #2473	@ 0x9a9
 80036ae:	491d      	ldr	r1, [pc, #116]	@ (8003724 <ES_WIFI_ReceiveData+0x164>)
 80036b0:	481d      	ldr	r0, [pc, #116]	@ (8003728 <ES_WIFI_ReceiveData+0x168>)
 80036b2:	f00a ff03 	bl	800e4bc <iprintf>
 80036b6:	481d      	ldr	r0, [pc, #116]	@ (800372c <ES_WIFI_ReceiveData+0x16c>)
 80036b8:	f00a ff68 	bl	800e58c <puts>
 80036bc:	e024      	b.n	8003708 <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("Setting timeout failed\n");
 80036be:	f640 12ae 	movw	r2, #2478	@ 0x9ae
 80036c2:	4918      	ldr	r1, [pc, #96]	@ (8003724 <ES_WIFI_ReceiveData+0x164>)
 80036c4:	4818      	ldr	r0, [pc, #96]	@ (8003728 <ES_WIFI_ReceiveData+0x168>)
 80036c6:	f00a fef9 	bl	800e4bc <iprintf>
 80036ca:	4819      	ldr	r0, [pc, #100]	@ (8003730 <ES_WIFI_ReceiveData+0x170>)
 80036cc:	f00a ff5e 	bl	800e58c <puts>
 80036d0:	e01a      	b.n	8003708 <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("Setting requested len failed\n");
 80036d2:	f640 12b3 	movw	r2, #2483	@ 0x9b3
 80036d6:	4913      	ldr	r1, [pc, #76]	@ (8003724 <ES_WIFI_ReceiveData+0x164>)
 80036d8:	4813      	ldr	r0, [pc, #76]	@ (8003728 <ES_WIFI_ReceiveData+0x168>)
 80036da:	f00a feef 	bl	800e4bc <iprintf>
 80036de:	4815      	ldr	r0, [pc, #84]	@ (8003734 <ES_WIFI_ReceiveData+0x174>)
 80036e0:	f00a ff54 	bl	800e58c <puts>
        *Receivedlen = 0;
 80036e4:	6a3b      	ldr	r3, [r7, #32]
 80036e6:	2200      	movs	r2, #0
 80036e8:	801a      	strh	r2, [r3, #0]
 80036ea:	e00d      	b.n	8003708 <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("Setting socket for read failed\n");
 80036ec:	f640 12b9 	movw	r2, #2489	@ 0x9b9
 80036f0:	490c      	ldr	r1, [pc, #48]	@ (8003724 <ES_WIFI_ReceiveData+0x164>)
 80036f2:	480d      	ldr	r0, [pc, #52]	@ (8003728 <ES_WIFI_ReceiveData+0x168>)
 80036f4:	f00a fee2 	bl	800e4bc <iprintf>
 80036f8:	480f      	ldr	r0, [pc, #60]	@ (8003738 <ES_WIFI_ReceiveData+0x178>)
 80036fa:	f00a ff47 	bl	800e58c <puts>
      issue15++;
 80036fe:	4b0f      	ldr	r3, [pc, #60]	@ (800373c <ES_WIFI_ReceiveData+0x17c>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	3301      	adds	r3, #1
 8003704:	4a0d      	ldr	r2, [pc, #52]	@ (800373c <ES_WIFI_ReceiveData+0x17c>)
 8003706:	6013      	str	r3, [r2, #0]
    }
  }

  UNLOCK_WIFI();

  return ret;
 8003708:	7cfb      	ldrb	r3, [r7, #19]
}
 800370a:	4618      	mov	r0, r3
 800370c:	3718      	adds	r7, #24
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	0800ffcc 	.word	0x0800ffcc
 8003718:	0801020c 	.word	0x0801020c
 800371c:	08010214 	.word	0x08010214
 8003720:	0801021c 	.word	0x0801021c
 8003724:	0801005c 	.word	0x0801005c
 8003728:	08010074 	.word	0x08010074
 800372c:	08010220 	.word	0x08010220
 8003730:	08010240 	.word	0x08010240
 8003734:	08010258 	.word	0x08010258
 8003738:	08010278 	.word	0x08010278
 800373c:	20001070 	.word	0x20001070

08003740 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b08c      	sub	sp, #48	@ 0x30
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_Init;

  __HAL_RCC_SPI3_CLK_ENABLE();
 8003748:	4b57      	ldr	r3, [pc, #348]	@ (80038a8 <SPI_WIFI_MspInit+0x168>)
 800374a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800374c:	4a56      	ldr	r2, [pc, #344]	@ (80038a8 <SPI_WIFI_MspInit+0x168>)
 800374e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003752:	6593      	str	r3, [r2, #88]	@ 0x58
 8003754:	4b54      	ldr	r3, [pc, #336]	@ (80038a8 <SPI_WIFI_MspInit+0x168>)
 8003756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003758:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800375c:	61bb      	str	r3, [r7, #24]
 800375e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003760:	4b51      	ldr	r3, [pc, #324]	@ (80038a8 <SPI_WIFI_MspInit+0x168>)
 8003762:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003764:	4a50      	ldr	r2, [pc, #320]	@ (80038a8 <SPI_WIFI_MspInit+0x168>)
 8003766:	f043 0302 	orr.w	r3, r3, #2
 800376a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800376c:	4b4e      	ldr	r3, [pc, #312]	@ (80038a8 <SPI_WIFI_MspInit+0x168>)
 800376e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	617b      	str	r3, [r7, #20]
 8003776:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003778:	4b4b      	ldr	r3, [pc, #300]	@ (80038a8 <SPI_WIFI_MspInit+0x168>)
 800377a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800377c:	4a4a      	ldr	r2, [pc, #296]	@ (80038a8 <SPI_WIFI_MspInit+0x168>)
 800377e:	f043 0304 	orr.w	r3, r3, #4
 8003782:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003784:	4b48      	ldr	r3, [pc, #288]	@ (80038a8 <SPI_WIFI_MspInit+0x168>)
 8003786:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003788:	f003 0304 	and.w	r3, r3, #4
 800378c:	613b      	str	r3, [r7, #16]
 800378e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003790:	4b45      	ldr	r3, [pc, #276]	@ (80038a8 <SPI_WIFI_MspInit+0x168>)
 8003792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003794:	4a44      	ldr	r2, [pc, #272]	@ (80038a8 <SPI_WIFI_MspInit+0x168>)
 8003796:	f043 0310 	orr.w	r3, r3, #16
 800379a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800379c:	4b42      	ldr	r3, [pc, #264]	@ (80038a8 <SPI_WIFI_MspInit+0x168>)
 800379e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037a0:	f003 0310 	and.w	r3, r3, #16
 80037a4:	60fb      	str	r3, [r7, #12]
 80037a6:	68fb      	ldr	r3, [r7, #12]

  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 80037a8:	2200      	movs	r2, #0
 80037aa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80037ae:	483f      	ldr	r0, [pc, #252]	@ (80038ac <SPI_WIFI_MspInit+0x16c>)
 80037b0:	f001 fce4 	bl	800517c <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 80037b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80037b8:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80037ba:	2301      	movs	r3, #1
 80037bc:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80037be:	2300      	movs	r3, #0
 80037c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80037c2:	2300      	movs	r3, #0
 80037c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 80037c6:	f107 031c 	add.w	r3, r7, #28
 80037ca:	4619      	mov	r1, r3
 80037cc:	4837      	ldr	r0, [pc, #220]	@ (80038ac <SPI_WIFI_MspInit+0x16c>)
 80037ce:	f001 fa1f 	bl	8004c10 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 80037d2:	2302      	movs	r3, #2
 80037d4:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 80037d6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80037da:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80037dc:	2300      	movs	r3, #0
 80037de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80037e0:	2300      	movs	r3, #0
 80037e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 80037e4:	f107 031c 	add.w	r3, r7, #28
 80037e8:	4619      	mov	r1, r3
 80037ea:	4831      	ldr	r0, [pc, #196]	@ (80038b0 <SPI_WIFI_MspInit+0x170>)
 80037ec:	f001 fa10 	bl	8004c10 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 80037f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037f4:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80037f6:	2301      	movs	r3, #1
 80037f8:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80037fa:	2300      	movs	r3, #0
 80037fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80037fe:	2300      	movs	r3, #0
 8003800:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 8003802:	2300      	movs	r3, #0
 8003804:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8003806:	f107 031c 	add.w	r3, r7, #28
 800380a:	4619      	mov	r1, r3
 800380c:	4828      	ldr	r0, [pc, #160]	@ (80038b0 <SPI_WIFI_MspInit+0x170>)
 800380e:	f001 f9ff 	bl	8004c10 <HAL_GPIO_Init>

  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8003812:	2201      	movs	r2, #1
 8003814:	2101      	movs	r1, #1
 8003816:	4826      	ldr	r0, [pc, #152]	@ (80038b0 <SPI_WIFI_MspInit+0x170>)
 8003818:	f001 fcb0 	bl	800517c <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 800381c:	2301      	movs	r3, #1
 800381e:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003820:	2301      	movs	r3, #1
 8003822:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003824:	2300      	movs	r3, #0
 8003826:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003828:	2301      	movs	r3, #1
 800382a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 800382c:	f107 031c 	add.w	r3, r7, #28
 8003830:	4619      	mov	r1, r3
 8003832:	481f      	ldr	r0, [pc, #124]	@ (80038b0 <SPI_WIFI_MspInit+0x170>)
 8003834:	f001 f9ec 	bl	8004c10 <HAL_GPIO_Init>

  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8003838:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800383c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800383e:	2302      	movs	r3, #2
 8003840:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003842:	2300      	movs	r3, #0
 8003844:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003846:	2301      	movs	r3, #1
 8003848:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800384a:	2306      	movs	r3, #6
 800384c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 800384e:	f107 031c 	add.w	r3, r7, #28
 8003852:	4619      	mov	r1, r3
 8003854:	4817      	ldr	r0, [pc, #92]	@ (80038b4 <SPI_WIFI_MspInit+0x174>)
 8003856:	f001 f9db 	bl	8004c10 <HAL_GPIO_Init>

  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 800385a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800385e:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003860:	2302      	movs	r3, #2
 8003862:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003864:	2300      	movs	r3, #0
 8003866:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003868:	2301      	movs	r3, #1
 800386a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800386c:	2306      	movs	r3, #6
 800386e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8003870:	f107 031c 	add.w	r3, r7, #28
 8003874:	4619      	mov	r1, r3
 8003876:	480f      	ldr	r0, [pc, #60]	@ (80038b4 <SPI_WIFI_MspInit+0x174>)
 8003878:	f001 f9ca 	bl	8004c10 <HAL_GPIO_Init>

  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 800387c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003880:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003882:	2302      	movs	r3, #2
 8003884:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8003886:	2301      	movs	r3, #1
 8003888:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800388a:	2301      	movs	r3, #1
 800388c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800388e:	2306      	movs	r3, #6
 8003890:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8003892:	f107 031c 	add.w	r3, r7, #28
 8003896:	4619      	mov	r1, r3
 8003898:	4806      	ldr	r0, [pc, #24]	@ (80038b4 <SPI_WIFI_MspInit+0x174>)
 800389a:	f001 f9b9 	bl	8004c10 <HAL_GPIO_Init>
}
 800389e:	bf00      	nop
 80038a0:	3730      	adds	r7, #48	@ 0x30
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	40021000 	.word	0x40021000
 80038ac:	48000400 	.word	0x48000400
 80038b0:	48001000 	.word	0x48001000
 80038b4:	48000800 	.word	0x48000800

080038b8 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	4603      	mov	r3, r0
 80038c0:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 80038c2:	2300      	movs	r3, #0
 80038c4:	73fb      	strb	r3, [r7, #15]

  if (mode == ES_WIFI_INIT)
 80038c6:	88fb      	ldrh	r3, [r7, #6]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d145      	bne.n	8003958 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 80038cc:	4b27      	ldr	r3, [pc, #156]	@ (800396c <SPI_WIFI_Init+0xb4>)
 80038ce:	4a28      	ldr	r2, [pc, #160]	@ (8003970 <SPI_WIFI_Init+0xb8>)
 80038d0:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 80038d2:	4826      	ldr	r0, [pc, #152]	@ (800396c <SPI_WIFI_Init+0xb4>)
 80038d4:	f7ff ff34 	bl	8003740 <SPI_WIFI_MspInit>

    hspi.Init.Mode              = SPI_MODE_MASTER;
 80038d8:	4b24      	ldr	r3, [pc, #144]	@ (800396c <SPI_WIFI_Init+0xb4>)
 80038da:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80038de:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 80038e0:	4b22      	ldr	r3, [pc, #136]	@ (800396c <SPI_WIFI_Init+0xb4>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 80038e6:	4b21      	ldr	r3, [pc, #132]	@ (800396c <SPI_WIFI_Init+0xb4>)
 80038e8:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 80038ec:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 80038ee:	4b1f      	ldr	r3, [pc, #124]	@ (800396c <SPI_WIFI_Init+0xb4>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 80038f4:	4b1d      	ldr	r3, [pc, #116]	@ (800396c <SPI_WIFI_Init+0xb4>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 80038fa:	4b1c      	ldr	r3, [pc, #112]	@ (800396c <SPI_WIFI_Init+0xb4>)
 80038fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003900:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8003902:	4b1a      	ldr	r3, [pc, #104]	@ (800396c <SPI_WIFI_Init+0xb4>)
 8003904:	2210      	movs	r2, #16
 8003906:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8003908:	4b18      	ldr	r3, [pc, #96]	@ (800396c <SPI_WIFI_Init+0xb4>)
 800390a:	2200      	movs	r2, #0
 800390c:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 800390e:	4b17      	ldr	r3, [pc, #92]	@ (800396c <SPI_WIFI_Init+0xb4>)
 8003910:	2200      	movs	r2, #0
 8003912:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8003914:	4b15      	ldr	r3, [pc, #84]	@ (800396c <SPI_WIFI_Init+0xb4>)
 8003916:	2200      	movs	r2, #0
 8003918:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 800391a:	4b14      	ldr	r3, [pc, #80]	@ (800396c <SPI_WIFI_Init+0xb4>)
 800391c:	2200      	movs	r2, #0
 800391e:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8003920:	4812      	ldr	r0, [pc, #72]	@ (800396c <SPI_WIFI_Init+0xb4>)
 8003922:	f004 f837 	bl	8007994 <HAL_SPI_Init>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d002      	beq.n	8003932 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 800392c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003930:	e018      	b.n	8003964 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 8003932:	2200      	movs	r2, #0
 8003934:	2100      	movs	r1, #0
 8003936:	2007      	movs	r0, #7
 8003938:	f000 fff2 	bl	8004920 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 800393c:	2007      	movs	r0, #7
 800393e:	f001 f80b 	bl	8004958 <HAL_NVIC_EnableIRQ>

     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 8003942:	2200      	movs	r2, #0
 8003944:	2100      	movs	r1, #0
 8003946:	2033      	movs	r0, #51	@ 0x33
 8003948:	f000 ffea 	bl	8004920 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 800394c:	2033      	movs	r0, #51	@ 0x33
 800394e:	f001 f803 	bl	8004958 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(cmddata_rdy_rising_sem, 1);
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);
#endif /* WIFI_USE_CMSIS_OS */
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8003952:	200a      	movs	r0, #10
 8003954:	f000 fa08 	bl	8003d68 <SPI_WIFI_DelayUs>
  }

  rc = SPI_WIFI_ResetModule();
 8003958:	f000 f80c 	bl	8003974 <SPI_WIFI_ResetModule>
 800395c:	4603      	mov	r3, r0
 800395e:	73fb      	strb	r3, [r7, #15]

  return rc;
 8003960:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003964:	4618      	mov	r0, r3
 8003966:	3710      	adds	r7, #16
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}
 800396c:	20001074 	.word	0x20001074
 8003970:	40003c00 	.word	0x40003c00

08003974 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 800397a:	f000 fee9 	bl	8004750 <HAL_GetTick>
 800397e:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8003980:	2300      	movs	r3, #0
 8003982:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;

  WIFI_RESET_MODULE();
 8003984:	2200      	movs	r2, #0
 8003986:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800398a:	4835      	ldr	r0, [pc, #212]	@ (8003a60 <SPI_WIFI_ResetModule+0xec>)
 800398c:	f001 fbf6 	bl	800517c <HAL_GPIO_WritePin>
 8003990:	200a      	movs	r0, #10
 8003992:	f000 fee9 	bl	8004768 <HAL_Delay>
 8003996:	2201      	movs	r2, #1
 8003998:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800399c:	4830      	ldr	r0, [pc, #192]	@ (8003a60 <SPI_WIFI_ResetModule+0xec>)
 800399e:	f001 fbed 	bl	800517c <HAL_GPIO_WritePin>
 80039a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80039a6:	f000 fedf 	bl	8004768 <HAL_Delay>
  WIFI_ENABLE_NSS();
 80039aa:	2200      	movs	r2, #0
 80039ac:	2101      	movs	r1, #1
 80039ae:	482c      	ldr	r0, [pc, #176]	@ (8003a60 <SPI_WIFI_ResetModule+0xec>)
 80039b0:	f001 fbe4 	bl	800517c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80039b4:	200f      	movs	r0, #15
 80039b6:	f000 f9d7 	bl	8003d68 <SPI_WIFI_DelayUs>

  while (WIFI_IS_CMDDATA_READY())
 80039ba:	e02b      	b.n	8003a14 <SPI_WIFI_ResetModule+0xa0>
  {
    if (count > 4)
 80039bc:	7bfb      	ldrb	r3, [r7, #15]
 80039be:	2b04      	cmp	r3, #4
 80039c0:	d907      	bls.n	80039d2 <SPI_WIFI_ResetModule+0x5e>
    {
      WIFI_DISABLE_NSS();
 80039c2:	2201      	movs	r2, #1
 80039c4:	2101      	movs	r1, #1
 80039c6:	4826      	ldr	r0, [pc, #152]	@ (8003a60 <SPI_WIFI_ResetModule+0xec>)
 80039c8:	f001 fbd8 	bl	800517c <HAL_GPIO_WritePin>
      return -1;
 80039cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80039d0:	e042      	b.n	8003a58 <SPI_WIFI_ResetModule+0xe4>
    }
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 80039d2:	7bfb      	ldrb	r3, [r7, #15]
 80039d4:	463a      	mov	r2, r7
 80039d6:	18d1      	adds	r1, r2, r3
 80039d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80039dc:	2201      	movs	r2, #1
 80039de:	4821      	ldr	r0, [pc, #132]	@ (8003a64 <SPI_WIFI_ResetModule+0xf0>)
 80039e0:	f004 f8a3 	bl	8007b2a <HAL_SPI_Receive>
 80039e4:	4603      	mov	r3, r0
 80039e6:	71fb      	strb	r3, [r7, #7]
    count += 2;
 80039e8:	7bfb      	ldrb	r3, [r7, #15]
 80039ea:	3302      	adds	r3, #2
 80039ec:	73fb      	strb	r3, [r7, #15]
    if (((HAL_GetTick() - tickstart) > 0xFFFF) || (Status != HAL_OK))
 80039ee:	f000 feaf 	bl	8004750 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039fc:	d202      	bcs.n	8003a04 <SPI_WIFI_ResetModule+0x90>
 80039fe:	79fb      	ldrb	r3, [r7, #7]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d007      	beq.n	8003a14 <SPI_WIFI_ResetModule+0xa0>
    {
      WIFI_DISABLE_NSS();
 8003a04:	2201      	movs	r2, #1
 8003a06:	2101      	movs	r1, #1
 8003a08:	4815      	ldr	r0, [pc, #84]	@ (8003a60 <SPI_WIFI_ResetModule+0xec>)
 8003a0a:	f001 fbb7 	bl	800517c <HAL_GPIO_WritePin>
      return -1;
 8003a0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003a12:	e021      	b.n	8003a58 <SPI_WIFI_ResetModule+0xe4>
  while (WIFI_IS_CMDDATA_READY())
 8003a14:	2102      	movs	r1, #2
 8003a16:	4812      	ldr	r0, [pc, #72]	@ (8003a60 <SPI_WIFI_ResetModule+0xec>)
 8003a18:	f001 fb98 	bl	800514c <HAL_GPIO_ReadPin>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d0cc      	beq.n	80039bc <SPI_WIFI_ResetModule+0x48>
    }
  }

  WIFI_DISABLE_NSS();
 8003a22:	2201      	movs	r2, #1
 8003a24:	2101      	movs	r1, #1
 8003a26:	480e      	ldr	r0, [pc, #56]	@ (8003a60 <SPI_WIFI_ResetModule+0xec>)
 8003a28:	f001 fba8 	bl	800517c <HAL_GPIO_WritePin>

  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 8003a2c:	783b      	ldrb	r3, [r7, #0]
 8003a2e:	2b15      	cmp	r3, #21
 8003a30:	d10e      	bne.n	8003a50 <SPI_WIFI_ResetModule+0xdc>
 8003a32:	787b      	ldrb	r3, [r7, #1]
 8003a34:	2b15      	cmp	r3, #21
 8003a36:	d10b      	bne.n	8003a50 <SPI_WIFI_ResetModule+0xdc>
 8003a38:	78bb      	ldrb	r3, [r7, #2]
 8003a3a:	2b0d      	cmp	r3, #13
 8003a3c:	d108      	bne.n	8003a50 <SPI_WIFI_ResetModule+0xdc>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 8003a3e:	78fb      	ldrb	r3, [r7, #3]
  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 8003a40:	2b0a      	cmp	r3, #10
 8003a42:	d105      	bne.n	8003a50 <SPI_WIFI_ResetModule+0xdc>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 8003a44:	793b      	ldrb	r3, [r7, #4]
 8003a46:	2b3e      	cmp	r3, #62	@ 0x3e
 8003a48:	d102      	bne.n	8003a50 <SPI_WIFI_ResetModule+0xdc>
 8003a4a:	797b      	ldrb	r3, [r7, #5]
 8003a4c:	2b20      	cmp	r3, #32
 8003a4e:	d002      	beq.n	8003a56 <SPI_WIFI_ResetModule+0xe2>
  {
    return -1;
 8003a50:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003a54:	e000      	b.n	8003a58 <SPI_WIFI_ResetModule+0xe4>
  }
  return 0;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	48001000 	.word	0x48001000
 8003a64:	20001074 	.word	0x20001074

08003a68 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval 0
  */
int8_t SPI_WIFI_DeInit(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8003a6c:	4802      	ldr	r0, [pc, #8]	@ (8003a78 <SPI_WIFI_DeInit+0x10>)
 8003a6e:	f004 f834 	bl	8007ada <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif /* WIFI_USE_CMSIS_OS */
  return 0;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	20001074 	.word	0x20001074

08003a7c <wait_cmddata_rdy_high>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */
static int wait_cmddata_rdy_high(int timeout)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8003a84:	f000 fe64 	bl	8004750 <HAL_GetTick>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY() == 0)
 8003a8c:	e00a      	b.n	8003aa4 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003a8e:	f000 fe5f 	bl	8004750 <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	1ad2      	subs	r2, r2, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d902      	bls.n	8003aa4 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8003a9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003aa2:	e007      	b.n	8003ab4 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY() == 0)
 8003aa4:	2102      	movs	r1, #2
 8003aa6:	4805      	ldr	r0, [pc, #20]	@ (8003abc <wait_cmddata_rdy_high+0x40>)
 8003aa8:	f001 fb50 	bl	800514c <HAL_GPIO_ReadPin>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d1ed      	bne.n	8003a8e <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	48001000 	.word	0x48001000

08003ac0 <wait_cmddata_rdy_rising_event>:


static int wait_cmddata_rdy_rising_event(int timeout)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003ac8:	f000 fe42 	bl	8004750 <HAL_GetTick>
 8003acc:	4603      	mov	r3, r0
 8003ace:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event == 1)
 8003ad0:	e00a      	b.n	8003ae8 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003ad2:	f000 fe3d 	bl	8004750 <HAL_GetTick>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	1ad2      	subs	r2, r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d902      	bls.n	8003ae8 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8003ae2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003ae6:	e004      	b.n	8003af2 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event == 1)
 8003ae8:	4b04      	ldr	r3, [pc, #16]	@ (8003afc <wait_cmddata_rdy_rising_event+0x3c>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d0f0      	beq.n	8003ad2 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8003af0:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3710      	adds	r7, #16
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	200010e0 	.word	0x200010e0

08003b00 <wait_spi_rx_event>:


static int wait_spi_rx_event(int timeout)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003b08:	f000 fe22 	bl	8004750 <HAL_GetTick>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event == 1)
 8003b10:	e00a      	b.n	8003b28 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003b12:	f000 fe1d 	bl	8004750 <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	1ad2      	subs	r2, r2, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d902      	bls.n	8003b28 <wait_spi_rx_event+0x28>
    {
      return -1;
 8003b22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b26:	e004      	b.n	8003b32 <wait_spi_rx_event+0x32>
  while (spi_rx_event == 1)
 8003b28:	4b04      	ldr	r3, [pc, #16]	@ (8003b3c <wait_spi_rx_event+0x3c>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d0f0      	beq.n	8003b12 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8003b30:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3710      	adds	r7, #16
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	200010d8 	.word	0x200010d8

08003b40 <wait_spi_tx_event>:


static int wait_spi_tx_event(int timeout)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003b48:	f000 fe02 	bl	8004750 <HAL_GetTick>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event == 1)
 8003b50:	e00a      	b.n	8003b68 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003b52:	f000 fdfd 	bl	8004750 <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	1ad2      	subs	r2, r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d902      	bls.n	8003b68 <wait_spi_tx_event+0x28>
    {
      return -1;
 8003b62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b66:	e004      	b.n	8003b72 <wait_spi_tx_event+0x32>
  while (spi_tx_event == 1)
 8003b68:	4b04      	ldr	r3, [pc, #16]	@ (8003b7c <wait_spi_tx_event+0x3c>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d0f0      	beq.n	8003b52 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8003b70:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3710      	adds	r7, #16
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	200010dc 	.word	0x200010dc

08003b80 <SPI_WIFI_ReceiveData>:


int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	460b      	mov	r3, r1
 8003b8a:	607a      	str	r2, [r7, #4]
 8003b8c:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];

  WIFI_DISABLE_NSS();
 8003b92:	2201      	movs	r2, #1
 8003b94:	2101      	movs	r1, #1
 8003b96:	4834      	ldr	r0, [pc, #208]	@ (8003c68 <SPI_WIFI_ReceiveData+0xe8>)
 8003b98:	f001 faf0 	bl	800517c <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8003b9c:	2003      	movs	r0, #3
 8003b9e:	f000 f8e3 	bl	8003d68 <SPI_WIFI_DelayUs>

  if (wait_cmddata_rdy_rising_event(timeout) < 0)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f7ff ff8b 	bl	8003ac0 <wait_cmddata_rdy_rising_event>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	da02      	bge.n	8003bb6 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8003bb0:	f06f 0302 	mvn.w	r3, #2
 8003bb4:	e054      	b.n	8003c60 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	2101      	movs	r1, #1
 8003bba:	482b      	ldr	r0, [pc, #172]	@ (8003c68 <SPI_WIFI_ReceiveData+0xe8>)
 8003bbc:	f001 fade 	bl	800517c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003bc0:	200f      	movs	r0, #15
 8003bc2:	f000 f8d1 	bl	8003d68 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8003bc6:	e03d      	b.n	8003c44 <SPI_WIFI_ReceiveData+0xc4>
  {
    if ((length < len) || (!len))
 8003bc8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003bcc:	897b      	ldrh	r3, [r7, #10]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	db02      	blt.n	8003bd8 <SPI_WIFI_ReceiveData+0x58>
 8003bd2:	897b      	ldrh	r3, [r7, #10]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d13c      	bne.n	8003c52 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event = 1;
 8003bd8:	4b24      	ldr	r3, [pc, #144]	@ (8003c6c <SPI_WIFI_ReceiveData+0xec>)
 8003bda:	2201      	movs	r2, #1
 8003bdc:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8003bde:	f107 0314 	add.w	r3, r7, #20
 8003be2:	2201      	movs	r2, #1
 8003be4:	4619      	mov	r1, r3
 8003be6:	4822      	ldr	r0, [pc, #136]	@ (8003c70 <SPI_WIFI_ReceiveData+0xf0>)
 8003be8:	f004 fb7e 	bl	80082e8 <HAL_SPI_Receive_IT>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d007      	beq.n	8003c02 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	481c      	ldr	r0, [pc, #112]	@ (8003c68 <SPI_WIFI_ReceiveData+0xe8>)
 8003bf8:	f001 fac0 	bl	800517c <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8003bfc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003c00:	e02e      	b.n	8003c60 <SPI_WIFI_ReceiveData+0xe0>
      }

      wait_spi_rx_event(timeout);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7ff ff7b 	bl	8003b00 <wait_spi_rx_event>

      pData[0] = tmp[0];
 8003c0a:	7d3a      	ldrb	r2, [r7, #20]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	3301      	adds	r3, #1
 8003c14:	7d7a      	ldrb	r2, [r7, #21]
 8003c16:	701a      	strb	r2, [r3, #0]
      length += 2;
 8003c18:	8afb      	ldrh	r3, [r7, #22]
 8003c1a:	3302      	adds	r3, #2
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	3302      	adds	r3, #2
 8003c24:	60fb      	str	r3, [r7, #12]

      if (length >= ES_WIFI_DATA_SIZE) {
 8003c26:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003c2a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003c2e:	db09      	blt.n	8003c44 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8003c30:	2201      	movs	r2, #1
 8003c32:	2101      	movs	r1, #1
 8003c34:	480c      	ldr	r0, [pc, #48]	@ (8003c68 <SPI_WIFI_ReceiveData+0xe8>)
 8003c36:	f001 faa1 	bl	800517c <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 8003c3a:	f7ff fe9b 	bl	8003974 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8003c3e:	f06f 0303 	mvn.w	r3, #3
 8003c42:	e00d      	b.n	8003c60 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8003c44:	2102      	movs	r1, #2
 8003c46:	4808      	ldr	r0, [pc, #32]	@ (8003c68 <SPI_WIFI_ReceiveData+0xe8>)
 8003c48:	f001 fa80 	bl	800514c <HAL_GPIO_ReadPin>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d0ba      	beq.n	8003bc8 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8003c52:	2201      	movs	r2, #1
 8003c54:	2101      	movs	r1, #1
 8003c56:	4804      	ldr	r0, [pc, #16]	@ (8003c68 <SPI_WIFI_ReceiveData+0xe8>)
 8003c58:	f001 fa90 	bl	800517c <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8003c5c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3718      	adds	r7, #24
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	48001000 	.word	0x48001000
 8003c6c:	200010d8 	.word	0x200010d8
 8003c70:	20001074 	.word	0x20001074

08003c74 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData(const uint8_t *pdata, uint16_t len, uint32_t timeout)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	607a      	str	r2, [r7, #4]
 8003c80:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];

  if (wait_cmddata_rdy_high(timeout) < 0)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7ff fef9 	bl	8003a7c <wait_cmddata_rdy_high>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	da02      	bge.n	8003c96 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8003c90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003c94:	e04f      	b.n	8003d36 <SPI_WIFI_SendData+0xc2>
  }

  /* arm to detect rising event */
  cmddata_rdy_rising_event = 1;
 8003c96:	4b2a      	ldr	r3, [pc, #168]	@ (8003d40 <SPI_WIFI_SendData+0xcc>)
 8003c98:	2201      	movs	r2, #1
 8003c9a:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	2101      	movs	r1, #1
 8003ca0:	4828      	ldr	r0, [pc, #160]	@ (8003d44 <SPI_WIFI_SendData+0xd0>)
 8003ca2:	f001 fa6b 	bl	800517c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003ca6:	200f      	movs	r0, #15
 8003ca8:	f000 f85e 	bl	8003d68 <SPI_WIFI_DelayUs>
  if (len > 1)
 8003cac:	897b      	ldrh	r3, [r7, #10]
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d919      	bls.n	8003ce6 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event = 1;
 8003cb2:	4b25      	ldr	r3, [pc, #148]	@ (8003d48 <SPI_WIFI_SendData+0xd4>)
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len / 2) != HAL_OK)
 8003cb8:	897b      	ldrh	r3, [r7, #10]
 8003cba:	085b      	lsrs	r3, r3, #1
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	68f9      	ldr	r1, [r7, #12]
 8003cc2:	4822      	ldr	r0, [pc, #136]	@ (8003d4c <SPI_WIFI_SendData+0xd8>)
 8003cc4:	f004 fa88 	bl	80081d8 <HAL_SPI_Transmit_IT>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d007      	beq.n	8003cde <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 8003cce:	2201      	movs	r2, #1
 8003cd0:	2101      	movs	r1, #1
 8003cd2:	481c      	ldr	r0, [pc, #112]	@ (8003d44 <SPI_WIFI_SendData+0xd0>)
 8003cd4:	f001 fa52 	bl	800517c <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8003cd8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003cdc:	e02b      	b.n	8003d36 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7ff ff2d 	bl	8003b40 <wait_spi_tx_event>
  }

  if (len & 1)
 8003ce6:	897b      	ldrh	r3, [r7, #10]
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d020      	beq.n	8003d32 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len - 1];
 8003cf0:	897b      	ldrh	r3, [r7, #10]
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 8003cfc:	230a      	movs	r3, #10
 8003cfe:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8003d00:	4b11      	ldr	r3, [pc, #68]	@ (8003d48 <SPI_WIFI_SendData+0xd4>)
 8003d02:	2201      	movs	r2, #1
 8003d04:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 8003d06:	f107 0314 	add.w	r3, r7, #20
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	480f      	ldr	r0, [pc, #60]	@ (8003d4c <SPI_WIFI_SendData+0xd8>)
 8003d10:	f004 fa62 	bl	80081d8 <HAL_SPI_Transmit_IT>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d007      	beq.n	8003d2a <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	4809      	ldr	r0, [pc, #36]	@ (8003d44 <SPI_WIFI_SendData+0xd0>)
 8003d20:	f001 fa2c 	bl	800517c <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8003d24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003d28:	e005      	b.n	8003d36 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff ff07 	bl	8003b40 <wait_spi_tx_event>
  }
  return len;
 8003d32:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3718      	adds	r7, #24
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	200010e0 	.word	0x200010e0
 8003d44:	48001000 	.word	0x48001000
 8003d48:	200010dc 	.word	0x200010dc
 8003d4c:	20001074 	.word	0x20001074

08003d50 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b082      	sub	sp, #8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 fd05 	bl	8004768 <HAL_Delay>
}
 8003d5e:	bf00      	nop
 8003d60:	3708      	adds	r7, #8
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
	...

08003d68 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b086      	sub	sp, #24
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8003d70:	2300      	movs	r3, #0
 8003d72:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8003d74:	2300      	movs	r3, #0
 8003d76:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0)
 8003d78:	4b20      	ldr	r3, [pc, #128]	@ (8003dfc <SPI_WIFI_DelayUs+0x94>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d122      	bne.n	8003dc6 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock / 1000UL);
 8003d80:	4b1f      	ldr	r3, [pc, #124]	@ (8003e00 <SPI_WIFI_DelayUs+0x98>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a1f      	ldr	r2, [pc, #124]	@ (8003e04 <SPI_WIFI_DelayUs+0x9c>)
 8003d86:	fba2 2303 	umull	r2, r3, r2, r3
 8003d8a:	099b      	lsrs	r3, r3, #6
 8003d8c:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 8003d96:	f000 fcdb 	bl	8004750 <HAL_GetTick>
 8003d9a:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8003d9c:	e002      	b.n	8003da4 <SPI_WIFI_DelayUs+0x3c>
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	3b01      	subs	r3, #1
 8003da2:	60bb      	str	r3, [r7, #8]
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1f9      	bne.n	8003d9e <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick() - t;
 8003daa:	f000 fcd1 	bl	8004750 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	4a11      	ldr	r2, [pc, #68]	@ (8003dfc <SPI_WIFI_DelayUs+0x94>)
 8003db6:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 8003db8:	4b10      	ldr	r3, [pc, #64]	@ (8003dfc <SPI_WIFI_DelayUs+0x94>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d102      	bne.n	8003dc6 <SPI_WIFI_DelayUs+0x5e>
 8003dc0:	4b0e      	ldr	r3, [pc, #56]	@ (8003dfc <SPI_WIFI_DelayUs+0x94>)
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 8003dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003e00 <SPI_WIFI_DelayUs+0x98>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a0f      	ldr	r2, [pc, #60]	@ (8003e08 <SPI_WIFI_DelayUs+0xa0>)
 8003dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd0:	0c9a      	lsrs	r2, r3, #18
 8003dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8003dfc <SPI_WIFI_DelayUs+0x94>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dda:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	fb02 f303 	mul.w	r3, r2, r3
 8003de4:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 8003de6:	e002      	b.n	8003dee <SPI_WIFI_DelayUs+0x86>
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	3b01      	subs	r3, #1
 8003dec:	60bb      	str	r3, [r7, #8]
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d1f9      	bne.n	8003de8 <SPI_WIFI_DelayUs+0x80>
  return;
 8003df4:	bf00      	nop
}
 8003df6:	3718      	adds	r7, #24
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	200010e4 	.word	0x200010e4
 8003e00:	20000000 	.word	0x20000000
 8003e04:	10624dd3 	.word	0x10624dd3
 8003e08:	431bde83 	.word	0x431bde83

08003e0c <HAL_SPI_RxCpltCallback>:
  *               the configuration information for the SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8003e14:	4b06      	ldr	r3, [pc, #24]	@ (8003e30 <HAL_SPI_RxCpltCallback+0x24>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d002      	beq.n	8003e22 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8003e1c:	4b04      	ldr	r3, [pc, #16]	@ (8003e30 <HAL_SPI_RxCpltCallback+0x24>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	601a      	str	r2, [r3, #0]
  }
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop
 8003e30:	200010d8 	.word	0x200010d8

08003e34 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8003e3c:	4b06      	ldr	r3, [pc, #24]	@ (8003e58 <HAL_SPI_TxCpltCallback+0x24>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d002      	beq.n	8003e4a <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8003e44:	4b04      	ldr	r3, [pc, #16]	@ (8003e58 <HAL_SPI_TxCpltCallback+0x24>)
 8003e46:	2200      	movs	r2, #0
 8003e48:	601a      	str	r2, [r3, #0]
  }
}
 8003e4a:	bf00      	nop
 8003e4c:	370c      	adds	r7, #12
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
 8003e56:	bf00      	nop
 8003e58:	200010dc 	.word	0x200010dc

08003e5c <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for CMDDATARDY input signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event == 1)
 8003e60:	4b05      	ldr	r3, [pc, #20]	@ (8003e78 <SPI_WIFI_ISR+0x1c>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d102      	bne.n	8003e6e <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 8003e68:	4b03      	ldr	r3, [pc, #12]	@ (8003e78 <SPI_WIFI_ISR+0x1c>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]
   }
}
 8003e6e:	bf00      	nop
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	200010e0 	.word	0x200010e0

08003e7c <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	71fb      	strb	r3, [r7, #7]

  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 8003e86:	4b0d      	ldr	r3, [pc, #52]	@ (8003ebc <WIFI_Init+0x40>)
 8003e88:	9301      	str	r3, [sp, #4]
 8003e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec0 <WIFI_Init+0x44>)
 8003e8c:	9300      	str	r3, [sp, #0]
 8003e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec4 <WIFI_Init+0x48>)
 8003e90:	4a0d      	ldr	r2, [pc, #52]	@ (8003ec8 <WIFI_Init+0x4c>)
 8003e92:	490e      	ldr	r1, [pc, #56]	@ (8003ecc <WIFI_Init+0x50>)
 8003e94:	480e      	ldr	r0, [pc, #56]	@ (8003ed0 <WIFI_Init+0x54>)
 8003e96:	f7fe ff09 	bl	8002cac <ES_WIFI_RegisterBusIO>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d107      	bne.n	8003eb0 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8003ea0:	480b      	ldr	r0, [pc, #44]	@ (8003ed0 <WIFI_Init+0x54>)
 8003ea2:	f7fe fecf 	bl	8002c44 <ES_WIFI_Init>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d101      	bne.n	8003eb0 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8003eac:	2300      	movs	r3, #0
 8003eae:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8003eb0:	79fb      	ldrb	r3, [r7, #7]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	08003b81 	.word	0x08003b81
 8003ec0:	08003c75 	.word	0x08003c75
 8003ec4:	08003d51 	.word	0x08003d51
 8003ec8:	08003a69 	.word	0x08003a69
 8003ecc:	080038b9 	.word	0x080038b9
 8003ed0:	200010e8 	.word	0x200010e8

08003ed4 <WIFI_Connect>:
  * @param  Password : Password string
  * @param  ecn : Encryption type
  * @retval Operation status
  */
WIFI_Status_t WIFI_Connect(const char* SSID, const char* Password, WIFI_Ecn_t ecn)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b086      	sub	sp, #24
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	4613      	mov	r3, r2
 8003ee0:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 8003ee6:	79fb      	ldrb	r3, [r7, #7]
 8003ee8:	68ba      	ldr	r2, [r7, #8]
 8003eea:	68f9      	ldr	r1, [r7, #12]
 8003eec:	4809      	ldr	r0, [pc, #36]	@ (8003f14 <WIFI_Connect+0x40>)
 8003eee:	f7fe ff11 	bl	8002d14 <ES_WIFI_Connect>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d107      	bne.n	8003f08 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8003ef8:	4806      	ldr	r0, [pc, #24]	@ (8003f14 <WIFI_Connect+0x40>)
 8003efa:	f7fe ffb3 	bl	8002e64 <ES_WIFI_GetNetworkSettings>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d101      	bne.n	8003f08 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8003f04:	2300      	movs	r3, #0
 8003f06:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8003f08:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3718      	adds	r7, #24
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	200010e8 	.word	0x200010e8

08003f18 <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t *mac, uint8_t MacLength)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	460b      	mov	r3, r1
 8003f22:	70fb      	strb	r3, [r7, #3]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	73fb      	strb	r3, [r7, #15]

  if ((mac != NULL) && (0 < MacLength))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00d      	beq.n	8003f4a <WIFI_GetMAC_Address+0x32>
 8003f2e:	78fb      	ldrb	r3, [r7, #3]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d00a      	beq.n	8003f4a <WIFI_GetMAC_Address+0x32>
  {
    if(ES_WIFI_GetMACAddress(&EsWifiObj, mac, MacLength) == ES_WIFI_STATUS_OK)
 8003f34:	78fb      	ldrb	r3, [r7, #3]
 8003f36:	461a      	mov	r2, r3
 8003f38:	6879      	ldr	r1, [r7, #4]
 8003f3a:	4806      	ldr	r0, [pc, #24]	@ (8003f54 <WIFI_GetMAC_Address+0x3c>)
 8003f3c:	f7fe ffbc 	bl	8002eb8 <ES_WIFI_GetMACAddress>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <WIFI_GetMAC_Address+0x32>
    {
      ret = WIFI_STATUS_OK;
 8003f46:	2300      	movs	r3, #0
 8003f48:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8003f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3710      	adds	r7, #16
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	200010e8 	.word	0x200010e8

08003f58 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address(uint8_t *ipaddr, uint8_t IpAddrLength)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	460b      	mov	r3, r1
 8003f62:	70fb      	strb	r3, [r7, #3]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	73fb      	strb	r3, [r7, #15]

  if ((ipaddr != NULL) && (4 <= IpAddrLength))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d010      	beq.n	8003f90 <WIFI_GetIP_Address+0x38>
 8003f6e:	78fb      	ldrb	r3, [r7, #3]
 8003f70:	2b03      	cmp	r3, #3
 8003f72:	d90d      	bls.n	8003f90 <WIFI_GetIP_Address+0x38>
  {
    if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8003f74:	4809      	ldr	r0, [pc, #36]	@ (8003f9c <WIFI_GetIP_Address+0x44>)
 8003f76:	f7fe ff45 	bl	8002e04 <ES_WIFI_IsConnected>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d107      	bne.n	8003f90 <WIFI_GetIP_Address+0x38>
    {
      memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8003f80:	4b06      	ldr	r3, [pc, #24]	@ (8003f9c <WIFI_GetIP_Address+0x44>)
 8003f82:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 8003f86:	461a      	mov	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	601a      	str	r2, [r3, #0]
      ret = WIFI_STATUS_OK;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8003f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	200010e8 	.word	0x200010e8

08003fa0 <WIFI_StartServer>:
  * @param  port : Remote port
  * @retval Operation status
  */
WIFI_Status_t WIFI_StartServer(uint32_t socket, WIFI_Protocol_t protocol, uint16_t backlog ,const char *name,
                               uint16_t port)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b08a      	sub	sp, #40	@ 0x28
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	607b      	str	r3, [r7, #4]
 8003faa:	460b      	mov	r3, r1
 8003fac:	72fb      	strb	r3, [r7, #11]
 8003fae:	4613      	mov	r3, r2
 8003fb0:	813b      	strh	r3, [r7, #8]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;

  conn.Number = (uint8_t)socket;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	747b      	strb	r3, [r7, #17]
  conn.LocalPort = port;
 8003fbe:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003fc0:	82bb      	strh	r3, [r7, #20]
  conn.Type = (protocol == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8003fc2:	7afb      	ldrb	r3, [r7, #11]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	bf14      	ite	ne
 8003fc8:	2301      	movne	r3, #1
 8003fca:	2300      	moveq	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	743b      	strb	r3, [r7, #16]
  conn.Backlog = backlog;
 8003fd0:	893b      	ldrh	r3, [r7, #8]
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	f887 3020 	strb.w	r3, [r7, #32]

  if(ES_WIFI_StartServerSingleConn(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8003fd8:	f107 0310 	add.w	r3, r7, #16
 8003fdc:	4619      	mov	r1, r3
 8003fde:	4807      	ldr	r0, [pc, #28]	@ (8003ffc <WIFI_StartServer+0x5c>)
 8003fe0:	f7fe ffa0 	bl	8002f24 <ES_WIFI_StartServerSingleConn>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d102      	bne.n	8003ff0 <WIFI_StartServer+0x50>
  {
    ret = WIFI_STATUS_OK;
 8003fea:	2300      	movs	r3, #0
 8003fec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 8003ff0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3728      	adds	r7, #40	@ 0x28
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	200010e8 	.word	0x200010e8

08004000 <WIFI_WaitServerConnection>:
  * @param  socket : socket
  * @retval Operation status
  */
WIFI_Status_t WIFI_WaitServerConnection(uint32_t socket,uint32_t Timeout,
                                        uint8_t *RemoteIp, uint8_t RemoteIpAddrLength, uint16_t *RemotePort)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b08a      	sub	sp, #40	@ 0x28
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	607a      	str	r2, [r7, #4]
 800400c:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Conn_t conn;
  ES_WIFI_Status_t ret;

  conn.Number = (uint8_t)socket;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	b2db      	uxtb	r3, r3
 8004012:	747b      	strb	r3, [r7, #17]

  ret = ES_WIFI_WaitServerConnection(&EsWifiObj,Timeout,&conn);
 8004014:	f107 0310 	add.w	r3, r7, #16
 8004018:	461a      	mov	r2, r3
 800401a:	68b9      	ldr	r1, [r7, #8]
 800401c:	481c      	ldr	r0, [pc, #112]	@ (8004090 <WIFI_WaitServerConnection+0x90>)
 800401e:	f7ff f82d 	bl	800307c <ES_WIFI_WaitServerConnection>
 8004022:	4603      	mov	r3, r0
 8004024:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ES_WIFI_STATUS_OK == ret)
 8004028:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800402c:	2b00      	cmp	r3, #0
 800402e:	d112      	bne.n	8004056 <WIFI_WaitServerConnection+0x56>
  {
    if (RemotePort)
 8004030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004032:	2b00      	cmp	r3, #0
 8004034:	d002      	beq.n	800403c <WIFI_WaitServerConnection+0x3c>
    {
      *RemotePort = conn.RemotePort;
 8004036:	8a7a      	ldrh	r2, [r7, #18]
 8004038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800403a:	801a      	strh	r2, [r3, #0]
    }
    if ((RemoteIp != NULL) && (4 <= RemoteIpAddrLength))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d007      	beq.n	8004052 <WIFI_WaitServerConnection+0x52>
 8004042:	78fb      	ldrb	r3, [r7, #3]
 8004044:	2b03      	cmp	r3, #3
 8004046:	d904      	bls.n	8004052 <WIFI_WaitServerConnection+0x52>
    {
      memcpy(RemoteIp, conn.RemoteIP, 4);
 8004048:	f8d7 3016 	ldr.w	r3, [r7, #22]
 800404c:	461a      	mov	r2, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	601a      	str	r2, [r3, #0]
    }
    return  WIFI_STATUS_OK;
 8004052:	2300      	movs	r3, #0
 8004054:	e017      	b.n	8004086 <WIFI_WaitServerConnection+0x86>
  }

  if (ES_WIFI_STATUS_TIMEOUT == ret)
 8004056:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800405a:	2b03      	cmp	r3, #3
 800405c:	d112      	bne.n	8004084 <WIFI_WaitServerConnection+0x84>
  {
    if (RemotePort)
 800405e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004060:	2b00      	cmp	r3, #0
 8004062:	d002      	beq.n	800406a <WIFI_WaitServerConnection+0x6a>
    {
      *RemotePort = 0;
 8004064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004066:	2200      	movs	r2, #0
 8004068:	801a      	strh	r2, [r3, #0]
    }
    if ((RemoteIp != NULL) && (4 <= RemoteIpAddrLength))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d007      	beq.n	8004080 <WIFI_WaitServerConnection+0x80>
 8004070:	78fb      	ldrb	r3, [r7, #3]
 8004072:	2b03      	cmp	r3, #3
 8004074:	d904      	bls.n	8004080 <WIFI_WaitServerConnection+0x80>
    {
      memset(RemoteIp, 0, 4);
 8004076:	2204      	movs	r2, #4
 8004078:	2100      	movs	r1, #0
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f00a fa9e 	bl	800e5bc <memset>
    }
    return  WIFI_STATUS_TIMEOUT;
 8004080:	2305      	movs	r3, #5
 8004082:	e000      	b.n	8004086 <WIFI_WaitServerConnection+0x86>
  }

  return WIFI_STATUS_ERROR;
 8004084:	2301      	movs	r3, #1
}
 8004086:	4618      	mov	r0, r3
 8004088:	3728      	adds	r7, #40	@ 0x28
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	200010e8 	.word	0x200010e8

08004094 <WIFI_CloseServerConnection>:
  * @brief  Close current connection from a client  to the server
  * @param  socket : socket
  * @retval Operation status
  */
WIFI_Status_t WIFI_CloseServerConnection(uint32_t socket)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	73fb      	strb	r3, [r7, #15]

  if (ES_WIFI_STATUS_OK == ES_WIFI_CloseServerConnection(&EsWifiObj, (uint8_t)socket))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	4619      	mov	r1, r3
 80040a6:	4806      	ldr	r0, [pc, #24]	@ (80040c0 <WIFI_CloseServerConnection+0x2c>)
 80040a8:	f7ff f90c 	bl	80032c4 <ES_WIFI_CloseServerConnection>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d101      	bne.n	80040b6 <WIFI_CloseServerConnection+0x22>
  {
    ret = WIFI_STATUS_OK;
 80040b2:	2300      	movs	r3, #0
 80040b4:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 80040b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3710      	adds	r7, #16
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	200010e8 	.word	0x200010e8

080040c4 <WIFI_StopServer>:
  * @brief  Stop a server
  * @param  socket : socket
  * @retval Operation status
  */
WIFI_Status_t WIFI_StopServer(uint32_t socket)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	73fb      	strb	r3, [r7, #15]

  if(ES_WIFI_StopServerSingleConn(&EsWifiObj, (uint8_t)socket)== ES_WIFI_STATUS_OK)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	4619      	mov	r1, r3
 80040d6:	4806      	ldr	r0, [pc, #24]	@ (80040f0 <WIFI_StopServer+0x2c>)
 80040d8:	f7ff f954 	bl	8003384 <ES_WIFI_StopServerSingleConn>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d101      	bne.n	80040e6 <WIFI_StopServer+0x22>
  {
    ret = WIFI_STATUS_OK;
 80040e2:	2300      	movs	r3, #0
 80040e4:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 80040e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3710      	adds	r7, #16
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	200010e8 	.word	0x200010e8

080040f4 <WIFI_SendData>:
  * @param  Timeout : Socket write timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_SendData(uint32_t socket, const uint8_t *pdata, uint16_t Reqlen, uint16_t *SentDatalen,
                            uint32_t Timeout)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b088      	sub	sp, #32
 80040f8:	af02      	add	r7, sp, #8
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	603b      	str	r3, [r7, #0]
 8004100:	4613      	mov	r3, r2
 8004102:	80fb      	strh	r3, [r7, #6]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	75fb      	strb	r3, [r7, #23]

    if (ES_WIFI_SendData(&EsWifiObj, (uint8_t)socket, pdata, Reqlen, SentDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	b2d9      	uxtb	r1, r3
 800410c:	88fa      	ldrh	r2, [r7, #6]
 800410e:	6a3b      	ldr	r3, [r7, #32]
 8004110:	9301      	str	r3, [sp, #4]
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	9300      	str	r3, [sp, #0]
 8004116:	4613      	mov	r3, r2
 8004118:	68ba      	ldr	r2, [r7, #8]
 800411a:	4806      	ldr	r0, [pc, #24]	@ (8004134 <WIFI_SendData+0x40>)
 800411c:	f7ff f994 	bl	8003448 <ES_WIFI_SendData>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <WIFI_SendData+0x36>
    {
      ret = WIFI_STATUS_OK;
 8004126:	2300      	movs	r3, #0
 8004128:	75fb      	strb	r3, [r7, #23]
    }

  return ret;
 800412a:	7dfb      	ldrb	r3, [r7, #23]
}
 800412c:	4618      	mov	r0, r3
 800412e:	3718      	adds	r7, #24
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	200010e8 	.word	0x200010e8

08004138 <WIFI_ReceiveData>:
  * @param  Timeout : Socket read timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_ReceiveData(uint32_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *RcvDatalen,
                               uint32_t Timeout)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b088      	sub	sp, #32
 800413c:	af02      	add	r7, sp, #8
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	603b      	str	r3, [r7, #0]
 8004144:	4613      	mov	r3, r2
 8004146:	80fb      	strh	r3, [r7, #6]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_ReceiveData(&EsWifiObj, socket, pdata, Reqlen, RcvDatalen, Timeout) == ES_WIFI_STATUS_OK)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	b2d9      	uxtb	r1, r3
 8004150:	88fa      	ldrh	r2, [r7, #6]
 8004152:	6a3b      	ldr	r3, [r7, #32]
 8004154:	9301      	str	r3, [sp, #4]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	9300      	str	r3, [sp, #0]
 800415a:	4613      	mov	r3, r2
 800415c:	68ba      	ldr	r2, [r7, #8]
 800415e:	4806      	ldr	r0, [pc, #24]	@ (8004178 <WIFI_ReceiveData+0x40>)
 8004160:	f7ff fa2e 	bl	80035c0 <ES_WIFI_ReceiveData>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d101      	bne.n	800416e <WIFI_ReceiveData+0x36>
  {
    ret = WIFI_STATUS_OK;
 800416a:	2300      	movs	r3, #0
 800416c:	75fb      	strb	r3, [r7, #23]
  }
  return ret;
 800416e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004170:	4618      	mov	r0, r3
 8004172:	3718      	adds	r7, #24
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	200010e8 	.word	0x200010e8

0800417c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b08a      	sub	sp, #40	@ 0x28
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004184:	4b27      	ldr	r3, [pc, #156]	@ (8004224 <I2Cx_MspInit+0xa8>)
 8004186:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004188:	4a26      	ldr	r2, [pc, #152]	@ (8004224 <I2Cx_MspInit+0xa8>)
 800418a:	f043 0302 	orr.w	r3, r3, #2
 800418e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004190:	4b24      	ldr	r3, [pc, #144]	@ (8004224 <I2Cx_MspInit+0xa8>)
 8004192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004194:	f003 0302 	and.w	r3, r3, #2
 8004198:	613b      	str	r3, [r7, #16]
 800419a:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 800419c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80041a0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80041a2:	2312      	movs	r3, #18
 80041a4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80041a6:	2301      	movs	r3, #1
 80041a8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041aa:	2303      	movs	r3, #3
 80041ac:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80041ae:	2304      	movs	r3, #4
 80041b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80041b2:	f107 0314 	add.w	r3, r7, #20
 80041b6:	4619      	mov	r1, r3
 80041b8:	481b      	ldr	r0, [pc, #108]	@ (8004228 <I2Cx_MspInit+0xac>)
 80041ba:	f000 fd29 	bl	8004c10 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80041be:	f107 0314 	add.w	r3, r7, #20
 80041c2:	4619      	mov	r1, r3
 80041c4:	4818      	ldr	r0, [pc, #96]	@ (8004228 <I2Cx_MspInit+0xac>)
 80041c6:	f000 fd23 	bl	8004c10 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80041ca:	4b16      	ldr	r3, [pc, #88]	@ (8004224 <I2Cx_MspInit+0xa8>)
 80041cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ce:	4a15      	ldr	r2, [pc, #84]	@ (8004224 <I2Cx_MspInit+0xa8>)
 80041d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80041d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80041d6:	4b13      	ldr	r3, [pc, #76]	@ (8004224 <I2Cx_MspInit+0xa8>)
 80041d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041de:	60fb      	str	r3, [r7, #12]
 80041e0:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80041e2:	4b10      	ldr	r3, [pc, #64]	@ (8004224 <I2Cx_MspInit+0xa8>)
 80041e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e6:	4a0f      	ldr	r2, [pc, #60]	@ (8004224 <I2Cx_MspInit+0xa8>)
 80041e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80041ec:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80041ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004224 <I2Cx_MspInit+0xa8>)
 80041f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f2:	4a0c      	ldr	r2, [pc, #48]	@ (8004224 <I2Cx_MspInit+0xa8>)
 80041f4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80041f8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80041fa:	2200      	movs	r2, #0
 80041fc:	210f      	movs	r1, #15
 80041fe:	2021      	movs	r0, #33	@ 0x21
 8004200:	f000 fb8e 	bl	8004920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8004204:	2021      	movs	r0, #33	@ 0x21
 8004206:	f000 fba7 	bl	8004958 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800420a:	2200      	movs	r2, #0
 800420c:	210f      	movs	r1, #15
 800420e:	2022      	movs	r0, #34	@ 0x22
 8004210:	f000 fb86 	bl	8004920 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8004214:	2022      	movs	r0, #34	@ 0x22
 8004216:	f000 fb9f 	bl	8004958 <HAL_NVIC_EnableIRQ>
}
 800421a:	bf00      	nop
 800421c:	3728      	adds	r7, #40	@ 0x28
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	40021000 	.word	0x40021000
 8004228:	48000400 	.word	0x48000400

0800422c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a12      	ldr	r2, [pc, #72]	@ (8004280 <I2Cx_Init+0x54>)
 8004238:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a11      	ldr	r2, [pc, #68]	@ (8004284 <I2Cx_Init+0x58>)
 800423e:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2201      	movs	r2, #1
 800424a:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f7ff ff89 	bl	800417c <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 ffd0 	bl	8005210 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8004270:	2100      	movs	r1, #0
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f001 fd86 	bl	8005d84 <HAL_I2CEx_ConfigAnalogFilter>
}
 8004278:	bf00      	nop
 800427a:	3708      	adds	r7, #8
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	40005800 	.word	0x40005800
 8004284:	00702681 	.word	0x00702681

08004288 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b08a      	sub	sp, #40	@ 0x28
 800428c:	af04      	add	r7, sp, #16
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	4608      	mov	r0, r1
 8004292:	4611      	mov	r1, r2
 8004294:	461a      	mov	r2, r3
 8004296:	4603      	mov	r3, r0
 8004298:	72fb      	strb	r3, [r7, #11]
 800429a:	460b      	mov	r3, r1
 800429c:	813b      	strh	r3, [r7, #8]
 800429e:	4613      	mov	r3, r2
 80042a0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80042a2:	2300      	movs	r3, #0
 80042a4:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80042a6:	7afb      	ldrb	r3, [r7, #11]
 80042a8:	b299      	uxth	r1, r3
 80042aa:	88f8      	ldrh	r0, [r7, #6]
 80042ac:	893a      	ldrh	r2, [r7, #8]
 80042ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80042b2:	9302      	str	r3, [sp, #8]
 80042b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80042b6:	9301      	str	r3, [sp, #4]
 80042b8:	6a3b      	ldr	r3, [r7, #32]
 80042ba:	9300      	str	r3, [sp, #0]
 80042bc:	4603      	mov	r3, r0
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f001 f984 	bl	80055cc <HAL_I2C_Mem_Read>
 80042c4:	4603      	mov	r3, r0
 80042c6:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80042c8:	7dfb      	ldrb	r3, [r7, #23]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d004      	beq.n	80042d8 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80042ce:	7afb      	ldrb	r3, [r7, #11]
 80042d0:	4619      	mov	r1, r3
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	f000 f832 	bl	800433c <I2Cx_Error>
  }
  return status;
 80042d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3718      	adds	r7, #24
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80042e2:	b580      	push	{r7, lr}
 80042e4:	b08a      	sub	sp, #40	@ 0x28
 80042e6:	af04      	add	r7, sp, #16
 80042e8:	60f8      	str	r0, [r7, #12]
 80042ea:	4608      	mov	r0, r1
 80042ec:	4611      	mov	r1, r2
 80042ee:	461a      	mov	r2, r3
 80042f0:	4603      	mov	r3, r0
 80042f2:	72fb      	strb	r3, [r7, #11]
 80042f4:	460b      	mov	r3, r1
 80042f6:	813b      	strh	r3, [r7, #8]
 80042f8:	4613      	mov	r3, r2
 80042fa:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80042fc:	2300      	movs	r3, #0
 80042fe:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004300:	7afb      	ldrb	r3, [r7, #11]
 8004302:	b299      	uxth	r1, r3
 8004304:	88f8      	ldrh	r0, [r7, #6]
 8004306:	893a      	ldrh	r2, [r7, #8]
 8004308:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800430c:	9302      	str	r3, [sp, #8]
 800430e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004310:	9301      	str	r3, [sp, #4]
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	9300      	str	r3, [sp, #0]
 8004316:	4603      	mov	r3, r0
 8004318:	68f8      	ldr	r0, [r7, #12]
 800431a:	f001 f843 	bl	80053a4 <HAL_I2C_Mem_Write>
 800431e:	4603      	mov	r3, r0
 8004320:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004322:	7dfb      	ldrb	r3, [r7, #23]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d004      	beq.n	8004332 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004328:	7afb      	ldrb	r3, [r7, #11]
 800432a:	4619      	mov	r1, r3
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 f805 	bl	800433c <I2Cx_Error>
  }
  return status;
 8004332:	7dfb      	ldrb	r3, [r7, #23]
}
 8004334:	4618      	mov	r0, r3
 8004336:	3718      	adds	r7, #24
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}

0800433c <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	460b      	mov	r3, r1
 8004346:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f000 fffc 	bl	8005346 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f7ff ff6c 	bl	800422c <I2Cx_Init>
}
 8004354:	bf00      	nop
 8004356:	3708      	adds	r7, #8
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8004360:	4802      	ldr	r0, [pc, #8]	@ (800436c <SENSOR_IO_Init+0x10>)
 8004362:	f7ff ff63 	bl	800422c <I2Cx_Init>
}
 8004366:	bf00      	nop
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	200019e8 	.word	0x200019e8

08004370 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af02      	add	r7, sp, #8
 8004376:	4603      	mov	r3, r0
 8004378:	71fb      	strb	r3, [r7, #7]
 800437a:	460b      	mov	r3, r1
 800437c:	71bb      	strb	r3, [r7, #6]
 800437e:	4613      	mov	r3, r2
 8004380:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8004382:	79bb      	ldrb	r3, [r7, #6]
 8004384:	b29a      	uxth	r2, r3
 8004386:	79f9      	ldrb	r1, [r7, #7]
 8004388:	2301      	movs	r3, #1
 800438a:	9301      	str	r3, [sp, #4]
 800438c:	1d7b      	adds	r3, r7, #5
 800438e:	9300      	str	r3, [sp, #0]
 8004390:	2301      	movs	r3, #1
 8004392:	4803      	ldr	r0, [pc, #12]	@ (80043a0 <SENSOR_IO_Write+0x30>)
 8004394:	f7ff ffa5 	bl	80042e2 <I2Cx_WriteMultiple>
}
 8004398:	bf00      	nop
 800439a:	3708      	adds	r7, #8
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	200019e8 	.word	0x200019e8

080043a4 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b086      	sub	sp, #24
 80043a8:	af02      	add	r7, sp, #8
 80043aa:	4603      	mov	r3, r0
 80043ac:	460a      	mov	r2, r1
 80043ae:	71fb      	strb	r3, [r7, #7]
 80043b0:	4613      	mov	r3, r2
 80043b2:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80043b4:	2300      	movs	r3, #0
 80043b6:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80043b8:	79bb      	ldrb	r3, [r7, #6]
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	79f9      	ldrb	r1, [r7, #7]
 80043be:	2301      	movs	r3, #1
 80043c0:	9301      	str	r3, [sp, #4]
 80043c2:	f107 030f 	add.w	r3, r7, #15
 80043c6:	9300      	str	r3, [sp, #0]
 80043c8:	2301      	movs	r3, #1
 80043ca:	4804      	ldr	r0, [pc, #16]	@ (80043dc <SENSOR_IO_Read+0x38>)
 80043cc:	f7ff ff5c 	bl	8004288 <I2Cx_ReadMultiple>

  return read_value;
 80043d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3710      	adds	r7, #16
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	200019e8 	.word	0x200019e8

080043e0 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af02      	add	r7, sp, #8
 80043e6:	603a      	str	r2, [r7, #0]
 80043e8:	461a      	mov	r2, r3
 80043ea:	4603      	mov	r3, r0
 80043ec:	71fb      	strb	r3, [r7, #7]
 80043ee:	460b      	mov	r3, r1
 80043f0:	71bb      	strb	r3, [r7, #6]
 80043f2:	4613      	mov	r3, r2
 80043f4:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80043f6:	79bb      	ldrb	r3, [r7, #6]
 80043f8:	b29a      	uxth	r2, r3
 80043fa:	79f9      	ldrb	r1, [r7, #7]
 80043fc:	88bb      	ldrh	r3, [r7, #4]
 80043fe:	9301      	str	r3, [sp, #4]
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	9300      	str	r3, [sp, #0]
 8004404:	2301      	movs	r3, #1
 8004406:	4804      	ldr	r0, [pc, #16]	@ (8004418 <SENSOR_IO_ReadMultiple+0x38>)
 8004408:	f7ff ff3e 	bl	8004288 <I2Cx_ReadMultiple>
 800440c:	4603      	mov	r3, r0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3708      	adds	r7, #8
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	200019e8 	.word	0x200019e8

0800441c <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8004422:	2300      	movs	r3, #0
 8004424:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8004426:	2300      	movs	r3, #0
 8004428:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 800442a:	4b1a      	ldr	r3, [pc, #104]	@ (8004494 <BSP_ACCELERO_Init+0x78>)
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	4798      	blx	r3
 8004430:	4603      	mov	r3, r0
 8004432:	2b6a      	cmp	r3, #106	@ 0x6a
 8004434:	d002      	beq.n	800443c <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	73fb      	strb	r3, [r7, #15]
 800443a:	e025      	b.n	8004488 <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 800443c:	4b16      	ldr	r3, [pc, #88]	@ (8004498 <BSP_ACCELERO_Init+0x7c>)
 800443e:	4a15      	ldr	r2, [pc, #84]	@ (8004494 <BSP_ACCELERO_Init+0x78>)
 8004440:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8004442:	2330      	movs	r3, #48	@ 0x30
 8004444:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8004446:	2300      	movs	r3, #0
 8004448:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 800444a:	2300      	movs	r3, #0
 800444c:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 800444e:	2340      	movs	r3, #64	@ 0x40
 8004450:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8004452:	2300      	movs	r3, #0
 8004454:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8004456:	2300      	movs	r3, #0
 8004458:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 800445a:	797a      	ldrb	r2, [r7, #5]
 800445c:	7abb      	ldrb	r3, [r7, #10]
 800445e:	4313      	orrs	r3, r2
 8004460:	b2db      	uxtb	r3, r3
 8004462:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8004464:	7a3b      	ldrb	r3, [r7, #8]
 8004466:	f043 0304 	orr.w	r3, r3, #4
 800446a:	b2db      	uxtb	r3, r3
 800446c:	b21b      	sxth	r3, r3
 800446e:	021b      	lsls	r3, r3, #8
 8004470:	b21a      	sxth	r2, r3
 8004472:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004476:	4313      	orrs	r3, r2
 8004478:	b21b      	sxth	r3, r3
 800447a:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 800447c:	4b06      	ldr	r3, [pc, #24]	@ (8004498 <BSP_ACCELERO_Init+0x7c>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	89ba      	ldrh	r2, [r7, #12]
 8004484:	4610      	mov	r0, r2
 8004486:	4798      	blx	r3
  }  

  return ret;
 8004488:	7bfb      	ldrb	r3, [r7, #15]
}
 800448a:	4618      	mov	r0, r3
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	20000004 	.word	0x20000004
 8004498:	20001a3c 	.word	0x20001a3c

0800449c <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 80044a4:	4b08      	ldr	r3, [pc, #32]	@ (80044c8 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d009      	beq.n	80044c0 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 80044ac:	4b06      	ldr	r3, [pc, #24]	@ (80044c8 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d004      	beq.n	80044c0 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80044b6:	4b04      	ldr	r3, [pc, #16]	@ (80044c8 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	4798      	blx	r3
    }
  }
}
 80044c0:	bf00      	nop
 80044c2:	3708      	adds	r7, #8
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	20001a3c 	.word	0x20001a3c

080044cc <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	4603      	mov	r3, r0
 80044d4:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80044d6:	2300      	movs	r3, #0
 80044d8:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80044da:	2110      	movs	r1, #16
 80044dc:	20d4      	movs	r0, #212	@ 0xd4
 80044de:	f7ff ff61 	bl	80043a4 <SENSOR_IO_Read>
 80044e2:	4603      	mov	r3, r0
 80044e4:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 80044e6:	88fb      	ldrh	r3, [r7, #6]
 80044e8:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 80044ea:	7bbb      	ldrb	r3, [r7, #14]
 80044ec:	f003 0303 	and.w	r3, r3, #3
 80044f0:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80044f2:	7bba      	ldrb	r2, [r7, #14]
 80044f4:	7bfb      	ldrb	r3, [r7, #15]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80044fa:	7bbb      	ldrb	r3, [r7, #14]
 80044fc:	461a      	mov	r2, r3
 80044fe:	2110      	movs	r1, #16
 8004500:	20d4      	movs	r0, #212	@ 0xd4
 8004502:	f7ff ff35 	bl	8004370 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8004506:	2112      	movs	r1, #18
 8004508:	20d4      	movs	r0, #212	@ 0xd4
 800450a:	f7ff ff4b 	bl	80043a4 <SENSOR_IO_Read>
 800450e:	4603      	mov	r3, r0
 8004510:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8004512:	88fb      	ldrh	r3, [r7, #6]
 8004514:	0a1b      	lsrs	r3, r3, #8
 8004516:	b29b      	uxth	r3, r3
 8004518:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 800451a:	7bbb      	ldrb	r3, [r7, #14]
 800451c:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8004520:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8004522:	7bba      	ldrb	r2, [r7, #14]
 8004524:	7bfb      	ldrb	r3, [r7, #15]
 8004526:	4313      	orrs	r3, r2
 8004528:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800452a:	7bbb      	ldrb	r3, [r7, #14]
 800452c:	461a      	mov	r2, r3
 800452e:	2112      	movs	r1, #18
 8004530:	20d4      	movs	r0, #212	@ 0xd4
 8004532:	f7ff ff1d 	bl	8004370 <SENSOR_IO_Write>
}
 8004536:	bf00      	nop
 8004538:	3710      	adds	r7, #16
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}

0800453e <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 800453e:	b580      	push	{r7, lr}
 8004540:	b082      	sub	sp, #8
 8004542:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8004544:	2300      	movs	r3, #0
 8004546:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8004548:	2110      	movs	r1, #16
 800454a:	20d4      	movs	r0, #212	@ 0xd4
 800454c:	f7ff ff2a 	bl	80043a4 <SENSOR_IO_Read>
 8004550:	4603      	mov	r3, r0
 8004552:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8004554:	79fb      	ldrb	r3, [r7, #7]
 8004556:	f003 030f 	and.w	r3, r3, #15
 800455a:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 800455c:	79fb      	ldrb	r3, [r7, #7]
 800455e:	461a      	mov	r2, r3
 8004560:	2110      	movs	r1, #16
 8004562:	20d4      	movs	r0, #212	@ 0xd4
 8004564:	f7ff ff04 	bl	8004370 <SENSOR_IO_Write>
}
 8004568:	bf00      	nop
 800456a:	3708      	adds	r7, #8
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8004570:	b580      	push	{r7, lr}
 8004572:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8004574:	f7ff fef2 	bl	800435c <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8004578:	210f      	movs	r1, #15
 800457a:	20d4      	movs	r0, #212	@ 0xd4
 800457c:	f7ff ff12 	bl	80043a4 <SENSOR_IO_Read>
 8004580:	4603      	mov	r3, r0
}
 8004582:	4618      	mov	r0, r3
 8004584:	bd80      	pop	{r7, pc}

08004586 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8004586:	b580      	push	{r7, lr}
 8004588:	b084      	sub	sp, #16
 800458a:	af00      	add	r7, sp, #0
 800458c:	4603      	mov	r3, r0
 800458e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004590:	2300      	movs	r3, #0
 8004592:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8004594:	2115      	movs	r1, #21
 8004596:	20d4      	movs	r0, #212	@ 0xd4
 8004598:	f7ff ff04 	bl	80043a4 <SENSOR_IO_Read>
 800459c:	4603      	mov	r3, r0
 800459e:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 80045a0:	7bfb      	ldrb	r3, [r7, #15]
 80045a2:	f023 0310 	bic.w	r3, r3, #16
 80045a6:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80045a8:	88fb      	ldrh	r3, [r7, #6]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 80045ae:	7bfb      	ldrb	r3, [r7, #15]
 80045b0:	f043 0310 	orr.w	r3, r3, #16
 80045b4:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80045b6:	7bfb      	ldrb	r3, [r7, #15]
 80045b8:	461a      	mov	r2, r3
 80045ba:	2115      	movs	r1, #21
 80045bc:	20d4      	movs	r0, #212	@ 0xd4
 80045be:	f7ff fed7 	bl	8004370 <SENSOR_IO_Write>
}
 80045c2:	bf00      	nop
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
	...

080045cc <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b088      	sub	sp, #32
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 80045d4:	2300      	movs	r3, #0
 80045d6:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80045d8:	2300      	movs	r3, #0
 80045da:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80045dc:	f04f 0300 	mov.w	r3, #0
 80045e0:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80045e2:	2110      	movs	r1, #16
 80045e4:	20d4      	movs	r0, #212	@ 0xd4
 80045e6:	f7ff fedd 	bl	80043a4 <SENSOR_IO_Read>
 80045ea:	4603      	mov	r3, r0
 80045ec:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 80045ee:	f107 0208 	add.w	r2, r7, #8
 80045f2:	2306      	movs	r3, #6
 80045f4:	2128      	movs	r1, #40	@ 0x28
 80045f6:	20d4      	movs	r0, #212	@ 0xd4
 80045f8:	f7ff fef2 	bl	80043e0 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80045fc:	2300      	movs	r3, #0
 80045fe:	77fb      	strb	r3, [r7, #31]
 8004600:	e01a      	b.n	8004638 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8004602:	7ffb      	ldrb	r3, [r7, #31]
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	3301      	adds	r3, #1
 8004608:	3320      	adds	r3, #32
 800460a:	443b      	add	r3, r7
 800460c:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8004610:	021b      	lsls	r3, r3, #8
 8004612:	b29b      	uxth	r3, r3
 8004614:	7ffa      	ldrb	r2, [r7, #31]
 8004616:	0052      	lsls	r2, r2, #1
 8004618:	3220      	adds	r2, #32
 800461a:	443a      	add	r2, r7
 800461c:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8004620:	4413      	add	r3, r2
 8004622:	b29a      	uxth	r2, r3
 8004624:	7ffb      	ldrb	r3, [r7, #31]
 8004626:	b212      	sxth	r2, r2
 8004628:	005b      	lsls	r3, r3, #1
 800462a:	3320      	adds	r3, #32
 800462c:	443b      	add	r3, r7
 800462e:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8004632:	7ffb      	ldrb	r3, [r7, #31]
 8004634:	3301      	adds	r3, #1
 8004636:	77fb      	strb	r3, [r7, #31]
 8004638:	7ffb      	ldrb	r3, [r7, #31]
 800463a:	2b02      	cmp	r3, #2
 800463c:	d9e1      	bls.n	8004602 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 800463e:	7dfb      	ldrb	r3, [r7, #23]
 8004640:	f003 030c 	and.w	r3, r3, #12
 8004644:	2b0c      	cmp	r3, #12
 8004646:	d829      	bhi.n	800469c <LSM6DSL_AccReadXYZ+0xd0>
 8004648:	a201      	add	r2, pc, #4	@ (adr r2, 8004650 <LSM6DSL_AccReadXYZ+0x84>)
 800464a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800464e:	bf00      	nop
 8004650:	08004685 	.word	0x08004685
 8004654:	0800469d 	.word	0x0800469d
 8004658:	0800469d 	.word	0x0800469d
 800465c:	0800469d 	.word	0x0800469d
 8004660:	08004697 	.word	0x08004697
 8004664:	0800469d 	.word	0x0800469d
 8004668:	0800469d 	.word	0x0800469d
 800466c:	0800469d 	.word	0x0800469d
 8004670:	0800468b 	.word	0x0800468b
 8004674:	0800469d 	.word	0x0800469d
 8004678:	0800469d 	.word	0x0800469d
 800467c:	0800469d 	.word	0x0800469d
 8004680:	08004691 	.word	0x08004691
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8004684:	4b18      	ldr	r3, [pc, #96]	@ (80046e8 <LSM6DSL_AccReadXYZ+0x11c>)
 8004686:	61bb      	str	r3, [r7, #24]
    break;
 8004688:	e008      	b.n	800469c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800468a:	4b18      	ldr	r3, [pc, #96]	@ (80046ec <LSM6DSL_AccReadXYZ+0x120>)
 800468c:	61bb      	str	r3, [r7, #24]
    break;
 800468e:	e005      	b.n	800469c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8004690:	4b17      	ldr	r3, [pc, #92]	@ (80046f0 <LSM6DSL_AccReadXYZ+0x124>)
 8004692:	61bb      	str	r3, [r7, #24]
    break;
 8004694:	e002      	b.n	800469c <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8004696:	4b17      	ldr	r3, [pc, #92]	@ (80046f4 <LSM6DSL_AccReadXYZ+0x128>)
 8004698:	61bb      	str	r3, [r7, #24]
    break;    
 800469a:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 800469c:	2300      	movs	r3, #0
 800469e:	77fb      	strb	r3, [r7, #31]
 80046a0:	e01a      	b.n	80046d8 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80046a2:	7ffb      	ldrb	r3, [r7, #31]
 80046a4:	005b      	lsls	r3, r3, #1
 80046a6:	3320      	adds	r3, #32
 80046a8:	443b      	add	r3, r7
 80046aa:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80046ae:	ee07 3a90 	vmov	s15, r3
 80046b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80046b6:	edd7 7a06 	vldr	s15, [r7, #24]
 80046ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046be:	7ffb      	ldrb	r3, [r7, #31]
 80046c0:	005b      	lsls	r3, r3, #1
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	4413      	add	r3, r2
 80046c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80046ca:	ee17 2a90 	vmov	r2, s15
 80046ce:	b212      	sxth	r2, r2
 80046d0:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80046d2:	7ffb      	ldrb	r3, [r7, #31]
 80046d4:	3301      	adds	r3, #1
 80046d6:	77fb      	strb	r3, [r7, #31]
 80046d8:	7ffb      	ldrb	r3, [r7, #31]
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d9e1      	bls.n	80046a2 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 80046de:	bf00      	nop
 80046e0:	bf00      	nop
 80046e2:	3720      	adds	r7, #32
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	3d79db23 	.word	0x3d79db23
 80046ec:	3df9db23 	.word	0x3df9db23
 80046f0:	3e79db23 	.word	0x3e79db23
 80046f4:	3ef9db23 	.word	0x3ef9db23

080046f8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80046fe:	2300      	movs	r3, #0
 8004700:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004702:	2003      	movs	r0, #3
 8004704:	f000 f901 	bl	800490a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004708:	200f      	movs	r0, #15
 800470a:	f7fd fccd 	bl	80020a8 <HAL_InitTick>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d002      	beq.n	800471a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	71fb      	strb	r3, [r7, #7]
 8004718:	e001      	b.n	800471e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800471a:	f7fd f9d1 	bl	8001ac0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800471e:	79fb      	ldrb	r3, [r7, #7]
}
 8004720:	4618      	mov	r0, r3
 8004722:	3708      	adds	r7, #8
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004728:	b480      	push	{r7}
 800472a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800472c:	4b06      	ldr	r3, [pc, #24]	@ (8004748 <HAL_IncTick+0x20>)
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	461a      	mov	r2, r3
 8004732:	4b06      	ldr	r3, [pc, #24]	@ (800474c <HAL_IncTick+0x24>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4413      	add	r3, r2
 8004738:	4a04      	ldr	r2, [pc, #16]	@ (800474c <HAL_IncTick+0x24>)
 800473a:	6013      	str	r3, [r2, #0]
}
 800473c:	bf00      	nop
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
 8004746:	bf00      	nop
 8004748:	2000003c 	.word	0x2000003c
 800474c:	20001a40 	.word	0x20001a40

08004750 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004750:	b480      	push	{r7}
 8004752:	af00      	add	r7, sp, #0
  return uwTick;
 8004754:	4b03      	ldr	r3, [pc, #12]	@ (8004764 <HAL_GetTick+0x14>)
 8004756:	681b      	ldr	r3, [r3, #0]
}
 8004758:	4618      	mov	r0, r3
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	20001a40 	.word	0x20001a40

08004768 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004770:	f7ff ffee 	bl	8004750 <HAL_GetTick>
 8004774:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004780:	d005      	beq.n	800478e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004782:	4b0a      	ldr	r3, [pc, #40]	@ (80047ac <HAL_Delay+0x44>)
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	461a      	mov	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	4413      	add	r3, r2
 800478c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800478e:	bf00      	nop
 8004790:	f7ff ffde 	bl	8004750 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	68fa      	ldr	r2, [r7, #12]
 800479c:	429a      	cmp	r2, r3
 800479e:	d8f7      	bhi.n	8004790 <HAL_Delay+0x28>
  {
  }
}
 80047a0:	bf00      	nop
 80047a2:	bf00      	nop
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	2000003c 	.word	0x2000003c

080047b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f003 0307 	and.w	r3, r3, #7
 80047be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047c0:	4b0c      	ldr	r3, [pc, #48]	@ (80047f4 <__NVIC_SetPriorityGrouping+0x44>)
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047c6:	68ba      	ldr	r2, [r7, #8]
 80047c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80047cc:	4013      	ands	r3, r2
 80047ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80047dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047e2:	4a04      	ldr	r2, [pc, #16]	@ (80047f4 <__NVIC_SetPriorityGrouping+0x44>)
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	60d3      	str	r3, [r2, #12]
}
 80047e8:	bf00      	nop
 80047ea:	3714      	adds	r7, #20
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr
 80047f4:	e000ed00 	.word	0xe000ed00

080047f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047f8:	b480      	push	{r7}
 80047fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047fc:	4b04      	ldr	r3, [pc, #16]	@ (8004810 <__NVIC_GetPriorityGrouping+0x18>)
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	0a1b      	lsrs	r3, r3, #8
 8004802:	f003 0307 	and.w	r3, r3, #7
}
 8004806:	4618      	mov	r0, r3
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	e000ed00 	.word	0xe000ed00

08004814 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004814:	b480      	push	{r7}
 8004816:	b083      	sub	sp, #12
 8004818:	af00      	add	r7, sp, #0
 800481a:	4603      	mov	r3, r0
 800481c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800481e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004822:	2b00      	cmp	r3, #0
 8004824:	db0b      	blt.n	800483e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004826:	79fb      	ldrb	r3, [r7, #7]
 8004828:	f003 021f 	and.w	r2, r3, #31
 800482c:	4907      	ldr	r1, [pc, #28]	@ (800484c <__NVIC_EnableIRQ+0x38>)
 800482e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004832:	095b      	lsrs	r3, r3, #5
 8004834:	2001      	movs	r0, #1
 8004836:	fa00 f202 	lsl.w	r2, r0, r2
 800483a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800483e:	bf00      	nop
 8004840:	370c      	adds	r7, #12
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	e000e100 	.word	0xe000e100

08004850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	4603      	mov	r3, r0
 8004858:	6039      	str	r1, [r7, #0]
 800485a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800485c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004860:	2b00      	cmp	r3, #0
 8004862:	db0a      	blt.n	800487a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	b2da      	uxtb	r2, r3
 8004868:	490c      	ldr	r1, [pc, #48]	@ (800489c <__NVIC_SetPriority+0x4c>)
 800486a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800486e:	0112      	lsls	r2, r2, #4
 8004870:	b2d2      	uxtb	r2, r2
 8004872:	440b      	add	r3, r1
 8004874:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004878:	e00a      	b.n	8004890 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	b2da      	uxtb	r2, r3
 800487e:	4908      	ldr	r1, [pc, #32]	@ (80048a0 <__NVIC_SetPriority+0x50>)
 8004880:	79fb      	ldrb	r3, [r7, #7]
 8004882:	f003 030f 	and.w	r3, r3, #15
 8004886:	3b04      	subs	r3, #4
 8004888:	0112      	lsls	r2, r2, #4
 800488a:	b2d2      	uxtb	r2, r2
 800488c:	440b      	add	r3, r1
 800488e:	761a      	strb	r2, [r3, #24]
}
 8004890:	bf00      	nop
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr
 800489c:	e000e100 	.word	0xe000e100
 80048a0:	e000ed00 	.word	0xe000ed00

080048a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b089      	sub	sp, #36	@ 0x24
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f003 0307 	and.w	r3, r3, #7
 80048b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	f1c3 0307 	rsb	r3, r3, #7
 80048be:	2b04      	cmp	r3, #4
 80048c0:	bf28      	it	cs
 80048c2:	2304      	movcs	r3, #4
 80048c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	3304      	adds	r3, #4
 80048ca:	2b06      	cmp	r3, #6
 80048cc:	d902      	bls.n	80048d4 <NVIC_EncodePriority+0x30>
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	3b03      	subs	r3, #3
 80048d2:	e000      	b.n	80048d6 <NVIC_EncodePriority+0x32>
 80048d4:	2300      	movs	r3, #0
 80048d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	fa02 f303 	lsl.w	r3, r2, r3
 80048e2:	43da      	mvns	r2, r3
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	401a      	ands	r2, r3
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	fa01 f303 	lsl.w	r3, r1, r3
 80048f6:	43d9      	mvns	r1, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048fc:	4313      	orrs	r3, r2
         );
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3724      	adds	r7, #36	@ 0x24
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b082      	sub	sp, #8
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f7ff ff4c 	bl	80047b0 <__NVIC_SetPriorityGrouping>
}
 8004918:	bf00      	nop
 800491a:	3708      	adds	r7, #8
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}

08004920 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af00      	add	r7, sp, #0
 8004926:	4603      	mov	r3, r0
 8004928:	60b9      	str	r1, [r7, #8]
 800492a:	607a      	str	r2, [r7, #4]
 800492c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800492e:	2300      	movs	r3, #0
 8004930:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004932:	f7ff ff61 	bl	80047f8 <__NVIC_GetPriorityGrouping>
 8004936:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	68b9      	ldr	r1, [r7, #8]
 800493c:	6978      	ldr	r0, [r7, #20]
 800493e:	f7ff ffb1 	bl	80048a4 <NVIC_EncodePriority>
 8004942:	4602      	mov	r2, r0
 8004944:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004948:	4611      	mov	r1, r2
 800494a:	4618      	mov	r0, r3
 800494c:	f7ff ff80 	bl	8004850 <__NVIC_SetPriority>
}
 8004950:	bf00      	nop
 8004952:	3718      	adds	r7, #24
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}

08004958 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	4603      	mov	r3, r0
 8004960:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004966:	4618      	mov	r0, r3
 8004968:	f7ff ff54 	bl	8004814 <__NVIC_EnableIRQ>
}
 800496c:	bf00      	nop
 800496e:	3708      	adds	r7, #8
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e0ac      	b.n	8004ae0 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4618      	mov	r0, r3
 800498c:	f000 f8b2 	bl	8004af4 <DFSDM_GetChannelFromInstance>
 8004990:	4603      	mov	r3, r0
 8004992:	4a55      	ldr	r2, [pc, #340]	@ (8004ae8 <HAL_DFSDM_ChannelInit+0x174>)
 8004994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d001      	beq.n	80049a0 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e09f      	b.n	8004ae0 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f7fd f8b5 	bl	8001b10 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80049a6:	4b51      	ldr	r3, [pc, #324]	@ (8004aec <HAL_DFSDM_ChannelInit+0x178>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	3301      	adds	r3, #1
 80049ac:	4a4f      	ldr	r2, [pc, #316]	@ (8004aec <HAL_DFSDM_ChannelInit+0x178>)
 80049ae:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80049b0:	4b4e      	ldr	r3, [pc, #312]	@ (8004aec <HAL_DFSDM_ChannelInit+0x178>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d125      	bne.n	8004a04 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80049b8:	4b4d      	ldr	r3, [pc, #308]	@ (8004af0 <HAL_DFSDM_ChannelInit+0x17c>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a4c      	ldr	r2, [pc, #304]	@ (8004af0 <HAL_DFSDM_ChannelInit+0x17c>)
 80049be:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80049c2:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80049c4:	4b4a      	ldr	r3, [pc, #296]	@ (8004af0 <HAL_DFSDM_ChannelInit+0x17c>)
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	4948      	ldr	r1, [pc, #288]	@ (8004af0 <HAL_DFSDM_ChannelInit+0x17c>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80049d2:	4b47      	ldr	r3, [pc, #284]	@ (8004af0 <HAL_DFSDM_ChannelInit+0x17c>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a46      	ldr	r2, [pc, #280]	@ (8004af0 <HAL_DFSDM_ChannelInit+0x17c>)
 80049d8:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80049dc:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	791b      	ldrb	r3, [r3, #4]
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d108      	bne.n	80049f8 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80049e6:	4b42      	ldr	r3, [pc, #264]	@ (8004af0 <HAL_DFSDM_ChannelInit+0x17c>)
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	3b01      	subs	r3, #1
 80049f0:	041b      	lsls	r3, r3, #16
 80049f2:	493f      	ldr	r1, [pc, #252]	@ (8004af0 <HAL_DFSDM_ChannelInit+0x17c>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80049f8:	4b3d      	ldr	r3, [pc, #244]	@ (8004af0 <HAL_DFSDM_ChannelInit+0x17c>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a3c      	ldr	r2, [pc, #240]	@ (8004af0 <HAL_DFSDM_ChannelInit+0x17c>)
 80049fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a02:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8004a12:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	6819      	ldr	r1, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004a22:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004a28:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	430a      	orrs	r2, r1
 8004a30:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f022 020f 	bic.w	r2, r2, #15
 8004a40:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	6819      	ldr	r1, [r3, #0]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004a50:	431a      	orrs	r2, r3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	689a      	ldr	r2, [r3, #8]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8004a68:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	6899      	ldr	r1, [r3, #8]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8004a7c:	431a      	orrs	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	430a      	orrs	r2, r1
 8004a84:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	685a      	ldr	r2, [r3, #4]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f002 0207 	and.w	r2, r2, #7
 8004a94:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	6859      	ldr	r1, [r3, #4]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa0:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa6:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004aa8:	431a      	orrs	r2, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004ac0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f000 f810 	bl	8004af4 <DFSDM_GetChannelFromInstance>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	4904      	ldr	r1, [pc, #16]	@ (8004ae8 <HAL_DFSDM_ChannelInit+0x174>)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8004ade:	2300      	movs	r3, #0
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3708      	adds	r7, #8
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	20001a48 	.word	0x20001a48
 8004aec:	20001a44 	.word	0x20001a44
 8004af0:	40016000 	.word	0x40016000

08004af4 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4a1c      	ldr	r2, [pc, #112]	@ (8004b70 <DFSDM_GetChannelFromInstance+0x7c>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d102      	bne.n	8004b0a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8004b04:	2300      	movs	r3, #0
 8004b06:	60fb      	str	r3, [r7, #12]
 8004b08:	e02b      	b.n	8004b62 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a19      	ldr	r2, [pc, #100]	@ (8004b74 <DFSDM_GetChannelFromInstance+0x80>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d102      	bne.n	8004b18 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8004b12:	2301      	movs	r3, #1
 8004b14:	60fb      	str	r3, [r7, #12]
 8004b16:	e024      	b.n	8004b62 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a17      	ldr	r2, [pc, #92]	@ (8004b78 <DFSDM_GetChannelFromInstance+0x84>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d102      	bne.n	8004b26 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004b20:	2302      	movs	r3, #2
 8004b22:	60fb      	str	r3, [r7, #12]
 8004b24:	e01d      	b.n	8004b62 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a14      	ldr	r2, [pc, #80]	@ (8004b7c <DFSDM_GetChannelFromInstance+0x88>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d102      	bne.n	8004b34 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8004b2e:	2304      	movs	r3, #4
 8004b30:	60fb      	str	r3, [r7, #12]
 8004b32:	e016      	b.n	8004b62 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	4a12      	ldr	r2, [pc, #72]	@ (8004b80 <DFSDM_GetChannelFromInstance+0x8c>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d102      	bne.n	8004b42 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8004b3c:	2305      	movs	r3, #5
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	e00f      	b.n	8004b62 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a0f      	ldr	r2, [pc, #60]	@ (8004b84 <DFSDM_GetChannelFromInstance+0x90>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d102      	bne.n	8004b50 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8004b4a:	2306      	movs	r3, #6
 8004b4c:	60fb      	str	r3, [r7, #12]
 8004b4e:	e008      	b.n	8004b62 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a0d      	ldr	r2, [pc, #52]	@ (8004b88 <DFSDM_GetChannelFromInstance+0x94>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d102      	bne.n	8004b5e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8004b58:	2307      	movs	r3, #7
 8004b5a:	60fb      	str	r3, [r7, #12]
 8004b5c:	e001      	b.n	8004b62 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8004b62:	68fb      	ldr	r3, [r7, #12]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3714      	adds	r7, #20
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr
 8004b70:	40016000 	.word	0x40016000
 8004b74:	40016020 	.word	0x40016020
 8004b78:	40016040 	.word	0x40016040
 8004b7c:	40016080 	.word	0x40016080
 8004b80:	400160a0 	.word	0x400160a0
 8004b84:	400160c0 	.word	0x400160c0
 8004b88:	400160e0 	.word	0x400160e0

08004b8c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b084      	sub	sp, #16
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b94:	2300      	movs	r3, #0
 8004b96:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d005      	beq.n	8004bb0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2204      	movs	r2, #4
 8004ba8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	73fb      	strb	r3, [r7, #15]
 8004bae:	e029      	b.n	8004c04 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f022 020e 	bic.w	r2, r2, #14
 8004bbe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 0201 	bic.w	r2, r2, #1
 8004bce:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bd4:	f003 021c 	and.w	r2, r3, #28
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bdc:	2101      	movs	r1, #1
 8004bde:	fa01 f202 	lsl.w	r2, r1, r2
 8004be2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d003      	beq.n	8004c04 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	4798      	blx	r3
    }
  }
  return status;
 8004c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
	...

08004c10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b087      	sub	sp, #28
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c1e:	e17f      	b.n	8004f20 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	2101      	movs	r1, #1
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	fa01 f303 	lsl.w	r3, r1, r3
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	f000 8171 	beq.w	8004f1a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	f003 0303 	and.w	r3, r3, #3
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d005      	beq.n	8004c50 <HAL_GPIO_Init+0x40>
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f003 0303 	and.w	r3, r3, #3
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d130      	bne.n	8004cb2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	005b      	lsls	r3, r3, #1
 8004c5a:	2203      	movs	r2, #3
 8004c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c60:	43db      	mvns	r3, r3
 8004c62:	693a      	ldr	r2, [r7, #16]
 8004c64:	4013      	ands	r3, r2
 8004c66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	68da      	ldr	r2, [r3, #12]
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	005b      	lsls	r3, r3, #1
 8004c70:	fa02 f303 	lsl.w	r3, r2, r3
 8004c74:	693a      	ldr	r2, [r7, #16]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	693a      	ldr	r2, [r7, #16]
 8004c7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c86:	2201      	movs	r2, #1
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8e:	43db      	mvns	r3, r3
 8004c90:	693a      	ldr	r2, [r7, #16]
 8004c92:	4013      	ands	r3, r2
 8004c94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	091b      	lsrs	r3, r3, #4
 8004c9c:	f003 0201 	and.w	r2, r3, #1
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca6:	693a      	ldr	r2, [r7, #16]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	693a      	ldr	r2, [r7, #16]
 8004cb0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f003 0303 	and.w	r3, r3, #3
 8004cba:	2b03      	cmp	r3, #3
 8004cbc:	d118      	bne.n	8004cf0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ccc:	43db      	mvns	r3, r3
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	08db      	lsrs	r3, r3, #3
 8004cda:	f003 0201 	and.w	r2, r3, #1
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce4:	693a      	ldr	r2, [r7, #16]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f003 0303 	and.w	r3, r3, #3
 8004cf8:	2b03      	cmp	r3, #3
 8004cfa:	d017      	beq.n	8004d2c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	005b      	lsls	r3, r3, #1
 8004d06:	2203      	movs	r2, #3
 8004d08:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0c:	43db      	mvns	r3, r3
 8004d0e:	693a      	ldr	r2, [r7, #16]
 8004d10:	4013      	ands	r3, r2
 8004d12:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	689a      	ldr	r2, [r3, #8]
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	005b      	lsls	r3, r3, #1
 8004d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d20:	693a      	ldr	r2, [r7, #16]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	693a      	ldr	r2, [r7, #16]
 8004d2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	f003 0303 	and.w	r3, r3, #3
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d123      	bne.n	8004d80 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	08da      	lsrs	r2, r3, #3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	3208      	adds	r2, #8
 8004d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d44:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f003 0307 	and.w	r3, r3, #7
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	220f      	movs	r2, #15
 8004d50:	fa02 f303 	lsl.w	r3, r2, r3
 8004d54:	43db      	mvns	r3, r3
 8004d56:	693a      	ldr	r2, [r7, #16]
 8004d58:	4013      	ands	r3, r2
 8004d5a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	691a      	ldr	r2, [r3, #16]
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	f003 0307 	and.w	r3, r3, #7
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	fa02 f303 	lsl.w	r3, r2, r3
 8004d6c:	693a      	ldr	r2, [r7, #16]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	08da      	lsrs	r2, r3, #3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	3208      	adds	r2, #8
 8004d7a:	6939      	ldr	r1, [r7, #16]
 8004d7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	2203      	movs	r2, #3
 8004d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d90:	43db      	mvns	r3, r3
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	4013      	ands	r3, r2
 8004d96:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f003 0203 	and.w	r2, r3, #3
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	005b      	lsls	r3, r3, #1
 8004da4:	fa02 f303 	lsl.w	r3, r2, r3
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	f000 80ac 	beq.w	8004f1a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dc2:	4b5f      	ldr	r3, [pc, #380]	@ (8004f40 <HAL_GPIO_Init+0x330>)
 8004dc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dc6:	4a5e      	ldr	r2, [pc, #376]	@ (8004f40 <HAL_GPIO_Init+0x330>)
 8004dc8:	f043 0301 	orr.w	r3, r3, #1
 8004dcc:	6613      	str	r3, [r2, #96]	@ 0x60
 8004dce:	4b5c      	ldr	r3, [pc, #368]	@ (8004f40 <HAL_GPIO_Init+0x330>)
 8004dd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	60bb      	str	r3, [r7, #8]
 8004dd8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004dda:	4a5a      	ldr	r2, [pc, #360]	@ (8004f44 <HAL_GPIO_Init+0x334>)
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	089b      	lsrs	r3, r3, #2
 8004de0:	3302      	adds	r3, #2
 8004de2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004de6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	f003 0303 	and.w	r3, r3, #3
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	220f      	movs	r2, #15
 8004df2:	fa02 f303 	lsl.w	r3, r2, r3
 8004df6:	43db      	mvns	r3, r3
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004e04:	d025      	beq.n	8004e52 <HAL_GPIO_Init+0x242>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a4f      	ldr	r2, [pc, #316]	@ (8004f48 <HAL_GPIO_Init+0x338>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d01f      	beq.n	8004e4e <HAL_GPIO_Init+0x23e>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a4e      	ldr	r2, [pc, #312]	@ (8004f4c <HAL_GPIO_Init+0x33c>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d019      	beq.n	8004e4a <HAL_GPIO_Init+0x23a>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a4d      	ldr	r2, [pc, #308]	@ (8004f50 <HAL_GPIO_Init+0x340>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d013      	beq.n	8004e46 <HAL_GPIO_Init+0x236>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a4c      	ldr	r2, [pc, #304]	@ (8004f54 <HAL_GPIO_Init+0x344>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d00d      	beq.n	8004e42 <HAL_GPIO_Init+0x232>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a4b      	ldr	r2, [pc, #300]	@ (8004f58 <HAL_GPIO_Init+0x348>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d007      	beq.n	8004e3e <HAL_GPIO_Init+0x22e>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a4a      	ldr	r2, [pc, #296]	@ (8004f5c <HAL_GPIO_Init+0x34c>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d101      	bne.n	8004e3a <HAL_GPIO_Init+0x22a>
 8004e36:	2306      	movs	r3, #6
 8004e38:	e00c      	b.n	8004e54 <HAL_GPIO_Init+0x244>
 8004e3a:	2307      	movs	r3, #7
 8004e3c:	e00a      	b.n	8004e54 <HAL_GPIO_Init+0x244>
 8004e3e:	2305      	movs	r3, #5
 8004e40:	e008      	b.n	8004e54 <HAL_GPIO_Init+0x244>
 8004e42:	2304      	movs	r3, #4
 8004e44:	e006      	b.n	8004e54 <HAL_GPIO_Init+0x244>
 8004e46:	2303      	movs	r3, #3
 8004e48:	e004      	b.n	8004e54 <HAL_GPIO_Init+0x244>
 8004e4a:	2302      	movs	r3, #2
 8004e4c:	e002      	b.n	8004e54 <HAL_GPIO_Init+0x244>
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e000      	b.n	8004e54 <HAL_GPIO_Init+0x244>
 8004e52:	2300      	movs	r3, #0
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	f002 0203 	and.w	r2, r2, #3
 8004e5a:	0092      	lsls	r2, r2, #2
 8004e5c:	4093      	lsls	r3, r2
 8004e5e:	693a      	ldr	r2, [r7, #16]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004e64:	4937      	ldr	r1, [pc, #220]	@ (8004f44 <HAL_GPIO_Init+0x334>)
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	089b      	lsrs	r3, r3, #2
 8004e6a:	3302      	adds	r3, #2
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e72:	4b3b      	ldr	r3, [pc, #236]	@ (8004f60 <HAL_GPIO_Init+0x350>)
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	43db      	mvns	r3, r3
 8004e7c:	693a      	ldr	r2, [r7, #16]
 8004e7e:	4013      	ands	r3, r2
 8004e80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d003      	beq.n	8004e96 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004e8e:	693a      	ldr	r2, [r7, #16]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004e96:	4a32      	ldr	r2, [pc, #200]	@ (8004f60 <HAL_GPIO_Init+0x350>)
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004e9c:	4b30      	ldr	r3, [pc, #192]	@ (8004f60 <HAL_GPIO_Init+0x350>)
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	43db      	mvns	r3, r3
 8004ea6:	693a      	ldr	r2, [r7, #16]
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d003      	beq.n	8004ec0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004ec0:	4a27      	ldr	r2, [pc, #156]	@ (8004f60 <HAL_GPIO_Init+0x350>)
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004ec6:	4b26      	ldr	r3, [pc, #152]	@ (8004f60 <HAL_GPIO_Init+0x350>)
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	43db      	mvns	r3, r3
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d003      	beq.n	8004eea <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004eea:	4a1d      	ldr	r2, [pc, #116]	@ (8004f60 <HAL_GPIO_Init+0x350>)
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8004f60 <HAL_GPIO_Init+0x350>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	43db      	mvns	r3, r3
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	4013      	ands	r3, r2
 8004efe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d003      	beq.n	8004f14 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004f0c:	693a      	ldr	r2, [r7, #16]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004f14:	4a12      	ldr	r2, [pc, #72]	@ (8004f60 <HAL_GPIO_Init+0x350>)
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	fa22 f303 	lsr.w	r3, r2, r3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	f47f ae78 	bne.w	8004c20 <HAL_GPIO_Init+0x10>
  }
}
 8004f30:	bf00      	nop
 8004f32:	bf00      	nop
 8004f34:	371c      	adds	r7, #28
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr
 8004f3e:	bf00      	nop
 8004f40:	40021000 	.word	0x40021000
 8004f44:	40010000 	.word	0x40010000
 8004f48:	48000400 	.word	0x48000400
 8004f4c:	48000800 	.word	0x48000800
 8004f50:	48000c00 	.word	0x48000c00
 8004f54:	48001000 	.word	0x48001000
 8004f58:	48001400 	.word	0x48001400
 8004f5c:	48001800 	.word	0x48001800
 8004f60:	40010400 	.word	0x40010400

08004f64 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b087      	sub	sp, #28
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004f72:	e0cd      	b.n	8005110 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004f74:	2201      	movs	r2, #1
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7c:	683a      	ldr	r2, [r7, #0]
 8004f7e:	4013      	ands	r3, r2
 8004f80:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	f000 80c0 	beq.w	800510a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004f8a:	4a68      	ldr	r2, [pc, #416]	@ (800512c <HAL_GPIO_DeInit+0x1c8>)
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	089b      	lsrs	r3, r3, #2
 8004f90:	3302      	adds	r3, #2
 8004f92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f96:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	f003 0303 	and.w	r3, r3, #3
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	220f      	movs	r2, #15
 8004fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	4013      	ands	r3, r2
 8004faa:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004fb2:	d025      	beq.n	8005000 <HAL_GPIO_DeInit+0x9c>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a5e      	ldr	r2, [pc, #376]	@ (8005130 <HAL_GPIO_DeInit+0x1cc>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d01f      	beq.n	8004ffc <HAL_GPIO_DeInit+0x98>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a5d      	ldr	r2, [pc, #372]	@ (8005134 <HAL_GPIO_DeInit+0x1d0>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d019      	beq.n	8004ff8 <HAL_GPIO_DeInit+0x94>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a5c      	ldr	r2, [pc, #368]	@ (8005138 <HAL_GPIO_DeInit+0x1d4>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d013      	beq.n	8004ff4 <HAL_GPIO_DeInit+0x90>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a5b      	ldr	r2, [pc, #364]	@ (800513c <HAL_GPIO_DeInit+0x1d8>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d00d      	beq.n	8004ff0 <HAL_GPIO_DeInit+0x8c>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a5a      	ldr	r2, [pc, #360]	@ (8005140 <HAL_GPIO_DeInit+0x1dc>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d007      	beq.n	8004fec <HAL_GPIO_DeInit+0x88>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a59      	ldr	r2, [pc, #356]	@ (8005144 <HAL_GPIO_DeInit+0x1e0>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d101      	bne.n	8004fe8 <HAL_GPIO_DeInit+0x84>
 8004fe4:	2306      	movs	r3, #6
 8004fe6:	e00c      	b.n	8005002 <HAL_GPIO_DeInit+0x9e>
 8004fe8:	2307      	movs	r3, #7
 8004fea:	e00a      	b.n	8005002 <HAL_GPIO_DeInit+0x9e>
 8004fec:	2305      	movs	r3, #5
 8004fee:	e008      	b.n	8005002 <HAL_GPIO_DeInit+0x9e>
 8004ff0:	2304      	movs	r3, #4
 8004ff2:	e006      	b.n	8005002 <HAL_GPIO_DeInit+0x9e>
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	e004      	b.n	8005002 <HAL_GPIO_DeInit+0x9e>
 8004ff8:	2302      	movs	r3, #2
 8004ffa:	e002      	b.n	8005002 <HAL_GPIO_DeInit+0x9e>
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e000      	b.n	8005002 <HAL_GPIO_DeInit+0x9e>
 8005000:	2300      	movs	r3, #0
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	f002 0203 	and.w	r2, r2, #3
 8005008:	0092      	lsls	r2, r2, #2
 800500a:	4093      	lsls	r3, r2
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	429a      	cmp	r2, r3
 8005010:	d132      	bne.n	8005078 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8005012:	4b4d      	ldr	r3, [pc, #308]	@ (8005148 <HAL_GPIO_DeInit+0x1e4>)
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	43db      	mvns	r3, r3
 800501a:	494b      	ldr	r1, [pc, #300]	@ (8005148 <HAL_GPIO_DeInit+0x1e4>)
 800501c:	4013      	ands	r3, r2
 800501e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8005020:	4b49      	ldr	r3, [pc, #292]	@ (8005148 <HAL_GPIO_DeInit+0x1e4>)
 8005022:	685a      	ldr	r2, [r3, #4]
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	43db      	mvns	r3, r3
 8005028:	4947      	ldr	r1, [pc, #284]	@ (8005148 <HAL_GPIO_DeInit+0x1e4>)
 800502a:	4013      	ands	r3, r2
 800502c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800502e:	4b46      	ldr	r3, [pc, #280]	@ (8005148 <HAL_GPIO_DeInit+0x1e4>)
 8005030:	68da      	ldr	r2, [r3, #12]
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	43db      	mvns	r3, r3
 8005036:	4944      	ldr	r1, [pc, #272]	@ (8005148 <HAL_GPIO_DeInit+0x1e4>)
 8005038:	4013      	ands	r3, r2
 800503a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 800503c:	4b42      	ldr	r3, [pc, #264]	@ (8005148 <HAL_GPIO_DeInit+0x1e4>)
 800503e:	689a      	ldr	r2, [r3, #8]
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	43db      	mvns	r3, r3
 8005044:	4940      	ldr	r1, [pc, #256]	@ (8005148 <HAL_GPIO_DeInit+0x1e4>)
 8005046:	4013      	ands	r3, r2
 8005048:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	f003 0303 	and.w	r3, r3, #3
 8005050:	009b      	lsls	r3, r3, #2
 8005052:	220f      	movs	r2, #15
 8005054:	fa02 f303 	lsl.w	r3, r2, r3
 8005058:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800505a:	4a34      	ldr	r2, [pc, #208]	@ (800512c <HAL_GPIO_DeInit+0x1c8>)
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	089b      	lsrs	r3, r3, #2
 8005060:	3302      	adds	r3, #2
 8005062:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	43da      	mvns	r2, r3
 800506a:	4830      	ldr	r0, [pc, #192]	@ (800512c <HAL_GPIO_DeInit+0x1c8>)
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	089b      	lsrs	r3, r3, #2
 8005070:	400a      	ands	r2, r1
 8005072:	3302      	adds	r3, #2
 8005074:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	005b      	lsls	r3, r3, #1
 8005080:	2103      	movs	r1, #3
 8005082:	fa01 f303 	lsl.w	r3, r1, r3
 8005086:	431a      	orrs	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	08da      	lsrs	r2, r3, #3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	3208      	adds	r2, #8
 8005094:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	f003 0307 	and.w	r3, r3, #7
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	220f      	movs	r2, #15
 80050a2:	fa02 f303 	lsl.w	r3, r2, r3
 80050a6:	43db      	mvns	r3, r3
 80050a8:	697a      	ldr	r2, [r7, #20]
 80050aa:	08d2      	lsrs	r2, r2, #3
 80050ac:	4019      	ands	r1, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	3208      	adds	r2, #8
 80050b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	689a      	ldr	r2, [r3, #8]
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	2103      	movs	r1, #3
 80050c0:	fa01 f303 	lsl.w	r3, r1, r3
 80050c4:	43db      	mvns	r3, r3
 80050c6:	401a      	ands	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685a      	ldr	r2, [r3, #4]
 80050d0:	2101      	movs	r1, #1
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	fa01 f303 	lsl.w	r3, r1, r3
 80050d8:	43db      	mvns	r3, r3
 80050da:	401a      	ands	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	68da      	ldr	r2, [r3, #12]
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	005b      	lsls	r3, r3, #1
 80050e8:	2103      	movs	r1, #3
 80050ea:	fa01 f303 	lsl.w	r3, r1, r3
 80050ee:	43db      	mvns	r3, r3
 80050f0:	401a      	ands	r2, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050fa:	2101      	movs	r1, #1
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005102:	43db      	mvns	r3, r3
 8005104:	401a      	ands	r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	3301      	adds	r3, #1
 800510e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005110:	683a      	ldr	r2, [r7, #0]
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	fa22 f303 	lsr.w	r3, r2, r3
 8005118:	2b00      	cmp	r3, #0
 800511a:	f47f af2b 	bne.w	8004f74 <HAL_GPIO_DeInit+0x10>
  }
}
 800511e:	bf00      	nop
 8005120:	bf00      	nop
 8005122:	371c      	adds	r7, #28
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr
 800512c:	40010000 	.word	0x40010000
 8005130:	48000400 	.word	0x48000400
 8005134:	48000800 	.word	0x48000800
 8005138:	48000c00 	.word	0x48000c00
 800513c:	48001000 	.word	0x48001000
 8005140:	48001400 	.word	0x48001400
 8005144:	48001800 	.word	0x48001800
 8005148:	40010400 	.word	0x40010400

0800514c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800514c:	b480      	push	{r7}
 800514e:	b085      	sub	sp, #20
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	460b      	mov	r3, r1
 8005156:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	691a      	ldr	r2, [r3, #16]
 800515c:	887b      	ldrh	r3, [r7, #2]
 800515e:	4013      	ands	r3, r2
 8005160:	2b00      	cmp	r3, #0
 8005162:	d002      	beq.n	800516a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005164:	2301      	movs	r3, #1
 8005166:	73fb      	strb	r3, [r7, #15]
 8005168:	e001      	b.n	800516e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800516a:	2300      	movs	r3, #0
 800516c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800516e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005170:	4618      	mov	r0, r3
 8005172:	3714      	adds	r7, #20
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr

0800517c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800517c:	b480      	push	{r7}
 800517e:	b083      	sub	sp, #12
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	460b      	mov	r3, r1
 8005186:	807b      	strh	r3, [r7, #2]
 8005188:	4613      	mov	r3, r2
 800518a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800518c:	787b      	ldrb	r3, [r7, #1]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d003      	beq.n	800519a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005192:	887a      	ldrh	r2, [r7, #2]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005198:	e002      	b.n	80051a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800519a:	887a      	ldrh	r2, [r7, #2]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b085      	sub	sp, #20
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	460b      	mov	r3, r1
 80051b6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	695b      	ldr	r3, [r3, #20]
 80051bc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80051be:	887a      	ldrh	r2, [r7, #2]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	4013      	ands	r3, r2
 80051c4:	041a      	lsls	r2, r3, #16
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	43d9      	mvns	r1, r3
 80051ca:	887b      	ldrh	r3, [r7, #2]
 80051cc:	400b      	ands	r3, r1
 80051ce:	431a      	orrs	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	619a      	str	r2, [r3, #24]
}
 80051d4:	bf00      	nop
 80051d6:	3714      	adds	r7, #20
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr

080051e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	4603      	mov	r3, r0
 80051e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80051ea:	4b08      	ldr	r3, [pc, #32]	@ (800520c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051ec:	695a      	ldr	r2, [r3, #20]
 80051ee:	88fb      	ldrh	r3, [r7, #6]
 80051f0:	4013      	ands	r3, r2
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d006      	beq.n	8005204 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80051f6:	4a05      	ldr	r2, [pc, #20]	@ (800520c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051f8:	88fb      	ldrh	r3, [r7, #6]
 80051fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80051fc:	88fb      	ldrh	r3, [r7, #6]
 80051fe:	4618      	mov	r0, r3
 8005200:	f7fc fa9c 	bl	800173c <HAL_GPIO_EXTI_Callback>
  }
}
 8005204:	bf00      	nop
 8005206:	3708      	adds	r7, #8
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	40010400 	.word	0x40010400

08005210 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d101      	bne.n	8005222 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e08d      	b.n	800533e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005228:	b2db      	uxtb	r3, r3
 800522a:	2b00      	cmp	r3, #0
 800522c:	d106      	bne.n	800523c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f7fc fcce 	bl	8001bd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2224      	movs	r2, #36	@ 0x24
 8005240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f022 0201 	bic.w	r2, r2, #1
 8005252:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005260:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	689a      	ldr	r2, [r3, #8]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005270:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	68db      	ldr	r3, [r3, #12]
 8005276:	2b01      	cmp	r3, #1
 8005278:	d107      	bne.n	800528a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	689a      	ldr	r2, [r3, #8]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005286:	609a      	str	r2, [r3, #8]
 8005288:	e006      	b.n	8005298 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	689a      	ldr	r2, [r3, #8]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005296:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	2b02      	cmp	r3, #2
 800529e:	d108      	bne.n	80052b2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052ae:	605a      	str	r2, [r3, #4]
 80052b0:	e007      	b.n	80052c2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	685a      	ldr	r2, [r3, #4]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	6812      	ldr	r2, [r2, #0]
 80052cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80052d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052d4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68da      	ldr	r2, [r3, #12]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80052e4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	691a      	ldr	r2, [r3, #16]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	695b      	ldr	r3, [r3, #20]
 80052ee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	430a      	orrs	r2, r1
 80052fe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	69d9      	ldr	r1, [r3, #28]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6a1a      	ldr	r2, [r3, #32]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	430a      	orrs	r2, r1
 800530e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f042 0201 	orr.w	r2, r2, #1
 800531e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2200      	movs	r2, #0
 8005324:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2220      	movs	r2, #32
 800532a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800533c:	2300      	movs	r3, #0
}
 800533e:	4618      	mov	r0, r3
 8005340:	3708      	adds	r7, #8
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}

08005346 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005346:	b580      	push	{r7, lr}
 8005348:	b082      	sub	sp, #8
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d101      	bne.n	8005358 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e021      	b.n	800539c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2224      	movs	r2, #36	@ 0x24
 800535c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f022 0201 	bic.w	r2, r2, #1
 800536e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f7fc fc8f 	bl	8001c94 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800539a:	2300      	movs	r3, #0
}
 800539c:	4618      	mov	r0, r3
 800539e:	3708      	adds	r7, #8
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b088      	sub	sp, #32
 80053a8:	af02      	add	r7, sp, #8
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	4608      	mov	r0, r1
 80053ae:	4611      	mov	r1, r2
 80053b0:	461a      	mov	r2, r3
 80053b2:	4603      	mov	r3, r0
 80053b4:	817b      	strh	r3, [r7, #10]
 80053b6:	460b      	mov	r3, r1
 80053b8:	813b      	strh	r3, [r7, #8]
 80053ba:	4613      	mov	r3, r2
 80053bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	2b20      	cmp	r3, #32
 80053c8:	f040 80f9 	bne.w	80055be <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80053cc:	6a3b      	ldr	r3, [r7, #32]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d002      	beq.n	80053d8 <HAL_I2C_Mem_Write+0x34>
 80053d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d105      	bne.n	80053e4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053de:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e0ed      	b.n	80055c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d101      	bne.n	80053f2 <HAL_I2C_Mem_Write+0x4e>
 80053ee:	2302      	movs	r3, #2
 80053f0:	e0e6      	b.n	80055c0 <HAL_I2C_Mem_Write+0x21c>
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2201      	movs	r2, #1
 80053f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80053fa:	f7ff f9a9 	bl	8004750 <HAL_GetTick>
 80053fe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	9300      	str	r3, [sp, #0]
 8005404:	2319      	movs	r3, #25
 8005406:	2201      	movs	r2, #1
 8005408:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 fac3 	bl	8005998 <I2C_WaitOnFlagUntilTimeout>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d001      	beq.n	800541c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	e0d1      	b.n	80055c0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2221      	movs	r2, #33	@ 0x21
 8005420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2240      	movs	r2, #64	@ 0x40
 8005428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6a3a      	ldr	r2, [r7, #32]
 8005436:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800543c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005444:	88f8      	ldrh	r0, [r7, #6]
 8005446:	893a      	ldrh	r2, [r7, #8]
 8005448:	8979      	ldrh	r1, [r7, #10]
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	9301      	str	r3, [sp, #4]
 800544e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005450:	9300      	str	r3, [sp, #0]
 8005452:	4603      	mov	r3, r0
 8005454:	68f8      	ldr	r0, [r7, #12]
 8005456:	f000 f9d3 	bl	8005800 <I2C_RequestMemoryWrite>
 800545a:	4603      	mov	r3, r0
 800545c:	2b00      	cmp	r3, #0
 800545e:	d005      	beq.n	800546c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e0a9      	b.n	80055c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005470:	b29b      	uxth	r3, r3
 8005472:	2bff      	cmp	r3, #255	@ 0xff
 8005474:	d90e      	bls.n	8005494 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	22ff      	movs	r2, #255	@ 0xff
 800547a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005480:	b2da      	uxtb	r2, r3
 8005482:	8979      	ldrh	r1, [r7, #10]
 8005484:	2300      	movs	r3, #0
 8005486:	9300      	str	r3, [sp, #0]
 8005488:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800548c:	68f8      	ldr	r0, [r7, #12]
 800548e:	f000 fc47 	bl	8005d20 <I2C_TransferConfig>
 8005492:	e00f      	b.n	80054b4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005498:	b29a      	uxth	r2, r3
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054a2:	b2da      	uxtb	r2, r3
 80054a4:	8979      	ldrh	r1, [r7, #10]
 80054a6:	2300      	movs	r3, #0
 80054a8:	9300      	str	r3, [sp, #0]
 80054aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80054ae:	68f8      	ldr	r0, [r7, #12]
 80054b0:	f000 fc36 	bl	8005d20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054b4:	697a      	ldr	r2, [r7, #20]
 80054b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f000 fac6 	bl	8005a4a <I2C_WaitOnTXISFlagUntilTimeout>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d001      	beq.n	80054c8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e07b      	b.n	80055c0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054cc:	781a      	ldrb	r2, [r3, #0]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d8:	1c5a      	adds	r2, r3, #1
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	3b01      	subs	r3, #1
 80054e6:	b29a      	uxth	r2, r3
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054f0:	3b01      	subs	r3, #1
 80054f2:	b29a      	uxth	r2, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d034      	beq.n	800556c <HAL_I2C_Mem_Write+0x1c8>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005506:	2b00      	cmp	r3, #0
 8005508:	d130      	bne.n	800556c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	9300      	str	r3, [sp, #0]
 800550e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005510:	2200      	movs	r2, #0
 8005512:	2180      	movs	r1, #128	@ 0x80
 8005514:	68f8      	ldr	r0, [r7, #12]
 8005516:	f000 fa3f 	bl	8005998 <I2C_WaitOnFlagUntilTimeout>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d001      	beq.n	8005524 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	e04d      	b.n	80055c0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005528:	b29b      	uxth	r3, r3
 800552a:	2bff      	cmp	r3, #255	@ 0xff
 800552c:	d90e      	bls.n	800554c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	22ff      	movs	r2, #255	@ 0xff
 8005532:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005538:	b2da      	uxtb	r2, r3
 800553a:	8979      	ldrh	r1, [r7, #10]
 800553c:	2300      	movs	r3, #0
 800553e:	9300      	str	r3, [sp, #0]
 8005540:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005544:	68f8      	ldr	r0, [r7, #12]
 8005546:	f000 fbeb 	bl	8005d20 <I2C_TransferConfig>
 800554a:	e00f      	b.n	800556c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005550:	b29a      	uxth	r2, r3
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800555a:	b2da      	uxtb	r2, r3
 800555c:	8979      	ldrh	r1, [r7, #10]
 800555e:	2300      	movs	r3, #0
 8005560:	9300      	str	r3, [sp, #0]
 8005562:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005566:	68f8      	ldr	r0, [r7, #12]
 8005568:	f000 fbda 	bl	8005d20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005570:	b29b      	uxth	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	d19e      	bne.n	80054b4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800557a:	68f8      	ldr	r0, [r7, #12]
 800557c:	f000 faac 	bl	8005ad8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d001      	beq.n	800558a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e01a      	b.n	80055c0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2220      	movs	r2, #32
 8005590:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	6859      	ldr	r1, [r3, #4]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	4b0a      	ldr	r3, [pc, #40]	@ (80055c8 <HAL_I2C_Mem_Write+0x224>)
 800559e:	400b      	ands	r3, r1
 80055a0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2220      	movs	r2, #32
 80055a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80055ba:	2300      	movs	r3, #0
 80055bc:	e000      	b.n	80055c0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80055be:	2302      	movs	r3, #2
  }
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3718      	adds	r7, #24
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	fe00e800 	.word	0xfe00e800

080055cc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b088      	sub	sp, #32
 80055d0:	af02      	add	r7, sp, #8
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	4608      	mov	r0, r1
 80055d6:	4611      	mov	r1, r2
 80055d8:	461a      	mov	r2, r3
 80055da:	4603      	mov	r3, r0
 80055dc:	817b      	strh	r3, [r7, #10]
 80055de:	460b      	mov	r3, r1
 80055e0:	813b      	strh	r3, [r7, #8]
 80055e2:	4613      	mov	r3, r2
 80055e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b20      	cmp	r3, #32
 80055f0:	f040 80fd 	bne.w	80057ee <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80055f4:	6a3b      	ldr	r3, [r7, #32]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d002      	beq.n	8005600 <HAL_I2C_Mem_Read+0x34>
 80055fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d105      	bne.n	800560c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005606:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e0f1      	b.n	80057f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005612:	2b01      	cmp	r3, #1
 8005614:	d101      	bne.n	800561a <HAL_I2C_Mem_Read+0x4e>
 8005616:	2302      	movs	r3, #2
 8005618:	e0ea      	b.n	80057f0 <HAL_I2C_Mem_Read+0x224>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2201      	movs	r2, #1
 800561e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005622:	f7ff f895 	bl	8004750 <HAL_GetTick>
 8005626:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	9300      	str	r3, [sp, #0]
 800562c:	2319      	movs	r3, #25
 800562e:	2201      	movs	r2, #1
 8005630:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005634:	68f8      	ldr	r0, [r7, #12]
 8005636:	f000 f9af 	bl	8005998 <I2C_WaitOnFlagUntilTimeout>
 800563a:	4603      	mov	r3, r0
 800563c:	2b00      	cmp	r3, #0
 800563e:	d001      	beq.n	8005644 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e0d5      	b.n	80057f0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2222      	movs	r2, #34	@ 0x22
 8005648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2240      	movs	r2, #64	@ 0x40
 8005650:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6a3a      	ldr	r2, [r7, #32]
 800565e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005664:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800566c:	88f8      	ldrh	r0, [r7, #6]
 800566e:	893a      	ldrh	r2, [r7, #8]
 8005670:	8979      	ldrh	r1, [r7, #10]
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	9301      	str	r3, [sp, #4]
 8005676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005678:	9300      	str	r3, [sp, #0]
 800567a:	4603      	mov	r3, r0
 800567c:	68f8      	ldr	r0, [r7, #12]
 800567e:	f000 f913 	bl	80058a8 <I2C_RequestMemoryRead>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d005      	beq.n	8005694 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e0ad      	b.n	80057f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005698:	b29b      	uxth	r3, r3
 800569a:	2bff      	cmp	r3, #255	@ 0xff
 800569c:	d90e      	bls.n	80056bc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2201      	movs	r2, #1
 80056a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056a8:	b2da      	uxtb	r2, r3
 80056aa:	8979      	ldrh	r1, [r7, #10]
 80056ac:	4b52      	ldr	r3, [pc, #328]	@ (80057f8 <HAL_I2C_Mem_Read+0x22c>)
 80056ae:	9300      	str	r3, [sp, #0]
 80056b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	f000 fb33 	bl	8005d20 <I2C_TransferConfig>
 80056ba:	e00f      	b.n	80056dc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056c0:	b29a      	uxth	r2, r3
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056ca:	b2da      	uxtb	r2, r3
 80056cc:	8979      	ldrh	r1, [r7, #10]
 80056ce:	4b4a      	ldr	r3, [pc, #296]	@ (80057f8 <HAL_I2C_Mem_Read+0x22c>)
 80056d0:	9300      	str	r3, [sp, #0]
 80056d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80056d6:	68f8      	ldr	r0, [r7, #12]
 80056d8:	f000 fb22 	bl	8005d20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	9300      	str	r3, [sp, #0]
 80056e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e2:	2200      	movs	r2, #0
 80056e4:	2104      	movs	r1, #4
 80056e6:	68f8      	ldr	r0, [r7, #12]
 80056e8:	f000 f956 	bl	8005998 <I2C_WaitOnFlagUntilTimeout>
 80056ec:	4603      	mov	r3, r0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e07c      	b.n	80057f0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005708:	1c5a      	adds	r2, r3, #1
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005712:	3b01      	subs	r3, #1
 8005714:	b29a      	uxth	r2, r3
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800571e:	b29b      	uxth	r3, r3
 8005720:	3b01      	subs	r3, #1
 8005722:	b29a      	uxth	r2, r3
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800572c:	b29b      	uxth	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	d034      	beq.n	800579c <HAL_I2C_Mem_Read+0x1d0>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005736:	2b00      	cmp	r3, #0
 8005738:	d130      	bne.n	800579c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	9300      	str	r3, [sp, #0]
 800573e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005740:	2200      	movs	r2, #0
 8005742:	2180      	movs	r1, #128	@ 0x80
 8005744:	68f8      	ldr	r0, [r7, #12]
 8005746:	f000 f927 	bl	8005998 <I2C_WaitOnFlagUntilTimeout>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d001      	beq.n	8005754 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	e04d      	b.n	80057f0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005758:	b29b      	uxth	r3, r3
 800575a:	2bff      	cmp	r3, #255	@ 0xff
 800575c:	d90e      	bls.n	800577c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2201      	movs	r2, #1
 8005762:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005768:	b2da      	uxtb	r2, r3
 800576a:	8979      	ldrh	r1, [r7, #10]
 800576c:	2300      	movs	r3, #0
 800576e:	9300      	str	r3, [sp, #0]
 8005770:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005774:	68f8      	ldr	r0, [r7, #12]
 8005776:	f000 fad3 	bl	8005d20 <I2C_TransferConfig>
 800577a:	e00f      	b.n	800579c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005780:	b29a      	uxth	r2, r3
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800578a:	b2da      	uxtb	r2, r3
 800578c:	8979      	ldrh	r1, [r7, #10]
 800578e:	2300      	movs	r3, #0
 8005790:	9300      	str	r3, [sp, #0]
 8005792:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005796:	68f8      	ldr	r0, [r7, #12]
 8005798:	f000 fac2 	bl	8005d20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d19a      	bne.n	80056dc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057a6:	697a      	ldr	r2, [r7, #20]
 80057a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057aa:	68f8      	ldr	r0, [r7, #12]
 80057ac:	f000 f994 	bl	8005ad8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e01a      	b.n	80057f0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2220      	movs	r2, #32
 80057c0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	6859      	ldr	r1, [r3, #4]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	4b0b      	ldr	r3, [pc, #44]	@ (80057fc <HAL_I2C_Mem_Read+0x230>)
 80057ce:	400b      	ands	r3, r1
 80057d0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2220      	movs	r2, #32
 80057d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80057ea:	2300      	movs	r3, #0
 80057ec:	e000      	b.n	80057f0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80057ee:	2302      	movs	r3, #2
  }
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3718      	adds	r7, #24
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}
 80057f8:	80002400 	.word	0x80002400
 80057fc:	fe00e800 	.word	0xfe00e800

08005800 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b086      	sub	sp, #24
 8005804:	af02      	add	r7, sp, #8
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	4608      	mov	r0, r1
 800580a:	4611      	mov	r1, r2
 800580c:	461a      	mov	r2, r3
 800580e:	4603      	mov	r3, r0
 8005810:	817b      	strh	r3, [r7, #10]
 8005812:	460b      	mov	r3, r1
 8005814:	813b      	strh	r3, [r7, #8]
 8005816:	4613      	mov	r3, r2
 8005818:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800581a:	88fb      	ldrh	r3, [r7, #6]
 800581c:	b2da      	uxtb	r2, r3
 800581e:	8979      	ldrh	r1, [r7, #10]
 8005820:	4b20      	ldr	r3, [pc, #128]	@ (80058a4 <I2C_RequestMemoryWrite+0xa4>)
 8005822:	9300      	str	r3, [sp, #0]
 8005824:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005828:	68f8      	ldr	r0, [r7, #12]
 800582a:	f000 fa79 	bl	8005d20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800582e:	69fa      	ldr	r2, [r7, #28]
 8005830:	69b9      	ldr	r1, [r7, #24]
 8005832:	68f8      	ldr	r0, [r7, #12]
 8005834:	f000 f909 	bl	8005a4a <I2C_WaitOnTXISFlagUntilTimeout>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d001      	beq.n	8005842 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e02c      	b.n	800589c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005842:	88fb      	ldrh	r3, [r7, #6]
 8005844:	2b01      	cmp	r3, #1
 8005846:	d105      	bne.n	8005854 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005848:	893b      	ldrh	r3, [r7, #8]
 800584a:	b2da      	uxtb	r2, r3
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	629a      	str	r2, [r3, #40]	@ 0x28
 8005852:	e015      	b.n	8005880 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005854:	893b      	ldrh	r3, [r7, #8]
 8005856:	0a1b      	lsrs	r3, r3, #8
 8005858:	b29b      	uxth	r3, r3
 800585a:	b2da      	uxtb	r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005862:	69fa      	ldr	r2, [r7, #28]
 8005864:	69b9      	ldr	r1, [r7, #24]
 8005866:	68f8      	ldr	r0, [r7, #12]
 8005868:	f000 f8ef 	bl	8005a4a <I2C_WaitOnTXISFlagUntilTimeout>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e012      	b.n	800589c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005876:	893b      	ldrh	r3, [r7, #8]
 8005878:	b2da      	uxtb	r2, r3
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	69bb      	ldr	r3, [r7, #24]
 8005886:	2200      	movs	r2, #0
 8005888:	2180      	movs	r1, #128	@ 0x80
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f000 f884 	bl	8005998 <I2C_WaitOnFlagUntilTimeout>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e000      	b.n	800589c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3710      	adds	r7, #16
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	80002000 	.word	0x80002000

080058a8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b086      	sub	sp, #24
 80058ac:	af02      	add	r7, sp, #8
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	4608      	mov	r0, r1
 80058b2:	4611      	mov	r1, r2
 80058b4:	461a      	mov	r2, r3
 80058b6:	4603      	mov	r3, r0
 80058b8:	817b      	strh	r3, [r7, #10]
 80058ba:	460b      	mov	r3, r1
 80058bc:	813b      	strh	r3, [r7, #8]
 80058be:	4613      	mov	r3, r2
 80058c0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80058c2:	88fb      	ldrh	r3, [r7, #6]
 80058c4:	b2da      	uxtb	r2, r3
 80058c6:	8979      	ldrh	r1, [r7, #10]
 80058c8:	4b20      	ldr	r3, [pc, #128]	@ (800594c <I2C_RequestMemoryRead+0xa4>)
 80058ca:	9300      	str	r3, [sp, #0]
 80058cc:	2300      	movs	r3, #0
 80058ce:	68f8      	ldr	r0, [r7, #12]
 80058d0:	f000 fa26 	bl	8005d20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058d4:	69fa      	ldr	r2, [r7, #28]
 80058d6:	69b9      	ldr	r1, [r7, #24]
 80058d8:	68f8      	ldr	r0, [r7, #12]
 80058da:	f000 f8b6 	bl	8005a4a <I2C_WaitOnTXISFlagUntilTimeout>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d001      	beq.n	80058e8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e02c      	b.n	8005942 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80058e8:	88fb      	ldrh	r3, [r7, #6]
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d105      	bne.n	80058fa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058ee:	893b      	ldrh	r3, [r7, #8]
 80058f0:	b2da      	uxtb	r2, r3
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80058f8:	e015      	b.n	8005926 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80058fa:	893b      	ldrh	r3, [r7, #8]
 80058fc:	0a1b      	lsrs	r3, r3, #8
 80058fe:	b29b      	uxth	r3, r3
 8005900:	b2da      	uxtb	r2, r3
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005908:	69fa      	ldr	r2, [r7, #28]
 800590a:	69b9      	ldr	r1, [r7, #24]
 800590c:	68f8      	ldr	r0, [r7, #12]
 800590e:	f000 f89c 	bl	8005a4a <I2C_WaitOnTXISFlagUntilTimeout>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d001      	beq.n	800591c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e012      	b.n	8005942 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800591c:	893b      	ldrh	r3, [r7, #8]
 800591e:	b2da      	uxtb	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	9300      	str	r3, [sp, #0]
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	2200      	movs	r2, #0
 800592e:	2140      	movs	r1, #64	@ 0x40
 8005930:	68f8      	ldr	r0, [r7, #12]
 8005932:	f000 f831 	bl	8005998 <I2C_WaitOnFlagUntilTimeout>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d001      	beq.n	8005940 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e000      	b.n	8005942 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	3710      	adds	r7, #16
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	80002000 	.word	0x80002000

08005950 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	699b      	ldr	r3, [r3, #24]
 800595e:	f003 0302 	and.w	r3, r3, #2
 8005962:	2b02      	cmp	r3, #2
 8005964:	d103      	bne.n	800596e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	2200      	movs	r2, #0
 800596c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	699b      	ldr	r3, [r3, #24]
 8005974:	f003 0301 	and.w	r3, r3, #1
 8005978:	2b01      	cmp	r3, #1
 800597a:	d007      	beq.n	800598c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	699a      	ldr	r2, [r3, #24]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f042 0201 	orr.w	r2, r2, #1
 800598a:	619a      	str	r2, [r3, #24]
  }
}
 800598c:	bf00      	nop
 800598e:	370c      	adds	r7, #12
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr

08005998 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	603b      	str	r3, [r7, #0]
 80059a4:	4613      	mov	r3, r2
 80059a6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059a8:	e03b      	b.n	8005a22 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80059aa:	69ba      	ldr	r2, [r7, #24]
 80059ac:	6839      	ldr	r1, [r7, #0]
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f000 f8d6 	bl	8005b60 <I2C_IsErrorOccurred>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e041      	b.n	8005a42 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059c4:	d02d      	beq.n	8005a22 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059c6:	f7fe fec3 	bl	8004750 <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	69bb      	ldr	r3, [r7, #24]
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	683a      	ldr	r2, [r7, #0]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d302      	bcc.n	80059dc <I2C_WaitOnFlagUntilTimeout+0x44>
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d122      	bne.n	8005a22 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	699a      	ldr	r2, [r3, #24]
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	4013      	ands	r3, r2
 80059e6:	68ba      	ldr	r2, [r7, #8]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	bf0c      	ite	eq
 80059ec:	2301      	moveq	r3, #1
 80059ee:	2300      	movne	r3, #0
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	461a      	mov	r2, r3
 80059f4:	79fb      	ldrb	r3, [r7, #7]
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d113      	bne.n	8005a22 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059fe:	f043 0220 	orr.w	r2, r3, #32
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2220      	movs	r2, #32
 8005a0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e00f      	b.n	8005a42 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	699a      	ldr	r2, [r3, #24]
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	68ba      	ldr	r2, [r7, #8]
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	bf0c      	ite	eq
 8005a32:	2301      	moveq	r3, #1
 8005a34:	2300      	movne	r3, #0
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	461a      	mov	r2, r3
 8005a3a:	79fb      	ldrb	r3, [r7, #7]
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d0b4      	beq.n	80059aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a40:	2300      	movs	r3, #0
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3710      	adds	r7, #16
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}

08005a4a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005a4a:	b580      	push	{r7, lr}
 8005a4c:	b084      	sub	sp, #16
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	60f8      	str	r0, [r7, #12]
 8005a52:	60b9      	str	r1, [r7, #8]
 8005a54:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005a56:	e033      	b.n	8005ac0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	68b9      	ldr	r1, [r7, #8]
 8005a5c:	68f8      	ldr	r0, [r7, #12]
 8005a5e:	f000 f87f 	bl	8005b60 <I2C_IsErrorOccurred>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d001      	beq.n	8005a6c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e031      	b.n	8005ad0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a72:	d025      	beq.n	8005ac0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a74:	f7fe fe6c 	bl	8004750 <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	68ba      	ldr	r2, [r7, #8]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d302      	bcc.n	8005a8a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d11a      	bne.n	8005ac0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	f003 0302 	and.w	r3, r3, #2
 8005a94:	2b02      	cmp	r3, #2
 8005a96:	d013      	beq.n	8005ac0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a9c:	f043 0220 	orr.w	r2, r3, #32
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2220      	movs	r2, #32
 8005aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	e007      	b.n	8005ad0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	699b      	ldr	r3, [r3, #24]
 8005ac6:	f003 0302 	and.w	r3, r3, #2
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d1c4      	bne.n	8005a58 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005ace:	2300      	movs	r3, #0
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3710      	adds	r7, #16
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ae4:	e02f      	b.n	8005b46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	68b9      	ldr	r1, [r7, #8]
 8005aea:	68f8      	ldr	r0, [r7, #12]
 8005aec:	f000 f838 	bl	8005b60 <I2C_IsErrorOccurred>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d001      	beq.n	8005afa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e02d      	b.n	8005b56 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005afa:	f7fe fe29 	bl	8004750 <HAL_GetTick>
 8005afe:	4602      	mov	r2, r0
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	1ad3      	subs	r3, r2, r3
 8005b04:	68ba      	ldr	r2, [r7, #8]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d302      	bcc.n	8005b10 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d11a      	bne.n	8005b46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	f003 0320 	and.w	r3, r3, #32
 8005b1a:	2b20      	cmp	r3, #32
 8005b1c:	d013      	beq.n	8005b46 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b22:	f043 0220 	orr.w	r2, r3, #32
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2220      	movs	r2, #32
 8005b2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e007      	b.n	8005b56 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	f003 0320 	and.w	r3, r3, #32
 8005b50:	2b20      	cmp	r3, #32
 8005b52:	d1c8      	bne.n	8005ae6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3710      	adds	r7, #16
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
	...

08005b60 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b08a      	sub	sp, #40	@ 0x28
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	699b      	ldr	r3, [r3, #24]
 8005b78:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	f003 0310 	and.w	r3, r3, #16
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d068      	beq.n	8005c5e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2210      	movs	r2, #16
 8005b92:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005b94:	e049      	b.n	8005c2a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b9c:	d045      	beq.n	8005c2a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005b9e:	f7fe fdd7 	bl	8004750 <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	68ba      	ldr	r2, [r7, #8]
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d302      	bcc.n	8005bb4 <I2C_IsErrorOccurred+0x54>
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d13a      	bne.n	8005c2a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005bbe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bc6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	699b      	ldr	r3, [r3, #24]
 8005bce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bd6:	d121      	bne.n	8005c1c <I2C_IsErrorOccurred+0xbc>
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005bde:	d01d      	beq.n	8005c1c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005be0:	7cfb      	ldrb	r3, [r7, #19]
 8005be2:	2b20      	cmp	r3, #32
 8005be4:	d01a      	beq.n	8005c1c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	685a      	ldr	r2, [r3, #4]
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bf4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005bf6:	f7fe fdab 	bl	8004750 <HAL_GetTick>
 8005bfa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bfc:	e00e      	b.n	8005c1c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005bfe:	f7fe fda7 	bl	8004750 <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	2b19      	cmp	r3, #25
 8005c0a:	d907      	bls.n	8005c1c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005c0c:	6a3b      	ldr	r3, [r7, #32]
 8005c0e:	f043 0320 	orr.w	r3, r3, #32
 8005c12:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005c1a:	e006      	b.n	8005c2a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	f003 0320 	and.w	r3, r3, #32
 8005c26:	2b20      	cmp	r3, #32
 8005c28:	d1e9      	bne.n	8005bfe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	f003 0320 	and.w	r3, r3, #32
 8005c34:	2b20      	cmp	r3, #32
 8005c36:	d003      	beq.n	8005c40 <I2C_IsErrorOccurred+0xe0>
 8005c38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d0aa      	beq.n	8005b96 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005c40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d103      	bne.n	8005c50 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2220      	movs	r2, #32
 8005c4e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005c50:	6a3b      	ldr	r3, [r7, #32]
 8005c52:	f043 0304 	orr.w	r3, r3, #4
 8005c56:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005c66:	69bb      	ldr	r3, [r7, #24]
 8005c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00b      	beq.n	8005c88 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005c70:	6a3b      	ldr	r3, [r7, #32]
 8005c72:	f043 0301 	orr.w	r3, r3, #1
 8005c76:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00b      	beq.n	8005caa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005c92:	6a3b      	ldr	r3, [r7, #32]
 8005c94:	f043 0308 	orr.w	r3, r3, #8
 8005c98:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005ca2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d00b      	beq.n	8005ccc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005cb4:	6a3b      	ldr	r3, [r7, #32]
 8005cb6:	f043 0302 	orr.w	r3, r3, #2
 8005cba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cc4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005ccc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d01c      	beq.n	8005d0e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f7ff fe3b 	bl	8005950 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	6859      	ldr	r1, [r3, #4]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8005d1c <I2C_IsErrorOccurred+0x1bc>)
 8005ce6:	400b      	ands	r3, r1
 8005ce8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	431a      	orrs	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2220      	movs	r2, #32
 8005cfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2200      	movs	r2, #0
 8005d02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005d0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3728      	adds	r7, #40	@ 0x28
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	bf00      	nop
 8005d1c:	fe00e800 	.word	0xfe00e800

08005d20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b087      	sub	sp, #28
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	607b      	str	r3, [r7, #4]
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	817b      	strh	r3, [r7, #10]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d32:	897b      	ldrh	r3, [r7, #10]
 8005d34:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005d38:	7a7b      	ldrb	r3, [r7, #9]
 8005d3a:	041b      	lsls	r3, r3, #16
 8005d3c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d40:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d46:	6a3b      	ldr	r3, [r7, #32]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005d4e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	685a      	ldr	r2, [r3, #4]
 8005d56:	6a3b      	ldr	r3, [r7, #32]
 8005d58:	0d5b      	lsrs	r3, r3, #21
 8005d5a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005d5e:	4b08      	ldr	r3, [pc, #32]	@ (8005d80 <I2C_TransferConfig+0x60>)
 8005d60:	430b      	orrs	r3, r1
 8005d62:	43db      	mvns	r3, r3
 8005d64:	ea02 0103 	and.w	r1, r2, r3
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	697a      	ldr	r2, [r7, #20]
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005d72:	bf00      	nop
 8005d74:	371c      	adds	r7, #28
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	03ff63ff 	.word	0x03ff63ff

08005d84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	2b20      	cmp	r3, #32
 8005d98:	d138      	bne.n	8005e0c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d101      	bne.n	8005da8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005da4:	2302      	movs	r3, #2
 8005da6:	e032      	b.n	8005e0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2224      	movs	r2, #36	@ 0x24
 8005db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f022 0201 	bic.w	r2, r2, #1
 8005dc6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005dd6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	6819      	ldr	r1, [r3, #0]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	683a      	ldr	r2, [r7, #0]
 8005de4:	430a      	orrs	r2, r1
 8005de6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f042 0201 	orr.w	r2, r2, #1
 8005df6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2220      	movs	r2, #32
 8005dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	e000      	b.n	8005e0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005e0c:	2302      	movs	r3, #2
  }
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	370c      	adds	r7, #12
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr

08005e1a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b085      	sub	sp, #20
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
 8005e22:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b20      	cmp	r3, #32
 8005e2e:	d139      	bne.n	8005ea4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d101      	bne.n	8005e3e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005e3a:	2302      	movs	r3, #2
 8005e3c:	e033      	b.n	8005ea6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2201      	movs	r2, #1
 8005e42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2224      	movs	r2, #36	@ 0x24
 8005e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f022 0201 	bic.w	r2, r2, #1
 8005e5c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005e6c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	021b      	lsls	r3, r3, #8
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68fa      	ldr	r2, [r7, #12]
 8005e7e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f042 0201 	orr.w	r2, r2, #1
 8005e8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2220      	movs	r2, #32
 8005e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	e000      	b.n	8005ea6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005ea4:	2302      	movs	r3, #2
  }
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3714      	adds	r7, #20
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb0:	4770      	bx	lr

08005eb2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005eb2:	b580      	push	{r7, lr}
 8005eb4:	b086      	sub	sp, #24
 8005eb6:	af02      	add	r7, sp, #8
 8005eb8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d101      	bne.n	8005ec4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e101      	b.n	80060c8 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d106      	bne.n	8005ede <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f7fc f849 	bl	8001f70 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2203      	movs	r2, #3
 8005ee2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f004 f91f 	bl	800a134 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6818      	ldr	r0, [r3, #0]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	7c1a      	ldrb	r2, [r3, #16]
 8005efe:	f88d 2000 	strb.w	r2, [sp]
 8005f02:	3304      	adds	r3, #4
 8005f04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005f06:	f004 f8e8 	bl	800a0da <USB_CoreInit>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d005      	beq.n	8005f1c <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2202      	movs	r2, #2
 8005f14:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e0d5      	b.n	80060c8 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2100      	movs	r1, #0
 8005f22:	4618      	mov	r0, r3
 8005f24:	f004 f917 	bl	800a156 <USB_SetCurrentMode>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d005      	beq.n	8005f3a <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2202      	movs	r2, #2
 8005f32:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e0c6      	b.n	80060c8 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	73fb      	strb	r3, [r7, #15]
 8005f3e:	e04a      	b.n	8005fd6 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005f40:	7bfa      	ldrb	r2, [r7, #15]
 8005f42:	6879      	ldr	r1, [r7, #4]
 8005f44:	4613      	mov	r3, r2
 8005f46:	00db      	lsls	r3, r3, #3
 8005f48:	4413      	add	r3, r2
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	440b      	add	r3, r1
 8005f4e:	3315      	adds	r3, #21
 8005f50:	2201      	movs	r2, #1
 8005f52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005f54:	7bfa      	ldrb	r2, [r7, #15]
 8005f56:	6879      	ldr	r1, [r7, #4]
 8005f58:	4613      	mov	r3, r2
 8005f5a:	00db      	lsls	r3, r3, #3
 8005f5c:	4413      	add	r3, r2
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	440b      	add	r3, r1
 8005f62:	3314      	adds	r3, #20
 8005f64:	7bfa      	ldrb	r2, [r7, #15]
 8005f66:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005f68:	7bfa      	ldrb	r2, [r7, #15]
 8005f6a:	7bfb      	ldrb	r3, [r7, #15]
 8005f6c:	b298      	uxth	r0, r3
 8005f6e:	6879      	ldr	r1, [r7, #4]
 8005f70:	4613      	mov	r3, r2
 8005f72:	00db      	lsls	r3, r3, #3
 8005f74:	4413      	add	r3, r2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	440b      	add	r3, r1
 8005f7a:	332e      	adds	r3, #46	@ 0x2e
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005f80:	7bfa      	ldrb	r2, [r7, #15]
 8005f82:	6879      	ldr	r1, [r7, #4]
 8005f84:	4613      	mov	r3, r2
 8005f86:	00db      	lsls	r3, r3, #3
 8005f88:	4413      	add	r3, r2
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	440b      	add	r3, r1
 8005f8e:	3318      	adds	r3, #24
 8005f90:	2200      	movs	r2, #0
 8005f92:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005f94:	7bfa      	ldrb	r2, [r7, #15]
 8005f96:	6879      	ldr	r1, [r7, #4]
 8005f98:	4613      	mov	r3, r2
 8005f9a:	00db      	lsls	r3, r3, #3
 8005f9c:	4413      	add	r3, r2
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	440b      	add	r3, r1
 8005fa2:	331c      	adds	r3, #28
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005fa8:	7bfa      	ldrb	r2, [r7, #15]
 8005faa:	6879      	ldr	r1, [r7, #4]
 8005fac:	4613      	mov	r3, r2
 8005fae:	00db      	lsls	r3, r3, #3
 8005fb0:	4413      	add	r3, r2
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	440b      	add	r3, r1
 8005fb6:	3320      	adds	r3, #32
 8005fb8:	2200      	movs	r2, #0
 8005fba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005fbc:	7bfa      	ldrb	r2, [r7, #15]
 8005fbe:	6879      	ldr	r1, [r7, #4]
 8005fc0:	4613      	mov	r3, r2
 8005fc2:	00db      	lsls	r3, r3, #3
 8005fc4:	4413      	add	r3, r2
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	440b      	add	r3, r1
 8005fca:	3324      	adds	r3, #36	@ 0x24
 8005fcc:	2200      	movs	r2, #0
 8005fce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fd0:	7bfb      	ldrb	r3, [r7, #15]
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	73fb      	strb	r3, [r7, #15]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	791b      	ldrb	r3, [r3, #4]
 8005fda:	7bfa      	ldrb	r2, [r7, #15]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d3af      	bcc.n	8005f40 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	73fb      	strb	r3, [r7, #15]
 8005fe4:	e044      	b.n	8006070 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005fe6:	7bfa      	ldrb	r2, [r7, #15]
 8005fe8:	6879      	ldr	r1, [r7, #4]
 8005fea:	4613      	mov	r3, r2
 8005fec:	00db      	lsls	r3, r3, #3
 8005fee:	4413      	add	r3, r2
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	440b      	add	r3, r1
 8005ff4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005ffc:	7bfa      	ldrb	r2, [r7, #15]
 8005ffe:	6879      	ldr	r1, [r7, #4]
 8006000:	4613      	mov	r3, r2
 8006002:	00db      	lsls	r3, r3, #3
 8006004:	4413      	add	r3, r2
 8006006:	009b      	lsls	r3, r3, #2
 8006008:	440b      	add	r3, r1
 800600a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800600e:	7bfa      	ldrb	r2, [r7, #15]
 8006010:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006012:	7bfa      	ldrb	r2, [r7, #15]
 8006014:	6879      	ldr	r1, [r7, #4]
 8006016:	4613      	mov	r3, r2
 8006018:	00db      	lsls	r3, r3, #3
 800601a:	4413      	add	r3, r2
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	440b      	add	r3, r1
 8006020:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006024:	2200      	movs	r2, #0
 8006026:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006028:	7bfa      	ldrb	r2, [r7, #15]
 800602a:	6879      	ldr	r1, [r7, #4]
 800602c:	4613      	mov	r3, r2
 800602e:	00db      	lsls	r3, r3, #3
 8006030:	4413      	add	r3, r2
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	440b      	add	r3, r1
 8006036:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800603a:	2200      	movs	r2, #0
 800603c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800603e:	7bfa      	ldrb	r2, [r7, #15]
 8006040:	6879      	ldr	r1, [r7, #4]
 8006042:	4613      	mov	r3, r2
 8006044:	00db      	lsls	r3, r3, #3
 8006046:	4413      	add	r3, r2
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	440b      	add	r3, r1
 800604c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006050:	2200      	movs	r2, #0
 8006052:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006054:	7bfa      	ldrb	r2, [r7, #15]
 8006056:	6879      	ldr	r1, [r7, #4]
 8006058:	4613      	mov	r3, r2
 800605a:	00db      	lsls	r3, r3, #3
 800605c:	4413      	add	r3, r2
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	440b      	add	r3, r1
 8006062:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006066:	2200      	movs	r2, #0
 8006068:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800606a:	7bfb      	ldrb	r3, [r7, #15]
 800606c:	3301      	adds	r3, #1
 800606e:	73fb      	strb	r3, [r7, #15]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	791b      	ldrb	r3, [r3, #4]
 8006074:	7bfa      	ldrb	r2, [r7, #15]
 8006076:	429a      	cmp	r2, r3
 8006078:	d3b5      	bcc.n	8005fe6 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6818      	ldr	r0, [r3, #0]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	7c1a      	ldrb	r2, [r3, #16]
 8006082:	f88d 2000 	strb.w	r2, [sp]
 8006086:	3304      	adds	r3, #4
 8006088:	cb0e      	ldmia	r3, {r1, r2, r3}
 800608a:	f004 f8b1 	bl	800a1f0 <USB_DevInit>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d005      	beq.n	80060a0 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2202      	movs	r2, #2
 8006098:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e013      	b.n	80060c8 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2200      	movs	r2, #0
 80060a4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2201      	movs	r2, #1
 80060aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	7b1b      	ldrb	r3, [r3, #12]
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d102      	bne.n	80060bc <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 f80a 	bl	80060d0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4618      	mov	r0, r3
 80060c2:	f004 fa56 	bl	800a572 <USB_DevDisconnect>

  return HAL_OK;
 80060c6:	2300      	movs	r3, #0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}

080060d0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b085      	sub	sp, #20
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2201      	movs	r2, #1
 80060e2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	699b      	ldr	r3, [r3, #24]
 80060f2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006102:	f043 0303 	orr.w	r3, r3, #3
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800610a:	2300      	movs	r3, #0
}
 800610c:	4618      	mov	r0, r3
 800610e:	3714      	adds	r7, #20
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006118:	b480      	push	{r7}
 800611a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800611c:	4b05      	ldr	r3, [pc, #20]	@ (8006134 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a04      	ldr	r2, [pc, #16]	@ (8006134 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006122:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006126:	6013      	str	r3, [r2, #0]
}
 8006128:	bf00      	nop
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr
 8006132:	bf00      	nop
 8006134:	40007000 	.word	0x40007000

08006138 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006138:	b480      	push	{r7}
 800613a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800613c:	4b04      	ldr	r3, [pc, #16]	@ (8006150 <HAL_PWREx_GetVoltageRange+0x18>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8006144:	4618      	mov	r0, r3
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	40007000 	.word	0x40007000

08006154 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006154:	b480      	push	{r7}
 8006156:	b085      	sub	sp, #20
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006162:	d130      	bne.n	80061c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006164:	4b23      	ldr	r3, [pc, #140]	@ (80061f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800616c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006170:	d038      	beq.n	80061e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006172:	4b20      	ldr	r3, [pc, #128]	@ (80061f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800617a:	4a1e      	ldr	r2, [pc, #120]	@ (80061f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800617c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006180:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006182:	4b1d      	ldr	r3, [pc, #116]	@ (80061f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2232      	movs	r2, #50	@ 0x32
 8006188:	fb02 f303 	mul.w	r3, r2, r3
 800618c:	4a1b      	ldr	r2, [pc, #108]	@ (80061fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800618e:	fba2 2303 	umull	r2, r3, r2, r3
 8006192:	0c9b      	lsrs	r3, r3, #18
 8006194:	3301      	adds	r3, #1
 8006196:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006198:	e002      	b.n	80061a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	3b01      	subs	r3, #1
 800619e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80061a0:	4b14      	ldr	r3, [pc, #80]	@ (80061f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80061a2:	695b      	ldr	r3, [r3, #20]
 80061a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061ac:	d102      	bne.n	80061b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d1f2      	bne.n	800619a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80061b4:	4b0f      	ldr	r3, [pc, #60]	@ (80061f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80061b6:	695b      	ldr	r3, [r3, #20]
 80061b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061c0:	d110      	bne.n	80061e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80061c2:	2303      	movs	r3, #3
 80061c4:	e00f      	b.n	80061e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80061c6:	4b0b      	ldr	r3, [pc, #44]	@ (80061f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80061ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061d2:	d007      	beq.n	80061e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80061d4:	4b07      	ldr	r3, [pc, #28]	@ (80061f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80061dc:	4a05      	ldr	r2, [pc, #20]	@ (80061f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80061de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80061e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80061e4:	2300      	movs	r3, #0
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3714      	adds	r7, #20
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	40007000 	.word	0x40007000
 80061f8:	20000000 	.word	0x20000000
 80061fc:	431bde83 	.word	0x431bde83

08006200 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006200:	b480      	push	{r7}
 8006202:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006204:	4b05      	ldr	r3, [pc, #20]	@ (800621c <HAL_PWREx_EnableVddUSB+0x1c>)
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	4a04      	ldr	r2, [pc, #16]	@ (800621c <HAL_PWREx_EnableVddUSB+0x1c>)
 800620a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800620e:	6053      	str	r3, [r2, #4]
}
 8006210:	bf00      	nop
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr
 800621a:	bf00      	nop
 800621c:	40007000 	.word	0x40007000

08006220 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b086      	sub	sp, #24
 8006224:	af02      	add	r7, sp, #8
 8006226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006228:	f7fe fa92 	bl	8004750 <HAL_GetTick>
 800622c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d101      	bne.n	8006238 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e063      	b.n	8006300 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800623e:	b2db      	uxtb	r3, r3
 8006240:	2b00      	cmp	r3, #0
 8006242:	d10b      	bne.n	800625c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2200      	movs	r2, #0
 8006248:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f7fb fd45 	bl	8001cdc <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8006252:	f241 3188 	movw	r1, #5000	@ 0x1388
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 f858 	bl	800630c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	3b01      	subs	r3, #1
 800626c:	021a      	lsls	r2, r3, #8
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	430a      	orrs	r2, r1
 8006274:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800627a:	9300      	str	r3, [sp, #0]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2200      	movs	r2, #0
 8006280:	2120      	movs	r1, #32
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f000 f850 	bl	8006328 <QSPI_WaitFlagStateUntilTimeout>
 8006288:	4603      	mov	r3, r0
 800628a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800628c:	7afb      	ldrb	r3, [r7, #11]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d131      	bne.n	80062f6 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800629c:	f023 0310 	bic.w	r3, r3, #16
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	6852      	ldr	r2, [r2, #4]
 80062a4:	0611      	lsls	r1, r2, #24
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	68d2      	ldr	r2, [r2, #12]
 80062aa:	4311      	orrs	r1, r2
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	6812      	ldr	r2, [r2, #0]
 80062b0:	430b      	orrs	r3, r1
 80062b2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	685a      	ldr	r2, [r3, #4]
 80062ba:	4b13      	ldr	r3, [pc, #76]	@ (8006308 <HAL_QSPI_Init+0xe8>)
 80062bc:	4013      	ands	r3, r2
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	6912      	ldr	r2, [r2, #16]
 80062c2:	0411      	lsls	r1, r2, #16
 80062c4:	687a      	ldr	r2, [r7, #4]
 80062c6:	6952      	ldr	r2, [r2, #20]
 80062c8:	4311      	orrs	r1, r2
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	6992      	ldr	r2, [r2, #24]
 80062ce:	4311      	orrs	r1, r2
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	6812      	ldr	r2, [r2, #0]
 80062d4:	430b      	orrs	r3, r1
 80062d6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f042 0201 	orr.w	r2, r2, #1
 80062e6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2200      	movs	r2, #0
 80062ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 80062fe:	7afb      	ldrb	r3, [r7, #11]
}
 8006300:	4618      	mov	r0, r3
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}
 8006308:	ffe0f8fe 	.word	0xffe0f8fe

0800630c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	683a      	ldr	r2, [r7, #0]
 800631a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800631c:	bf00      	nop
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b084      	sub	sp, #16
 800632c:	af00      	add	r7, sp, #0
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	603b      	str	r3, [r7, #0]
 8006334:	4613      	mov	r3, r2
 8006336:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006338:	e01a      	b.n	8006370 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800633a:	69bb      	ldr	r3, [r7, #24]
 800633c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006340:	d016      	beq.n	8006370 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006342:	f7fe fa05 	bl	8004750 <HAL_GetTick>
 8006346:	4602      	mov	r2, r0
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	1ad3      	subs	r3, r2, r3
 800634c:	69ba      	ldr	r2, [r7, #24]
 800634e:	429a      	cmp	r2, r3
 8006350:	d302      	bcc.n	8006358 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8006352:	69bb      	ldr	r3, [r7, #24]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d10b      	bne.n	8006370 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2204      	movs	r2, #4
 800635c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006364:	f043 0201 	orr.w	r2, r3, #1
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e00e      	b.n	800638e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	689a      	ldr	r2, [r3, #8]
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	4013      	ands	r3, r2
 800637a:	2b00      	cmp	r3, #0
 800637c:	bf14      	ite	ne
 800637e:	2301      	movne	r3, #1
 8006380:	2300      	moveq	r3, #0
 8006382:	b2db      	uxtb	r3, r3
 8006384:	461a      	mov	r2, r3
 8006386:	79fb      	ldrb	r3, [r7, #7]
 8006388:	429a      	cmp	r2, r3
 800638a:	d1d6      	bne.n	800633a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	3710      	adds	r7, #16
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
	...

08006398 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b088      	sub	sp, #32
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d101      	bne.n	80063aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e3ca      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80063aa:	4b97      	ldr	r3, [pc, #604]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f003 030c 	and.w	r3, r3, #12
 80063b2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80063b4:	4b94      	ldr	r3, [pc, #592]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	f003 0303 	and.w	r3, r3, #3
 80063bc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 0310 	and.w	r3, r3, #16
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	f000 80e4 	beq.w	8006594 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d007      	beq.n	80063e2 <HAL_RCC_OscConfig+0x4a>
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	2b0c      	cmp	r3, #12
 80063d6:	f040 808b 	bne.w	80064f0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	f040 8087 	bne.w	80064f0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80063e2:	4b89      	ldr	r3, [pc, #548]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 0302 	and.w	r3, r3, #2
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d005      	beq.n	80063fa <HAL_RCC_OscConfig+0x62>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	699b      	ldr	r3, [r3, #24]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d101      	bne.n	80063fa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80063f6:	2301      	movs	r3, #1
 80063f8:	e3a2      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6a1a      	ldr	r2, [r3, #32]
 80063fe:	4b82      	ldr	r3, [pc, #520]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 0308 	and.w	r3, r3, #8
 8006406:	2b00      	cmp	r3, #0
 8006408:	d004      	beq.n	8006414 <HAL_RCC_OscConfig+0x7c>
 800640a:	4b7f      	ldr	r3, [pc, #508]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006412:	e005      	b.n	8006420 <HAL_RCC_OscConfig+0x88>
 8006414:	4b7c      	ldr	r3, [pc, #496]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006416:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800641a:	091b      	lsrs	r3, r3, #4
 800641c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006420:	4293      	cmp	r3, r2
 8006422:	d223      	bcs.n	800646c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6a1b      	ldr	r3, [r3, #32]
 8006428:	4618      	mov	r0, r3
 800642a:	f000 fd87 	bl	8006f3c <RCC_SetFlashLatencyFromMSIRange>
 800642e:	4603      	mov	r3, r0
 8006430:	2b00      	cmp	r3, #0
 8006432:	d001      	beq.n	8006438 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e383      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006438:	4b73      	ldr	r3, [pc, #460]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a72      	ldr	r2, [pc, #456]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 800643e:	f043 0308 	orr.w	r3, r3, #8
 8006442:	6013      	str	r3, [r2, #0]
 8006444:	4b70      	ldr	r3, [pc, #448]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a1b      	ldr	r3, [r3, #32]
 8006450:	496d      	ldr	r1, [pc, #436]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006452:	4313      	orrs	r3, r2
 8006454:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006456:	4b6c      	ldr	r3, [pc, #432]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	69db      	ldr	r3, [r3, #28]
 8006462:	021b      	lsls	r3, r3, #8
 8006464:	4968      	ldr	r1, [pc, #416]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006466:	4313      	orrs	r3, r2
 8006468:	604b      	str	r3, [r1, #4]
 800646a:	e025      	b.n	80064b8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800646c:	4b66      	ldr	r3, [pc, #408]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a65      	ldr	r2, [pc, #404]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006472:	f043 0308 	orr.w	r3, r3, #8
 8006476:	6013      	str	r3, [r2, #0]
 8006478:	4b63      	ldr	r3, [pc, #396]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	4960      	ldr	r1, [pc, #384]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006486:	4313      	orrs	r3, r2
 8006488:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800648a:	4b5f      	ldr	r3, [pc, #380]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	69db      	ldr	r3, [r3, #28]
 8006496:	021b      	lsls	r3, r3, #8
 8006498:	495b      	ldr	r1, [pc, #364]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 800649a:	4313      	orrs	r3, r2
 800649c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800649e:	69bb      	ldr	r3, [r7, #24]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d109      	bne.n	80064b8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6a1b      	ldr	r3, [r3, #32]
 80064a8:	4618      	mov	r0, r3
 80064aa:	f000 fd47 	bl	8006f3c <RCC_SetFlashLatencyFromMSIRange>
 80064ae:	4603      	mov	r3, r0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d001      	beq.n	80064b8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	e343      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80064b8:	f000 fc4a 	bl	8006d50 <HAL_RCC_GetSysClockFreq>
 80064bc:	4602      	mov	r2, r0
 80064be:	4b52      	ldr	r3, [pc, #328]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	091b      	lsrs	r3, r3, #4
 80064c4:	f003 030f 	and.w	r3, r3, #15
 80064c8:	4950      	ldr	r1, [pc, #320]	@ (800660c <HAL_RCC_OscConfig+0x274>)
 80064ca:	5ccb      	ldrb	r3, [r1, r3]
 80064cc:	f003 031f 	and.w	r3, r3, #31
 80064d0:	fa22 f303 	lsr.w	r3, r2, r3
 80064d4:	4a4e      	ldr	r2, [pc, #312]	@ (8006610 <HAL_RCC_OscConfig+0x278>)
 80064d6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80064d8:	4b4e      	ldr	r3, [pc, #312]	@ (8006614 <HAL_RCC_OscConfig+0x27c>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4618      	mov	r0, r3
 80064de:	f7fb fde3 	bl	80020a8 <HAL_InitTick>
 80064e2:	4603      	mov	r3, r0
 80064e4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80064e6:	7bfb      	ldrb	r3, [r7, #15]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d052      	beq.n	8006592 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80064ec:	7bfb      	ldrb	r3, [r7, #15]
 80064ee:	e327      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	699b      	ldr	r3, [r3, #24]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d032      	beq.n	800655e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80064f8:	4b43      	ldr	r3, [pc, #268]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a42      	ldr	r2, [pc, #264]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 80064fe:	f043 0301 	orr.w	r3, r3, #1
 8006502:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006504:	f7fe f924 	bl	8004750 <HAL_GetTick>
 8006508:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800650a:	e008      	b.n	800651e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800650c:	f7fe f920 	bl	8004750 <HAL_GetTick>
 8006510:	4602      	mov	r2, r0
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	2b02      	cmp	r3, #2
 8006518:	d901      	bls.n	800651e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800651a:	2303      	movs	r3, #3
 800651c:	e310      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800651e:	4b3a      	ldr	r3, [pc, #232]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 0302 	and.w	r3, r3, #2
 8006526:	2b00      	cmp	r3, #0
 8006528:	d0f0      	beq.n	800650c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800652a:	4b37      	ldr	r3, [pc, #220]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a36      	ldr	r2, [pc, #216]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006530:	f043 0308 	orr.w	r3, r3, #8
 8006534:	6013      	str	r3, [r2, #0]
 8006536:	4b34      	ldr	r3, [pc, #208]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a1b      	ldr	r3, [r3, #32]
 8006542:	4931      	ldr	r1, [pc, #196]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006544:	4313      	orrs	r3, r2
 8006546:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006548:	4b2f      	ldr	r3, [pc, #188]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	69db      	ldr	r3, [r3, #28]
 8006554:	021b      	lsls	r3, r3, #8
 8006556:	492c      	ldr	r1, [pc, #176]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006558:	4313      	orrs	r3, r2
 800655a:	604b      	str	r3, [r1, #4]
 800655c:	e01a      	b.n	8006594 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800655e:	4b2a      	ldr	r3, [pc, #168]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a29      	ldr	r2, [pc, #164]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006564:	f023 0301 	bic.w	r3, r3, #1
 8006568:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800656a:	f7fe f8f1 	bl	8004750 <HAL_GetTick>
 800656e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006570:	e008      	b.n	8006584 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006572:	f7fe f8ed 	bl	8004750 <HAL_GetTick>
 8006576:	4602      	mov	r2, r0
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	1ad3      	subs	r3, r2, r3
 800657c:	2b02      	cmp	r3, #2
 800657e:	d901      	bls.n	8006584 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006580:	2303      	movs	r3, #3
 8006582:	e2dd      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006584:	4b20      	ldr	r3, [pc, #128]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 0302 	and.w	r3, r3, #2
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1f0      	bne.n	8006572 <HAL_RCC_OscConfig+0x1da>
 8006590:	e000      	b.n	8006594 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006592:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0301 	and.w	r3, r3, #1
 800659c:	2b00      	cmp	r3, #0
 800659e:	d074      	beq.n	800668a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	2b08      	cmp	r3, #8
 80065a4:	d005      	beq.n	80065b2 <HAL_RCC_OscConfig+0x21a>
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	2b0c      	cmp	r3, #12
 80065aa:	d10e      	bne.n	80065ca <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	2b03      	cmp	r3, #3
 80065b0:	d10b      	bne.n	80065ca <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065b2:	4b15      	ldr	r3, [pc, #84]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d064      	beq.n	8006688 <HAL_RCC_OscConfig+0x2f0>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d160      	bne.n	8006688 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e2ba      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065d2:	d106      	bne.n	80065e2 <HAL_RCC_OscConfig+0x24a>
 80065d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a0b      	ldr	r2, [pc, #44]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 80065da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065de:	6013      	str	r3, [r2, #0]
 80065e0:	e026      	b.n	8006630 <HAL_RCC_OscConfig+0x298>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80065ea:	d115      	bne.n	8006618 <HAL_RCC_OscConfig+0x280>
 80065ec:	4b06      	ldr	r3, [pc, #24]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a05      	ldr	r2, [pc, #20]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 80065f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80065f6:	6013      	str	r3, [r2, #0]
 80065f8:	4b03      	ldr	r3, [pc, #12]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a02      	ldr	r2, [pc, #8]	@ (8006608 <HAL_RCC_OscConfig+0x270>)
 80065fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006602:	6013      	str	r3, [r2, #0]
 8006604:	e014      	b.n	8006630 <HAL_RCC_OscConfig+0x298>
 8006606:	bf00      	nop
 8006608:	40021000 	.word	0x40021000
 800660c:	08010368 	.word	0x08010368
 8006610:	20000000 	.word	0x20000000
 8006614:	20000038 	.word	0x20000038
 8006618:	4ba0      	ldr	r3, [pc, #640]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a9f      	ldr	r2, [pc, #636]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 800661e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006622:	6013      	str	r3, [r2, #0]
 8006624:	4b9d      	ldr	r3, [pc, #628]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a9c      	ldr	r2, [pc, #624]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 800662a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800662e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d013      	beq.n	8006660 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006638:	f7fe f88a 	bl	8004750 <HAL_GetTick>
 800663c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800663e:	e008      	b.n	8006652 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006640:	f7fe f886 	bl	8004750 <HAL_GetTick>
 8006644:	4602      	mov	r2, r0
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	2b64      	cmp	r3, #100	@ 0x64
 800664c:	d901      	bls.n	8006652 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e276      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006652:	4b92      	ldr	r3, [pc, #584]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800665a:	2b00      	cmp	r3, #0
 800665c:	d0f0      	beq.n	8006640 <HAL_RCC_OscConfig+0x2a8>
 800665e:	e014      	b.n	800668a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006660:	f7fe f876 	bl	8004750 <HAL_GetTick>
 8006664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006666:	e008      	b.n	800667a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006668:	f7fe f872 	bl	8004750 <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	2b64      	cmp	r3, #100	@ 0x64
 8006674:	d901      	bls.n	800667a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006676:	2303      	movs	r3, #3
 8006678:	e262      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800667a:	4b88      	ldr	r3, [pc, #544]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006682:	2b00      	cmp	r3, #0
 8006684:	d1f0      	bne.n	8006668 <HAL_RCC_OscConfig+0x2d0>
 8006686:	e000      	b.n	800668a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006688:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 0302 	and.w	r3, r3, #2
 8006692:	2b00      	cmp	r3, #0
 8006694:	d060      	beq.n	8006758 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	2b04      	cmp	r3, #4
 800669a:	d005      	beq.n	80066a8 <HAL_RCC_OscConfig+0x310>
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	2b0c      	cmp	r3, #12
 80066a0:	d119      	bne.n	80066d6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	2b02      	cmp	r3, #2
 80066a6:	d116      	bne.n	80066d6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066a8:	4b7c      	ldr	r3, [pc, #496]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d005      	beq.n	80066c0 <HAL_RCC_OscConfig+0x328>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d101      	bne.n	80066c0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e23f      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066c0:	4b76      	ldr	r3, [pc, #472]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	691b      	ldr	r3, [r3, #16]
 80066cc:	061b      	lsls	r3, r3, #24
 80066ce:	4973      	ldr	r1, [pc, #460]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 80066d0:	4313      	orrs	r3, r2
 80066d2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066d4:	e040      	b.n	8006758 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d023      	beq.n	8006726 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066de:	4b6f      	ldr	r3, [pc, #444]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a6e      	ldr	r2, [pc, #440]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 80066e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066ea:	f7fe f831 	bl	8004750 <HAL_GetTick>
 80066ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80066f0:	e008      	b.n	8006704 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066f2:	f7fe f82d 	bl	8004750 <HAL_GetTick>
 80066f6:	4602      	mov	r2, r0
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	1ad3      	subs	r3, r2, r3
 80066fc:	2b02      	cmp	r3, #2
 80066fe:	d901      	bls.n	8006704 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006700:	2303      	movs	r3, #3
 8006702:	e21d      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006704:	4b65      	ldr	r3, [pc, #404]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800670c:	2b00      	cmp	r3, #0
 800670e:	d0f0      	beq.n	80066f2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006710:	4b62      	ldr	r3, [pc, #392]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	691b      	ldr	r3, [r3, #16]
 800671c:	061b      	lsls	r3, r3, #24
 800671e:	495f      	ldr	r1, [pc, #380]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 8006720:	4313      	orrs	r3, r2
 8006722:	604b      	str	r3, [r1, #4]
 8006724:	e018      	b.n	8006758 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006726:	4b5d      	ldr	r3, [pc, #372]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a5c      	ldr	r2, [pc, #368]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 800672c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006730:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006732:	f7fe f80d 	bl	8004750 <HAL_GetTick>
 8006736:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006738:	e008      	b.n	800674c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800673a:	f7fe f809 	bl	8004750 <HAL_GetTick>
 800673e:	4602      	mov	r2, r0
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	1ad3      	subs	r3, r2, r3
 8006744:	2b02      	cmp	r3, #2
 8006746:	d901      	bls.n	800674c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006748:	2303      	movs	r3, #3
 800674a:	e1f9      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800674c:	4b53      	ldr	r3, [pc, #332]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006754:	2b00      	cmp	r3, #0
 8006756:	d1f0      	bne.n	800673a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 0308 	and.w	r3, r3, #8
 8006760:	2b00      	cmp	r3, #0
 8006762:	d03c      	beq.n	80067de <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	695b      	ldr	r3, [r3, #20]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d01c      	beq.n	80067a6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800676c:	4b4b      	ldr	r3, [pc, #300]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 800676e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006772:	4a4a      	ldr	r2, [pc, #296]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 8006774:	f043 0301 	orr.w	r3, r3, #1
 8006778:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800677c:	f7fd ffe8 	bl	8004750 <HAL_GetTick>
 8006780:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006782:	e008      	b.n	8006796 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006784:	f7fd ffe4 	bl	8004750 <HAL_GetTick>
 8006788:	4602      	mov	r2, r0
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	2b02      	cmp	r3, #2
 8006790:	d901      	bls.n	8006796 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	e1d4      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006796:	4b41      	ldr	r3, [pc, #260]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 8006798:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800679c:	f003 0302 	and.w	r3, r3, #2
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d0ef      	beq.n	8006784 <HAL_RCC_OscConfig+0x3ec>
 80067a4:	e01b      	b.n	80067de <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067a6:	4b3d      	ldr	r3, [pc, #244]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 80067a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067ac:	4a3b      	ldr	r2, [pc, #236]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 80067ae:	f023 0301 	bic.w	r3, r3, #1
 80067b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067b6:	f7fd ffcb 	bl	8004750 <HAL_GetTick>
 80067ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80067bc:	e008      	b.n	80067d0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067be:	f7fd ffc7 	bl	8004750 <HAL_GetTick>
 80067c2:	4602      	mov	r2, r0
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	2b02      	cmp	r3, #2
 80067ca:	d901      	bls.n	80067d0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80067cc:	2303      	movs	r3, #3
 80067ce:	e1b7      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80067d0:	4b32      	ldr	r3, [pc, #200]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 80067d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067d6:	f003 0302 	and.w	r3, r3, #2
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1ef      	bne.n	80067be <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f003 0304 	and.w	r3, r3, #4
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f000 80a6 	beq.w	8006938 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067ec:	2300      	movs	r3, #0
 80067ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80067f0:	4b2a      	ldr	r3, [pc, #168]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 80067f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d10d      	bne.n	8006818 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067fc:	4b27      	ldr	r3, [pc, #156]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 80067fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006800:	4a26      	ldr	r2, [pc, #152]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 8006802:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006806:	6593      	str	r3, [r2, #88]	@ 0x58
 8006808:	4b24      	ldr	r3, [pc, #144]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 800680a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800680c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006810:	60bb      	str	r3, [r7, #8]
 8006812:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006814:	2301      	movs	r3, #1
 8006816:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006818:	4b21      	ldr	r3, [pc, #132]	@ (80068a0 <HAL_RCC_OscConfig+0x508>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006820:	2b00      	cmp	r3, #0
 8006822:	d118      	bne.n	8006856 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006824:	4b1e      	ldr	r3, [pc, #120]	@ (80068a0 <HAL_RCC_OscConfig+0x508>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a1d      	ldr	r2, [pc, #116]	@ (80068a0 <HAL_RCC_OscConfig+0x508>)
 800682a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800682e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006830:	f7fd ff8e 	bl	8004750 <HAL_GetTick>
 8006834:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006836:	e008      	b.n	800684a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006838:	f7fd ff8a 	bl	8004750 <HAL_GetTick>
 800683c:	4602      	mov	r2, r0
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	1ad3      	subs	r3, r2, r3
 8006842:	2b02      	cmp	r3, #2
 8006844:	d901      	bls.n	800684a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006846:	2303      	movs	r3, #3
 8006848:	e17a      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800684a:	4b15      	ldr	r3, [pc, #84]	@ (80068a0 <HAL_RCC_OscConfig+0x508>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006852:	2b00      	cmp	r3, #0
 8006854:	d0f0      	beq.n	8006838 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	2b01      	cmp	r3, #1
 800685c:	d108      	bne.n	8006870 <HAL_RCC_OscConfig+0x4d8>
 800685e:	4b0f      	ldr	r3, [pc, #60]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 8006860:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006864:	4a0d      	ldr	r2, [pc, #52]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 8006866:	f043 0301 	orr.w	r3, r3, #1
 800686a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800686e:	e029      	b.n	80068c4 <HAL_RCC_OscConfig+0x52c>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	2b05      	cmp	r3, #5
 8006876:	d115      	bne.n	80068a4 <HAL_RCC_OscConfig+0x50c>
 8006878:	4b08      	ldr	r3, [pc, #32]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 800687a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800687e:	4a07      	ldr	r2, [pc, #28]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 8006880:	f043 0304 	orr.w	r3, r3, #4
 8006884:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006888:	4b04      	ldr	r3, [pc, #16]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 800688a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800688e:	4a03      	ldr	r2, [pc, #12]	@ (800689c <HAL_RCC_OscConfig+0x504>)
 8006890:	f043 0301 	orr.w	r3, r3, #1
 8006894:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006898:	e014      	b.n	80068c4 <HAL_RCC_OscConfig+0x52c>
 800689a:	bf00      	nop
 800689c:	40021000 	.word	0x40021000
 80068a0:	40007000 	.word	0x40007000
 80068a4:	4b9c      	ldr	r3, [pc, #624]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 80068a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068aa:	4a9b      	ldr	r2, [pc, #620]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 80068ac:	f023 0301 	bic.w	r3, r3, #1
 80068b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80068b4:	4b98      	ldr	r3, [pc, #608]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 80068b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ba:	4a97      	ldr	r2, [pc, #604]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 80068bc:	f023 0304 	bic.w	r3, r3, #4
 80068c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d016      	beq.n	80068fa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068cc:	f7fd ff40 	bl	8004750 <HAL_GetTick>
 80068d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068d2:	e00a      	b.n	80068ea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068d4:	f7fd ff3c 	bl	8004750 <HAL_GetTick>
 80068d8:	4602      	mov	r2, r0
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d901      	bls.n	80068ea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	e12a      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068ea:	4b8b      	ldr	r3, [pc, #556]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 80068ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068f0:	f003 0302 	and.w	r3, r3, #2
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d0ed      	beq.n	80068d4 <HAL_RCC_OscConfig+0x53c>
 80068f8:	e015      	b.n	8006926 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068fa:	f7fd ff29 	bl	8004750 <HAL_GetTick>
 80068fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006900:	e00a      	b.n	8006918 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006902:	f7fd ff25 	bl	8004750 <HAL_GetTick>
 8006906:	4602      	mov	r2, r0
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	1ad3      	subs	r3, r2, r3
 800690c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006910:	4293      	cmp	r3, r2
 8006912:	d901      	bls.n	8006918 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006914:	2303      	movs	r3, #3
 8006916:	e113      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006918:	4b7f      	ldr	r3, [pc, #508]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 800691a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800691e:	f003 0302 	and.w	r3, r3, #2
 8006922:	2b00      	cmp	r3, #0
 8006924:	d1ed      	bne.n	8006902 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006926:	7ffb      	ldrb	r3, [r7, #31]
 8006928:	2b01      	cmp	r3, #1
 800692a:	d105      	bne.n	8006938 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800692c:	4b7a      	ldr	r3, [pc, #488]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 800692e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006930:	4a79      	ldr	r2, [pc, #484]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006932:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006936:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800693c:	2b00      	cmp	r3, #0
 800693e:	f000 80fe 	beq.w	8006b3e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006946:	2b02      	cmp	r3, #2
 8006948:	f040 80d0 	bne.w	8006aec <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800694c:	4b72      	ldr	r3, [pc, #456]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f003 0203 	and.w	r2, r3, #3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800695c:	429a      	cmp	r2, r3
 800695e:	d130      	bne.n	80069c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800696a:	3b01      	subs	r3, #1
 800696c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800696e:	429a      	cmp	r2, r3
 8006970:	d127      	bne.n	80069c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800697c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800697e:	429a      	cmp	r2, r3
 8006980:	d11f      	bne.n	80069c2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800698c:	2a07      	cmp	r2, #7
 800698e:	bf14      	ite	ne
 8006990:	2201      	movne	r2, #1
 8006992:	2200      	moveq	r2, #0
 8006994:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006996:	4293      	cmp	r3, r2
 8006998:	d113      	bne.n	80069c2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069a4:	085b      	lsrs	r3, r3, #1
 80069a6:	3b01      	subs	r3, #1
 80069a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d109      	bne.n	80069c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b8:	085b      	lsrs	r3, r3, #1
 80069ba:	3b01      	subs	r3, #1
 80069bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80069be:	429a      	cmp	r2, r3
 80069c0:	d06e      	beq.n	8006aa0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	2b0c      	cmp	r3, #12
 80069c6:	d069      	beq.n	8006a9c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80069c8:	4b53      	ldr	r3, [pc, #332]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d105      	bne.n	80069e0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80069d4:	4b50      	ldr	r3, [pc, #320]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d001      	beq.n	80069e4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e0ad      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80069e4:	4b4c      	ldr	r3, [pc, #304]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a4b      	ldr	r2, [pc, #300]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 80069ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80069ee:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80069f0:	f7fd feae 	bl	8004750 <HAL_GetTick>
 80069f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069f6:	e008      	b.n	8006a0a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069f8:	f7fd feaa 	bl	8004750 <HAL_GetTick>
 80069fc:	4602      	mov	r2, r0
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	2b02      	cmp	r3, #2
 8006a04:	d901      	bls.n	8006a0a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006a06:	2303      	movs	r3, #3
 8006a08:	e09a      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a0a:	4b43      	ldr	r3, [pc, #268]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1f0      	bne.n	80069f8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a16:	4b40      	ldr	r3, [pc, #256]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006a18:	68da      	ldr	r2, [r3, #12]
 8006a1a:	4b40      	ldr	r3, [pc, #256]	@ (8006b1c <HAL_RCC_OscConfig+0x784>)
 8006a1c:	4013      	ands	r3, r2
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006a26:	3a01      	subs	r2, #1
 8006a28:	0112      	lsls	r2, r2, #4
 8006a2a:	4311      	orrs	r1, r2
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006a30:	0212      	lsls	r2, r2, #8
 8006a32:	4311      	orrs	r1, r2
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006a38:	0852      	lsrs	r2, r2, #1
 8006a3a:	3a01      	subs	r2, #1
 8006a3c:	0552      	lsls	r2, r2, #21
 8006a3e:	4311      	orrs	r1, r2
 8006a40:	687a      	ldr	r2, [r7, #4]
 8006a42:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006a44:	0852      	lsrs	r2, r2, #1
 8006a46:	3a01      	subs	r2, #1
 8006a48:	0652      	lsls	r2, r2, #25
 8006a4a:	4311      	orrs	r1, r2
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006a50:	0912      	lsrs	r2, r2, #4
 8006a52:	0452      	lsls	r2, r2, #17
 8006a54:	430a      	orrs	r2, r1
 8006a56:	4930      	ldr	r1, [pc, #192]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006a5c:	4b2e      	ldr	r3, [pc, #184]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a2d      	ldr	r2, [pc, #180]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006a62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a66:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006a68:	4b2b      	ldr	r3, [pc, #172]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	4a2a      	ldr	r2, [pc, #168]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006a6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a72:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006a74:	f7fd fe6c 	bl	8004750 <HAL_GetTick>
 8006a78:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a7a:	e008      	b.n	8006a8e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a7c:	f7fd fe68 	bl	8004750 <HAL_GetTick>
 8006a80:	4602      	mov	r2, r0
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	1ad3      	subs	r3, r2, r3
 8006a86:	2b02      	cmp	r3, #2
 8006a88:	d901      	bls.n	8006a8e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006a8a:	2303      	movs	r3, #3
 8006a8c:	e058      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a8e:	4b22      	ldr	r3, [pc, #136]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d0f0      	beq.n	8006a7c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006a9a:	e050      	b.n	8006b3e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e04f      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d148      	bne.n	8006b3e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006aac:	4b1a      	ldr	r3, [pc, #104]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a19      	ldr	r2, [pc, #100]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006ab2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ab6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006ab8:	4b17      	ldr	r3, [pc, #92]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	4a16      	ldr	r2, [pc, #88]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006abe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ac2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006ac4:	f7fd fe44 	bl	8004750 <HAL_GetTick>
 8006ac8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006aca:	e008      	b.n	8006ade <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006acc:	f7fd fe40 	bl	8004750 <HAL_GetTick>
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	1ad3      	subs	r3, r2, r3
 8006ad6:	2b02      	cmp	r3, #2
 8006ad8:	d901      	bls.n	8006ade <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006ada:	2303      	movs	r3, #3
 8006adc:	e030      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ade:	4b0e      	ldr	r3, [pc, #56]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d0f0      	beq.n	8006acc <HAL_RCC_OscConfig+0x734>
 8006aea:	e028      	b.n	8006b3e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	2b0c      	cmp	r3, #12
 8006af0:	d023      	beq.n	8006b3a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006af2:	4b09      	ldr	r3, [pc, #36]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a08      	ldr	r2, [pc, #32]	@ (8006b18 <HAL_RCC_OscConfig+0x780>)
 8006af8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006afc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006afe:	f7fd fe27 	bl	8004750 <HAL_GetTick>
 8006b02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b04:	e00c      	b.n	8006b20 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b06:	f7fd fe23 	bl	8004750 <HAL_GetTick>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	1ad3      	subs	r3, r2, r3
 8006b10:	2b02      	cmp	r3, #2
 8006b12:	d905      	bls.n	8006b20 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8006b14:	2303      	movs	r3, #3
 8006b16:	e013      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
 8006b18:	40021000 	.word	0x40021000
 8006b1c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006b20:	4b09      	ldr	r3, [pc, #36]	@ (8006b48 <HAL_RCC_OscConfig+0x7b0>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1ec      	bne.n	8006b06 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006b2c:	4b06      	ldr	r3, [pc, #24]	@ (8006b48 <HAL_RCC_OscConfig+0x7b0>)
 8006b2e:	68da      	ldr	r2, [r3, #12]
 8006b30:	4905      	ldr	r1, [pc, #20]	@ (8006b48 <HAL_RCC_OscConfig+0x7b0>)
 8006b32:	4b06      	ldr	r3, [pc, #24]	@ (8006b4c <HAL_RCC_OscConfig+0x7b4>)
 8006b34:	4013      	ands	r3, r2
 8006b36:	60cb      	str	r3, [r1, #12]
 8006b38:	e001      	b.n	8006b3e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e000      	b.n	8006b40 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8006b3e:	2300      	movs	r3, #0
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3720      	adds	r7, #32
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}
 8006b48:	40021000 	.word	0x40021000
 8006b4c:	feeefffc 	.word	0xfeeefffc

08006b50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b084      	sub	sp, #16
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d101      	bne.n	8006b64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b60:	2301      	movs	r3, #1
 8006b62:	e0e7      	b.n	8006d34 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b64:	4b75      	ldr	r3, [pc, #468]	@ (8006d3c <HAL_RCC_ClockConfig+0x1ec>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f003 0307 	and.w	r3, r3, #7
 8006b6c:	683a      	ldr	r2, [r7, #0]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d910      	bls.n	8006b94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b72:	4b72      	ldr	r3, [pc, #456]	@ (8006d3c <HAL_RCC_ClockConfig+0x1ec>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f023 0207 	bic.w	r2, r3, #7
 8006b7a:	4970      	ldr	r1, [pc, #448]	@ (8006d3c <HAL_RCC_ClockConfig+0x1ec>)
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b82:	4b6e      	ldr	r3, [pc, #440]	@ (8006d3c <HAL_RCC_ClockConfig+0x1ec>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 0307 	and.w	r3, r3, #7
 8006b8a:	683a      	ldr	r2, [r7, #0]
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d001      	beq.n	8006b94 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e0cf      	b.n	8006d34 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0302 	and.w	r3, r3, #2
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d010      	beq.n	8006bc2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	689a      	ldr	r2, [r3, #8]
 8006ba4:	4b66      	ldr	r3, [pc, #408]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d908      	bls.n	8006bc2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bb0:	4b63      	ldr	r3, [pc, #396]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	4960      	ldr	r1, [pc, #384]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d04c      	beq.n	8006c68 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	2b03      	cmp	r3, #3
 8006bd4:	d107      	bne.n	8006be6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006bd6:	4b5a      	ldr	r3, [pc, #360]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d121      	bne.n	8006c26 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e0a6      	b.n	8006d34 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	2b02      	cmp	r3, #2
 8006bec:	d107      	bne.n	8006bfe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006bee:	4b54      	ldr	r3, [pc, #336]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d115      	bne.n	8006c26 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e09a      	b.n	8006d34 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d107      	bne.n	8006c16 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006c06:	4b4e      	ldr	r3, [pc, #312]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 0302 	and.w	r3, r3, #2
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d109      	bne.n	8006c26 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e08e      	b.n	8006d34 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c16:	4b4a      	ldr	r3, [pc, #296]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d101      	bne.n	8006c26 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e086      	b.n	8006d34 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c26:	4b46      	ldr	r3, [pc, #280]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	f023 0203 	bic.w	r2, r3, #3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	4943      	ldr	r1, [pc, #268]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006c34:	4313      	orrs	r3, r2
 8006c36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c38:	f7fd fd8a 	bl	8004750 <HAL_GetTick>
 8006c3c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c3e:	e00a      	b.n	8006c56 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c40:	f7fd fd86 	bl	8004750 <HAL_GetTick>
 8006c44:	4602      	mov	r2, r0
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d901      	bls.n	8006c56 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006c52:	2303      	movs	r3, #3
 8006c54:	e06e      	b.n	8006d34 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c56:	4b3a      	ldr	r3, [pc, #232]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f003 020c 	and.w	r2, r3, #12
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d1eb      	bne.n	8006c40 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0302 	and.w	r3, r3, #2
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d010      	beq.n	8006c96 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	689a      	ldr	r2, [r3, #8]
 8006c78:	4b31      	ldr	r3, [pc, #196]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d208      	bcs.n	8006c96 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c84:	4b2e      	ldr	r3, [pc, #184]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	492b      	ldr	r1, [pc, #172]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006c92:	4313      	orrs	r3, r2
 8006c94:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c96:	4b29      	ldr	r3, [pc, #164]	@ (8006d3c <HAL_RCC_ClockConfig+0x1ec>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f003 0307 	and.w	r3, r3, #7
 8006c9e:	683a      	ldr	r2, [r7, #0]
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d210      	bcs.n	8006cc6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ca4:	4b25      	ldr	r3, [pc, #148]	@ (8006d3c <HAL_RCC_ClockConfig+0x1ec>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f023 0207 	bic.w	r2, r3, #7
 8006cac:	4923      	ldr	r1, [pc, #140]	@ (8006d3c <HAL_RCC_ClockConfig+0x1ec>)
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cb4:	4b21      	ldr	r3, [pc, #132]	@ (8006d3c <HAL_RCC_ClockConfig+0x1ec>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f003 0307 	and.w	r3, r3, #7
 8006cbc:	683a      	ldr	r2, [r7, #0]
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d001      	beq.n	8006cc6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e036      	b.n	8006d34 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f003 0304 	and.w	r3, r3, #4
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d008      	beq.n	8006ce4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006cd4:	689b      	ldr	r3, [r3, #8]
 8006cd6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	4918      	ldr	r1, [pc, #96]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f003 0308 	and.w	r3, r3, #8
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d009      	beq.n	8006d04 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006cf0:	4b13      	ldr	r3, [pc, #76]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	691b      	ldr	r3, [r3, #16]
 8006cfc:	00db      	lsls	r3, r3, #3
 8006cfe:	4910      	ldr	r1, [pc, #64]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006d00:	4313      	orrs	r3, r2
 8006d02:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006d04:	f000 f824 	bl	8006d50 <HAL_RCC_GetSysClockFreq>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d40 <HAL_RCC_ClockConfig+0x1f0>)
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	091b      	lsrs	r3, r3, #4
 8006d10:	f003 030f 	and.w	r3, r3, #15
 8006d14:	490b      	ldr	r1, [pc, #44]	@ (8006d44 <HAL_RCC_ClockConfig+0x1f4>)
 8006d16:	5ccb      	ldrb	r3, [r1, r3]
 8006d18:	f003 031f 	and.w	r3, r3, #31
 8006d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d20:	4a09      	ldr	r2, [pc, #36]	@ (8006d48 <HAL_RCC_ClockConfig+0x1f8>)
 8006d22:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006d24:	4b09      	ldr	r3, [pc, #36]	@ (8006d4c <HAL_RCC_ClockConfig+0x1fc>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f7fb f9bd 	bl	80020a8 <HAL_InitTick>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	72fb      	strb	r3, [r7, #11]

  return status;
 8006d32:	7afb      	ldrb	r3, [r7, #11]
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3710      	adds	r7, #16
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	40022000 	.word	0x40022000
 8006d40:	40021000 	.word	0x40021000
 8006d44:	08010368 	.word	0x08010368
 8006d48:	20000000 	.word	0x20000000
 8006d4c:	20000038 	.word	0x20000038

08006d50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b089      	sub	sp, #36	@ 0x24
 8006d54:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006d56:	2300      	movs	r3, #0
 8006d58:	61fb      	str	r3, [r7, #28]
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d5e:	4b3e      	ldr	r3, [pc, #248]	@ (8006e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f003 030c 	and.w	r3, r3, #12
 8006d66:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006d68:	4b3b      	ldr	r3, [pc, #236]	@ (8006e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	f003 0303 	and.w	r3, r3, #3
 8006d70:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d005      	beq.n	8006d84 <HAL_RCC_GetSysClockFreq+0x34>
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	2b0c      	cmp	r3, #12
 8006d7c:	d121      	bne.n	8006dc2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d11e      	bne.n	8006dc2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006d84:	4b34      	ldr	r3, [pc, #208]	@ (8006e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f003 0308 	and.w	r3, r3, #8
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d107      	bne.n	8006da0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006d90:	4b31      	ldr	r3, [pc, #196]	@ (8006e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d96:	0a1b      	lsrs	r3, r3, #8
 8006d98:	f003 030f 	and.w	r3, r3, #15
 8006d9c:	61fb      	str	r3, [r7, #28]
 8006d9e:	e005      	b.n	8006dac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006da0:	4b2d      	ldr	r3, [pc, #180]	@ (8006e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	091b      	lsrs	r3, r3, #4
 8006da6:	f003 030f 	and.w	r3, r3, #15
 8006daa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006dac:	4a2b      	ldr	r2, [pc, #172]	@ (8006e5c <HAL_RCC_GetSysClockFreq+0x10c>)
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006db4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d10d      	bne.n	8006dd8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006dbc:	69fb      	ldr	r3, [r7, #28]
 8006dbe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006dc0:	e00a      	b.n	8006dd8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	2b04      	cmp	r3, #4
 8006dc6:	d102      	bne.n	8006dce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006dc8:	4b25      	ldr	r3, [pc, #148]	@ (8006e60 <HAL_RCC_GetSysClockFreq+0x110>)
 8006dca:	61bb      	str	r3, [r7, #24]
 8006dcc:	e004      	b.n	8006dd8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	2b08      	cmp	r3, #8
 8006dd2:	d101      	bne.n	8006dd8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006dd4:	4b23      	ldr	r3, [pc, #140]	@ (8006e64 <HAL_RCC_GetSysClockFreq+0x114>)
 8006dd6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	2b0c      	cmp	r3, #12
 8006ddc:	d134      	bne.n	8006e48 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006dde:	4b1e      	ldr	r3, [pc, #120]	@ (8006e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8006de0:	68db      	ldr	r3, [r3, #12]
 8006de2:	f003 0303 	and.w	r3, r3, #3
 8006de6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	2b02      	cmp	r3, #2
 8006dec:	d003      	beq.n	8006df6 <HAL_RCC_GetSysClockFreq+0xa6>
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	2b03      	cmp	r3, #3
 8006df2:	d003      	beq.n	8006dfc <HAL_RCC_GetSysClockFreq+0xac>
 8006df4:	e005      	b.n	8006e02 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006df6:	4b1a      	ldr	r3, [pc, #104]	@ (8006e60 <HAL_RCC_GetSysClockFreq+0x110>)
 8006df8:	617b      	str	r3, [r7, #20]
      break;
 8006dfa:	e005      	b.n	8006e08 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006dfc:	4b19      	ldr	r3, [pc, #100]	@ (8006e64 <HAL_RCC_GetSysClockFreq+0x114>)
 8006dfe:	617b      	str	r3, [r7, #20]
      break;
 8006e00:	e002      	b.n	8006e08 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006e02:	69fb      	ldr	r3, [r7, #28]
 8006e04:	617b      	str	r3, [r7, #20]
      break;
 8006e06:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006e08:	4b13      	ldr	r3, [pc, #76]	@ (8006e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	091b      	lsrs	r3, r3, #4
 8006e0e:	f003 0307 	and.w	r3, r3, #7
 8006e12:	3301      	adds	r3, #1
 8006e14:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006e16:	4b10      	ldr	r3, [pc, #64]	@ (8006e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	0a1b      	lsrs	r3, r3, #8
 8006e1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e20:	697a      	ldr	r2, [r7, #20]
 8006e22:	fb03 f202 	mul.w	r2, r3, r2
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e2c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8006e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	0e5b      	lsrs	r3, r3, #25
 8006e34:	f003 0303 	and.w	r3, r3, #3
 8006e38:	3301      	adds	r3, #1
 8006e3a:	005b      	lsls	r3, r3, #1
 8006e3c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006e3e:	697a      	ldr	r2, [r7, #20]
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e46:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006e48:	69bb      	ldr	r3, [r7, #24]
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3724      	adds	r7, #36	@ 0x24
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr
 8006e56:	bf00      	nop
 8006e58:	40021000 	.word	0x40021000
 8006e5c:	08010380 	.word	0x08010380
 8006e60:	00f42400 	.word	0x00f42400
 8006e64:	007a1200 	.word	0x007a1200

08006e68 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e6c:	4b03      	ldr	r3, [pc, #12]	@ (8006e7c <HAL_RCC_GetHCLKFreq+0x14>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	20000000 	.word	0x20000000

08006e80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006e84:	f7ff fff0 	bl	8006e68 <HAL_RCC_GetHCLKFreq>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	4b06      	ldr	r3, [pc, #24]	@ (8006ea4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	0a1b      	lsrs	r3, r3, #8
 8006e90:	f003 0307 	and.w	r3, r3, #7
 8006e94:	4904      	ldr	r1, [pc, #16]	@ (8006ea8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006e96:	5ccb      	ldrb	r3, [r1, r3]
 8006e98:	f003 031f 	and.w	r3, r3, #31
 8006e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	40021000 	.word	0x40021000
 8006ea8:	08010378 	.word	0x08010378

08006eac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006eb0:	f7ff ffda 	bl	8006e68 <HAL_RCC_GetHCLKFreq>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	4b06      	ldr	r3, [pc, #24]	@ (8006ed0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	0adb      	lsrs	r3, r3, #11
 8006ebc:	f003 0307 	and.w	r3, r3, #7
 8006ec0:	4904      	ldr	r1, [pc, #16]	@ (8006ed4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006ec2:	5ccb      	ldrb	r3, [r1, r3]
 8006ec4:	f003 031f 	and.w	r3, r3, #31
 8006ec8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	bd80      	pop	{r7, pc}
 8006ed0:	40021000 	.word	0x40021000
 8006ed4:	08010378 	.word	0x08010378

08006ed8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b083      	sub	sp, #12
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	220f      	movs	r2, #15
 8006ee6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006ee8:	4b12      	ldr	r3, [pc, #72]	@ (8006f34 <HAL_RCC_GetClockConfig+0x5c>)
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	f003 0203 	and.w	r2, r3, #3
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8006f34 <HAL_RCC_GetClockConfig+0x5c>)
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006f00:	4b0c      	ldr	r3, [pc, #48]	@ (8006f34 <HAL_RCC_GetClockConfig+0x5c>)
 8006f02:	689b      	ldr	r3, [r3, #8]
 8006f04:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006f0c:	4b09      	ldr	r3, [pc, #36]	@ (8006f34 <HAL_RCC_GetClockConfig+0x5c>)
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	08db      	lsrs	r3, r3, #3
 8006f12:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006f1a:	4b07      	ldr	r3, [pc, #28]	@ (8006f38 <HAL_RCC_GetClockConfig+0x60>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f003 0207 	and.w	r2, r3, #7
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	601a      	str	r2, [r3, #0]
}
 8006f26:	bf00      	nop
 8006f28:	370c      	adds	r7, #12
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop
 8006f34:	40021000 	.word	0x40021000
 8006f38:	40022000 	.word	0x40022000

08006f3c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b086      	sub	sp, #24
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006f44:	2300      	movs	r3, #0
 8006f46:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006f48:	4b2a      	ldr	r3, [pc, #168]	@ (8006ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d003      	beq.n	8006f5c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006f54:	f7ff f8f0 	bl	8006138 <HAL_PWREx_GetVoltageRange>
 8006f58:	6178      	str	r0, [r7, #20]
 8006f5a:	e014      	b.n	8006f86 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006f5c:	4b25      	ldr	r3, [pc, #148]	@ (8006ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f60:	4a24      	ldr	r2, [pc, #144]	@ (8006ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006f62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f66:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f68:	4b22      	ldr	r3, [pc, #136]	@ (8006ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006f6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f70:	60fb      	str	r3, [r7, #12]
 8006f72:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006f74:	f7ff f8e0 	bl	8006138 <HAL_PWREx_GetVoltageRange>
 8006f78:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8006ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f7e:	4a1d      	ldr	r2, [pc, #116]	@ (8006ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006f80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f84:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f8c:	d10b      	bne.n	8006fa6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2b80      	cmp	r3, #128	@ 0x80
 8006f92:	d919      	bls.n	8006fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2ba0      	cmp	r3, #160	@ 0xa0
 8006f98:	d902      	bls.n	8006fa0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006f9a:	2302      	movs	r3, #2
 8006f9c:	613b      	str	r3, [r7, #16]
 8006f9e:	e013      	b.n	8006fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	613b      	str	r3, [r7, #16]
 8006fa4:	e010      	b.n	8006fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2b80      	cmp	r3, #128	@ 0x80
 8006faa:	d902      	bls.n	8006fb2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006fac:	2303      	movs	r3, #3
 8006fae:	613b      	str	r3, [r7, #16]
 8006fb0:	e00a      	b.n	8006fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2b80      	cmp	r3, #128	@ 0x80
 8006fb6:	d102      	bne.n	8006fbe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006fb8:	2302      	movs	r3, #2
 8006fba:	613b      	str	r3, [r7, #16]
 8006fbc:	e004      	b.n	8006fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2b70      	cmp	r3, #112	@ 0x70
 8006fc2:	d101      	bne.n	8006fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8006ff8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f023 0207 	bic.w	r2, r3, #7
 8006fd0:	4909      	ldr	r1, [pc, #36]	@ (8006ff8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006fd8:	4b07      	ldr	r3, [pc, #28]	@ (8006ff8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f003 0307 	and.w	r3, r3, #7
 8006fe0:	693a      	ldr	r2, [r7, #16]
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d001      	beq.n	8006fea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e000      	b.n	8006fec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006fea:	2300      	movs	r3, #0
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3718      	adds	r7, #24
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	40021000 	.word	0x40021000
 8006ff8:	40022000 	.word	0x40022000

08006ffc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b086      	sub	sp, #24
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007004:	2300      	movs	r3, #0
 8007006:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007008:	2300      	movs	r3, #0
 800700a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007014:	2b00      	cmp	r3, #0
 8007016:	d041      	beq.n	800709c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800701c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007020:	d02a      	beq.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007022:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007026:	d824      	bhi.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007028:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800702c:	d008      	beq.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800702e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007032:	d81e      	bhi.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007034:	2b00      	cmp	r3, #0
 8007036:	d00a      	beq.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007038:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800703c:	d010      	beq.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800703e:	e018      	b.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007040:	4b86      	ldr	r3, [pc, #536]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007042:	68db      	ldr	r3, [r3, #12]
 8007044:	4a85      	ldr	r2, [pc, #532]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007046:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800704a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800704c:	e015      	b.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	3304      	adds	r3, #4
 8007052:	2100      	movs	r1, #0
 8007054:	4618      	mov	r0, r3
 8007056:	f000 facb 	bl	80075f0 <RCCEx_PLLSAI1_Config>
 800705a:	4603      	mov	r3, r0
 800705c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800705e:	e00c      	b.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	3320      	adds	r3, #32
 8007064:	2100      	movs	r1, #0
 8007066:	4618      	mov	r0, r3
 8007068:	f000 fbb6 	bl	80077d8 <RCCEx_PLLSAI2_Config>
 800706c:	4603      	mov	r3, r0
 800706e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007070:	e003      	b.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	74fb      	strb	r3, [r7, #19]
      break;
 8007076:	e000      	b.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007078:	bf00      	nop
    }

    if(ret == HAL_OK)
 800707a:	7cfb      	ldrb	r3, [r7, #19]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d10b      	bne.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007080:	4b76      	ldr	r3, [pc, #472]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007086:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800708e:	4973      	ldr	r1, [pc, #460]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007090:	4313      	orrs	r3, r2
 8007092:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007096:	e001      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007098:	7cfb      	ldrb	r3, [r7, #19]
 800709a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d041      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070ac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80070b0:	d02a      	beq.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80070b2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80070b6:	d824      	bhi.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80070b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070bc:	d008      	beq.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80070be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070c2:	d81e      	bhi.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d00a      	beq.n	80070de <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80070c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070cc:	d010      	beq.n	80070f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80070ce:	e018      	b.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80070d0:	4b62      	ldr	r3, [pc, #392]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	4a61      	ldr	r2, [pc, #388]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80070d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070da:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80070dc:	e015      	b.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	3304      	adds	r3, #4
 80070e2:	2100      	movs	r1, #0
 80070e4:	4618      	mov	r0, r3
 80070e6:	f000 fa83 	bl	80075f0 <RCCEx_PLLSAI1_Config>
 80070ea:	4603      	mov	r3, r0
 80070ec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80070ee:	e00c      	b.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	3320      	adds	r3, #32
 80070f4:	2100      	movs	r1, #0
 80070f6:	4618      	mov	r0, r3
 80070f8:	f000 fb6e 	bl	80077d8 <RCCEx_PLLSAI2_Config>
 80070fc:	4603      	mov	r3, r0
 80070fe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007100:	e003      	b.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	74fb      	strb	r3, [r7, #19]
      break;
 8007106:	e000      	b.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8007108:	bf00      	nop
    }

    if(ret == HAL_OK)
 800710a:	7cfb      	ldrb	r3, [r7, #19]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d10b      	bne.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007110:	4b52      	ldr	r3, [pc, #328]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007116:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800711e:	494f      	ldr	r1, [pc, #316]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007120:	4313      	orrs	r3, r2
 8007122:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007126:	e001      	b.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007128:	7cfb      	ldrb	r3, [r7, #19]
 800712a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007134:	2b00      	cmp	r3, #0
 8007136:	f000 80a0 	beq.w	800727a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800713a:	2300      	movs	r3, #0
 800713c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800713e:	4b47      	ldr	r3, [pc, #284]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007142:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007146:	2b00      	cmp	r3, #0
 8007148:	d101      	bne.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800714a:	2301      	movs	r3, #1
 800714c:	e000      	b.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800714e:	2300      	movs	r3, #0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d00d      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007154:	4b41      	ldr	r3, [pc, #260]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007158:	4a40      	ldr	r2, [pc, #256]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800715a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800715e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007160:	4b3e      	ldr	r3, [pc, #248]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007164:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007168:	60bb      	str	r3, [r7, #8]
 800716a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800716c:	2301      	movs	r3, #1
 800716e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007170:	4b3b      	ldr	r3, [pc, #236]	@ (8007260 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a3a      	ldr	r2, [pc, #232]	@ (8007260 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007176:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800717a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800717c:	f7fd fae8 	bl	8004750 <HAL_GetTick>
 8007180:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007182:	e009      	b.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007184:	f7fd fae4 	bl	8004750 <HAL_GetTick>
 8007188:	4602      	mov	r2, r0
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	1ad3      	subs	r3, r2, r3
 800718e:	2b02      	cmp	r3, #2
 8007190:	d902      	bls.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8007192:	2303      	movs	r3, #3
 8007194:	74fb      	strb	r3, [r7, #19]
        break;
 8007196:	e005      	b.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007198:	4b31      	ldr	r3, [pc, #196]	@ (8007260 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d0ef      	beq.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80071a4:	7cfb      	ldrb	r3, [r7, #19]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d15c      	bne.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80071aa:	4b2c      	ldr	r3, [pc, #176]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071b4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d01f      	beq.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x200>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071c2:	697a      	ldr	r2, [r7, #20]
 80071c4:	429a      	cmp	r2, r3
 80071c6:	d019      	beq.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80071c8:	4b24      	ldr	r3, [pc, #144]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80071d4:	4b21      	ldr	r3, [pc, #132]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071da:	4a20      	ldr	r2, [pc, #128]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80071e4:	4b1d      	ldr	r3, [pc, #116]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071ea:	4a1c      	ldr	r2, [pc, #112]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80071f4:	4a19      	ldr	r2, [pc, #100]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	f003 0301 	and.w	r3, r3, #1
 8007202:	2b00      	cmp	r3, #0
 8007204:	d016      	beq.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007206:	f7fd faa3 	bl	8004750 <HAL_GetTick>
 800720a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800720c:	e00b      	b.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800720e:	f7fd fa9f 	bl	8004750 <HAL_GetTick>
 8007212:	4602      	mov	r2, r0
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	1ad3      	subs	r3, r2, r3
 8007218:	f241 3288 	movw	r2, #5000	@ 0x1388
 800721c:	4293      	cmp	r3, r2
 800721e:	d902      	bls.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007220:	2303      	movs	r3, #3
 8007222:	74fb      	strb	r3, [r7, #19]
            break;
 8007224:	e006      	b.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007226:	4b0d      	ldr	r3, [pc, #52]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007228:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800722c:	f003 0302 	and.w	r3, r3, #2
 8007230:	2b00      	cmp	r3, #0
 8007232:	d0ec      	beq.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007234:	7cfb      	ldrb	r3, [r7, #19]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d10c      	bne.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800723a:	4b08      	ldr	r3, [pc, #32]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800723c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007240:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800724a:	4904      	ldr	r1, [pc, #16]	@ (800725c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800724c:	4313      	orrs	r3, r2
 800724e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007252:	e009      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007254:	7cfb      	ldrb	r3, [r7, #19]
 8007256:	74bb      	strb	r3, [r7, #18]
 8007258:	e006      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800725a:	bf00      	nop
 800725c:	40021000 	.word	0x40021000
 8007260:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007264:	7cfb      	ldrb	r3, [r7, #19]
 8007266:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007268:	7c7b      	ldrb	r3, [r7, #17]
 800726a:	2b01      	cmp	r3, #1
 800726c:	d105      	bne.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800726e:	4b9e      	ldr	r3, [pc, #632]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007272:	4a9d      	ldr	r2, [pc, #628]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007274:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007278:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	2b00      	cmp	r3, #0
 8007284:	d00a      	beq.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007286:	4b98      	ldr	r3, [pc, #608]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800728c:	f023 0203 	bic.w	r2, r3, #3
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007294:	4994      	ldr	r1, [pc, #592]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007296:	4313      	orrs	r3, r2
 8007298:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0302 	and.w	r3, r3, #2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d00a      	beq.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80072a8:	4b8f      	ldr	r3, [pc, #572]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072ae:	f023 020c 	bic.w	r2, r3, #12
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072b6:	498c      	ldr	r1, [pc, #560]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072b8:	4313      	orrs	r3, r2
 80072ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f003 0304 	and.w	r3, r3, #4
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00a      	beq.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80072ca:	4b87      	ldr	r3, [pc, #540]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072d8:	4983      	ldr	r1, [pc, #524]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072da:	4313      	orrs	r3, r2
 80072dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 0308 	and.w	r3, r3, #8
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d00a      	beq.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80072ec:	4b7e      	ldr	r3, [pc, #504]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072fa:	497b      	ldr	r1, [pc, #492]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072fc:	4313      	orrs	r3, r2
 80072fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 0310 	and.w	r3, r3, #16
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00a      	beq.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800730e:	4b76      	ldr	r3, [pc, #472]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007314:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800731c:	4972      	ldr	r1, [pc, #456]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800731e:	4313      	orrs	r3, r2
 8007320:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f003 0320 	and.w	r3, r3, #32
 800732c:	2b00      	cmp	r3, #0
 800732e:	d00a      	beq.n	8007346 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007330:	4b6d      	ldr	r3, [pc, #436]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007336:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800733e:	496a      	ldr	r1, [pc, #424]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007340:	4313      	orrs	r3, r2
 8007342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00a      	beq.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007352:	4b65      	ldr	r3, [pc, #404]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007358:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007360:	4961      	ldr	r1, [pc, #388]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007362:	4313      	orrs	r3, r2
 8007364:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007370:	2b00      	cmp	r3, #0
 8007372:	d00a      	beq.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007374:	4b5c      	ldr	r3, [pc, #368]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800737a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007382:	4959      	ldr	r1, [pc, #356]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007384:	4313      	orrs	r3, r2
 8007386:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007392:	2b00      	cmp	r3, #0
 8007394:	d00a      	beq.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007396:	4b54      	ldr	r3, [pc, #336]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007398:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800739c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073a4:	4950      	ldr	r1, [pc, #320]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073a6:	4313      	orrs	r3, r2
 80073a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d00a      	beq.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80073b8:	4b4b      	ldr	r3, [pc, #300]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073be:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073c6:	4948      	ldr	r1, [pc, #288]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073c8:	4313      	orrs	r3, r2
 80073ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d00a      	beq.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80073da:	4b43      	ldr	r3, [pc, #268]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073e8:	493f      	ldr	r1, [pc, #252]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073ea:	4313      	orrs	r3, r2
 80073ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d028      	beq.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80073fc:	4b3a      	ldr	r3, [pc, #232]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007402:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800740a:	4937      	ldr	r1, [pc, #220]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800740c:	4313      	orrs	r3, r2
 800740e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007416:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800741a:	d106      	bne.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800741c:	4b32      	ldr	r3, [pc, #200]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800741e:	68db      	ldr	r3, [r3, #12]
 8007420:	4a31      	ldr	r2, [pc, #196]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007422:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007426:	60d3      	str	r3, [r2, #12]
 8007428:	e011      	b.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800742e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007432:	d10c      	bne.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	3304      	adds	r3, #4
 8007438:	2101      	movs	r1, #1
 800743a:	4618      	mov	r0, r3
 800743c:	f000 f8d8 	bl	80075f0 <RCCEx_PLLSAI1_Config>
 8007440:	4603      	mov	r3, r0
 8007442:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007444:	7cfb      	ldrb	r3, [r7, #19]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d001      	beq.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800744a:	7cfb      	ldrb	r3, [r7, #19]
 800744c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007456:	2b00      	cmp	r3, #0
 8007458:	d028      	beq.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800745a:	4b23      	ldr	r3, [pc, #140]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800745c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007460:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007468:	491f      	ldr	r1, [pc, #124]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800746a:	4313      	orrs	r3, r2
 800746c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007474:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007478:	d106      	bne.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800747a:	4b1b      	ldr	r3, [pc, #108]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800747c:	68db      	ldr	r3, [r3, #12]
 800747e:	4a1a      	ldr	r2, [pc, #104]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007480:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007484:	60d3      	str	r3, [r2, #12]
 8007486:	e011      	b.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800748c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007490:	d10c      	bne.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	3304      	adds	r3, #4
 8007496:	2101      	movs	r1, #1
 8007498:	4618      	mov	r0, r3
 800749a:	f000 f8a9 	bl	80075f0 <RCCEx_PLLSAI1_Config>
 800749e:	4603      	mov	r3, r0
 80074a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80074a2:	7cfb      	ldrb	r3, [r7, #19]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d001      	beq.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80074a8:	7cfb      	ldrb	r3, [r7, #19]
 80074aa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d02b      	beq.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80074b8:	4b0b      	ldr	r3, [pc, #44]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074c6:	4908      	ldr	r1, [pc, #32]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074c8:	4313      	orrs	r3, r2
 80074ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074d6:	d109      	bne.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80074d8:	4b03      	ldr	r3, [pc, #12]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	4a02      	ldr	r2, [pc, #8]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80074e2:	60d3      	str	r3, [r2, #12]
 80074e4:	e014      	b.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80074e6:	bf00      	nop
 80074e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80074f4:	d10c      	bne.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	3304      	adds	r3, #4
 80074fa:	2101      	movs	r1, #1
 80074fc:	4618      	mov	r0, r3
 80074fe:	f000 f877 	bl	80075f0 <RCCEx_PLLSAI1_Config>
 8007502:	4603      	mov	r3, r0
 8007504:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007506:	7cfb      	ldrb	r3, [r7, #19]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d001      	beq.n	8007510 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800750c:	7cfb      	ldrb	r3, [r7, #19]
 800750e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007518:	2b00      	cmp	r3, #0
 800751a:	d02f      	beq.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800751c:	4b2b      	ldr	r3, [pc, #172]	@ (80075cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800751e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007522:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800752a:	4928      	ldr	r1, [pc, #160]	@ (80075cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800752c:	4313      	orrs	r3, r2
 800752e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007536:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800753a:	d10d      	bne.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	3304      	adds	r3, #4
 8007540:	2102      	movs	r1, #2
 8007542:	4618      	mov	r0, r3
 8007544:	f000 f854 	bl	80075f0 <RCCEx_PLLSAI1_Config>
 8007548:	4603      	mov	r3, r0
 800754a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800754c:	7cfb      	ldrb	r3, [r7, #19]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d014      	beq.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007552:	7cfb      	ldrb	r3, [r7, #19]
 8007554:	74bb      	strb	r3, [r7, #18]
 8007556:	e011      	b.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800755c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007560:	d10c      	bne.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	3320      	adds	r3, #32
 8007566:	2102      	movs	r1, #2
 8007568:	4618      	mov	r0, r3
 800756a:	f000 f935 	bl	80077d8 <RCCEx_PLLSAI2_Config>
 800756e:	4603      	mov	r3, r0
 8007570:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007572:	7cfb      	ldrb	r3, [r7, #19]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d001      	beq.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007578:	7cfb      	ldrb	r3, [r7, #19]
 800757a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007584:	2b00      	cmp	r3, #0
 8007586:	d00a      	beq.n	800759e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007588:	4b10      	ldr	r3, [pc, #64]	@ (80075cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800758a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800758e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007596:	490d      	ldr	r1, [pc, #52]	@ (80075cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007598:	4313      	orrs	r3, r2
 800759a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d00b      	beq.n	80075c2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80075aa:	4b08      	ldr	r3, [pc, #32]	@ (80075cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80075ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ba:	4904      	ldr	r1, [pc, #16]	@ (80075cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80075bc:	4313      	orrs	r3, r2
 80075be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80075c2:	7cbb      	ldrb	r3, [r7, #18]
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3718      	adds	r7, #24
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	40021000 	.word	0x40021000

080075d0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80075d0:	b480      	push	{r7}
 80075d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80075d4:	4b05      	ldr	r3, [pc, #20]	@ (80075ec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a04      	ldr	r2, [pc, #16]	@ (80075ec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80075da:	f043 0304 	orr.w	r3, r3, #4
 80075de:	6013      	str	r3, [r2, #0]
}
 80075e0:	bf00      	nop
 80075e2:	46bd      	mov	sp, r7
 80075e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e8:	4770      	bx	lr
 80075ea:	bf00      	nop
 80075ec:	40021000 	.word	0x40021000

080075f0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
 80075f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80075fa:	2300      	movs	r3, #0
 80075fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80075fe:	4b75      	ldr	r3, [pc, #468]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007600:	68db      	ldr	r3, [r3, #12]
 8007602:	f003 0303 	and.w	r3, r3, #3
 8007606:	2b00      	cmp	r3, #0
 8007608:	d018      	beq.n	800763c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800760a:	4b72      	ldr	r3, [pc, #456]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800760c:	68db      	ldr	r3, [r3, #12]
 800760e:	f003 0203 	and.w	r2, r3, #3
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	429a      	cmp	r2, r3
 8007618:	d10d      	bne.n	8007636 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
       ||
 800761e:	2b00      	cmp	r3, #0
 8007620:	d009      	beq.n	8007636 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007622:	4b6c      	ldr	r3, [pc, #432]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007624:	68db      	ldr	r3, [r3, #12]
 8007626:	091b      	lsrs	r3, r3, #4
 8007628:	f003 0307 	and.w	r3, r3, #7
 800762c:	1c5a      	adds	r2, r3, #1
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	685b      	ldr	r3, [r3, #4]
       ||
 8007632:	429a      	cmp	r2, r3
 8007634:	d047      	beq.n	80076c6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	73fb      	strb	r3, [r7, #15]
 800763a:	e044      	b.n	80076c6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	2b03      	cmp	r3, #3
 8007642:	d018      	beq.n	8007676 <RCCEx_PLLSAI1_Config+0x86>
 8007644:	2b03      	cmp	r3, #3
 8007646:	d825      	bhi.n	8007694 <RCCEx_PLLSAI1_Config+0xa4>
 8007648:	2b01      	cmp	r3, #1
 800764a:	d002      	beq.n	8007652 <RCCEx_PLLSAI1_Config+0x62>
 800764c:	2b02      	cmp	r3, #2
 800764e:	d009      	beq.n	8007664 <RCCEx_PLLSAI1_Config+0x74>
 8007650:	e020      	b.n	8007694 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007652:	4b60      	ldr	r3, [pc, #384]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f003 0302 	and.w	r3, r3, #2
 800765a:	2b00      	cmp	r3, #0
 800765c:	d11d      	bne.n	800769a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800765e:	2301      	movs	r3, #1
 8007660:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007662:	e01a      	b.n	800769a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007664:	4b5b      	ldr	r3, [pc, #364]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800766c:	2b00      	cmp	r3, #0
 800766e:	d116      	bne.n	800769e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007670:	2301      	movs	r3, #1
 8007672:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007674:	e013      	b.n	800769e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007676:	4b57      	ldr	r3, [pc, #348]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800767e:	2b00      	cmp	r3, #0
 8007680:	d10f      	bne.n	80076a2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007682:	4b54      	ldr	r3, [pc, #336]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800768a:	2b00      	cmp	r3, #0
 800768c:	d109      	bne.n	80076a2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007692:	e006      	b.n	80076a2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007694:	2301      	movs	r3, #1
 8007696:	73fb      	strb	r3, [r7, #15]
      break;
 8007698:	e004      	b.n	80076a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800769a:	bf00      	nop
 800769c:	e002      	b.n	80076a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800769e:	bf00      	nop
 80076a0:	e000      	b.n	80076a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80076a2:	bf00      	nop
    }

    if(status == HAL_OK)
 80076a4:	7bfb      	ldrb	r3, [r7, #15]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d10d      	bne.n	80076c6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80076aa:	4b4a      	ldr	r3, [pc, #296]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6819      	ldr	r1, [r3, #0]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	685b      	ldr	r3, [r3, #4]
 80076ba:	3b01      	subs	r3, #1
 80076bc:	011b      	lsls	r3, r3, #4
 80076be:	430b      	orrs	r3, r1
 80076c0:	4944      	ldr	r1, [pc, #272]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80076c2:	4313      	orrs	r3, r2
 80076c4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80076c6:	7bfb      	ldrb	r3, [r7, #15]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d17d      	bne.n	80077c8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80076cc:	4b41      	ldr	r3, [pc, #260]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a40      	ldr	r2, [pc, #256]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80076d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80076d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076d8:	f7fd f83a 	bl	8004750 <HAL_GetTick>
 80076dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80076de:	e009      	b.n	80076f4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80076e0:	f7fd f836 	bl	8004750 <HAL_GetTick>
 80076e4:	4602      	mov	r2, r0
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	1ad3      	subs	r3, r2, r3
 80076ea:	2b02      	cmp	r3, #2
 80076ec:	d902      	bls.n	80076f4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80076ee:	2303      	movs	r3, #3
 80076f0:	73fb      	strb	r3, [r7, #15]
        break;
 80076f2:	e005      	b.n	8007700 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80076f4:	4b37      	ldr	r3, [pc, #220]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d1ef      	bne.n	80076e0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007700:	7bfb      	ldrb	r3, [r7, #15]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d160      	bne.n	80077c8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d111      	bne.n	8007730 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800770c:	4b31      	ldr	r3, [pc, #196]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800770e:	691b      	ldr	r3, [r3, #16]
 8007710:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007714:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007718:	687a      	ldr	r2, [r7, #4]
 800771a:	6892      	ldr	r2, [r2, #8]
 800771c:	0211      	lsls	r1, r2, #8
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	68d2      	ldr	r2, [r2, #12]
 8007722:	0912      	lsrs	r2, r2, #4
 8007724:	0452      	lsls	r2, r2, #17
 8007726:	430a      	orrs	r2, r1
 8007728:	492a      	ldr	r1, [pc, #168]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800772a:	4313      	orrs	r3, r2
 800772c:	610b      	str	r3, [r1, #16]
 800772e:	e027      	b.n	8007780 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	2b01      	cmp	r3, #1
 8007734:	d112      	bne.n	800775c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007736:	4b27      	ldr	r3, [pc, #156]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800773e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007742:	687a      	ldr	r2, [r7, #4]
 8007744:	6892      	ldr	r2, [r2, #8]
 8007746:	0211      	lsls	r1, r2, #8
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	6912      	ldr	r2, [r2, #16]
 800774c:	0852      	lsrs	r2, r2, #1
 800774e:	3a01      	subs	r2, #1
 8007750:	0552      	lsls	r2, r2, #21
 8007752:	430a      	orrs	r2, r1
 8007754:	491f      	ldr	r1, [pc, #124]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007756:	4313      	orrs	r3, r2
 8007758:	610b      	str	r3, [r1, #16]
 800775a:	e011      	b.n	8007780 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800775c:	4b1d      	ldr	r3, [pc, #116]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800775e:	691b      	ldr	r3, [r3, #16]
 8007760:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007764:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007768:	687a      	ldr	r2, [r7, #4]
 800776a:	6892      	ldr	r2, [r2, #8]
 800776c:	0211      	lsls	r1, r2, #8
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	6952      	ldr	r2, [r2, #20]
 8007772:	0852      	lsrs	r2, r2, #1
 8007774:	3a01      	subs	r2, #1
 8007776:	0652      	lsls	r2, r2, #25
 8007778:	430a      	orrs	r2, r1
 800777a:	4916      	ldr	r1, [pc, #88]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800777c:	4313      	orrs	r3, r2
 800777e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007780:	4b14      	ldr	r3, [pc, #80]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a13      	ldr	r2, [pc, #76]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007786:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800778a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800778c:	f7fc ffe0 	bl	8004750 <HAL_GetTick>
 8007790:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007792:	e009      	b.n	80077a8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007794:	f7fc ffdc 	bl	8004750 <HAL_GetTick>
 8007798:	4602      	mov	r2, r0
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	1ad3      	subs	r3, r2, r3
 800779e:	2b02      	cmp	r3, #2
 80077a0:	d902      	bls.n	80077a8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80077a2:	2303      	movs	r3, #3
 80077a4:	73fb      	strb	r3, [r7, #15]
          break;
 80077a6:	e005      	b.n	80077b4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80077a8:	4b0a      	ldr	r3, [pc, #40]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d0ef      	beq.n	8007794 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80077b4:	7bfb      	ldrb	r3, [r7, #15]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d106      	bne.n	80077c8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80077ba:	4b06      	ldr	r3, [pc, #24]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077bc:	691a      	ldr	r2, [r3, #16]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	699b      	ldr	r3, [r3, #24]
 80077c2:	4904      	ldr	r1, [pc, #16]	@ (80077d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077c4:	4313      	orrs	r3, r2
 80077c6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80077c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3710      	adds	r7, #16
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bd80      	pop	{r7, pc}
 80077d2:	bf00      	nop
 80077d4:	40021000 	.word	0x40021000

080077d8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80077e2:	2300      	movs	r3, #0
 80077e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80077e6:	4b6a      	ldr	r3, [pc, #424]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80077e8:	68db      	ldr	r3, [r3, #12]
 80077ea:	f003 0303 	and.w	r3, r3, #3
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d018      	beq.n	8007824 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80077f2:	4b67      	ldr	r3, [pc, #412]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80077f4:	68db      	ldr	r3, [r3, #12]
 80077f6:	f003 0203 	and.w	r2, r3, #3
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	429a      	cmp	r2, r3
 8007800:	d10d      	bne.n	800781e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
       ||
 8007806:	2b00      	cmp	r3, #0
 8007808:	d009      	beq.n	800781e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800780a:	4b61      	ldr	r3, [pc, #388]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	091b      	lsrs	r3, r3, #4
 8007810:	f003 0307 	and.w	r3, r3, #7
 8007814:	1c5a      	adds	r2, r3, #1
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	685b      	ldr	r3, [r3, #4]
       ||
 800781a:	429a      	cmp	r2, r3
 800781c:	d047      	beq.n	80078ae <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	73fb      	strb	r3, [r7, #15]
 8007822:	e044      	b.n	80078ae <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	2b03      	cmp	r3, #3
 800782a:	d018      	beq.n	800785e <RCCEx_PLLSAI2_Config+0x86>
 800782c:	2b03      	cmp	r3, #3
 800782e:	d825      	bhi.n	800787c <RCCEx_PLLSAI2_Config+0xa4>
 8007830:	2b01      	cmp	r3, #1
 8007832:	d002      	beq.n	800783a <RCCEx_PLLSAI2_Config+0x62>
 8007834:	2b02      	cmp	r3, #2
 8007836:	d009      	beq.n	800784c <RCCEx_PLLSAI2_Config+0x74>
 8007838:	e020      	b.n	800787c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800783a:	4b55      	ldr	r3, [pc, #340]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f003 0302 	and.w	r3, r3, #2
 8007842:	2b00      	cmp	r3, #0
 8007844:	d11d      	bne.n	8007882 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007846:	2301      	movs	r3, #1
 8007848:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800784a:	e01a      	b.n	8007882 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800784c:	4b50      	ldr	r3, [pc, #320]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007854:	2b00      	cmp	r3, #0
 8007856:	d116      	bne.n	8007886 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007858:	2301      	movs	r3, #1
 800785a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800785c:	e013      	b.n	8007886 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800785e:	4b4c      	ldr	r3, [pc, #304]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007866:	2b00      	cmp	r3, #0
 8007868:	d10f      	bne.n	800788a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800786a:	4b49      	ldr	r3, [pc, #292]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007872:	2b00      	cmp	r3, #0
 8007874:	d109      	bne.n	800788a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800787a:	e006      	b.n	800788a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	73fb      	strb	r3, [r7, #15]
      break;
 8007880:	e004      	b.n	800788c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007882:	bf00      	nop
 8007884:	e002      	b.n	800788c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007886:	bf00      	nop
 8007888:	e000      	b.n	800788c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800788a:	bf00      	nop
    }

    if(status == HAL_OK)
 800788c:	7bfb      	ldrb	r3, [r7, #15]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d10d      	bne.n	80078ae <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007892:	4b3f      	ldr	r3, [pc, #252]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007894:	68db      	ldr	r3, [r3, #12]
 8007896:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6819      	ldr	r1, [r3, #0]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	3b01      	subs	r3, #1
 80078a4:	011b      	lsls	r3, r3, #4
 80078a6:	430b      	orrs	r3, r1
 80078a8:	4939      	ldr	r1, [pc, #228]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80078aa:	4313      	orrs	r3, r2
 80078ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80078ae:	7bfb      	ldrb	r3, [r7, #15]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d167      	bne.n	8007984 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80078b4:	4b36      	ldr	r3, [pc, #216]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a35      	ldr	r2, [pc, #212]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80078ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078c0:	f7fc ff46 	bl	8004750 <HAL_GetTick>
 80078c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80078c6:	e009      	b.n	80078dc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80078c8:	f7fc ff42 	bl	8004750 <HAL_GetTick>
 80078cc:	4602      	mov	r2, r0
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	d902      	bls.n	80078dc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80078d6:	2303      	movs	r3, #3
 80078d8:	73fb      	strb	r3, [r7, #15]
        break;
 80078da:	e005      	b.n	80078e8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80078dc:	4b2c      	ldr	r3, [pc, #176]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d1ef      	bne.n	80078c8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80078e8:	7bfb      	ldrb	r3, [r7, #15]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d14a      	bne.n	8007984 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d111      	bne.n	8007918 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80078f4:	4b26      	ldr	r3, [pc, #152]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 80078f6:	695b      	ldr	r3, [r3, #20]
 80078f8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80078fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007900:	687a      	ldr	r2, [r7, #4]
 8007902:	6892      	ldr	r2, [r2, #8]
 8007904:	0211      	lsls	r1, r2, #8
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	68d2      	ldr	r2, [r2, #12]
 800790a:	0912      	lsrs	r2, r2, #4
 800790c:	0452      	lsls	r2, r2, #17
 800790e:	430a      	orrs	r2, r1
 8007910:	491f      	ldr	r1, [pc, #124]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007912:	4313      	orrs	r3, r2
 8007914:	614b      	str	r3, [r1, #20]
 8007916:	e011      	b.n	800793c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007918:	4b1d      	ldr	r3, [pc, #116]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 800791a:	695b      	ldr	r3, [r3, #20]
 800791c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007920:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007924:	687a      	ldr	r2, [r7, #4]
 8007926:	6892      	ldr	r2, [r2, #8]
 8007928:	0211      	lsls	r1, r2, #8
 800792a:	687a      	ldr	r2, [r7, #4]
 800792c:	6912      	ldr	r2, [r2, #16]
 800792e:	0852      	lsrs	r2, r2, #1
 8007930:	3a01      	subs	r2, #1
 8007932:	0652      	lsls	r2, r2, #25
 8007934:	430a      	orrs	r2, r1
 8007936:	4916      	ldr	r1, [pc, #88]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007938:	4313      	orrs	r3, r2
 800793a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800793c:	4b14      	ldr	r3, [pc, #80]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a13      	ldr	r2, [pc, #76]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007942:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007946:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007948:	f7fc ff02 	bl	8004750 <HAL_GetTick>
 800794c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800794e:	e009      	b.n	8007964 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007950:	f7fc fefe 	bl	8004750 <HAL_GetTick>
 8007954:	4602      	mov	r2, r0
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	1ad3      	subs	r3, r2, r3
 800795a:	2b02      	cmp	r3, #2
 800795c:	d902      	bls.n	8007964 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800795e:	2303      	movs	r3, #3
 8007960:	73fb      	strb	r3, [r7, #15]
          break;
 8007962:	e005      	b.n	8007970 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007964:	4b0a      	ldr	r3, [pc, #40]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800796c:	2b00      	cmp	r3, #0
 800796e:	d0ef      	beq.n	8007950 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007970:	7bfb      	ldrb	r3, [r7, #15]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d106      	bne.n	8007984 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007976:	4b06      	ldr	r3, [pc, #24]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007978:	695a      	ldr	r2, [r3, #20]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	695b      	ldr	r3, [r3, #20]
 800797e:	4904      	ldr	r1, [pc, #16]	@ (8007990 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007980:	4313      	orrs	r3, r2
 8007982:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007984:	7bfb      	ldrb	r3, [r7, #15]
}
 8007986:	4618      	mov	r0, r3
 8007988:	3710      	adds	r7, #16
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}
 800798e:	bf00      	nop
 8007990:	40021000 	.word	0x40021000

08007994 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b084      	sub	sp, #16
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d101      	bne.n	80079a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e095      	b.n	8007ad2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d108      	bne.n	80079c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80079b6:	d009      	beq.n	80079cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2200      	movs	r2, #0
 80079bc:	61da      	str	r2, [r3, #28]
 80079be:	e005      	b.n	80079cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2200      	movs	r2, #0
 80079c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2200      	movs	r2, #0
 80079d0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d106      	bne.n	80079ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f7fa f9bc 	bl	8001d64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2202      	movs	r2, #2
 80079f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	681a      	ldr	r2, [r3, #0]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a02:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007a0c:	d902      	bls.n	8007a14 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	60fb      	str	r3, [r7, #12]
 8007a12:	e002      	b.n	8007a1a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007a14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007a18:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007a22:	d007      	beq.n	8007a34 <HAL_SPI_Init+0xa0>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	68db      	ldr	r3, [r3, #12]
 8007a28:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007a2c:	d002      	beq.n	8007a34 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2200      	movs	r2, #0
 8007a32:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	689b      	ldr	r3, [r3, #8]
 8007a40:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007a44:	431a      	orrs	r2, r3
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	691b      	ldr	r3, [r3, #16]
 8007a4a:	f003 0302 	and.w	r3, r3, #2
 8007a4e:	431a      	orrs	r2, r3
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	695b      	ldr	r3, [r3, #20]
 8007a54:	f003 0301 	and.w	r3, r3, #1
 8007a58:	431a      	orrs	r2, r3
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	699b      	ldr	r3, [r3, #24]
 8007a5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a62:	431a      	orrs	r2, r3
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	69db      	ldr	r3, [r3, #28]
 8007a68:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007a6c:	431a      	orrs	r2, r3
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6a1b      	ldr	r3, [r3, #32]
 8007a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a76:	ea42 0103 	orr.w	r1, r2, r3
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a7e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	430a      	orrs	r2, r1
 8007a88:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	699b      	ldr	r3, [r3, #24]
 8007a8e:	0c1b      	lsrs	r3, r3, #16
 8007a90:	f003 0204 	and.w	r2, r3, #4
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a98:	f003 0310 	and.w	r3, r3, #16
 8007a9c:	431a      	orrs	r2, r3
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007aa2:	f003 0308 	and.w	r3, r3, #8
 8007aa6:	431a      	orrs	r2, r3
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007ab0:	ea42 0103 	orr.w	r1, r2, r3
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	430a      	orrs	r2, r1
 8007ac0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2201      	movs	r2, #1
 8007acc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007ad0:	2300      	movs	r3, #0
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3710      	adds	r7, #16
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}

08007ada <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007ada:	b580      	push	{r7, lr}
 8007adc:	b082      	sub	sp, #8
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d101      	bne.n	8007aec <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	e01a      	b.n	8007b22 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2202      	movs	r2, #2
 8007af0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b02:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f7fa f971 	bl	8001dec <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8007b20:	2300      	movs	r3, #0
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3708      	adds	r7, #8
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}

08007b2a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b2a:	b580      	push	{r7, lr}
 8007b2c:	b088      	sub	sp, #32
 8007b2e:	af02      	add	r7, sp, #8
 8007b30:	60f8      	str	r0, [r7, #12]
 8007b32:	60b9      	str	r1, [r7, #8]
 8007b34:	603b      	str	r3, [r7, #0]
 8007b36:	4613      	mov	r3, r2
 8007b38:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	d001      	beq.n	8007b4a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007b46:	2302      	movs	r3, #2
 8007b48:	e123      	b.n	8007d92 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b52:	d112      	bne.n	8007b7a <HAL_SPI_Receive+0x50>
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d10e      	bne.n	8007b7a <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	2204      	movs	r2, #4
 8007b60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007b64:	88fa      	ldrh	r2, [r7, #6]
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	9300      	str	r3, [sp, #0]
 8007b6a:	4613      	mov	r3, r2
 8007b6c:	68ba      	ldr	r2, [r7, #8]
 8007b6e:	68b9      	ldr	r1, [r7, #8]
 8007b70:	68f8      	ldr	r0, [r7, #12]
 8007b72:	f000 f912 	bl	8007d9a <HAL_SPI_TransmitReceive>
 8007b76:	4603      	mov	r3, r0
 8007b78:	e10b      	b.n	8007d92 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b7a:	f7fc fde9 	bl	8004750 <HAL_GetTick>
 8007b7e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d002      	beq.n	8007b8c <HAL_SPI_Receive+0x62>
 8007b86:	88fb      	ldrh	r3, [r7, #6]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d101      	bne.n	8007b90 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e100      	b.n	8007d92 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007b96:	2b01      	cmp	r3, #1
 8007b98:	d101      	bne.n	8007b9e <HAL_SPI_Receive+0x74>
 8007b9a:	2302      	movs	r3, #2
 8007b9c:	e0f9      	b.n	8007d92 <HAL_SPI_Receive+0x268>
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2201      	movs	r2, #1
 8007ba2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2204      	movs	r2, #4
 8007baa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	68ba      	ldr	r2, [r7, #8]
 8007bb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	88fa      	ldrh	r2, [r7, #6]
 8007bbe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	88fa      	ldrh	r2, [r7, #6]
 8007bc6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2200      	movs	r2, #0
 8007be0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007bf0:	d908      	bls.n	8007c04 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	685a      	ldr	r2, [r3, #4]
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007c00:	605a      	str	r2, [r3, #4]
 8007c02:	e007      	b.n	8007c14 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	685a      	ldr	r2, [r3, #4]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007c12:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c1c:	d10f      	bne.n	8007c3e <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c2c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007c3c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c48:	2b40      	cmp	r3, #64	@ 0x40
 8007c4a:	d007      	beq.n	8007c5c <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c5a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	68db      	ldr	r3, [r3, #12]
 8007c60:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c64:	d875      	bhi.n	8007d52 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007c66:	e037      	b.n	8007cd8 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	f003 0301 	and.w	r3, r3, #1
 8007c72:	2b01      	cmp	r3, #1
 8007c74:	d117      	bne.n	8007ca6 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f103 020c 	add.w	r2, r3, #12
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c82:	7812      	ldrb	r2, [r2, #0]
 8007c84:	b2d2      	uxtb	r2, r2
 8007c86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c8c:	1c5a      	adds	r2, r3, #1
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	b29a      	uxth	r2, r3
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007ca4:	e018      	b.n	8007cd8 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ca6:	f7fc fd53 	bl	8004750 <HAL_GetTick>
 8007caa:	4602      	mov	r2, r0
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	1ad3      	subs	r3, r2, r3
 8007cb0:	683a      	ldr	r2, [r7, #0]
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	d803      	bhi.n	8007cbe <HAL_SPI_Receive+0x194>
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007cbc:	d102      	bne.n	8007cc4 <HAL_SPI_Receive+0x19a>
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d109      	bne.n	8007cd8 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007cd4:	2303      	movs	r3, #3
 8007cd6:	e05c      	b.n	8007d92 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d1c1      	bne.n	8007c68 <HAL_SPI_Receive+0x13e>
 8007ce4:	e03b      	b.n	8007d5e <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	f003 0301 	and.w	r3, r3, #1
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d115      	bne.n	8007d20 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	68da      	ldr	r2, [r3, #12]
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cfe:	b292      	uxth	r2, r2
 8007d00:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d06:	1c9a      	adds	r2, r3, #2
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	3b01      	subs	r3, #1
 8007d16:	b29a      	uxth	r2, r3
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007d1e:	e018      	b.n	8007d52 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d20:	f7fc fd16 	bl	8004750 <HAL_GetTick>
 8007d24:	4602      	mov	r2, r0
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	1ad3      	subs	r3, r2, r3
 8007d2a:	683a      	ldr	r2, [r7, #0]
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d803      	bhi.n	8007d38 <HAL_SPI_Receive+0x20e>
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d36:	d102      	bne.n	8007d3e <HAL_SPI_Receive+0x214>
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d109      	bne.n	8007d52 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2201      	movs	r2, #1
 8007d42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007d4e:	2303      	movs	r3, #3
 8007d50:	e01f      	b.n	8007d92 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d58:	b29b      	uxth	r3, r3
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d1c3      	bne.n	8007ce6 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d5e:	697a      	ldr	r2, [r7, #20]
 8007d60:	6839      	ldr	r1, [r7, #0]
 8007d62:	68f8      	ldr	r0, [r7, #12]
 8007d64:	f000 fffa 	bl	8008d5c <SPI_EndRxTransaction>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d002      	beq.n	8007d74 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2220      	movs	r2, #32
 8007d72:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2201      	movs	r2, #1
 8007d78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d001      	beq.n	8007d90 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	e000      	b.n	8007d92 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8007d90:	2300      	movs	r3, #0
  }
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3718      	adds	r7, #24
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}

08007d9a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007d9a:	b580      	push	{r7, lr}
 8007d9c:	b08a      	sub	sp, #40	@ 0x28
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	60f8      	str	r0, [r7, #12]
 8007da2:	60b9      	str	r1, [r7, #8]
 8007da4:	607a      	str	r2, [r7, #4]
 8007da6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007da8:	2301      	movs	r3, #1
 8007daa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007dac:	f7fc fcd0 	bl	8004750 <HAL_GetTick>
 8007db0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007db8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007dc0:	887b      	ldrh	r3, [r7, #2]
 8007dc2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007dc4:	887b      	ldrh	r3, [r7, #2]
 8007dc6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007dc8:	7ffb      	ldrb	r3, [r7, #31]
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d00c      	beq.n	8007de8 <HAL_SPI_TransmitReceive+0x4e>
 8007dce:	69bb      	ldr	r3, [r7, #24]
 8007dd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007dd4:	d106      	bne.n	8007de4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	689b      	ldr	r3, [r3, #8]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d102      	bne.n	8007de4 <HAL_SPI_TransmitReceive+0x4a>
 8007dde:	7ffb      	ldrb	r3, [r7, #31]
 8007de0:	2b04      	cmp	r3, #4
 8007de2:	d001      	beq.n	8007de8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007de4:	2302      	movs	r3, #2
 8007de6:	e1f3      	b.n	80081d0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d005      	beq.n	8007dfa <HAL_SPI_TransmitReceive+0x60>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d002      	beq.n	8007dfa <HAL_SPI_TransmitReceive+0x60>
 8007df4:	887b      	ldrh	r3, [r7, #2]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d101      	bne.n	8007dfe <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e1e8      	b.n	80081d0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d101      	bne.n	8007e0c <HAL_SPI_TransmitReceive+0x72>
 8007e08:	2302      	movs	r3, #2
 8007e0a:	e1e1      	b.n	80081d0 <HAL_SPI_TransmitReceive+0x436>
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	2b04      	cmp	r3, #4
 8007e1e:	d003      	beq.n	8007e28 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2205      	movs	r2, #5
 8007e24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	687a      	ldr	r2, [r7, #4]
 8007e32:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	887a      	ldrh	r2, [r7, #2]
 8007e38:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	887a      	ldrh	r2, [r7, #2]
 8007e40:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	68ba      	ldr	r2, [r7, #8]
 8007e48:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	887a      	ldrh	r2, [r7, #2]
 8007e4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	887a      	ldrh	r2, [r7, #2]
 8007e54:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e6a:	d802      	bhi.n	8007e72 <HAL_SPI_TransmitReceive+0xd8>
 8007e6c:	8abb      	ldrh	r3, [r7, #20]
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d908      	bls.n	8007e84 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	685a      	ldr	r2, [r3, #4]
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007e80:	605a      	str	r2, [r3, #4]
 8007e82:	e007      	b.n	8007e94 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	685a      	ldr	r2, [r3, #4]
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007e92:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e9e:	2b40      	cmp	r3, #64	@ 0x40
 8007ea0:	d007      	beq.n	8007eb2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007eb0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	68db      	ldr	r3, [r3, #12]
 8007eb6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007eba:	f240 8083 	bls.w	8007fc4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d002      	beq.n	8007ecc <HAL_SPI_TransmitReceive+0x132>
 8007ec6:	8afb      	ldrh	r3, [r7, #22]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d16f      	bne.n	8007fac <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ed0:	881a      	ldrh	r2, [r3, #0]
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007edc:	1c9a      	adds	r2, r3, #2
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	3b01      	subs	r3, #1
 8007eea:	b29a      	uxth	r2, r3
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ef0:	e05c      	b.n	8007fac <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	689b      	ldr	r3, [r3, #8]
 8007ef8:	f003 0302 	and.w	r3, r3, #2
 8007efc:	2b02      	cmp	r3, #2
 8007efe:	d11b      	bne.n	8007f38 <HAL_SPI_TransmitReceive+0x19e>
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f04:	b29b      	uxth	r3, r3
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d016      	beq.n	8007f38 <HAL_SPI_TransmitReceive+0x19e>
 8007f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d113      	bne.n	8007f38 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f14:	881a      	ldrh	r2, [r3, #0]
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f20:	1c9a      	adds	r2, r3, #2
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	3b01      	subs	r3, #1
 8007f2e:	b29a      	uxth	r2, r3
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f34:	2300      	movs	r3, #0
 8007f36:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	689b      	ldr	r3, [r3, #8]
 8007f3e:	f003 0301 	and.w	r3, r3, #1
 8007f42:	2b01      	cmp	r3, #1
 8007f44:	d11c      	bne.n	8007f80 <HAL_SPI_TransmitReceive+0x1e6>
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d016      	beq.n	8007f80 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	68da      	ldr	r2, [r3, #12]
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f5c:	b292      	uxth	r2, r2
 8007f5e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f64:	1c9a      	adds	r2, r3, #2
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f70:	b29b      	uxth	r3, r3
 8007f72:	3b01      	subs	r3, #1
 8007f74:	b29a      	uxth	r2, r3
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007f80:	f7fc fbe6 	bl	8004750 <HAL_GetTick>
 8007f84:	4602      	mov	r2, r0
 8007f86:	6a3b      	ldr	r3, [r7, #32]
 8007f88:	1ad3      	subs	r3, r2, r3
 8007f8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d80d      	bhi.n	8007fac <HAL_SPI_TransmitReceive+0x212>
 8007f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f96:	d009      	beq.n	8007fac <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007fa8:	2303      	movs	r3, #3
 8007faa:	e111      	b.n	80081d0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d19d      	bne.n	8007ef2 <HAL_SPI_TransmitReceive+0x158>
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d197      	bne.n	8007ef2 <HAL_SPI_TransmitReceive+0x158>
 8007fc2:	e0e5      	b.n	8008190 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d003      	beq.n	8007fd4 <HAL_SPI_TransmitReceive+0x23a>
 8007fcc:	8afb      	ldrh	r3, [r7, #22]
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	f040 80d1 	bne.w	8008176 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fd8:	b29b      	uxth	r3, r3
 8007fda:	2b01      	cmp	r3, #1
 8007fdc:	d912      	bls.n	8008004 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fe2:	881a      	ldrh	r2, [r3, #0]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fee:	1c9a      	adds	r2, r3, #2
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	3b02      	subs	r3, #2
 8007ffc:	b29a      	uxth	r2, r3
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008002:	e0b8      	b.n	8008176 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	330c      	adds	r3, #12
 800800e:	7812      	ldrb	r2, [r2, #0]
 8008010:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008016:	1c5a      	adds	r2, r3, #1
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008020:	b29b      	uxth	r3, r3
 8008022:	3b01      	subs	r3, #1
 8008024:	b29a      	uxth	r2, r3
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800802a:	e0a4      	b.n	8008176 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	689b      	ldr	r3, [r3, #8]
 8008032:	f003 0302 	and.w	r3, r3, #2
 8008036:	2b02      	cmp	r3, #2
 8008038:	d134      	bne.n	80080a4 <HAL_SPI_TransmitReceive+0x30a>
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800803e:	b29b      	uxth	r3, r3
 8008040:	2b00      	cmp	r3, #0
 8008042:	d02f      	beq.n	80080a4 <HAL_SPI_TransmitReceive+0x30a>
 8008044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008046:	2b01      	cmp	r3, #1
 8008048:	d12c      	bne.n	80080a4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800804e:	b29b      	uxth	r3, r3
 8008050:	2b01      	cmp	r3, #1
 8008052:	d912      	bls.n	800807a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008058:	881a      	ldrh	r2, [r3, #0]
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008064:	1c9a      	adds	r2, r3, #2
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800806e:	b29b      	uxth	r3, r3
 8008070:	3b02      	subs	r3, #2
 8008072:	b29a      	uxth	r2, r3
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008078:	e012      	b.n	80080a0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	330c      	adds	r3, #12
 8008084:	7812      	ldrb	r2, [r2, #0]
 8008086:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800808c:	1c5a      	adds	r2, r3, #1
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008096:	b29b      	uxth	r3, r3
 8008098:	3b01      	subs	r3, #1
 800809a:	b29a      	uxth	r2, r3
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80080a0:	2300      	movs	r3, #0
 80080a2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	689b      	ldr	r3, [r3, #8]
 80080aa:	f003 0301 	and.w	r3, r3, #1
 80080ae:	2b01      	cmp	r3, #1
 80080b0:	d148      	bne.n	8008144 <HAL_SPI_TransmitReceive+0x3aa>
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d042      	beq.n	8008144 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	2b01      	cmp	r3, #1
 80080c8:	d923      	bls.n	8008112 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68da      	ldr	r2, [r3, #12]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d4:	b292      	uxth	r2, r2
 80080d6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080dc:	1c9a      	adds	r2, r3, #2
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	3b02      	subs	r3, #2
 80080ec:	b29a      	uxth	r2, r3
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080fa:	b29b      	uxth	r3, r3
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d81f      	bhi.n	8008140 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	685a      	ldr	r2, [r3, #4]
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800810e:	605a      	str	r2, [r3, #4]
 8008110:	e016      	b.n	8008140 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f103 020c 	add.w	r2, r3, #12
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800811e:	7812      	ldrb	r2, [r2, #0]
 8008120:	b2d2      	uxtb	r2, r2
 8008122:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008128:	1c5a      	adds	r2, r3, #1
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008134:	b29b      	uxth	r3, r3
 8008136:	3b01      	subs	r3, #1
 8008138:	b29a      	uxth	r2, r3
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008140:	2301      	movs	r3, #1
 8008142:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008144:	f7fc fb04 	bl	8004750 <HAL_GetTick>
 8008148:	4602      	mov	r2, r0
 800814a:	6a3b      	ldr	r3, [r7, #32]
 800814c:	1ad3      	subs	r3, r2, r3
 800814e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008150:	429a      	cmp	r2, r3
 8008152:	d803      	bhi.n	800815c <HAL_SPI_TransmitReceive+0x3c2>
 8008154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008156:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800815a:	d102      	bne.n	8008162 <HAL_SPI_TransmitReceive+0x3c8>
 800815c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815e:	2b00      	cmp	r3, #0
 8008160:	d109      	bne.n	8008176 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2201      	movs	r2, #1
 8008166:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	2200      	movs	r2, #0
 800816e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008172:	2303      	movs	r3, #3
 8008174:	e02c      	b.n	80081d0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800817a:	b29b      	uxth	r3, r3
 800817c:	2b00      	cmp	r3, #0
 800817e:	f47f af55 	bne.w	800802c <HAL_SPI_TransmitReceive+0x292>
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008188:	b29b      	uxth	r3, r3
 800818a:	2b00      	cmp	r3, #0
 800818c:	f47f af4e 	bne.w	800802c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008190:	6a3a      	ldr	r2, [r7, #32]
 8008192:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008194:	68f8      	ldr	r0, [r7, #12]
 8008196:	f000 fe39 	bl	8008e0c <SPI_EndRxTxTransaction>
 800819a:	4603      	mov	r3, r0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d008      	beq.n	80081b2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2220      	movs	r2, #32
 80081a4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	e00e      	b.n	80081d0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2201      	movs	r2, #1
 80081b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2200      	movs	r2, #0
 80081be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d001      	beq.n	80081ce <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80081ca:	2301      	movs	r3, #1
 80081cc:	e000      	b.n	80081d0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80081ce:	2300      	movs	r3, #0
  }
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3728      	adds	r7, #40	@ 0x28
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}

080081d8 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80081d8:	b480      	push	{r7}
 80081da:	b085      	sub	sp, #20
 80081dc:	af00      	add	r7, sp, #0
 80081de:	60f8      	str	r0, [r7, #12]
 80081e0:	60b9      	str	r1, [r7, #8]
 80081e2:	4613      	mov	r3, r2
 80081e4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d002      	beq.n	80081f2 <HAL_SPI_Transmit_IT+0x1a>
 80081ec:	88fb      	ldrh	r3, [r7, #6]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d101      	bne.n	80081f6 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
 80081f4:	e06d      	b.n	80082d2 <HAL_SPI_Transmit_IT+0xfa>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	2b01      	cmp	r3, #1
 8008200:	d001      	beq.n	8008206 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8008202:	2302      	movs	r3, #2
 8008204:	e065      	b.n	80082d2 <HAL_SPI_Transmit_IT+0xfa>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800820c:	2b01      	cmp	r3, #1
 800820e:	d101      	bne.n	8008214 <HAL_SPI_Transmit_IT+0x3c>
 8008210:	2302      	movs	r3, #2
 8008212:	e05e      	b.n	80082d2 <HAL_SPI_Transmit_IT+0xfa>
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2201      	movs	r2, #1
 8008218:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2203      	movs	r2, #3
 8008220:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2200      	movs	r2, #0
 8008228:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	68ba      	ldr	r2, [r7, #8]
 800822e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	88fa      	ldrh	r2, [r7, #6]
 8008234:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	88fa      	ldrh	r2, [r7, #6]
 800823a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2200      	movs	r2, #0
 8008240:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2200      	movs	r2, #0
 8008246:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2200      	movs	r2, #0
 800824e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2200      	movs	r2, #0
 8008256:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	68db      	ldr	r3, [r3, #12]
 800825c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008260:	d903      	bls.n	800826a <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	4a1e      	ldr	r2, [pc, #120]	@ (80082e0 <HAL_SPI_Transmit_IT+0x108>)
 8008266:	651a      	str	r2, [r3, #80]	@ 0x50
 8008268:	e002      	b.n	8008270 <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	4a1d      	ldr	r2, [pc, #116]	@ (80082e4 <HAL_SPI_Transmit_IT+0x10c>)
 800826e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	689b      	ldr	r3, [r3, #8]
 8008274:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008278:	d10f      	bne.n	800829a <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	681a      	ldr	r2, [r3, #0]
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008288:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008298:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082a4:	2b40      	cmp	r3, #64	@ 0x40
 80082a6:	d007      	beq.n	80082b8 <HAL_SPI_Transmit_IT+0xe0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	681a      	ldr	r2, [r3, #0]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80082b6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2200      	movs	r2, #0
 80082bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	685a      	ldr	r2, [r3, #4]
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 80082ce:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80082d0:	2300      	movs	r3, #0
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3714      	adds	r7, #20
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop
 80082e0:	08008adb 	.word	0x08008adb
 80082e4:	08008a95 	.word	0x08008a95

080082e8 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b084      	sub	sp, #16
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	60f8      	str	r0, [r7, #12]
 80082f0:	60b9      	str	r1, [r7, #8]
 80082f2:	4613      	mov	r3, r2
 80082f4:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d001      	beq.n	8008306 <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8008302:	2302      	movs	r3, #2
 8008304:	e092      	b.n	800842c <HAL_SPI_Receive_IT+0x144>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d110      	bne.n	8008330 <HAL_SPI_Receive_IT+0x48>
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008316:	d10b      	bne.n	8008330 <HAL_SPI_Receive_IT+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2204      	movs	r2, #4
 800831c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8008320:	88fb      	ldrh	r3, [r7, #6]
 8008322:	68ba      	ldr	r2, [r7, #8]
 8008324:	68b9      	ldr	r1, [r7, #8]
 8008326:	68f8      	ldr	r0, [r7, #12]
 8008328:	f000 f888 	bl	800843c <HAL_SPI_TransmitReceive_IT>
 800832c:	4603      	mov	r3, r0
 800832e:	e07d      	b.n	800842c <HAL_SPI_Receive_IT+0x144>
  }


  if ((pData == NULL) || (Size == 0U))
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d002      	beq.n	800833c <HAL_SPI_Receive_IT+0x54>
 8008336:	88fb      	ldrh	r3, [r7, #6]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d101      	bne.n	8008340 <HAL_SPI_Receive_IT+0x58>
  {
    return HAL_ERROR;
 800833c:	2301      	movs	r3, #1
 800833e:	e075      	b.n	800842c <HAL_SPI_Receive_IT+0x144>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008346:	2b01      	cmp	r3, #1
 8008348:	d101      	bne.n	800834e <HAL_SPI_Receive_IT+0x66>
 800834a:	2302      	movs	r3, #2
 800834c:	e06e      	b.n	800842c <HAL_SPI_Receive_IT+0x144>
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2201      	movs	r2, #1
 8008352:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2204      	movs	r2, #4
 800835a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2200      	movs	r2, #0
 8008362:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	68ba      	ldr	r2, [r7, #8]
 8008368:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	88fa      	ldrh	r2, [r7, #6]
 800836e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	88fa      	ldrh	r2, [r7, #6]
 8008376:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2200      	movs	r2, #0
 800837e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2200      	movs	r2, #0
 8008384:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2200      	movs	r2, #0
 800838a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2200      	movs	r2, #0
 8008390:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	68db      	ldr	r3, [r3, #12]
 8008396:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800839a:	d90b      	bls.n	80083b4 <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	685a      	ldr	r2, [r3, #4]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80083aa:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	4a21      	ldr	r2, [pc, #132]	@ (8008434 <HAL_SPI_Receive_IT+0x14c>)
 80083b0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80083b2:	e00a      	b.n	80083ca <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	685a      	ldr	r2, [r3, #4]
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80083c2:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	4a1c      	ldr	r2, [pc, #112]	@ (8008438 <HAL_SPI_Receive_IT+0x150>)
 80083c8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083d2:	d10f      	bne.n	80083f4 <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80083e2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	681a      	ldr	r2, [r3, #0]
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80083f2:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083fe:	2b40      	cmp	r3, #64	@ 0x40
 8008400:	d007      	beq.n	8008412 <HAL_SPI_Receive_IT+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	681a      	ldr	r2, [r3, #0]
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008410:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	685a      	ldr	r2, [r3, #4]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8008428:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800842a:	2300      	movs	r3, #0
}
 800842c:	4618      	mov	r0, r3
 800842e:	3710      	adds	r7, #16
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}
 8008434:	08008a49 	.word	0x08008a49
 8008438:	080089f9 	.word	0x080089f9

0800843c <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 800843c:	b480      	push	{r7}
 800843e:	b087      	sub	sp, #28
 8008440:	af00      	add	r7, sp, #0
 8008442:	60f8      	str	r0, [r7, #12]
 8008444:	60b9      	str	r1, [r7, #8]
 8008446:	607a      	str	r2, [r7, #4]
 8008448:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008450:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008458:	7dfb      	ldrb	r3, [r7, #23]
 800845a:	2b01      	cmp	r3, #1
 800845c:	d00c      	beq.n	8008478 <HAL_SPI_TransmitReceive_IT+0x3c>
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008464:	d106      	bne.n	8008474 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	689b      	ldr	r3, [r3, #8]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d102      	bne.n	8008474 <HAL_SPI_TransmitReceive_IT+0x38>
 800846e:	7dfb      	ldrb	r3, [r7, #23]
 8008470:	2b04      	cmp	r3, #4
 8008472:	d001      	beq.n	8008478 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008474:	2302      	movs	r3, #2
 8008476:	e07d      	b.n	8008574 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d005      	beq.n	800848a <HAL_SPI_TransmitReceive_IT+0x4e>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d002      	beq.n	800848a <HAL_SPI_TransmitReceive_IT+0x4e>
 8008484:	887b      	ldrh	r3, [r7, #2]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d101      	bne.n	800848e <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	e072      	b.n	8008574 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008494:	2b01      	cmp	r3, #1
 8008496:	d101      	bne.n	800849c <HAL_SPI_TransmitReceive_IT+0x60>
 8008498:	2302      	movs	r3, #2
 800849a:	e06b      	b.n	8008574 <HAL_SPI_TransmitReceive_IT+0x138>
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	2201      	movs	r2, #1
 80084a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	2b04      	cmp	r3, #4
 80084ae:	d003      	beq.n	80084b8 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	2205      	movs	r2, #5
 80084b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2200      	movs	r2, #0
 80084bc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	68ba      	ldr	r2, [r7, #8]
 80084c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	887a      	ldrh	r2, [r7, #2]
 80084c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	887a      	ldrh	r2, [r7, #2]
 80084ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	887a      	ldrh	r2, [r7, #2]
 80084da:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	887a      	ldrh	r2, [r7, #2]
 80084e2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80084ee:	d906      	bls.n	80084fe <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	4a23      	ldr	r2, [pc, #140]	@ (8008580 <HAL_SPI_TransmitReceive_IT+0x144>)
 80084f4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	4a22      	ldr	r2, [pc, #136]	@ (8008584 <HAL_SPI_TransmitReceive_IT+0x148>)
 80084fa:	651a      	str	r2, [r3, #80]	@ 0x50
 80084fc:	e005      	b.n	800850a <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	4a21      	ldr	r2, [pc, #132]	@ (8008588 <HAL_SPI_TransmitReceive_IT+0x14c>)
 8008502:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	4a21      	ldr	r2, [pc, #132]	@ (800858c <HAL_SPI_TransmitReceive_IT+0x150>)
 8008508:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	68db      	ldr	r3, [r3, #12]
 800850e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008512:	d802      	bhi.n	800851a <HAL_SPI_TransmitReceive_IT+0xde>
 8008514:	887b      	ldrh	r3, [r7, #2]
 8008516:	2b01      	cmp	r3, #1
 8008518:	d908      	bls.n	800852c <HAL_SPI_TransmitReceive_IT+0xf0>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	685a      	ldr	r2, [r3, #4]
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008528:	605a      	str	r2, [r3, #4]
 800852a:	e007      	b.n	800853c <HAL_SPI_TransmitReceive_IT+0x100>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	685a      	ldr	r2, [r3, #4]
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800853a:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008546:	2b40      	cmp	r3, #64	@ 0x40
 8008548:	d007      	beq.n	800855a <HAL_SPI_TransmitReceive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008558:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2200      	movs	r2, #0
 800855e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	685a      	ldr	r2, [r3, #4]
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8008570:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008572:	2300      	movs	r3, #0
}
 8008574:	4618      	mov	r0, r3
 8008576:	371c      	adds	r7, #28
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr
 8008580:	08008933 	.word	0x08008933
 8008584:	08008999 	.word	0x08008999
 8008588:	080087e3 	.word	0x080087e3
 800858c:	080088a1 	.word	0x080088a1

08008590 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b088      	sub	sp, #32
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80085a8:	69bb      	ldr	r3, [r7, #24]
 80085aa:	099b      	lsrs	r3, r3, #6
 80085ac:	f003 0301 	and.w	r3, r3, #1
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d10f      	bne.n	80085d4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80085b4:	69bb      	ldr	r3, [r7, #24]
 80085b6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00a      	beq.n	80085d4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	099b      	lsrs	r3, r3, #6
 80085c2:	f003 0301 	and.w	r3, r3, #1
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d004      	beq.n	80085d4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	4798      	blx	r3
    return;
 80085d2:	e0d7      	b.n	8008784 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80085d4:	69bb      	ldr	r3, [r7, #24]
 80085d6:	085b      	lsrs	r3, r3, #1
 80085d8:	f003 0301 	and.w	r3, r3, #1
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d00a      	beq.n	80085f6 <HAL_SPI_IRQHandler+0x66>
 80085e0:	69fb      	ldr	r3, [r7, #28]
 80085e2:	09db      	lsrs	r3, r3, #7
 80085e4:	f003 0301 	and.w	r3, r3, #1
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d004      	beq.n	80085f6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	4798      	blx	r3
    return;
 80085f4:	e0c6      	b.n	8008784 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80085f6:	69bb      	ldr	r3, [r7, #24]
 80085f8:	095b      	lsrs	r3, r3, #5
 80085fa:	f003 0301 	and.w	r3, r3, #1
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d10c      	bne.n	800861c <HAL_SPI_IRQHandler+0x8c>
 8008602:	69bb      	ldr	r3, [r7, #24]
 8008604:	099b      	lsrs	r3, r3, #6
 8008606:	f003 0301 	and.w	r3, r3, #1
 800860a:	2b00      	cmp	r3, #0
 800860c:	d106      	bne.n	800861c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800860e:	69bb      	ldr	r3, [r7, #24]
 8008610:	0a1b      	lsrs	r3, r3, #8
 8008612:	f003 0301 	and.w	r3, r3, #1
 8008616:	2b00      	cmp	r3, #0
 8008618:	f000 80b4 	beq.w	8008784 <HAL_SPI_IRQHandler+0x1f4>
 800861c:	69fb      	ldr	r3, [r7, #28]
 800861e:	095b      	lsrs	r3, r3, #5
 8008620:	f003 0301 	and.w	r3, r3, #1
 8008624:	2b00      	cmp	r3, #0
 8008626:	f000 80ad 	beq.w	8008784 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800862a:	69bb      	ldr	r3, [r7, #24]
 800862c:	099b      	lsrs	r3, r3, #6
 800862e:	f003 0301 	and.w	r3, r3, #1
 8008632:	2b00      	cmp	r3, #0
 8008634:	d023      	beq.n	800867e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800863c:	b2db      	uxtb	r3, r3
 800863e:	2b03      	cmp	r3, #3
 8008640:	d011      	beq.n	8008666 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008646:	f043 0204 	orr.w	r2, r3, #4
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800864e:	2300      	movs	r3, #0
 8008650:	617b      	str	r3, [r7, #20]
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	68db      	ldr	r3, [r3, #12]
 8008658:	617b      	str	r3, [r7, #20]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	617b      	str	r3, [r7, #20]
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	e00b      	b.n	800867e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008666:	2300      	movs	r3, #0
 8008668:	613b      	str	r3, [r7, #16]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68db      	ldr	r3, [r3, #12]
 8008670:	613b      	str	r3, [r7, #16]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	613b      	str	r3, [r7, #16]
 800867a:	693b      	ldr	r3, [r7, #16]
        return;
 800867c:	e082      	b.n	8008784 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800867e:	69bb      	ldr	r3, [r7, #24]
 8008680:	095b      	lsrs	r3, r3, #5
 8008682:	f003 0301 	and.w	r3, r3, #1
 8008686:	2b00      	cmp	r3, #0
 8008688:	d014      	beq.n	80086b4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800868e:	f043 0201 	orr.w	r2, r3, #1
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008696:	2300      	movs	r3, #0
 8008698:	60fb      	str	r3, [r7, #12]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	689b      	ldr	r3, [r3, #8]
 80086a0:	60fb      	str	r3, [r7, #12]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	681a      	ldr	r2, [r3, #0]
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80086b0:	601a      	str	r2, [r3, #0]
 80086b2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80086b4:	69bb      	ldr	r3, [r7, #24]
 80086b6:	0a1b      	lsrs	r3, r3, #8
 80086b8:	f003 0301 	and.w	r3, r3, #1
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d00c      	beq.n	80086da <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086c4:	f043 0208 	orr.w	r2, r3, #8
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80086cc:	2300      	movs	r3, #0
 80086ce:	60bb      	str	r3, [r7, #8]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	60bb      	str	r3, [r7, #8]
 80086d8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d04f      	beq.n	8008782 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	685a      	ldr	r2, [r3, #4]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80086f0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2201      	movs	r2, #1
 80086f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80086fa:	69fb      	ldr	r3, [r7, #28]
 80086fc:	f003 0302 	and.w	r3, r3, #2
 8008700:	2b00      	cmp	r3, #0
 8008702:	d104      	bne.n	800870e <HAL_SPI_IRQHandler+0x17e>
 8008704:	69fb      	ldr	r3, [r7, #28]
 8008706:	f003 0301 	and.w	r3, r3, #1
 800870a:	2b00      	cmp	r3, #0
 800870c:	d034      	beq.n	8008778 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	685a      	ldr	r2, [r3, #4]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f022 0203 	bic.w	r2, r2, #3
 800871c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008722:	2b00      	cmp	r3, #0
 8008724:	d011      	beq.n	800874a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800872a:	4a18      	ldr	r2, [pc, #96]	@ (800878c <HAL_SPI_IRQHandler+0x1fc>)
 800872c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008732:	4618      	mov	r0, r3
 8008734:	f7fc fa2a 	bl	8004b8c <HAL_DMA_Abort_IT>
 8008738:	4603      	mov	r3, r0
 800873a:	2b00      	cmp	r3, #0
 800873c:	d005      	beq.n	800874a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008742:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800874e:	2b00      	cmp	r3, #0
 8008750:	d016      	beq.n	8008780 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008756:	4a0d      	ldr	r2, [pc, #52]	@ (800878c <HAL_SPI_IRQHandler+0x1fc>)
 8008758:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800875e:	4618      	mov	r0, r3
 8008760:	f7fc fa14 	bl	8004b8c <HAL_DMA_Abort_IT>
 8008764:	4603      	mov	r3, r0
 8008766:	2b00      	cmp	r3, #0
 8008768:	d00a      	beq.n	8008780 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800876e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8008776:	e003      	b.n	8008780 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f000 f813 	bl	80087a4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800877e:	e000      	b.n	8008782 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008780:	bf00      	nop
    return;
 8008782:	bf00      	nop
  }
}
 8008784:	3720      	adds	r7, #32
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}
 800878a:	bf00      	nop
 800878c:	080087b9 	.word	0x080087b9

08008790 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008790:	b480      	push	{r7}
 8008792:	b083      	sub	sp, #12
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008798:	bf00      	nop
 800879a:	370c      	adds	r7, #12
 800879c:	46bd      	mov	sp, r7
 800879e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a2:	4770      	bx	lr

080087a4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80087a4:	b480      	push	{r7}
 80087a6:	b083      	sub	sp, #12
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80087ac:	bf00      	nop
 80087ae:	370c      	adds	r7, #12
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr

080087b8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b084      	sub	sp, #16
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087c4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2200      	movs	r2, #0
 80087ca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2200      	movs	r2, #0
 80087d2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80087d4:	68f8      	ldr	r0, [r7, #12]
 80087d6:	f7ff ffe5 	bl	80087a4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80087da:	bf00      	nop
 80087dc:	3710      	adds	r7, #16
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}

080087e2 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80087e2:	b580      	push	{r7, lr}
 80087e4:	b082      	sub	sp, #8
 80087e6:	af00      	add	r7, sp, #0
 80087e8:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80087f0:	b29b      	uxth	r3, r3
 80087f2:	2b01      	cmp	r3, #1
 80087f4:	d923      	bls.n	800883e <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	68da      	ldr	r2, [r3, #12]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008800:	b292      	uxth	r2, r2
 8008802:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008808:	1c9a      	adds	r2, r3, #2
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008814:	b29b      	uxth	r3, r3
 8008816:	3b02      	subs	r3, #2
 8008818:	b29a      	uxth	r2, r3
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008826:	b29b      	uxth	r3, r3
 8008828:	2b01      	cmp	r3, #1
 800882a:	d11f      	bne.n	800886c <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	685a      	ldr	r2, [r3, #4]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800883a:	605a      	str	r2, [r3, #4]
 800883c:	e016      	b.n	800886c <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f103 020c 	add.w	r2, r3, #12
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800884a:	7812      	ldrb	r2, [r2, #0]
 800884c:	b2d2      	uxtb	r2, r2
 800884e:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008854:	1c5a      	adds	r2, r3, #1
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008860:	b29b      	uxth	r3, r3
 8008862:	3b01      	subs	r3, #1
 8008864:	b29a      	uxth	r2, r3
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008872:	b29b      	uxth	r3, r3
 8008874:	2b00      	cmp	r3, #0
 8008876:	d10f      	bne.n	8008898 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	685a      	ldr	r2, [r3, #4]
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008886:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800888c:	b29b      	uxth	r3, r3
 800888e:	2b00      	cmp	r3, #0
 8008890:	d102      	bne.n	8008898 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 fb00 	bl	8008e98 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008898:	bf00      	nop
 800889a:	3708      	adds	r7, #8
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}

080088a0 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b082      	sub	sp, #8
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	2b01      	cmp	r3, #1
 80088b0:	d912      	bls.n	80088d8 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088b6:	881a      	ldrh	r2, [r3, #0]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088c2:	1c9a      	adds	r2, r3, #2
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	3b02      	subs	r3, #2
 80088d0:	b29a      	uxth	r2, r3
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80088d6:	e012      	b.n	80088fe <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	330c      	adds	r3, #12
 80088e2:	7812      	ldrb	r2, [r2, #0]
 80088e4:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ea:	1c5a      	adds	r2, r3, #1
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088f4:	b29b      	uxth	r3, r3
 80088f6:	3b01      	subs	r3, #1
 80088f8:	b29a      	uxth	r2, r3
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008902:	b29b      	uxth	r3, r3
 8008904:	2b00      	cmp	r3, #0
 8008906:	d110      	bne.n	800892a <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	685a      	ldr	r2, [r3, #4]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008916:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800891e:	b29b      	uxth	r3, r3
 8008920:	2b00      	cmp	r3, #0
 8008922:	d102      	bne.n	800892a <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f000 fab7 	bl	8008e98 <SPI_CloseRxTx_ISR>
    }
  }
}
 800892a:	bf00      	nop
 800892c:	3708      	adds	r7, #8
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}

08008932 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008932:	b580      	push	{r7, lr}
 8008934:	b082      	sub	sp, #8
 8008936:	af00      	add	r7, sp, #0
 8008938:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	68da      	ldr	r2, [r3, #12]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008944:	b292      	uxth	r2, r2
 8008946:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800894c:	1c9a      	adds	r2, r3, #2
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008958:	b29b      	uxth	r3, r3
 800895a:	3b01      	subs	r3, #1
 800895c:	b29a      	uxth	r2, r3
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800896a:	b29b      	uxth	r3, r3
 800896c:	2b00      	cmp	r3, #0
 800896e:	d10f      	bne.n	8008990 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	685a      	ldr	r2, [r3, #4]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800897e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008984:	b29b      	uxth	r3, r3
 8008986:	2b00      	cmp	r3, #0
 8008988:	d102      	bne.n	8008990 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f000 fa84 	bl	8008e98 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008990:	bf00      	nop
 8008992:	3708      	adds	r7, #8
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b082      	sub	sp, #8
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089a4:	881a      	ldrh	r2, [r3, #0]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089b0:	1c9a      	adds	r2, r3, #2
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	3b01      	subs	r3, #1
 80089be:	b29a      	uxth	r2, r3
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d110      	bne.n	80089f0 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	685a      	ldr	r2, [r3, #4]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80089dc:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d102      	bne.n	80089f0 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f000 fa54 	bl	8008e98 <SPI_CloseRxTx_ISR>
    }
  }
}
 80089f0:	bf00      	nop
 80089f2:	3708      	adds	r7, #8
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}

080089f8 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b082      	sub	sp, #8
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f103 020c 	add.w	r2, r3, #12
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a0c:	7812      	ldrb	r2, [r2, #0]
 8008a0e:	b2d2      	uxtb	r2, r2
 8008a10:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a16:	1c5a      	adds	r2, r3, #1
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a22:	b29b      	uxth	r3, r3
 8008a24:	3b01      	subs	r3, #1
 8008a26:	b29a      	uxth	r2, r3
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a34:	b29b      	uxth	r3, r3
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d102      	bne.n	8008a40 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f000 fa6e 	bl	8008f1c <SPI_CloseRx_ISR>
  }
}
 8008a40:	bf00      	nop
 8008a42:	3708      	adds	r7, #8
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}

08008a48 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b082      	sub	sp, #8
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	68da      	ldr	r2, [r3, #12]
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a5a:	b292      	uxth	r2, r2
 8008a5c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a62:	1c9a      	adds	r2, r3, #2
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	3b01      	subs	r3, #1
 8008a72:	b29a      	uxth	r2, r3
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d102      	bne.n	8008a8c <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f000 fa48 	bl	8008f1c <SPI_CloseRx_ISR>
  }
}
 8008a8c:	bf00      	nop
 8008a8e:	3708      	adds	r7, #8
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bd80      	pop	{r7, pc}

08008a94 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b082      	sub	sp, #8
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	330c      	adds	r3, #12
 8008aa6:	7812      	ldrb	r2, [r2, #0]
 8008aa8:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008aae:	1c5a      	adds	r2, r3, #1
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	3b01      	subs	r3, #1
 8008abc:	b29a      	uxth	r2, r3
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ac6:	b29b      	uxth	r3, r3
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d102      	bne.n	8008ad2 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f000 fa55 	bl	8008f7c <SPI_CloseTx_ISR>
  }
}
 8008ad2:	bf00      	nop
 8008ad4:	3708      	adds	r7, #8
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}

08008ada <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008ada:	b580      	push	{r7, lr}
 8008adc:	b082      	sub	sp, #8
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ae6:	881a      	ldrh	r2, [r3, #0]
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008af2:	1c9a      	adds	r2, r3, #2
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008afc:	b29b      	uxth	r3, r3
 8008afe:	3b01      	subs	r3, #1
 8008b00:	b29a      	uxth	r2, r3
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d102      	bne.n	8008b16 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 fa33 	bl	8008f7c <SPI_CloseTx_ISR>
  }
}
 8008b16:	bf00      	nop
 8008b18:	3708      	adds	r7, #8
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}
	...

08008b20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b088      	sub	sp, #32
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	60f8      	str	r0, [r7, #12]
 8008b28:	60b9      	str	r1, [r7, #8]
 8008b2a:	603b      	str	r3, [r7, #0]
 8008b2c:	4613      	mov	r3, r2
 8008b2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008b30:	f7fb fe0e 	bl	8004750 <HAL_GetTick>
 8008b34:	4602      	mov	r2, r0
 8008b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b38:	1a9b      	subs	r3, r3, r2
 8008b3a:	683a      	ldr	r2, [r7, #0]
 8008b3c:	4413      	add	r3, r2
 8008b3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008b40:	f7fb fe06 	bl	8004750 <HAL_GetTick>
 8008b44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008b46:	4b39      	ldr	r3, [pc, #228]	@ (8008c2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	015b      	lsls	r3, r3, #5
 8008b4c:	0d1b      	lsrs	r3, r3, #20
 8008b4e:	69fa      	ldr	r2, [r7, #28]
 8008b50:	fb02 f303 	mul.w	r3, r2, r3
 8008b54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008b56:	e054      	b.n	8008c02 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b5e:	d050      	beq.n	8008c02 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008b60:	f7fb fdf6 	bl	8004750 <HAL_GetTick>
 8008b64:	4602      	mov	r2, r0
 8008b66:	69bb      	ldr	r3, [r7, #24]
 8008b68:	1ad3      	subs	r3, r2, r3
 8008b6a:	69fa      	ldr	r2, [r7, #28]
 8008b6c:	429a      	cmp	r2, r3
 8008b6e:	d902      	bls.n	8008b76 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008b70:	69fb      	ldr	r3, [r7, #28]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d13d      	bne.n	8008bf2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	685a      	ldr	r2, [r3, #4]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008b84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	685b      	ldr	r3, [r3, #4]
 8008b8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008b8e:	d111      	bne.n	8008bb4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	689b      	ldr	r3, [r3, #8]
 8008b94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b98:	d004      	beq.n	8008ba4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	689b      	ldr	r3, [r3, #8]
 8008b9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ba2:	d107      	bne.n	8008bb4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008bb2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008bbc:	d10f      	bne.n	8008bde <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008bcc:	601a      	str	r2, [r3, #0]
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	681a      	ldr	r2, [r3, #0]
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008bdc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	2201      	movs	r2, #1
 8008be2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2200      	movs	r2, #0
 8008bea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008bee:	2303      	movs	r3, #3
 8008bf0:	e017      	b.n	8008c22 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008bf2:	697b      	ldr	r3, [r7, #20]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d101      	bne.n	8008bfc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008bfc:	697b      	ldr	r3, [r7, #20]
 8008bfe:	3b01      	subs	r3, #1
 8008c00:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	689a      	ldr	r2, [r3, #8]
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	4013      	ands	r3, r2
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	bf0c      	ite	eq
 8008c12:	2301      	moveq	r3, #1
 8008c14:	2300      	movne	r3, #0
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	461a      	mov	r2, r3
 8008c1a:	79fb      	ldrb	r3, [r7, #7]
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d19b      	bne.n	8008b58 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008c20:	2300      	movs	r3, #0
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3720      	adds	r7, #32
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}
 8008c2a:	bf00      	nop
 8008c2c:	20000000 	.word	0x20000000

08008c30 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b08a      	sub	sp, #40	@ 0x28
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	607a      	str	r2, [r7, #4]
 8008c3c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008c42:	f7fb fd85 	bl	8004750 <HAL_GetTick>
 8008c46:	4602      	mov	r2, r0
 8008c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c4a:	1a9b      	subs	r3, r3, r2
 8008c4c:	683a      	ldr	r2, [r7, #0]
 8008c4e:	4413      	add	r3, r2
 8008c50:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008c52:	f7fb fd7d 	bl	8004750 <HAL_GetTick>
 8008c56:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	330c      	adds	r3, #12
 8008c5e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008c60:	4b3d      	ldr	r3, [pc, #244]	@ (8008d58 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008c62:	681a      	ldr	r2, [r3, #0]
 8008c64:	4613      	mov	r3, r2
 8008c66:	009b      	lsls	r3, r3, #2
 8008c68:	4413      	add	r3, r2
 8008c6a:	00da      	lsls	r2, r3, #3
 8008c6c:	1ad3      	subs	r3, r2, r3
 8008c6e:	0d1b      	lsrs	r3, r3, #20
 8008c70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c72:	fb02 f303 	mul.w	r3, r2, r3
 8008c76:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008c78:	e060      	b.n	8008d3c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008c80:	d107      	bne.n	8008c92 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d104      	bne.n	8008c92 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008c88:	69fb      	ldr	r3, [r7, #28]
 8008c8a:	781b      	ldrb	r3, [r3, #0]
 8008c8c:	b2db      	uxtb	r3, r3
 8008c8e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008c90:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c98:	d050      	beq.n	8008d3c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008c9a:	f7fb fd59 	bl	8004750 <HAL_GetTick>
 8008c9e:	4602      	mov	r2, r0
 8008ca0:	6a3b      	ldr	r3, [r7, #32]
 8008ca2:	1ad3      	subs	r3, r2, r3
 8008ca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d902      	bls.n	8008cb0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d13d      	bne.n	8008d2c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	685a      	ldr	r2, [r3, #4]
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008cbe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008cc8:	d111      	bne.n	8008cee <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cd2:	d004      	beq.n	8008cde <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	689b      	ldr	r3, [r3, #8]
 8008cd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cdc:	d107      	bne.n	8008cee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	681a      	ldr	r2, [r3, #0]
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008cec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008cf6:	d10f      	bne.n	8008d18 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	681a      	ldr	r2, [r3, #0]
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008d06:	601a      	str	r2, [r3, #0]
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	681a      	ldr	r2, [r3, #0]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008d16:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	2200      	movs	r2, #0
 8008d24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008d28:	2303      	movs	r3, #3
 8008d2a:	e010      	b.n	8008d4e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008d2c:	69bb      	ldr	r3, [r7, #24]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d101      	bne.n	8008d36 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008d32:	2300      	movs	r3, #0
 8008d34:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008d36:	69bb      	ldr	r3, [r7, #24]
 8008d38:	3b01      	subs	r3, #1
 8008d3a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	689a      	ldr	r2, [r3, #8]
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	4013      	ands	r3, r2
 8008d46:	687a      	ldr	r2, [r7, #4]
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d196      	bne.n	8008c7a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008d4c:	2300      	movs	r3, #0
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3728      	adds	r7, #40	@ 0x28
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	bf00      	nop
 8008d58:	20000000 	.word	0x20000000

08008d5c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b086      	sub	sp, #24
 8008d60:	af02      	add	r7, sp, #8
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	60b9      	str	r1, [r7, #8]
 8008d66:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008d70:	d111      	bne.n	8008d96 <SPI_EndRxTransaction+0x3a>
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	689b      	ldr	r3, [r3, #8]
 8008d76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d7a:	d004      	beq.n	8008d86 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	689b      	ldr	r3, [r3, #8]
 8008d80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d84:	d107      	bne.n	8008d96 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	681a      	ldr	r2, [r3, #0]
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008d94:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	9300      	str	r3, [sp, #0]
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	2180      	movs	r1, #128	@ 0x80
 8008da0:	68f8      	ldr	r0, [r7, #12]
 8008da2:	f7ff febd 	bl	8008b20 <SPI_WaitFlagStateUntilTimeout>
 8008da6:	4603      	mov	r3, r0
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d007      	beq.n	8008dbc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008db0:	f043 0220 	orr.w	r2, r3, #32
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008db8:	2303      	movs	r3, #3
 8008dba:	e023      	b.n	8008e04 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	685b      	ldr	r3, [r3, #4]
 8008dc0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008dc4:	d11d      	bne.n	8008e02 <SPI_EndRxTransaction+0xa6>
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	689b      	ldr	r3, [r3, #8]
 8008dca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008dce:	d004      	beq.n	8008dda <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	689b      	ldr	r3, [r3, #8]
 8008dd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008dd8:	d113      	bne.n	8008e02 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	9300      	str	r3, [sp, #0]
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	2200      	movs	r2, #0
 8008de2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008de6:	68f8      	ldr	r0, [r7, #12]
 8008de8:	f7ff ff22 	bl	8008c30 <SPI_WaitFifoStateUntilTimeout>
 8008dec:	4603      	mov	r3, r0
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d007      	beq.n	8008e02 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008df6:	f043 0220 	orr.w	r2, r3, #32
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008dfe:	2303      	movs	r3, #3
 8008e00:	e000      	b.n	8008e04 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8008e02:	2300      	movs	r3, #0
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3710      	adds	r7, #16
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b086      	sub	sp, #24
 8008e10:	af02      	add	r7, sp, #8
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	60b9      	str	r1, [r7, #8]
 8008e16:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	9300      	str	r3, [sp, #0]
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008e24:	68f8      	ldr	r0, [r7, #12]
 8008e26:	f7ff ff03 	bl	8008c30 <SPI_WaitFifoStateUntilTimeout>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d007      	beq.n	8008e40 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e34:	f043 0220 	orr.w	r2, r3, #32
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008e3c:	2303      	movs	r3, #3
 8008e3e:	e027      	b.n	8008e90 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	9300      	str	r3, [sp, #0]
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	2200      	movs	r2, #0
 8008e48:	2180      	movs	r1, #128	@ 0x80
 8008e4a:	68f8      	ldr	r0, [r7, #12]
 8008e4c:	f7ff fe68 	bl	8008b20 <SPI_WaitFlagStateUntilTimeout>
 8008e50:	4603      	mov	r3, r0
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d007      	beq.n	8008e66 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e5a:	f043 0220 	orr.w	r2, r3, #32
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008e62:	2303      	movs	r3, #3
 8008e64:	e014      	b.n	8008e90 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	9300      	str	r3, [sp, #0]
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008e72:	68f8      	ldr	r0, [r7, #12]
 8008e74:	f7ff fedc 	bl	8008c30 <SPI_WaitFifoStateUntilTimeout>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d007      	beq.n	8008e8e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e82:	f043 0220 	orr.w	r2, r3, #32
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008e8a:	2303      	movs	r3, #3
 8008e8c:	e000      	b.n	8008e90 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008e8e:	2300      	movs	r3, #0
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3710      	adds	r7, #16
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ea0:	f7fb fc56 	bl	8004750 <HAL_GetTick>
 8008ea4:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	685a      	ldr	r2, [r3, #4]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f022 0220 	bic.w	r2, r2, #32
 8008eb4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008eb6:	68fa      	ldr	r2, [r7, #12]
 8008eb8:	2164      	movs	r1, #100	@ 0x64
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f7ff ffa6 	bl	8008e0c <SPI_EndRxTxTransaction>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d005      	beq.n	8008ed2 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008eca:	f043 0220 	orr.w	r2, r3, #32
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d115      	bne.n	8008f06 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008ee0:	b2db      	uxtb	r3, r3
 8008ee2:	2b04      	cmp	r3, #4
 8008ee4:	d107      	bne.n	8008ef6 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2201      	movs	r2, #1
 8008eea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f7fa ff8c 	bl	8003e0c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8008ef4:	e00e      	b.n	8008f14 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2201      	movs	r2, #1
 8008efa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f7ff fc46 	bl	8008790 <HAL_SPI_TxRxCpltCallback>
}
 8008f04:	e006      	b.n	8008f14 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2201      	movs	r2, #1
 8008f0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f7ff fc48 	bl	80087a4 <HAL_SPI_ErrorCallback>
}
 8008f14:	bf00      	nop
 8008f16:	3710      	adds	r7, #16
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}

08008f1c <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b082      	sub	sp, #8
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	685a      	ldr	r2, [r3, #4]
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008f32:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8008f34:	f7fb fc0c 	bl	8004750 <HAL_GetTick>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	2164      	movs	r1, #100	@ 0x64
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f7ff ff0c 	bl	8008d5c <SPI_EndRxTransaction>
 8008f44:	4603      	mov	r3, r0
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d005      	beq.n	8008f56 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f4e:	f043 0220 	orr.w	r2, r3, #32
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2201      	movs	r2, #1
 8008f5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d103      	bne.n	8008f6e <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f7fa ff50 	bl	8003e0c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8008f6c:	e002      	b.n	8008f74 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f7ff fc18 	bl	80087a4 <HAL_SPI_ErrorCallback>
}
 8008f74:	bf00      	nop
 8008f76:	3708      	adds	r7, #8
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f84:	f7fb fbe4 	bl	8004750 <HAL_GetTick>
 8008f88:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	685a      	ldr	r2, [r3, #4]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008f98:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008f9a:	68fa      	ldr	r2, [r7, #12]
 8008f9c:	2164      	movs	r1, #100	@ 0x64
 8008f9e:	6878      	ldr	r0, [r7, #4]
 8008fa0:	f7ff ff34 	bl	8008e0c <SPI_EndRxTxTransaction>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d005      	beq.n	8008fb6 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fae:	f043 0220 	orr.w	r2, r3, #32
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	689b      	ldr	r3, [r3, #8]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d10a      	bne.n	8008fd4 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	60bb      	str	r3, [r7, #8]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	68db      	ldr	r3, [r3, #12]
 8008fc8:	60bb      	str	r3, [r7, #8]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	689b      	ldr	r3, [r3, #8]
 8008fd0:	60bb      	str	r3, [r7, #8]
 8008fd2:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d003      	beq.n	8008fec <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	f7ff fbdd 	bl	80087a4 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8008fea:	e002      	b.n	8008ff2 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f7fa ff21 	bl	8003e34 <HAL_SPI_TxCpltCallback>
}
 8008ff2:	bf00      	nop
 8008ff4:	3710      	adds	r7, #16
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b082      	sub	sp, #8
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d101      	bne.n	800900c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009008:	2301      	movs	r3, #1
 800900a:	e049      	b.n	80090a0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009012:	b2db      	uxtb	r3, r3
 8009014:	2b00      	cmp	r3, #0
 8009016:	d106      	bne.n	8009026 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2200      	movs	r2, #0
 800901c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009020:	6878      	ldr	r0, [r7, #4]
 8009022:	f000 f841 	bl	80090a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2202      	movs	r2, #2
 800902a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681a      	ldr	r2, [r3, #0]
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	3304      	adds	r3, #4
 8009036:	4619      	mov	r1, r3
 8009038:	4610      	mov	r0, r2
 800903a:	f000 f9df 	bl	80093fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2201      	movs	r2, #1
 8009042:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2201      	movs	r2, #1
 800904a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2201      	movs	r2, #1
 8009052:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2201      	movs	r2, #1
 800905a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2201      	movs	r2, #1
 8009062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2201      	movs	r2, #1
 800906a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2201      	movs	r2, #1
 8009072:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2201      	movs	r2, #1
 800907a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2201      	movs	r2, #1
 8009082:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2201      	movs	r2, #1
 800908a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2201      	movs	r2, #1
 8009092:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2201      	movs	r2, #1
 800909a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800909e:	2300      	movs	r3, #0
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3708      	adds	r7, #8
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80090a8:	b480      	push	{r7}
 80090aa:	b083      	sub	sp, #12
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80090b0:	bf00      	nop
 80090b2:	370c      	adds	r7, #12
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr

080090bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80090bc:	b480      	push	{r7}
 80090be:	b085      	sub	sp, #20
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80090ca:	b2db      	uxtb	r3, r3
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	d001      	beq.n	80090d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80090d0:	2301      	movs	r3, #1
 80090d2:	e04f      	b.n	8009174 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2202      	movs	r2, #2
 80090d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	68da      	ldr	r2, [r3, #12]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	f042 0201 	orr.w	r2, r2, #1
 80090ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a23      	ldr	r2, [pc, #140]	@ (8009180 <HAL_TIM_Base_Start_IT+0xc4>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d01d      	beq.n	8009132 <HAL_TIM_Base_Start_IT+0x76>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090fe:	d018      	beq.n	8009132 <HAL_TIM_Base_Start_IT+0x76>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a1f      	ldr	r2, [pc, #124]	@ (8009184 <HAL_TIM_Base_Start_IT+0xc8>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d013      	beq.n	8009132 <HAL_TIM_Base_Start_IT+0x76>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4a1e      	ldr	r2, [pc, #120]	@ (8009188 <HAL_TIM_Base_Start_IT+0xcc>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d00e      	beq.n	8009132 <HAL_TIM_Base_Start_IT+0x76>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a1c      	ldr	r2, [pc, #112]	@ (800918c <HAL_TIM_Base_Start_IT+0xd0>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d009      	beq.n	8009132 <HAL_TIM_Base_Start_IT+0x76>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a1b      	ldr	r2, [pc, #108]	@ (8009190 <HAL_TIM_Base_Start_IT+0xd4>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d004      	beq.n	8009132 <HAL_TIM_Base_Start_IT+0x76>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4a19      	ldr	r2, [pc, #100]	@ (8009194 <HAL_TIM_Base_Start_IT+0xd8>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d115      	bne.n	800915e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	689a      	ldr	r2, [r3, #8]
 8009138:	4b17      	ldr	r3, [pc, #92]	@ (8009198 <HAL_TIM_Base_Start_IT+0xdc>)
 800913a:	4013      	ands	r3, r2
 800913c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	2b06      	cmp	r3, #6
 8009142:	d015      	beq.n	8009170 <HAL_TIM_Base_Start_IT+0xb4>
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800914a:	d011      	beq.n	8009170 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	681a      	ldr	r2, [r3, #0]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f042 0201 	orr.w	r2, r2, #1
 800915a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800915c:	e008      	b.n	8009170 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	681a      	ldr	r2, [r3, #0]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f042 0201 	orr.w	r2, r2, #1
 800916c:	601a      	str	r2, [r3, #0]
 800916e:	e000      	b.n	8009172 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009170:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009172:	2300      	movs	r3, #0
}
 8009174:	4618      	mov	r0, r3
 8009176:	3714      	adds	r7, #20
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr
 8009180:	40012c00 	.word	0x40012c00
 8009184:	40000400 	.word	0x40000400
 8009188:	40000800 	.word	0x40000800
 800918c:	40000c00 	.word	0x40000c00
 8009190:	40013400 	.word	0x40013400
 8009194:	40014000 	.word	0x40014000
 8009198:	00010007 	.word	0x00010007

0800919c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b084      	sub	sp, #16
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	68db      	ldr	r3, [r3, #12]
 80091aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	691b      	ldr	r3, [r3, #16]
 80091b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	f003 0302 	and.w	r3, r3, #2
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d020      	beq.n	8009200 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	f003 0302 	and.w	r3, r3, #2
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d01b      	beq.n	8009200 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f06f 0202 	mvn.w	r2, #2
 80091d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2201      	movs	r2, #1
 80091d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	699b      	ldr	r3, [r3, #24]
 80091de:	f003 0303 	and.w	r3, r3, #3
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d003      	beq.n	80091ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 f8e9 	bl	80093be <HAL_TIM_IC_CaptureCallback>
 80091ec:	e005      	b.n	80091fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 f8db 	bl	80093aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f000 f8ec 	bl	80093d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2200      	movs	r2, #0
 80091fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	f003 0304 	and.w	r3, r3, #4
 8009206:	2b00      	cmp	r3, #0
 8009208:	d020      	beq.n	800924c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f003 0304 	and.w	r3, r3, #4
 8009210:	2b00      	cmp	r3, #0
 8009212:	d01b      	beq.n	800924c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f06f 0204 	mvn.w	r2, #4
 800921c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2202      	movs	r2, #2
 8009222:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	699b      	ldr	r3, [r3, #24]
 800922a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800922e:	2b00      	cmp	r3, #0
 8009230:	d003      	beq.n	800923a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f000 f8c3 	bl	80093be <HAL_TIM_IC_CaptureCallback>
 8009238:	e005      	b.n	8009246 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f000 f8b5 	bl	80093aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f000 f8c6 	bl	80093d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2200      	movs	r2, #0
 800924a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	f003 0308 	and.w	r3, r3, #8
 8009252:	2b00      	cmp	r3, #0
 8009254:	d020      	beq.n	8009298 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	f003 0308 	and.w	r3, r3, #8
 800925c:	2b00      	cmp	r3, #0
 800925e:	d01b      	beq.n	8009298 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f06f 0208 	mvn.w	r2, #8
 8009268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2204      	movs	r2, #4
 800926e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	69db      	ldr	r3, [r3, #28]
 8009276:	f003 0303 	and.w	r3, r3, #3
 800927a:	2b00      	cmp	r3, #0
 800927c:	d003      	beq.n	8009286 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f000 f89d 	bl	80093be <HAL_TIM_IC_CaptureCallback>
 8009284:	e005      	b.n	8009292 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009286:	6878      	ldr	r0, [r7, #4]
 8009288:	f000 f88f 	bl	80093aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f000 f8a0 	bl	80093d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	f003 0310 	and.w	r3, r3, #16
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d020      	beq.n	80092e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	f003 0310 	and.w	r3, r3, #16
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d01b      	beq.n	80092e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f06f 0210 	mvn.w	r2, #16
 80092b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2208      	movs	r2, #8
 80092ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	69db      	ldr	r3, [r3, #28]
 80092c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d003      	beq.n	80092d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f000 f877 	bl	80093be <HAL_TIM_IC_CaptureCallback>
 80092d0:	e005      	b.n	80092de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f000 f869 	bl	80093aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	f000 f87a 	bl	80093d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2200      	movs	r2, #0
 80092e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	f003 0301 	and.w	r3, r3, #1
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d00c      	beq.n	8009308 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	f003 0301 	and.w	r3, r3, #1
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d007      	beq.n	8009308 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f06f 0201 	mvn.w	r2, #1
 8009300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f7f8 fbc4 	bl	8001a90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800930e:	2b00      	cmp	r3, #0
 8009310:	d104      	bne.n	800931c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009318:	2b00      	cmp	r3, #0
 800931a:	d00c      	beq.n	8009336 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009322:	2b00      	cmp	r3, #0
 8009324:	d007      	beq.n	8009336 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800932e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f000 f913 	bl	800955c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800933c:	2b00      	cmp	r3, #0
 800933e:	d00c      	beq.n	800935a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009346:	2b00      	cmp	r3, #0
 8009348:	d007      	beq.n	800935a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f000 f90b 	bl	8009570 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009360:	2b00      	cmp	r3, #0
 8009362:	d00c      	beq.n	800937e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800936a:	2b00      	cmp	r3, #0
 800936c:	d007      	beq.n	800937e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009376:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f000 f834 	bl	80093e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	f003 0320 	and.w	r3, r3, #32
 8009384:	2b00      	cmp	r3, #0
 8009386:	d00c      	beq.n	80093a2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	f003 0320 	and.w	r3, r3, #32
 800938e:	2b00      	cmp	r3, #0
 8009390:	d007      	beq.n	80093a2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f06f 0220 	mvn.w	r2, #32
 800939a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f000 f8d3 	bl	8009548 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80093a2:	bf00      	nop
 80093a4:	3710      	adds	r7, #16
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}

080093aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80093aa:	b480      	push	{r7}
 80093ac:	b083      	sub	sp, #12
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80093b2:	bf00      	nop
 80093b4:	370c      	adds	r7, #12
 80093b6:	46bd      	mov	sp, r7
 80093b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093bc:	4770      	bx	lr

080093be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80093be:	b480      	push	{r7}
 80093c0:	b083      	sub	sp, #12
 80093c2:	af00      	add	r7, sp, #0
 80093c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80093c6:	bf00      	nop
 80093c8:	370c      	adds	r7, #12
 80093ca:	46bd      	mov	sp, r7
 80093cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d0:	4770      	bx	lr

080093d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80093d2:	b480      	push	{r7}
 80093d4:	b083      	sub	sp, #12
 80093d6:	af00      	add	r7, sp, #0
 80093d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80093da:	bf00      	nop
 80093dc:	370c      	adds	r7, #12
 80093de:	46bd      	mov	sp, r7
 80093e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e4:	4770      	bx	lr

080093e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80093e6:	b480      	push	{r7}
 80093e8:	b083      	sub	sp, #12
 80093ea:	af00      	add	r7, sp, #0
 80093ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80093ee:	bf00      	nop
 80093f0:	370c      	adds	r7, #12
 80093f2:	46bd      	mov	sp, r7
 80093f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f8:	4770      	bx	lr
	...

080093fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b085      	sub	sp, #20
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	4a46      	ldr	r2, [pc, #280]	@ (8009528 <TIM_Base_SetConfig+0x12c>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d013      	beq.n	800943c <TIM_Base_SetConfig+0x40>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800941a:	d00f      	beq.n	800943c <TIM_Base_SetConfig+0x40>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	4a43      	ldr	r2, [pc, #268]	@ (800952c <TIM_Base_SetConfig+0x130>)
 8009420:	4293      	cmp	r3, r2
 8009422:	d00b      	beq.n	800943c <TIM_Base_SetConfig+0x40>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	4a42      	ldr	r2, [pc, #264]	@ (8009530 <TIM_Base_SetConfig+0x134>)
 8009428:	4293      	cmp	r3, r2
 800942a:	d007      	beq.n	800943c <TIM_Base_SetConfig+0x40>
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	4a41      	ldr	r2, [pc, #260]	@ (8009534 <TIM_Base_SetConfig+0x138>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d003      	beq.n	800943c <TIM_Base_SetConfig+0x40>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	4a40      	ldr	r2, [pc, #256]	@ (8009538 <TIM_Base_SetConfig+0x13c>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d108      	bne.n	800944e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009442:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	68fa      	ldr	r2, [r7, #12]
 800944a:	4313      	orrs	r3, r2
 800944c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	4a35      	ldr	r2, [pc, #212]	@ (8009528 <TIM_Base_SetConfig+0x12c>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d01f      	beq.n	8009496 <TIM_Base_SetConfig+0x9a>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800945c:	d01b      	beq.n	8009496 <TIM_Base_SetConfig+0x9a>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	4a32      	ldr	r2, [pc, #200]	@ (800952c <TIM_Base_SetConfig+0x130>)
 8009462:	4293      	cmp	r3, r2
 8009464:	d017      	beq.n	8009496 <TIM_Base_SetConfig+0x9a>
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	4a31      	ldr	r2, [pc, #196]	@ (8009530 <TIM_Base_SetConfig+0x134>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d013      	beq.n	8009496 <TIM_Base_SetConfig+0x9a>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	4a30      	ldr	r2, [pc, #192]	@ (8009534 <TIM_Base_SetConfig+0x138>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d00f      	beq.n	8009496 <TIM_Base_SetConfig+0x9a>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	4a2f      	ldr	r2, [pc, #188]	@ (8009538 <TIM_Base_SetConfig+0x13c>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d00b      	beq.n	8009496 <TIM_Base_SetConfig+0x9a>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	4a2e      	ldr	r2, [pc, #184]	@ (800953c <TIM_Base_SetConfig+0x140>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d007      	beq.n	8009496 <TIM_Base_SetConfig+0x9a>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	4a2d      	ldr	r2, [pc, #180]	@ (8009540 <TIM_Base_SetConfig+0x144>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d003      	beq.n	8009496 <TIM_Base_SetConfig+0x9a>
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	4a2c      	ldr	r2, [pc, #176]	@ (8009544 <TIM_Base_SetConfig+0x148>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d108      	bne.n	80094a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800949c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	68db      	ldr	r3, [r3, #12]
 80094a2:	68fa      	ldr	r2, [r7, #12]
 80094a4:	4313      	orrs	r3, r2
 80094a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	695b      	ldr	r3, [r3, #20]
 80094b2:	4313      	orrs	r3, r2
 80094b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	68fa      	ldr	r2, [r7, #12]
 80094ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	689a      	ldr	r2, [r3, #8]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	681a      	ldr	r2, [r3, #0]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	4a16      	ldr	r2, [pc, #88]	@ (8009528 <TIM_Base_SetConfig+0x12c>)
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d00f      	beq.n	80094f4 <TIM_Base_SetConfig+0xf8>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	4a18      	ldr	r2, [pc, #96]	@ (8009538 <TIM_Base_SetConfig+0x13c>)
 80094d8:	4293      	cmp	r3, r2
 80094da:	d00b      	beq.n	80094f4 <TIM_Base_SetConfig+0xf8>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	4a17      	ldr	r2, [pc, #92]	@ (800953c <TIM_Base_SetConfig+0x140>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d007      	beq.n	80094f4 <TIM_Base_SetConfig+0xf8>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	4a16      	ldr	r2, [pc, #88]	@ (8009540 <TIM_Base_SetConfig+0x144>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d003      	beq.n	80094f4 <TIM_Base_SetConfig+0xf8>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	4a15      	ldr	r2, [pc, #84]	@ (8009544 <TIM_Base_SetConfig+0x148>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d103      	bne.n	80094fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	691a      	ldr	r2, [r3, #16]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2201      	movs	r2, #1
 8009500:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	691b      	ldr	r3, [r3, #16]
 8009506:	f003 0301 	and.w	r3, r3, #1
 800950a:	2b01      	cmp	r3, #1
 800950c:	d105      	bne.n	800951a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	691b      	ldr	r3, [r3, #16]
 8009512:	f023 0201 	bic.w	r2, r3, #1
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	611a      	str	r2, [r3, #16]
  }
}
 800951a:	bf00      	nop
 800951c:	3714      	adds	r7, #20
 800951e:	46bd      	mov	sp, r7
 8009520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009524:	4770      	bx	lr
 8009526:	bf00      	nop
 8009528:	40012c00 	.word	0x40012c00
 800952c:	40000400 	.word	0x40000400
 8009530:	40000800 	.word	0x40000800
 8009534:	40000c00 	.word	0x40000c00
 8009538:	40013400 	.word	0x40013400
 800953c:	40014000 	.word	0x40014000
 8009540:	40014400 	.word	0x40014400
 8009544:	40014800 	.word	0x40014800

08009548 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009548:	b480      	push	{r7}
 800954a:	b083      	sub	sp, #12
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009550:	bf00      	nop
 8009552:	370c      	adds	r7, #12
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr

0800955c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800955c:	b480      	push	{r7}
 800955e:	b083      	sub	sp, #12
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009564:	bf00      	nop
 8009566:	370c      	adds	r7, #12
 8009568:	46bd      	mov	sp, r7
 800956a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956e:	4770      	bx	lr

08009570 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009570:	b480      	push	{r7}
 8009572:	b083      	sub	sp, #12
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009578:	bf00      	nop
 800957a:	370c      	adds	r7, #12
 800957c:	46bd      	mov	sp, r7
 800957e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009582:	4770      	bx	lr

08009584 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b082      	sub	sp, #8
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d101      	bne.n	8009596 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009592:	2301      	movs	r3, #1
 8009594:	e040      	b.n	8009618 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800959a:	2b00      	cmp	r3, #0
 800959c:	d106      	bne.n	80095ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2200      	movs	r2, #0
 80095a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f7f8 fc3e 	bl	8001e28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2224      	movs	r2, #36	@ 0x24
 80095b0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	681a      	ldr	r2, [r3, #0]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f022 0201 	bic.w	r2, r2, #1
 80095c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d002      	beq.n	80095d0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f000 fb6a 	bl	8009ca4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f000 f8af 	bl	8009734 <UART_SetConfig>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b01      	cmp	r3, #1
 80095da:	d101      	bne.n	80095e0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80095dc:	2301      	movs	r3, #1
 80095de:	e01b      	b.n	8009618 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	685a      	ldr	r2, [r3, #4]
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80095ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	689a      	ldr	r2, [r3, #8]
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80095fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	681a      	ldr	r2, [r3, #0]
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f042 0201 	orr.w	r2, r2, #1
 800960e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f000 fbe9 	bl	8009de8 <UART_CheckIdleState>
 8009616:	4603      	mov	r3, r0
}
 8009618:	4618      	mov	r0, r3
 800961a:	3708      	adds	r7, #8
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}

08009620 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b08a      	sub	sp, #40	@ 0x28
 8009624:	af02      	add	r7, sp, #8
 8009626:	60f8      	str	r0, [r7, #12]
 8009628:	60b9      	str	r1, [r7, #8]
 800962a:	603b      	str	r3, [r7, #0]
 800962c:	4613      	mov	r3, r2
 800962e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009634:	2b20      	cmp	r3, #32
 8009636:	d177      	bne.n	8009728 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d002      	beq.n	8009644 <HAL_UART_Transmit+0x24>
 800963e:	88fb      	ldrh	r3, [r7, #6]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d101      	bne.n	8009648 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009644:	2301      	movs	r3, #1
 8009646:	e070      	b.n	800972a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2200      	movs	r2, #0
 800964c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2221      	movs	r2, #33	@ 0x21
 8009654:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009656:	f7fb f87b 	bl	8004750 <HAL_GetTick>
 800965a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	88fa      	ldrh	r2, [r7, #6]
 8009660:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	88fa      	ldrh	r2, [r7, #6]
 8009668:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	689b      	ldr	r3, [r3, #8]
 8009670:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009674:	d108      	bne.n	8009688 <HAL_UART_Transmit+0x68>
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	691b      	ldr	r3, [r3, #16]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d104      	bne.n	8009688 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800967e:	2300      	movs	r3, #0
 8009680:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	61bb      	str	r3, [r7, #24]
 8009686:	e003      	b.n	8009690 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800968c:	2300      	movs	r3, #0
 800968e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009690:	e02f      	b.n	80096f2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	9300      	str	r3, [sp, #0]
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	2200      	movs	r2, #0
 800969a:	2180      	movs	r1, #128	@ 0x80
 800969c:	68f8      	ldr	r0, [r7, #12]
 800969e:	f000 fc4b 	bl	8009f38 <UART_WaitOnFlagUntilTimeout>
 80096a2:	4603      	mov	r3, r0
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d004      	beq.n	80096b2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2220      	movs	r2, #32
 80096ac:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80096ae:	2303      	movs	r3, #3
 80096b0:	e03b      	b.n	800972a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80096b2:	69fb      	ldr	r3, [r7, #28]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d10b      	bne.n	80096d0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80096b8:	69bb      	ldr	r3, [r7, #24]
 80096ba:	881a      	ldrh	r2, [r3, #0]
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80096c4:	b292      	uxth	r2, r2
 80096c6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80096c8:	69bb      	ldr	r3, [r7, #24]
 80096ca:	3302      	adds	r3, #2
 80096cc:	61bb      	str	r3, [r7, #24]
 80096ce:	e007      	b.n	80096e0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80096d0:	69fb      	ldr	r3, [r7, #28]
 80096d2:	781a      	ldrb	r2, [r3, #0]
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80096da:	69fb      	ldr	r3, [r7, #28]
 80096dc:	3301      	adds	r3, #1
 80096de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80096e6:	b29b      	uxth	r3, r3
 80096e8:	3b01      	subs	r3, #1
 80096ea:	b29a      	uxth	r2, r3
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80096f8:	b29b      	uxth	r3, r3
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d1c9      	bne.n	8009692 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	9300      	str	r3, [sp, #0]
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	2200      	movs	r2, #0
 8009706:	2140      	movs	r1, #64	@ 0x40
 8009708:	68f8      	ldr	r0, [r7, #12]
 800970a:	f000 fc15 	bl	8009f38 <UART_WaitOnFlagUntilTimeout>
 800970e:	4603      	mov	r3, r0
 8009710:	2b00      	cmp	r3, #0
 8009712:	d004      	beq.n	800971e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	2220      	movs	r2, #32
 8009718:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800971a:	2303      	movs	r3, #3
 800971c:	e005      	b.n	800972a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2220      	movs	r2, #32
 8009722:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009724:	2300      	movs	r3, #0
 8009726:	e000      	b.n	800972a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009728:	2302      	movs	r3, #2
  }
}
 800972a:	4618      	mov	r0, r3
 800972c:	3720      	adds	r7, #32
 800972e:	46bd      	mov	sp, r7
 8009730:	bd80      	pop	{r7, pc}
	...

08009734 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009734:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009738:	b08a      	sub	sp, #40	@ 0x28
 800973a:	af00      	add	r7, sp, #0
 800973c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800973e:	2300      	movs	r3, #0
 8009740:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	689a      	ldr	r2, [r3, #8]
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	691b      	ldr	r3, [r3, #16]
 800974c:	431a      	orrs	r2, r3
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	695b      	ldr	r3, [r3, #20]
 8009752:	431a      	orrs	r2, r3
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	69db      	ldr	r3, [r3, #28]
 8009758:	4313      	orrs	r3, r2
 800975a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	681a      	ldr	r2, [r3, #0]
 8009762:	4ba4      	ldr	r3, [pc, #656]	@ (80099f4 <UART_SetConfig+0x2c0>)
 8009764:	4013      	ands	r3, r2
 8009766:	68fa      	ldr	r2, [r7, #12]
 8009768:	6812      	ldr	r2, [r2, #0]
 800976a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800976c:	430b      	orrs	r3, r1
 800976e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	685b      	ldr	r3, [r3, #4]
 8009776:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	68da      	ldr	r2, [r3, #12]
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	430a      	orrs	r2, r1
 8009784:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	699b      	ldr	r3, [r3, #24]
 800978a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4a99      	ldr	r2, [pc, #612]	@ (80099f8 <UART_SetConfig+0x2c4>)
 8009792:	4293      	cmp	r3, r2
 8009794:	d004      	beq.n	80097a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	6a1b      	ldr	r3, [r3, #32]
 800979a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800979c:	4313      	orrs	r3, r2
 800979e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	689b      	ldr	r3, [r3, #8]
 80097a6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097b0:	430a      	orrs	r2, r1
 80097b2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	4a90      	ldr	r2, [pc, #576]	@ (80099fc <UART_SetConfig+0x2c8>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d126      	bne.n	800980c <UART_SetConfig+0xd8>
 80097be:	4b90      	ldr	r3, [pc, #576]	@ (8009a00 <UART_SetConfig+0x2cc>)
 80097c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097c4:	f003 0303 	and.w	r3, r3, #3
 80097c8:	2b03      	cmp	r3, #3
 80097ca:	d81b      	bhi.n	8009804 <UART_SetConfig+0xd0>
 80097cc:	a201      	add	r2, pc, #4	@ (adr r2, 80097d4 <UART_SetConfig+0xa0>)
 80097ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097d2:	bf00      	nop
 80097d4:	080097e5 	.word	0x080097e5
 80097d8:	080097f5 	.word	0x080097f5
 80097dc:	080097ed 	.word	0x080097ed
 80097e0:	080097fd 	.word	0x080097fd
 80097e4:	2301      	movs	r3, #1
 80097e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80097ea:	e116      	b.n	8009a1a <UART_SetConfig+0x2e6>
 80097ec:	2302      	movs	r3, #2
 80097ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80097f2:	e112      	b.n	8009a1a <UART_SetConfig+0x2e6>
 80097f4:	2304      	movs	r3, #4
 80097f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80097fa:	e10e      	b.n	8009a1a <UART_SetConfig+0x2e6>
 80097fc:	2308      	movs	r3, #8
 80097fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009802:	e10a      	b.n	8009a1a <UART_SetConfig+0x2e6>
 8009804:	2310      	movs	r3, #16
 8009806:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800980a:	e106      	b.n	8009a1a <UART_SetConfig+0x2e6>
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a7c      	ldr	r2, [pc, #496]	@ (8009a04 <UART_SetConfig+0x2d0>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d138      	bne.n	8009888 <UART_SetConfig+0x154>
 8009816:	4b7a      	ldr	r3, [pc, #488]	@ (8009a00 <UART_SetConfig+0x2cc>)
 8009818:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800981c:	f003 030c 	and.w	r3, r3, #12
 8009820:	2b0c      	cmp	r3, #12
 8009822:	d82d      	bhi.n	8009880 <UART_SetConfig+0x14c>
 8009824:	a201      	add	r2, pc, #4	@ (adr r2, 800982c <UART_SetConfig+0xf8>)
 8009826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800982a:	bf00      	nop
 800982c:	08009861 	.word	0x08009861
 8009830:	08009881 	.word	0x08009881
 8009834:	08009881 	.word	0x08009881
 8009838:	08009881 	.word	0x08009881
 800983c:	08009871 	.word	0x08009871
 8009840:	08009881 	.word	0x08009881
 8009844:	08009881 	.word	0x08009881
 8009848:	08009881 	.word	0x08009881
 800984c:	08009869 	.word	0x08009869
 8009850:	08009881 	.word	0x08009881
 8009854:	08009881 	.word	0x08009881
 8009858:	08009881 	.word	0x08009881
 800985c:	08009879 	.word	0x08009879
 8009860:	2300      	movs	r3, #0
 8009862:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009866:	e0d8      	b.n	8009a1a <UART_SetConfig+0x2e6>
 8009868:	2302      	movs	r3, #2
 800986a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800986e:	e0d4      	b.n	8009a1a <UART_SetConfig+0x2e6>
 8009870:	2304      	movs	r3, #4
 8009872:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009876:	e0d0      	b.n	8009a1a <UART_SetConfig+0x2e6>
 8009878:	2308      	movs	r3, #8
 800987a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800987e:	e0cc      	b.n	8009a1a <UART_SetConfig+0x2e6>
 8009880:	2310      	movs	r3, #16
 8009882:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009886:	e0c8      	b.n	8009a1a <UART_SetConfig+0x2e6>
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4a5e      	ldr	r2, [pc, #376]	@ (8009a08 <UART_SetConfig+0x2d4>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d125      	bne.n	80098de <UART_SetConfig+0x1aa>
 8009892:	4b5b      	ldr	r3, [pc, #364]	@ (8009a00 <UART_SetConfig+0x2cc>)
 8009894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009898:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800989c:	2b30      	cmp	r3, #48	@ 0x30
 800989e:	d016      	beq.n	80098ce <UART_SetConfig+0x19a>
 80098a0:	2b30      	cmp	r3, #48	@ 0x30
 80098a2:	d818      	bhi.n	80098d6 <UART_SetConfig+0x1a2>
 80098a4:	2b20      	cmp	r3, #32
 80098a6:	d00a      	beq.n	80098be <UART_SetConfig+0x18a>
 80098a8:	2b20      	cmp	r3, #32
 80098aa:	d814      	bhi.n	80098d6 <UART_SetConfig+0x1a2>
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d002      	beq.n	80098b6 <UART_SetConfig+0x182>
 80098b0:	2b10      	cmp	r3, #16
 80098b2:	d008      	beq.n	80098c6 <UART_SetConfig+0x192>
 80098b4:	e00f      	b.n	80098d6 <UART_SetConfig+0x1a2>
 80098b6:	2300      	movs	r3, #0
 80098b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80098bc:	e0ad      	b.n	8009a1a <UART_SetConfig+0x2e6>
 80098be:	2302      	movs	r3, #2
 80098c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80098c4:	e0a9      	b.n	8009a1a <UART_SetConfig+0x2e6>
 80098c6:	2304      	movs	r3, #4
 80098c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80098cc:	e0a5      	b.n	8009a1a <UART_SetConfig+0x2e6>
 80098ce:	2308      	movs	r3, #8
 80098d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80098d4:	e0a1      	b.n	8009a1a <UART_SetConfig+0x2e6>
 80098d6:	2310      	movs	r3, #16
 80098d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80098dc:	e09d      	b.n	8009a1a <UART_SetConfig+0x2e6>
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	4a4a      	ldr	r2, [pc, #296]	@ (8009a0c <UART_SetConfig+0x2d8>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d125      	bne.n	8009934 <UART_SetConfig+0x200>
 80098e8:	4b45      	ldr	r3, [pc, #276]	@ (8009a00 <UART_SetConfig+0x2cc>)
 80098ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80098f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80098f4:	d016      	beq.n	8009924 <UART_SetConfig+0x1f0>
 80098f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80098f8:	d818      	bhi.n	800992c <UART_SetConfig+0x1f8>
 80098fa:	2b80      	cmp	r3, #128	@ 0x80
 80098fc:	d00a      	beq.n	8009914 <UART_SetConfig+0x1e0>
 80098fe:	2b80      	cmp	r3, #128	@ 0x80
 8009900:	d814      	bhi.n	800992c <UART_SetConfig+0x1f8>
 8009902:	2b00      	cmp	r3, #0
 8009904:	d002      	beq.n	800990c <UART_SetConfig+0x1d8>
 8009906:	2b40      	cmp	r3, #64	@ 0x40
 8009908:	d008      	beq.n	800991c <UART_SetConfig+0x1e8>
 800990a:	e00f      	b.n	800992c <UART_SetConfig+0x1f8>
 800990c:	2300      	movs	r3, #0
 800990e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009912:	e082      	b.n	8009a1a <UART_SetConfig+0x2e6>
 8009914:	2302      	movs	r3, #2
 8009916:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800991a:	e07e      	b.n	8009a1a <UART_SetConfig+0x2e6>
 800991c:	2304      	movs	r3, #4
 800991e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009922:	e07a      	b.n	8009a1a <UART_SetConfig+0x2e6>
 8009924:	2308      	movs	r3, #8
 8009926:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800992a:	e076      	b.n	8009a1a <UART_SetConfig+0x2e6>
 800992c:	2310      	movs	r3, #16
 800992e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009932:	e072      	b.n	8009a1a <UART_SetConfig+0x2e6>
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a35      	ldr	r2, [pc, #212]	@ (8009a10 <UART_SetConfig+0x2dc>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d12a      	bne.n	8009994 <UART_SetConfig+0x260>
 800993e:	4b30      	ldr	r3, [pc, #192]	@ (8009a00 <UART_SetConfig+0x2cc>)
 8009940:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009944:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009948:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800994c:	d01a      	beq.n	8009984 <UART_SetConfig+0x250>
 800994e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009952:	d81b      	bhi.n	800998c <UART_SetConfig+0x258>
 8009954:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009958:	d00c      	beq.n	8009974 <UART_SetConfig+0x240>
 800995a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800995e:	d815      	bhi.n	800998c <UART_SetConfig+0x258>
 8009960:	2b00      	cmp	r3, #0
 8009962:	d003      	beq.n	800996c <UART_SetConfig+0x238>
 8009964:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009968:	d008      	beq.n	800997c <UART_SetConfig+0x248>
 800996a:	e00f      	b.n	800998c <UART_SetConfig+0x258>
 800996c:	2300      	movs	r3, #0
 800996e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009972:	e052      	b.n	8009a1a <UART_SetConfig+0x2e6>
 8009974:	2302      	movs	r3, #2
 8009976:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800997a:	e04e      	b.n	8009a1a <UART_SetConfig+0x2e6>
 800997c:	2304      	movs	r3, #4
 800997e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009982:	e04a      	b.n	8009a1a <UART_SetConfig+0x2e6>
 8009984:	2308      	movs	r3, #8
 8009986:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800998a:	e046      	b.n	8009a1a <UART_SetConfig+0x2e6>
 800998c:	2310      	movs	r3, #16
 800998e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009992:	e042      	b.n	8009a1a <UART_SetConfig+0x2e6>
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	4a17      	ldr	r2, [pc, #92]	@ (80099f8 <UART_SetConfig+0x2c4>)
 800999a:	4293      	cmp	r3, r2
 800999c:	d13a      	bne.n	8009a14 <UART_SetConfig+0x2e0>
 800999e:	4b18      	ldr	r3, [pc, #96]	@ (8009a00 <UART_SetConfig+0x2cc>)
 80099a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80099a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80099ac:	d01a      	beq.n	80099e4 <UART_SetConfig+0x2b0>
 80099ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80099b2:	d81b      	bhi.n	80099ec <UART_SetConfig+0x2b8>
 80099b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099b8:	d00c      	beq.n	80099d4 <UART_SetConfig+0x2a0>
 80099ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099be:	d815      	bhi.n	80099ec <UART_SetConfig+0x2b8>
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d003      	beq.n	80099cc <UART_SetConfig+0x298>
 80099c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099c8:	d008      	beq.n	80099dc <UART_SetConfig+0x2a8>
 80099ca:	e00f      	b.n	80099ec <UART_SetConfig+0x2b8>
 80099cc:	2300      	movs	r3, #0
 80099ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099d2:	e022      	b.n	8009a1a <UART_SetConfig+0x2e6>
 80099d4:	2302      	movs	r3, #2
 80099d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099da:	e01e      	b.n	8009a1a <UART_SetConfig+0x2e6>
 80099dc:	2304      	movs	r3, #4
 80099de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099e2:	e01a      	b.n	8009a1a <UART_SetConfig+0x2e6>
 80099e4:	2308      	movs	r3, #8
 80099e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099ea:	e016      	b.n	8009a1a <UART_SetConfig+0x2e6>
 80099ec:	2310      	movs	r3, #16
 80099ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80099f2:	e012      	b.n	8009a1a <UART_SetConfig+0x2e6>
 80099f4:	efff69f3 	.word	0xefff69f3
 80099f8:	40008000 	.word	0x40008000
 80099fc:	40013800 	.word	0x40013800
 8009a00:	40021000 	.word	0x40021000
 8009a04:	40004400 	.word	0x40004400
 8009a08:	40004800 	.word	0x40004800
 8009a0c:	40004c00 	.word	0x40004c00
 8009a10:	40005000 	.word	0x40005000
 8009a14:	2310      	movs	r3, #16
 8009a16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	4a9f      	ldr	r2, [pc, #636]	@ (8009c9c <UART_SetConfig+0x568>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d17a      	bne.n	8009b1a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009a24:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009a28:	2b08      	cmp	r3, #8
 8009a2a:	d824      	bhi.n	8009a76 <UART_SetConfig+0x342>
 8009a2c:	a201      	add	r2, pc, #4	@ (adr r2, 8009a34 <UART_SetConfig+0x300>)
 8009a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a32:	bf00      	nop
 8009a34:	08009a59 	.word	0x08009a59
 8009a38:	08009a77 	.word	0x08009a77
 8009a3c:	08009a61 	.word	0x08009a61
 8009a40:	08009a77 	.word	0x08009a77
 8009a44:	08009a67 	.word	0x08009a67
 8009a48:	08009a77 	.word	0x08009a77
 8009a4c:	08009a77 	.word	0x08009a77
 8009a50:	08009a77 	.word	0x08009a77
 8009a54:	08009a6f 	.word	0x08009a6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a58:	f7fd fa12 	bl	8006e80 <HAL_RCC_GetPCLK1Freq>
 8009a5c:	61f8      	str	r0, [r7, #28]
        break;
 8009a5e:	e010      	b.n	8009a82 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a60:	4b8f      	ldr	r3, [pc, #572]	@ (8009ca0 <UART_SetConfig+0x56c>)
 8009a62:	61fb      	str	r3, [r7, #28]
        break;
 8009a64:	e00d      	b.n	8009a82 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a66:	f7fd f973 	bl	8006d50 <HAL_RCC_GetSysClockFreq>
 8009a6a:	61f8      	str	r0, [r7, #28]
        break;
 8009a6c:	e009      	b.n	8009a82 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a72:	61fb      	str	r3, [r7, #28]
        break;
 8009a74:	e005      	b.n	8009a82 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8009a76:	2300      	movs	r3, #0
 8009a78:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009a80:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009a82:	69fb      	ldr	r3, [r7, #28]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	f000 80fb 	beq.w	8009c80 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	685a      	ldr	r2, [r3, #4]
 8009a8e:	4613      	mov	r3, r2
 8009a90:	005b      	lsls	r3, r3, #1
 8009a92:	4413      	add	r3, r2
 8009a94:	69fa      	ldr	r2, [r7, #28]
 8009a96:	429a      	cmp	r2, r3
 8009a98:	d305      	bcc.n	8009aa6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	685b      	ldr	r3, [r3, #4]
 8009a9e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009aa0:	69fa      	ldr	r2, [r7, #28]
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	d903      	bls.n	8009aae <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009aac:	e0e8      	b.n	8009c80 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009aae:	69fb      	ldr	r3, [r7, #28]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	461c      	mov	r4, r3
 8009ab4:	4615      	mov	r5, r2
 8009ab6:	f04f 0200 	mov.w	r2, #0
 8009aba:	f04f 0300 	mov.w	r3, #0
 8009abe:	022b      	lsls	r3, r5, #8
 8009ac0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009ac4:	0222      	lsls	r2, r4, #8
 8009ac6:	68f9      	ldr	r1, [r7, #12]
 8009ac8:	6849      	ldr	r1, [r1, #4]
 8009aca:	0849      	lsrs	r1, r1, #1
 8009acc:	2000      	movs	r0, #0
 8009ace:	4688      	mov	r8, r1
 8009ad0:	4681      	mov	r9, r0
 8009ad2:	eb12 0a08 	adds.w	sl, r2, r8
 8009ad6:	eb43 0b09 	adc.w	fp, r3, r9
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	685b      	ldr	r3, [r3, #4]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	603b      	str	r3, [r7, #0]
 8009ae2:	607a      	str	r2, [r7, #4]
 8009ae4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ae8:	4650      	mov	r0, sl
 8009aea:	4659      	mov	r1, fp
 8009aec:	f7f6 fbc8 	bl	8000280 <__aeabi_uldivmod>
 8009af0:	4602      	mov	r2, r0
 8009af2:	460b      	mov	r3, r1
 8009af4:	4613      	mov	r3, r2
 8009af6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009af8:	69bb      	ldr	r3, [r7, #24]
 8009afa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009afe:	d308      	bcc.n	8009b12 <UART_SetConfig+0x3de>
 8009b00:	69bb      	ldr	r3, [r7, #24]
 8009b02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b06:	d204      	bcs.n	8009b12 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	69ba      	ldr	r2, [r7, #24]
 8009b0e:	60da      	str	r2, [r3, #12]
 8009b10:	e0b6      	b.n	8009c80 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8009b12:	2301      	movs	r3, #1
 8009b14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009b18:	e0b2      	b.n	8009c80 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	69db      	ldr	r3, [r3, #28]
 8009b1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b22:	d15e      	bne.n	8009be2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009b24:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009b28:	2b08      	cmp	r3, #8
 8009b2a:	d828      	bhi.n	8009b7e <UART_SetConfig+0x44a>
 8009b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8009b34 <UART_SetConfig+0x400>)
 8009b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b32:	bf00      	nop
 8009b34:	08009b59 	.word	0x08009b59
 8009b38:	08009b61 	.word	0x08009b61
 8009b3c:	08009b69 	.word	0x08009b69
 8009b40:	08009b7f 	.word	0x08009b7f
 8009b44:	08009b6f 	.word	0x08009b6f
 8009b48:	08009b7f 	.word	0x08009b7f
 8009b4c:	08009b7f 	.word	0x08009b7f
 8009b50:	08009b7f 	.word	0x08009b7f
 8009b54:	08009b77 	.word	0x08009b77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b58:	f7fd f992 	bl	8006e80 <HAL_RCC_GetPCLK1Freq>
 8009b5c:	61f8      	str	r0, [r7, #28]
        break;
 8009b5e:	e014      	b.n	8009b8a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b60:	f7fd f9a4 	bl	8006eac <HAL_RCC_GetPCLK2Freq>
 8009b64:	61f8      	str	r0, [r7, #28]
        break;
 8009b66:	e010      	b.n	8009b8a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b68:	4b4d      	ldr	r3, [pc, #308]	@ (8009ca0 <UART_SetConfig+0x56c>)
 8009b6a:	61fb      	str	r3, [r7, #28]
        break;
 8009b6c:	e00d      	b.n	8009b8a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b6e:	f7fd f8ef 	bl	8006d50 <HAL_RCC_GetSysClockFreq>
 8009b72:	61f8      	str	r0, [r7, #28]
        break;
 8009b74:	e009      	b.n	8009b8a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b7a:	61fb      	str	r3, [r7, #28]
        break;
 8009b7c:	e005      	b.n	8009b8a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8009b7e:	2300      	movs	r3, #0
 8009b80:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009b82:	2301      	movs	r3, #1
 8009b84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009b88:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009b8a:	69fb      	ldr	r3, [r7, #28]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d077      	beq.n	8009c80 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009b90:	69fb      	ldr	r3, [r7, #28]
 8009b92:	005a      	lsls	r2, r3, #1
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	685b      	ldr	r3, [r3, #4]
 8009b98:	085b      	lsrs	r3, r3, #1
 8009b9a:	441a      	add	r2, r3
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	685b      	ldr	r3, [r3, #4]
 8009ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ba4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ba6:	69bb      	ldr	r3, [r7, #24]
 8009ba8:	2b0f      	cmp	r3, #15
 8009baa:	d916      	bls.n	8009bda <UART_SetConfig+0x4a6>
 8009bac:	69bb      	ldr	r3, [r7, #24]
 8009bae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009bb2:	d212      	bcs.n	8009bda <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009bb4:	69bb      	ldr	r3, [r7, #24]
 8009bb6:	b29b      	uxth	r3, r3
 8009bb8:	f023 030f 	bic.w	r3, r3, #15
 8009bbc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009bbe:	69bb      	ldr	r3, [r7, #24]
 8009bc0:	085b      	lsrs	r3, r3, #1
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	f003 0307 	and.w	r3, r3, #7
 8009bc8:	b29a      	uxth	r2, r3
 8009bca:	8afb      	ldrh	r3, [r7, #22]
 8009bcc:	4313      	orrs	r3, r2
 8009bce:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	8afa      	ldrh	r2, [r7, #22]
 8009bd6:	60da      	str	r2, [r3, #12]
 8009bd8:	e052      	b.n	8009c80 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009bda:	2301      	movs	r3, #1
 8009bdc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009be0:	e04e      	b.n	8009c80 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009be2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009be6:	2b08      	cmp	r3, #8
 8009be8:	d827      	bhi.n	8009c3a <UART_SetConfig+0x506>
 8009bea:	a201      	add	r2, pc, #4	@ (adr r2, 8009bf0 <UART_SetConfig+0x4bc>)
 8009bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bf0:	08009c15 	.word	0x08009c15
 8009bf4:	08009c1d 	.word	0x08009c1d
 8009bf8:	08009c25 	.word	0x08009c25
 8009bfc:	08009c3b 	.word	0x08009c3b
 8009c00:	08009c2b 	.word	0x08009c2b
 8009c04:	08009c3b 	.word	0x08009c3b
 8009c08:	08009c3b 	.word	0x08009c3b
 8009c0c:	08009c3b 	.word	0x08009c3b
 8009c10:	08009c33 	.word	0x08009c33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c14:	f7fd f934 	bl	8006e80 <HAL_RCC_GetPCLK1Freq>
 8009c18:	61f8      	str	r0, [r7, #28]
        break;
 8009c1a:	e014      	b.n	8009c46 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c1c:	f7fd f946 	bl	8006eac <HAL_RCC_GetPCLK2Freq>
 8009c20:	61f8      	str	r0, [r7, #28]
        break;
 8009c22:	e010      	b.n	8009c46 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c24:	4b1e      	ldr	r3, [pc, #120]	@ (8009ca0 <UART_SetConfig+0x56c>)
 8009c26:	61fb      	str	r3, [r7, #28]
        break;
 8009c28:	e00d      	b.n	8009c46 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c2a:	f7fd f891 	bl	8006d50 <HAL_RCC_GetSysClockFreq>
 8009c2e:	61f8      	str	r0, [r7, #28]
        break;
 8009c30:	e009      	b.n	8009c46 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c36:	61fb      	str	r3, [r7, #28]
        break;
 8009c38:	e005      	b.n	8009c46 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009c44:	bf00      	nop
    }

    if (pclk != 0U)
 8009c46:	69fb      	ldr	r3, [r7, #28]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d019      	beq.n	8009c80 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	685b      	ldr	r3, [r3, #4]
 8009c50:	085a      	lsrs	r2, r3, #1
 8009c52:	69fb      	ldr	r3, [r7, #28]
 8009c54:	441a      	add	r2, r3
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c5e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c60:	69bb      	ldr	r3, [r7, #24]
 8009c62:	2b0f      	cmp	r3, #15
 8009c64:	d909      	bls.n	8009c7a <UART_SetConfig+0x546>
 8009c66:	69bb      	ldr	r3, [r7, #24]
 8009c68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c6c:	d205      	bcs.n	8009c7a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009c6e:	69bb      	ldr	r3, [r7, #24]
 8009c70:	b29a      	uxth	r2, r3
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	60da      	str	r2, [r3, #12]
 8009c78:	e002      	b.n	8009c80 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	2200      	movs	r2, #0
 8009c84:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009c8c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	3728      	adds	r7, #40	@ 0x28
 8009c94:	46bd      	mov	sp, r7
 8009c96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009c9a:	bf00      	nop
 8009c9c:	40008000 	.word	0x40008000
 8009ca0:	00f42400 	.word	0x00f42400

08009ca4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b083      	sub	sp, #12
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cb0:	f003 0308 	and.w	r3, r3, #8
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d00a      	beq.n	8009cce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	685b      	ldr	r3, [r3, #4]
 8009cbe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	430a      	orrs	r2, r1
 8009ccc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cd2:	f003 0301 	and.w	r3, r3, #1
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d00a      	beq.n	8009cf0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	430a      	orrs	r2, r1
 8009cee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cf4:	f003 0302 	and.w	r3, r3, #2
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d00a      	beq.n	8009d12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	685b      	ldr	r3, [r3, #4]
 8009d02:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	430a      	orrs	r2, r1
 8009d10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d16:	f003 0304 	and.w	r3, r3, #4
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d00a      	beq.n	8009d34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	685b      	ldr	r3, [r3, #4]
 8009d24:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	430a      	orrs	r2, r1
 8009d32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d38:	f003 0310 	and.w	r3, r3, #16
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d00a      	beq.n	8009d56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	689b      	ldr	r3, [r3, #8]
 8009d46:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	430a      	orrs	r2, r1
 8009d54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d5a:	f003 0320 	and.w	r3, r3, #32
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00a      	beq.n	8009d78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	689b      	ldr	r3, [r3, #8]
 8009d68:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	430a      	orrs	r2, r1
 8009d76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d01a      	beq.n	8009dba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	685b      	ldr	r3, [r3, #4]
 8009d8a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	430a      	orrs	r2, r1
 8009d98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009da2:	d10a      	bne.n	8009dba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	685b      	ldr	r3, [r3, #4]
 8009daa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	430a      	orrs	r2, r1
 8009db8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d00a      	beq.n	8009ddc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	685b      	ldr	r3, [r3, #4]
 8009dcc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	430a      	orrs	r2, r1
 8009dda:	605a      	str	r2, [r3, #4]
  }
}
 8009ddc:	bf00      	nop
 8009dde:	370c      	adds	r7, #12
 8009de0:	46bd      	mov	sp, r7
 8009de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de6:	4770      	bx	lr

08009de8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b098      	sub	sp, #96	@ 0x60
 8009dec:	af02      	add	r7, sp, #8
 8009dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2200      	movs	r2, #0
 8009df4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009df8:	f7fa fcaa 	bl	8004750 <HAL_GetTick>
 8009dfc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f003 0308 	and.w	r3, r3, #8
 8009e08:	2b08      	cmp	r3, #8
 8009e0a:	d12e      	bne.n	8009e6a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e0c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e10:	9300      	str	r3, [sp, #0]
 8009e12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e14:	2200      	movs	r2, #0
 8009e16:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	f000 f88c 	bl	8009f38 <UART_WaitOnFlagUntilTimeout>
 8009e20:	4603      	mov	r3, r0
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d021      	beq.n	8009e6a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e2e:	e853 3f00 	ldrex	r3, [r3]
 8009e32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	461a      	mov	r2, r3
 8009e42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e44:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e46:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e4c:	e841 2300 	strex	r3, r2, [r1]
 8009e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d1e6      	bne.n	8009e26 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2220      	movs	r2, #32
 8009e5c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2200      	movs	r2, #0
 8009e62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e66:	2303      	movs	r3, #3
 8009e68:	e062      	b.n	8009f30 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f003 0304 	and.w	r3, r3, #4
 8009e74:	2b04      	cmp	r3, #4
 8009e76:	d149      	bne.n	8009f0c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e7c:	9300      	str	r3, [sp, #0]
 8009e7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e80:	2200      	movs	r2, #0
 8009e82:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f000 f856 	bl	8009f38 <UART_WaitOnFlagUntilTimeout>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d03c      	beq.n	8009f0c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e9a:	e853 3f00 	ldrex	r3, [r3]
 8009e9e:	623b      	str	r3, [r7, #32]
   return(result);
 8009ea0:	6a3b      	ldr	r3, [r7, #32]
 8009ea2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	461a      	mov	r2, r3
 8009eae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009eb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8009eb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009eb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009eb8:	e841 2300 	strex	r3, r2, [r1]
 8009ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d1e6      	bne.n	8009e92 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	3308      	adds	r3, #8
 8009eca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	e853 3f00 	ldrex	r3, [r3]
 8009ed2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f023 0301 	bic.w	r3, r3, #1
 8009eda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	3308      	adds	r3, #8
 8009ee2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ee4:	61fa      	str	r2, [r7, #28]
 8009ee6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee8:	69b9      	ldr	r1, [r7, #24]
 8009eea:	69fa      	ldr	r2, [r7, #28]
 8009eec:	e841 2300 	strex	r3, r2, [r1]
 8009ef0:	617b      	str	r3, [r7, #20]
   return(result);
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d1e5      	bne.n	8009ec4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2220      	movs	r2, #32
 8009efc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2200      	movs	r2, #0
 8009f04:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f08:	2303      	movs	r3, #3
 8009f0a:	e011      	b.n	8009f30 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2220      	movs	r2, #32
 8009f10:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2220      	movs	r2, #32
 8009f16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2200      	movs	r2, #0
 8009f24:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2200      	movs	r2, #0
 8009f2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009f2e:	2300      	movs	r3, #0
}
 8009f30:	4618      	mov	r0, r3
 8009f32:	3758      	adds	r7, #88	@ 0x58
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b084      	sub	sp, #16
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	60f8      	str	r0, [r7, #12]
 8009f40:	60b9      	str	r1, [r7, #8]
 8009f42:	603b      	str	r3, [r7, #0]
 8009f44:	4613      	mov	r3, r2
 8009f46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f48:	e04f      	b.n	8009fea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f4a:	69bb      	ldr	r3, [r7, #24]
 8009f4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f50:	d04b      	beq.n	8009fea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f52:	f7fa fbfd 	bl	8004750 <HAL_GetTick>
 8009f56:	4602      	mov	r2, r0
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	1ad3      	subs	r3, r2, r3
 8009f5c:	69ba      	ldr	r2, [r7, #24]
 8009f5e:	429a      	cmp	r2, r3
 8009f60:	d302      	bcc.n	8009f68 <UART_WaitOnFlagUntilTimeout+0x30>
 8009f62:	69bb      	ldr	r3, [r7, #24]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d101      	bne.n	8009f6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009f68:	2303      	movs	r3, #3
 8009f6a:	e04e      	b.n	800a00a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f003 0304 	and.w	r3, r3, #4
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d037      	beq.n	8009fea <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	2b80      	cmp	r3, #128	@ 0x80
 8009f7e:	d034      	beq.n	8009fea <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	2b40      	cmp	r3, #64	@ 0x40
 8009f84:	d031      	beq.n	8009fea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	69db      	ldr	r3, [r3, #28]
 8009f8c:	f003 0308 	and.w	r3, r3, #8
 8009f90:	2b08      	cmp	r3, #8
 8009f92:	d110      	bne.n	8009fb6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	2208      	movs	r2, #8
 8009f9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009f9c:	68f8      	ldr	r0, [r7, #12]
 8009f9e:	f000 f838 	bl	800a012 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	2208      	movs	r2, #8
 8009fa6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	2200      	movs	r2, #0
 8009fae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	e029      	b.n	800a00a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	69db      	ldr	r3, [r3, #28]
 8009fbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009fc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009fc4:	d111      	bne.n	8009fea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009fce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009fd0:	68f8      	ldr	r0, [r7, #12]
 8009fd2:	f000 f81e 	bl	800a012 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	2220      	movs	r2, #32
 8009fda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009fe6:	2303      	movs	r3, #3
 8009fe8:	e00f      	b.n	800a00a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	69da      	ldr	r2, [r3, #28]
 8009ff0:	68bb      	ldr	r3, [r7, #8]
 8009ff2:	4013      	ands	r3, r2
 8009ff4:	68ba      	ldr	r2, [r7, #8]
 8009ff6:	429a      	cmp	r2, r3
 8009ff8:	bf0c      	ite	eq
 8009ffa:	2301      	moveq	r3, #1
 8009ffc:	2300      	movne	r3, #0
 8009ffe:	b2db      	uxtb	r3, r3
 800a000:	461a      	mov	r2, r3
 800a002:	79fb      	ldrb	r3, [r7, #7]
 800a004:	429a      	cmp	r2, r3
 800a006:	d0a0      	beq.n	8009f4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a008:	2300      	movs	r3, #0
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3710      	adds	r7, #16
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}

0800a012 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a012:	b480      	push	{r7}
 800a014:	b095      	sub	sp, #84	@ 0x54
 800a016:	af00      	add	r7, sp, #0
 800a018:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a020:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a022:	e853 3f00 	ldrex	r3, [r3]
 800a026:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a02a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a02e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	461a      	mov	r2, r3
 800a036:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a038:	643b      	str	r3, [r7, #64]	@ 0x40
 800a03a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a03c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a03e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a040:	e841 2300 	strex	r3, r2, [r1]
 800a044:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d1e6      	bne.n	800a01a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	3308      	adds	r3, #8
 800a052:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a054:	6a3b      	ldr	r3, [r7, #32]
 800a056:	e853 3f00 	ldrex	r3, [r3]
 800a05a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a05c:	69fb      	ldr	r3, [r7, #28]
 800a05e:	f023 0301 	bic.w	r3, r3, #1
 800a062:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	3308      	adds	r3, #8
 800a06a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a06c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a06e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a070:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a072:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a074:	e841 2300 	strex	r3, r2, [r1]
 800a078:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a07a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d1e5      	bne.n	800a04c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a084:	2b01      	cmp	r3, #1
 800a086:	d118      	bne.n	800a0ba <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	e853 3f00 	ldrex	r3, [r3]
 800a094:	60bb      	str	r3, [r7, #8]
   return(result);
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	f023 0310 	bic.w	r3, r3, #16
 800a09c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	461a      	mov	r2, r3
 800a0a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0a6:	61bb      	str	r3, [r7, #24]
 800a0a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0aa:	6979      	ldr	r1, [r7, #20]
 800a0ac:	69ba      	ldr	r2, [r7, #24]
 800a0ae:	e841 2300 	strex	r3, r2, [r1]
 800a0b2:	613b      	str	r3, [r7, #16]
   return(result);
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d1e6      	bne.n	800a088 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2220      	movs	r2, #32
 800a0be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a0ce:	bf00      	nop
 800a0d0:	3754      	adds	r7, #84	@ 0x54
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d8:	4770      	bx	lr

0800a0da <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a0da:	b084      	sub	sp, #16
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b084      	sub	sp, #16
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
 800a0e4:	f107 001c 	add.w	r0, r7, #28
 800a0e8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	68db      	ldr	r3, [r3, #12]
 800a0f0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f000 fa69 	bl	800a5d0 <USB_CoreReset>
 800a0fe:	4603      	mov	r3, r0
 800a100:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800a102:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a106:	2b00      	cmp	r3, #0
 800a108:	d106      	bne.n	800a118 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a10e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	639a      	str	r2, [r3, #56]	@ 0x38
 800a116:	e005      	b.n	800a124 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a11c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800a124:	7bfb      	ldrb	r3, [r7, #15]
}
 800a126:	4618      	mov	r0, r3
 800a128:	3710      	adds	r7, #16
 800a12a:	46bd      	mov	sp, r7
 800a12c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a130:	b004      	add	sp, #16
 800a132:	4770      	bx	lr

0800a134 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a134:	b480      	push	{r7}
 800a136:	b083      	sub	sp, #12
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	689b      	ldr	r3, [r3, #8]
 800a140:	f023 0201 	bic.w	r2, r3, #1
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a148:	2300      	movs	r3, #0
}
 800a14a:	4618      	mov	r0, r3
 800a14c:	370c      	adds	r7, #12
 800a14e:	46bd      	mov	sp, r7
 800a150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a154:	4770      	bx	lr

0800a156 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800a156:	b580      	push	{r7, lr}
 800a158:	b084      	sub	sp, #16
 800a15a:	af00      	add	r7, sp, #0
 800a15c:	6078      	str	r0, [r7, #4]
 800a15e:	460b      	mov	r3, r1
 800a160:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a162:	2300      	movs	r3, #0
 800a164:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	68db      	ldr	r3, [r3, #12]
 800a16a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a172:	78fb      	ldrb	r3, [r7, #3]
 800a174:	2b01      	cmp	r3, #1
 800a176:	d115      	bne.n	800a1a4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	68db      	ldr	r3, [r3, #12]
 800a17c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a184:	200a      	movs	r0, #10
 800a186:	f7fa faef 	bl	8004768 <HAL_Delay>
      ms += 10U;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	330a      	adds	r3, #10
 800a18e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	f000 fa0f 	bl	800a5b4 <USB_GetMode>
 800a196:	4603      	mov	r3, r0
 800a198:	2b01      	cmp	r3, #1
 800a19a:	d01e      	beq.n	800a1da <USB_SetCurrentMode+0x84>
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	2bc7      	cmp	r3, #199	@ 0xc7
 800a1a0:	d9f0      	bls.n	800a184 <USB_SetCurrentMode+0x2e>
 800a1a2:	e01a      	b.n	800a1da <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a1a4:	78fb      	ldrb	r3, [r7, #3]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d115      	bne.n	800a1d6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	68db      	ldr	r3, [r3, #12]
 800a1ae:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a1b6:	200a      	movs	r0, #10
 800a1b8:	f7fa fad6 	bl	8004768 <HAL_Delay>
      ms += 10U;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	330a      	adds	r3, #10
 800a1c0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f000 f9f6 	bl	800a5b4 <USB_GetMode>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d005      	beq.n	800a1da <USB_SetCurrentMode+0x84>
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	2bc7      	cmp	r3, #199	@ 0xc7
 800a1d2:	d9f0      	bls.n	800a1b6 <USB_SetCurrentMode+0x60>
 800a1d4:	e001      	b.n	800a1da <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	e005      	b.n	800a1e6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	2bc8      	cmp	r3, #200	@ 0xc8
 800a1de:	d101      	bne.n	800a1e4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	e000      	b.n	800a1e6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a1e4:	2300      	movs	r3, #0
}
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	3710      	adds	r7, #16
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}
	...

0800a1f0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a1f0:	b084      	sub	sp, #16
 800a1f2:	b580      	push	{r7, lr}
 800a1f4:	b086      	sub	sp, #24
 800a1f6:	af00      	add	r7, sp, #0
 800a1f8:	6078      	str	r0, [r7, #4]
 800a1fa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a1fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a202:	2300      	movs	r3, #0
 800a204:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a20a:	2300      	movs	r3, #0
 800a20c:	613b      	str	r3, [r7, #16]
 800a20e:	e009      	b.n	800a224 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a210:	687a      	ldr	r2, [r7, #4]
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	3340      	adds	r3, #64	@ 0x40
 800a216:	009b      	lsls	r3, r3, #2
 800a218:	4413      	add	r3, r2
 800a21a:	2200      	movs	r2, #0
 800a21c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	3301      	adds	r3, #1
 800a222:	613b      	str	r3, [r7, #16]
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	2b0e      	cmp	r3, #14
 800a228:	d9f2      	bls.n	800a210 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a22a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d11c      	bne.n	800a26c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a238:	685b      	ldr	r3, [r3, #4]
 800a23a:	68fa      	ldr	r2, [r7, #12]
 800a23c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a240:	f043 0302 	orr.w	r3, r3, #2
 800a244:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a24a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	601a      	str	r2, [r3, #0]
 800a26a:	e005      	b.n	800a278 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a270:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a27e:	461a      	mov	r2, r3
 800a280:	2300      	movs	r3, #0
 800a282:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a284:	2103      	movs	r1, #3
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 f95a 	bl	800a540 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a28c:	2110      	movs	r1, #16
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f000 f8f6 	bl	800a480 <USB_FlushTxFifo>
 800a294:	4603      	mov	r3, r0
 800a296:	2b00      	cmp	r3, #0
 800a298:	d001      	beq.n	800a29e <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800a29a:	2301      	movs	r3, #1
 800a29c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a29e:	6878      	ldr	r0, [r7, #4]
 800a2a0:	f000 f920 	bl	800a4e4 <USB_FlushRxFifo>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d001      	beq.n	800a2ae <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800a2aa:	2301      	movs	r3, #1
 800a2ac:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2b4:	461a      	mov	r2, r3
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2c0:	461a      	mov	r2, r3
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2cc:	461a      	mov	r2, r3
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	613b      	str	r3, [r7, #16]
 800a2d6:	e043      	b.n	800a360 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	015a      	lsls	r2, r3, #5
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	4413      	add	r3, r2
 800a2e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a2ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a2ee:	d118      	bne.n	800a322 <USB_DevInit+0x132>
    {
      if (i == 0U)
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d10a      	bne.n	800a30c <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	015a      	lsls	r2, r3, #5
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	4413      	add	r3, r2
 800a2fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a302:	461a      	mov	r2, r3
 800a304:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a308:	6013      	str	r3, [r2, #0]
 800a30a:	e013      	b.n	800a334 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a30c:	693b      	ldr	r3, [r7, #16]
 800a30e:	015a      	lsls	r2, r3, #5
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	4413      	add	r3, r2
 800a314:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a318:	461a      	mov	r2, r3
 800a31a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a31e:	6013      	str	r3, [r2, #0]
 800a320:	e008      	b.n	800a334 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a322:	693b      	ldr	r3, [r7, #16]
 800a324:	015a      	lsls	r2, r3, #5
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	4413      	add	r3, r2
 800a32a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a32e:	461a      	mov	r2, r3
 800a330:	2300      	movs	r3, #0
 800a332:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	015a      	lsls	r2, r3, #5
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	4413      	add	r3, r2
 800a33c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a340:	461a      	mov	r2, r3
 800a342:	2300      	movs	r3, #0
 800a344:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	015a      	lsls	r2, r3, #5
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	4413      	add	r3, r2
 800a34e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a352:	461a      	mov	r2, r3
 800a354:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a358:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	3301      	adds	r3, #1
 800a35e:	613b      	str	r3, [r7, #16]
 800a360:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a364:	461a      	mov	r2, r3
 800a366:	693b      	ldr	r3, [r7, #16]
 800a368:	4293      	cmp	r3, r2
 800a36a:	d3b5      	bcc.n	800a2d8 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a36c:	2300      	movs	r3, #0
 800a36e:	613b      	str	r3, [r7, #16]
 800a370:	e043      	b.n	800a3fa <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	015a      	lsls	r2, r3, #5
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	4413      	add	r3, r2
 800a37a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a384:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a388:	d118      	bne.n	800a3bc <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800a38a:	693b      	ldr	r3, [r7, #16]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d10a      	bne.n	800a3a6 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	015a      	lsls	r2, r3, #5
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	4413      	add	r3, r2
 800a398:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a39c:	461a      	mov	r2, r3
 800a39e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a3a2:	6013      	str	r3, [r2, #0]
 800a3a4:	e013      	b.n	800a3ce <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a3a6:	693b      	ldr	r3, [r7, #16]
 800a3a8:	015a      	lsls	r2, r3, #5
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	4413      	add	r3, r2
 800a3ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a3b8:	6013      	str	r3, [r2, #0]
 800a3ba:	e008      	b.n	800a3ce <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	015a      	lsls	r2, r3, #5
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	4413      	add	r3, r2
 800a3c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	015a      	lsls	r2, r3, #5
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	4413      	add	r3, r2
 800a3d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3da:	461a      	mov	r2, r3
 800a3dc:	2300      	movs	r3, #0
 800a3de:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	015a      	lsls	r2, r3, #5
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	4413      	add	r3, r2
 800a3e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a3f2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	3301      	adds	r3, #1
 800a3f8:	613b      	str	r3, [r7, #16]
 800a3fa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a3fe:	461a      	mov	r2, r3
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	4293      	cmp	r3, r2
 800a404:	d3b5      	bcc.n	800a372 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a40c:	691b      	ldr	r3, [r3, #16]
 800a40e:	68fa      	ldr	r2, [r7, #12]
 800a410:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a414:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a418:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2200      	movs	r2, #0
 800a41e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a426:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	699b      	ldr	r3, [r3, #24]
 800a42c:	f043 0210 	orr.w	r2, r3, #16
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	699a      	ldr	r2, [r3, #24]
 800a438:	4b10      	ldr	r3, [pc, #64]	@ (800a47c <USB_DevInit+0x28c>)
 800a43a:	4313      	orrs	r3, r2
 800a43c:	687a      	ldr	r2, [r7, #4]
 800a43e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a440:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a444:	2b00      	cmp	r3, #0
 800a446:	d005      	beq.n	800a454 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	699b      	ldr	r3, [r3, #24]
 800a44c:	f043 0208 	orr.w	r2, r3, #8
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a454:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a458:	2b01      	cmp	r3, #1
 800a45a:	d107      	bne.n	800a46c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	699b      	ldr	r3, [r3, #24]
 800a460:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a464:	f043 0304 	orr.w	r3, r3, #4
 800a468:	687a      	ldr	r2, [r7, #4]
 800a46a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a46c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3718      	adds	r7, #24
 800a472:	46bd      	mov	sp, r7
 800a474:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a478:	b004      	add	sp, #16
 800a47a:	4770      	bx	lr
 800a47c:	803c3800 	.word	0x803c3800

0800a480 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a480:	b480      	push	{r7}
 800a482:	b085      	sub	sp, #20
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
 800a488:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a48a:	2300      	movs	r3, #0
 800a48c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	3301      	adds	r3, #1
 800a492:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a49a:	d901      	bls.n	800a4a0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a49c:	2303      	movs	r3, #3
 800a49e:	e01b      	b.n	800a4d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	691b      	ldr	r3, [r3, #16]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	daf2      	bge.n	800a48e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	019b      	lsls	r3, r3, #6
 800a4b0:	f043 0220 	orr.w	r2, r3, #32
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a4c4:	d901      	bls.n	800a4ca <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a4c6:	2303      	movs	r3, #3
 800a4c8:	e006      	b.n	800a4d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	691b      	ldr	r3, [r3, #16]
 800a4ce:	f003 0320 	and.w	r3, r3, #32
 800a4d2:	2b20      	cmp	r3, #32
 800a4d4:	d0f0      	beq.n	800a4b8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a4d6:	2300      	movs	r3, #0
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3714      	adds	r7, #20
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr

0800a4e4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b085      	sub	sp, #20
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	3301      	adds	r3, #1
 800a4f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a4fc:	d901      	bls.n	800a502 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a4fe:	2303      	movs	r3, #3
 800a500:	e018      	b.n	800a534 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	691b      	ldr	r3, [r3, #16]
 800a506:	2b00      	cmp	r3, #0
 800a508:	daf2      	bge.n	800a4f0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a50a:	2300      	movs	r3, #0
 800a50c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2210      	movs	r2, #16
 800a512:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	3301      	adds	r3, #1
 800a518:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a520:	d901      	bls.n	800a526 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a522:	2303      	movs	r3, #3
 800a524:	e006      	b.n	800a534 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	691b      	ldr	r3, [r3, #16]
 800a52a:	f003 0310 	and.w	r3, r3, #16
 800a52e:	2b10      	cmp	r3, #16
 800a530:	d0f0      	beq.n	800a514 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a532:	2300      	movs	r3, #0
}
 800a534:	4618      	mov	r0, r3
 800a536:	3714      	adds	r7, #20
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr

0800a540 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a540:	b480      	push	{r7}
 800a542:	b085      	sub	sp, #20
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	460b      	mov	r3, r1
 800a54a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a556:	681a      	ldr	r2, [r3, #0]
 800a558:	78fb      	ldrb	r3, [r7, #3]
 800a55a:	68f9      	ldr	r1, [r7, #12]
 800a55c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a560:	4313      	orrs	r3, r2
 800a562:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a564:	2300      	movs	r3, #0
}
 800a566:	4618      	mov	r0, r3
 800a568:	3714      	adds	r7, #20
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr

0800a572 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a572:	b480      	push	{r7}
 800a574:	b085      	sub	sp, #20
 800a576:	af00      	add	r7, sp, #0
 800a578:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	68fa      	ldr	r2, [r7, #12]
 800a588:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a58c:	f023 0303 	bic.w	r3, r3, #3
 800a590:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a598:	685b      	ldr	r3, [r3, #4]
 800a59a:	68fa      	ldr	r2, [r7, #12]
 800a59c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a5a0:	f043 0302 	orr.w	r3, r3, #2
 800a5a4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a5a6:	2300      	movs	r3, #0
}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3714      	adds	r7, #20
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b2:	4770      	bx	lr

0800a5b4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	b083      	sub	sp, #12
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	695b      	ldr	r3, [r3, #20]
 800a5c0:	f003 0301 	and.w	r3, r3, #1
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	370c      	adds	r7, #12
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr

0800a5d0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b085      	sub	sp, #20
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	3301      	adds	r3, #1
 800a5e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5e8:	d901      	bls.n	800a5ee <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a5ea:	2303      	movs	r3, #3
 800a5ec:	e01b      	b.n	800a626 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	691b      	ldr	r3, [r3, #16]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	daf2      	bge.n	800a5dc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	691b      	ldr	r3, [r3, #16]
 800a5fe:	f043 0201 	orr.w	r2, r3, #1
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	3301      	adds	r3, #1
 800a60a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a612:	d901      	bls.n	800a618 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a614:	2303      	movs	r3, #3
 800a616:	e006      	b.n	800a626 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	691b      	ldr	r3, [r3, #16]
 800a61c:	f003 0301 	and.w	r3, r3, #1
 800a620:	2b01      	cmp	r3, #1
 800a622:	d0f0      	beq.n	800a606 <USB_CoreReset+0x36>

  return HAL_OK;
 800a624:	2300      	movs	r3, #0
}
 800a626:	4618      	mov	r0, r3
 800a628:	3714      	adds	r7, #20
 800a62a:	46bd      	mov	sp, r7
 800a62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a630:	4770      	bx	lr
	...

0800a634 <__NVIC_SetPriority>:
{
 800a634:	b480      	push	{r7}
 800a636:	b083      	sub	sp, #12
 800a638:	af00      	add	r7, sp, #0
 800a63a:	4603      	mov	r3, r0
 800a63c:	6039      	str	r1, [r7, #0]
 800a63e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a644:	2b00      	cmp	r3, #0
 800a646:	db0a      	blt.n	800a65e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	b2da      	uxtb	r2, r3
 800a64c:	490c      	ldr	r1, [pc, #48]	@ (800a680 <__NVIC_SetPriority+0x4c>)
 800a64e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a652:	0112      	lsls	r2, r2, #4
 800a654:	b2d2      	uxtb	r2, r2
 800a656:	440b      	add	r3, r1
 800a658:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a65c:	e00a      	b.n	800a674 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	b2da      	uxtb	r2, r3
 800a662:	4908      	ldr	r1, [pc, #32]	@ (800a684 <__NVIC_SetPriority+0x50>)
 800a664:	79fb      	ldrb	r3, [r7, #7]
 800a666:	f003 030f 	and.w	r3, r3, #15
 800a66a:	3b04      	subs	r3, #4
 800a66c:	0112      	lsls	r2, r2, #4
 800a66e:	b2d2      	uxtb	r2, r2
 800a670:	440b      	add	r3, r1
 800a672:	761a      	strb	r2, [r3, #24]
}
 800a674:	bf00      	nop
 800a676:	370c      	adds	r7, #12
 800a678:	46bd      	mov	sp, r7
 800a67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67e:	4770      	bx	lr
 800a680:	e000e100 	.word	0xe000e100
 800a684:	e000ed00 	.word	0xe000ed00

0800a688 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a688:	b580      	push	{r7, lr}
 800a68a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a68c:	4b05      	ldr	r3, [pc, #20]	@ (800a6a4 <SysTick_Handler+0x1c>)
 800a68e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a690:	f002 fb90 	bl	800cdb4 <xTaskGetSchedulerState>
 800a694:	4603      	mov	r3, r0
 800a696:	2b01      	cmp	r3, #1
 800a698:	d001      	beq.n	800a69e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a69a:	f003 fb75 	bl	800dd88 <xPortSysTickHandler>
  }
}
 800a69e:	bf00      	nop
 800a6a0:	bd80      	pop	{r7, pc}
 800a6a2:	bf00      	nop
 800a6a4:	e000e010 	.word	0xe000e010

0800a6a8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a6ac:	2100      	movs	r1, #0
 800a6ae:	f06f 0004 	mvn.w	r0, #4
 800a6b2:	f7ff ffbf 	bl	800a634 <__NVIC_SetPriority>
#endif
}
 800a6b6:	bf00      	nop
 800a6b8:	bd80      	pop	{r7, pc}
	...

0800a6bc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a6bc:	b480      	push	{r7}
 800a6be:	b083      	sub	sp, #12
 800a6c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a6c2:	f3ef 8305 	mrs	r3, IPSR
 800a6c6:	603b      	str	r3, [r7, #0]
  return(result);
 800a6c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d003      	beq.n	800a6d6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a6ce:	f06f 0305 	mvn.w	r3, #5
 800a6d2:	607b      	str	r3, [r7, #4]
 800a6d4:	e00c      	b.n	800a6f0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a6d6:	4b0a      	ldr	r3, [pc, #40]	@ (800a700 <osKernelInitialize+0x44>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d105      	bne.n	800a6ea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a6de:	4b08      	ldr	r3, [pc, #32]	@ (800a700 <osKernelInitialize+0x44>)
 800a6e0:	2201      	movs	r2, #1
 800a6e2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	607b      	str	r3, [r7, #4]
 800a6e8:	e002      	b.n	800a6f0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a6ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a6ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a6f0:	687b      	ldr	r3, [r7, #4]
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	370c      	adds	r7, #12
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fc:	4770      	bx	lr
 800a6fe:	bf00      	nop
 800a700:	20001a68 	.word	0x20001a68

0800a704 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a704:	b580      	push	{r7, lr}
 800a706:	b082      	sub	sp, #8
 800a708:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a70a:	f3ef 8305 	mrs	r3, IPSR
 800a70e:	603b      	str	r3, [r7, #0]
  return(result);
 800a710:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a712:	2b00      	cmp	r3, #0
 800a714:	d003      	beq.n	800a71e <osKernelStart+0x1a>
    stat = osErrorISR;
 800a716:	f06f 0305 	mvn.w	r3, #5
 800a71a:	607b      	str	r3, [r7, #4]
 800a71c:	e010      	b.n	800a740 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a71e:	4b0b      	ldr	r3, [pc, #44]	@ (800a74c <osKernelStart+0x48>)
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	2b01      	cmp	r3, #1
 800a724:	d109      	bne.n	800a73a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a726:	f7ff ffbf 	bl	800a6a8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a72a:	4b08      	ldr	r3, [pc, #32]	@ (800a74c <osKernelStart+0x48>)
 800a72c:	2202      	movs	r2, #2
 800a72e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a730:	f001 fef2 	bl	800c518 <vTaskStartScheduler>
      stat = osOK;
 800a734:	2300      	movs	r3, #0
 800a736:	607b      	str	r3, [r7, #4]
 800a738:	e002      	b.n	800a740 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a73a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a73e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a740:	687b      	ldr	r3, [r7, #4]
}
 800a742:	4618      	mov	r0, r3
 800a744:	3708      	adds	r7, #8
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}
 800a74a:	bf00      	nop
 800a74c:	20001a68 	.word	0x20001a68

0800a750 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a750:	b580      	push	{r7, lr}
 800a752:	b08e      	sub	sp, #56	@ 0x38
 800a754:	af04      	add	r7, sp, #16
 800a756:	60f8      	str	r0, [r7, #12]
 800a758:	60b9      	str	r1, [r7, #8]
 800a75a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a75c:	2300      	movs	r3, #0
 800a75e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a760:	f3ef 8305 	mrs	r3, IPSR
 800a764:	617b      	str	r3, [r7, #20]
  return(result);
 800a766:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d17e      	bne.n	800a86a <osThreadNew+0x11a>
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d07b      	beq.n	800a86a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a772:	2380      	movs	r3, #128	@ 0x80
 800a774:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a776:	2318      	movs	r3, #24
 800a778:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a77a:	2300      	movs	r3, #0
 800a77c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800a77e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a782:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d045      	beq.n	800a816 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d002      	beq.n	800a798 <osThreadNew+0x48>
        name = attr->name;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	699b      	ldr	r3, [r3, #24]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d002      	beq.n	800a7a6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	699b      	ldr	r3, [r3, #24]
 800a7a4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a7a6:	69fb      	ldr	r3, [r7, #28]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d008      	beq.n	800a7be <osThreadNew+0x6e>
 800a7ac:	69fb      	ldr	r3, [r7, #28]
 800a7ae:	2b38      	cmp	r3, #56	@ 0x38
 800a7b0:	d805      	bhi.n	800a7be <osThreadNew+0x6e>
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	685b      	ldr	r3, [r3, #4]
 800a7b6:	f003 0301 	and.w	r3, r3, #1
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d001      	beq.n	800a7c2 <osThreadNew+0x72>
        return (NULL);
 800a7be:	2300      	movs	r3, #0
 800a7c0:	e054      	b.n	800a86c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	695b      	ldr	r3, [r3, #20]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d003      	beq.n	800a7d2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	695b      	ldr	r3, [r3, #20]
 800a7ce:	089b      	lsrs	r3, r3, #2
 800a7d0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	689b      	ldr	r3, [r3, #8]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d00e      	beq.n	800a7f8 <osThreadNew+0xa8>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	68db      	ldr	r3, [r3, #12]
 800a7de:	2b5b      	cmp	r3, #91	@ 0x5b
 800a7e0:	d90a      	bls.n	800a7f8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d006      	beq.n	800a7f8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	695b      	ldr	r3, [r3, #20]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d002      	beq.n	800a7f8 <osThreadNew+0xa8>
        mem = 1;
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	61bb      	str	r3, [r7, #24]
 800a7f6:	e010      	b.n	800a81a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	689b      	ldr	r3, [r3, #8]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d10c      	bne.n	800a81a <osThreadNew+0xca>
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	68db      	ldr	r3, [r3, #12]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d108      	bne.n	800a81a <osThreadNew+0xca>
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	691b      	ldr	r3, [r3, #16]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d104      	bne.n	800a81a <osThreadNew+0xca>
          mem = 0;
 800a810:	2300      	movs	r3, #0
 800a812:	61bb      	str	r3, [r7, #24]
 800a814:	e001      	b.n	800a81a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a816:	2300      	movs	r3, #0
 800a818:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a81a:	69bb      	ldr	r3, [r7, #24]
 800a81c:	2b01      	cmp	r3, #1
 800a81e:	d110      	bne.n	800a842 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a828:	9202      	str	r2, [sp, #8]
 800a82a:	9301      	str	r3, [sp, #4]
 800a82c:	69fb      	ldr	r3, [r7, #28]
 800a82e:	9300      	str	r3, [sp, #0]
 800a830:	68bb      	ldr	r3, [r7, #8]
 800a832:	6a3a      	ldr	r2, [r7, #32]
 800a834:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a836:	68f8      	ldr	r0, [r7, #12]
 800a838:	f001 fc92 	bl	800c160 <xTaskCreateStatic>
 800a83c:	4603      	mov	r3, r0
 800a83e:	613b      	str	r3, [r7, #16]
 800a840:	e013      	b.n	800a86a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a842:	69bb      	ldr	r3, [r7, #24]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d110      	bne.n	800a86a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a848:	6a3b      	ldr	r3, [r7, #32]
 800a84a:	b29a      	uxth	r2, r3
 800a84c:	f107 0310 	add.w	r3, r7, #16
 800a850:	9301      	str	r3, [sp, #4]
 800a852:	69fb      	ldr	r3, [r7, #28]
 800a854:	9300      	str	r3, [sp, #0]
 800a856:	68bb      	ldr	r3, [r7, #8]
 800a858:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a85a:	68f8      	ldr	r0, [r7, #12]
 800a85c:	f001 fce0 	bl	800c220 <xTaskCreate>
 800a860:	4603      	mov	r3, r0
 800a862:	2b01      	cmp	r3, #1
 800a864:	d001      	beq.n	800a86a <osThreadNew+0x11a>
            hTask = NULL;
 800a866:	2300      	movs	r3, #0
 800a868:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a86a:	693b      	ldr	r3, [r7, #16]
}
 800a86c:	4618      	mov	r0, r3
 800a86e:	3728      	adds	r7, #40	@ 0x28
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}

0800a874 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a874:	b580      	push	{r7, lr}
 800a876:	b084      	sub	sp, #16
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a87c:	f3ef 8305 	mrs	r3, IPSR
 800a880:	60bb      	str	r3, [r7, #8]
  return(result);
 800a882:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a884:	2b00      	cmp	r3, #0
 800a886:	d003      	beq.n	800a890 <osDelay+0x1c>
    stat = osErrorISR;
 800a888:	f06f 0305 	mvn.w	r3, #5
 800a88c:	60fb      	str	r3, [r7, #12]
 800a88e:	e007      	b.n	800a8a0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a890:	2300      	movs	r3, #0
 800a892:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d002      	beq.n	800a8a0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a89a:	6878      	ldr	r0, [r7, #4]
 800a89c:	f001 fe06 	bl	800c4ac <vTaskDelay>
    }
  }

  return (stat);
 800a8a0:	68fb      	ldr	r3, [r7, #12]
}
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	3710      	adds	r7, #16
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	bd80      	pop	{r7, pc}

0800a8aa <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800a8aa:	b580      	push	{r7, lr}
 800a8ac:	b084      	sub	sp, #16
 800a8ae:	af00      	add	r7, sp, #0
 800a8b0:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f003 f882 	bl	800d9bc <pvTimerGetTimerID>
 800a8b8:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d005      	beq.n	800a8cc <TimerCallback+0x22>
    callb->func (callb->arg);
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	68fa      	ldr	r2, [r7, #12]
 800a8c6:	6852      	ldr	r2, [r2, #4]
 800a8c8:	4610      	mov	r0, r2
 800a8ca:	4798      	blx	r3
  }
}
 800a8cc:	bf00      	nop
 800a8ce:	3710      	adds	r7, #16
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	bd80      	pop	{r7, pc}

0800a8d4 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b08c      	sub	sp, #48	@ 0x30
 800a8d8:	af02      	add	r7, sp, #8
 800a8da:	60f8      	str	r0, [r7, #12]
 800a8dc:	607a      	str	r2, [r7, #4]
 800a8de:	603b      	str	r3, [r7, #0]
 800a8e0:	460b      	mov	r3, r1
 800a8e2:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a8e8:	f3ef 8305 	mrs	r3, IPSR
 800a8ec:	613b      	str	r3, [r7, #16]
  return(result);
 800a8ee:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d163      	bne.n	800a9bc <osTimerNew+0xe8>
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d060      	beq.n	800a9bc <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800a8fa:	2008      	movs	r0, #8
 800a8fc:	f003 fad6 	bl	800deac <pvPortMalloc>
 800a900:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d059      	beq.n	800a9bc <osTimerNew+0xe8>
      callb->func = func;
 800a908:	697b      	ldr	r3, [r7, #20]
 800a90a:	68fa      	ldr	r2, [r7, #12]
 800a90c:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	687a      	ldr	r2, [r7, #4]
 800a912:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800a914:	7afb      	ldrb	r3, [r7, #11]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d102      	bne.n	800a920 <osTimerNew+0x4c>
        reload = pdFALSE;
 800a91a:	2300      	movs	r3, #0
 800a91c:	61fb      	str	r3, [r7, #28]
 800a91e:	e001      	b.n	800a924 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800a920:	2301      	movs	r3, #1
 800a922:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800a924:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a928:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800a92a:	2300      	movs	r3, #0
 800a92c:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d01c      	beq.n	800a96e <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d002      	beq.n	800a942 <osTimerNew+0x6e>
          name = attr->name;
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	689b      	ldr	r3, [r3, #8]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d006      	beq.n	800a958 <osTimerNew+0x84>
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	68db      	ldr	r3, [r3, #12]
 800a94e:	2b2b      	cmp	r3, #43	@ 0x2b
 800a950:	d902      	bls.n	800a958 <osTimerNew+0x84>
          mem = 1;
 800a952:	2301      	movs	r3, #1
 800a954:	61bb      	str	r3, [r7, #24]
 800a956:	e00c      	b.n	800a972 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	689b      	ldr	r3, [r3, #8]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d108      	bne.n	800a972 <osTimerNew+0x9e>
 800a960:	683b      	ldr	r3, [r7, #0]
 800a962:	68db      	ldr	r3, [r3, #12]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d104      	bne.n	800a972 <osTimerNew+0x9e>
            mem = 0;
 800a968:	2300      	movs	r3, #0
 800a96a:	61bb      	str	r3, [r7, #24]
 800a96c:	e001      	b.n	800a972 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800a96e:	2300      	movs	r3, #0
 800a970:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800a972:	69bb      	ldr	r3, [r7, #24]
 800a974:	2b01      	cmp	r3, #1
 800a976:	d10c      	bne.n	800a992 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	689b      	ldr	r3, [r3, #8]
 800a97c:	9301      	str	r3, [sp, #4]
 800a97e:	4b12      	ldr	r3, [pc, #72]	@ (800a9c8 <osTimerNew+0xf4>)
 800a980:	9300      	str	r3, [sp, #0]
 800a982:	697b      	ldr	r3, [r7, #20]
 800a984:	69fa      	ldr	r2, [r7, #28]
 800a986:	2101      	movs	r1, #1
 800a988:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a98a:	f002 fc60 	bl	800d24e <xTimerCreateStatic>
 800a98e:	6238      	str	r0, [r7, #32]
 800a990:	e00b      	b.n	800a9aa <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800a992:	69bb      	ldr	r3, [r7, #24]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d108      	bne.n	800a9aa <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800a998:	4b0b      	ldr	r3, [pc, #44]	@ (800a9c8 <osTimerNew+0xf4>)
 800a99a:	9300      	str	r3, [sp, #0]
 800a99c:	697b      	ldr	r3, [r7, #20]
 800a99e:	69fa      	ldr	r2, [r7, #28]
 800a9a0:	2101      	movs	r1, #1
 800a9a2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a9a4:	f002 fc32 	bl	800d20c <xTimerCreate>
 800a9a8:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800a9aa:	6a3b      	ldr	r3, [r7, #32]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d105      	bne.n	800a9bc <osTimerNew+0xe8>
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d002      	beq.n	800a9bc <osTimerNew+0xe8>
        vPortFree (callb);
 800a9b6:	6978      	ldr	r0, [r7, #20]
 800a9b8:	f003 fb46 	bl	800e048 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800a9bc:	6a3b      	ldr	r3, [r7, #32]
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	3728      	adds	r7, #40	@ 0x28
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}
 800a9c6:	bf00      	nop
 800a9c8:	0800a8ab 	.word	0x0800a8ab

0800a9cc <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b088      	sub	sp, #32
 800a9d0:	af02      	add	r7, sp, #8
 800a9d2:	6078      	str	r0, [r7, #4]
 800a9d4:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a9da:	f3ef 8305 	mrs	r3, IPSR
 800a9de:	60fb      	str	r3, [r7, #12]
  return(result);
 800a9e0:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d003      	beq.n	800a9ee <osTimerStart+0x22>
    stat = osErrorISR;
 800a9e6:	f06f 0305 	mvn.w	r3, #5
 800a9ea:	617b      	str	r3, [r7, #20]
 800a9ec:	e017      	b.n	800aa1e <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800a9ee:	693b      	ldr	r3, [r7, #16]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d103      	bne.n	800a9fc <osTimerStart+0x30>
    stat = osErrorParameter;
 800a9f4:	f06f 0303 	mvn.w	r3, #3
 800a9f8:	617b      	str	r3, [r7, #20]
 800a9fa:	e010      	b.n	800aa1e <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	9300      	str	r3, [sp, #0]
 800aa00:	2300      	movs	r3, #0
 800aa02:	683a      	ldr	r2, [r7, #0]
 800aa04:	2104      	movs	r1, #4
 800aa06:	6938      	ldr	r0, [r7, #16]
 800aa08:	f002 fc9e 	bl	800d348 <xTimerGenericCommand>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	2b01      	cmp	r3, #1
 800aa10:	d102      	bne.n	800aa18 <osTimerStart+0x4c>
      stat = osOK;
 800aa12:	2300      	movs	r3, #0
 800aa14:	617b      	str	r3, [r7, #20]
 800aa16:	e002      	b.n	800aa1e <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800aa18:	f06f 0302 	mvn.w	r3, #2
 800aa1c:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800aa1e:	697b      	ldr	r3, [r7, #20]
}
 800aa20:	4618      	mov	r0, r3
 800aa22:	3718      	adds	r7, #24
 800aa24:	46bd      	mov	sp, r7
 800aa26:	bd80      	pop	{r7, pc}

0800aa28 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b088      	sub	sp, #32
 800aa2c:	af02      	add	r7, sp, #8
 800aa2e:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa34:	f3ef 8305 	mrs	r3, IPSR
 800aa38:	60fb      	str	r3, [r7, #12]
  return(result);
 800aa3a:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d003      	beq.n	800aa48 <osTimerStop+0x20>
    stat = osErrorISR;
 800aa40:	f06f 0305 	mvn.w	r3, #5
 800aa44:	617b      	str	r3, [r7, #20]
 800aa46:	e021      	b.n	800aa8c <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 800aa48:	693b      	ldr	r3, [r7, #16]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d103      	bne.n	800aa56 <osTimerStop+0x2e>
    stat = osErrorParameter;
 800aa4e:	f06f 0303 	mvn.w	r3, #3
 800aa52:	617b      	str	r3, [r7, #20]
 800aa54:	e01a      	b.n	800aa8c <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 800aa56:	6938      	ldr	r0, [r7, #16]
 800aa58:	f002 ff86 	bl	800d968 <xTimerIsTimerActive>
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d103      	bne.n	800aa6a <osTimerStop+0x42>
      stat = osErrorResource;
 800aa62:	f06f 0302 	mvn.w	r3, #2
 800aa66:	617b      	str	r3, [r7, #20]
 800aa68:	e010      	b.n	800aa8c <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	9300      	str	r3, [sp, #0]
 800aa6e:	2300      	movs	r3, #0
 800aa70:	2200      	movs	r2, #0
 800aa72:	2103      	movs	r1, #3
 800aa74:	6938      	ldr	r0, [r7, #16]
 800aa76:	f002 fc67 	bl	800d348 <xTimerGenericCommand>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	2b01      	cmp	r3, #1
 800aa7e:	d102      	bne.n	800aa86 <osTimerStop+0x5e>
        stat = osOK;
 800aa80:	2300      	movs	r3, #0
 800aa82:	617b      	str	r3, [r7, #20]
 800aa84:	e002      	b.n	800aa8c <osTimerStop+0x64>
      } else {
        stat = osError;
 800aa86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aa8a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800aa8c:	697b      	ldr	r3, [r7, #20]
}
 800aa8e:	4618      	mov	r0, r3
 800aa90:	3718      	adds	r7, #24
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}

0800aa96 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800aa96:	b580      	push	{r7, lr}
 800aa98:	b08a      	sub	sp, #40	@ 0x28
 800aa9a:	af02      	add	r7, sp, #8
 800aa9c:	60f8      	str	r0, [r7, #12]
 800aa9e:	60b9      	str	r1, [r7, #8]
 800aaa0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aaa6:	f3ef 8305 	mrs	r3, IPSR
 800aaaa:	613b      	str	r3, [r7, #16]
  return(result);
 800aaac:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d175      	bne.n	800ab9e <osSemaphoreNew+0x108>
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d072      	beq.n	800ab9e <osSemaphoreNew+0x108>
 800aab8:	68ba      	ldr	r2, [r7, #8]
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	429a      	cmp	r2, r3
 800aabe:	d86e      	bhi.n	800ab9e <osSemaphoreNew+0x108>
    mem = -1;
 800aac0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aac4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d015      	beq.n	800aaf8 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	689b      	ldr	r3, [r3, #8]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d006      	beq.n	800aae2 <osSemaphoreNew+0x4c>
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	68db      	ldr	r3, [r3, #12]
 800aad8:	2b4f      	cmp	r3, #79	@ 0x4f
 800aada:	d902      	bls.n	800aae2 <osSemaphoreNew+0x4c>
        mem = 1;
 800aadc:	2301      	movs	r3, #1
 800aade:	61bb      	str	r3, [r7, #24]
 800aae0:	e00c      	b.n	800aafc <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	689b      	ldr	r3, [r3, #8]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d108      	bne.n	800aafc <osSemaphoreNew+0x66>
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	68db      	ldr	r3, [r3, #12]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d104      	bne.n	800aafc <osSemaphoreNew+0x66>
          mem = 0;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	61bb      	str	r3, [r7, #24]
 800aaf6:	e001      	b.n	800aafc <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800aaf8:	2300      	movs	r3, #0
 800aafa:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800aafc:	69bb      	ldr	r3, [r7, #24]
 800aafe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ab02:	d04c      	beq.n	800ab9e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	2b01      	cmp	r3, #1
 800ab08:	d128      	bne.n	800ab5c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800ab0a:	69bb      	ldr	r3, [r7, #24]
 800ab0c:	2b01      	cmp	r3, #1
 800ab0e:	d10a      	bne.n	800ab26 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	689b      	ldr	r3, [r3, #8]
 800ab14:	2203      	movs	r2, #3
 800ab16:	9200      	str	r2, [sp, #0]
 800ab18:	2200      	movs	r2, #0
 800ab1a:	2100      	movs	r1, #0
 800ab1c:	2001      	movs	r0, #1
 800ab1e:	f000 fb5d 	bl	800b1dc <xQueueGenericCreateStatic>
 800ab22:	61f8      	str	r0, [r7, #28]
 800ab24:	e005      	b.n	800ab32 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800ab26:	2203      	movs	r2, #3
 800ab28:	2100      	movs	r1, #0
 800ab2a:	2001      	movs	r0, #1
 800ab2c:	f000 fbd3 	bl	800b2d6 <xQueueGenericCreate>
 800ab30:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800ab32:	69fb      	ldr	r3, [r7, #28]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d022      	beq.n	800ab7e <osSemaphoreNew+0xe8>
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d01f      	beq.n	800ab7e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ab3e:	2300      	movs	r3, #0
 800ab40:	2200      	movs	r2, #0
 800ab42:	2100      	movs	r1, #0
 800ab44:	69f8      	ldr	r0, [r7, #28]
 800ab46:	f000 fc93 	bl	800b470 <xQueueGenericSend>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	2b01      	cmp	r3, #1
 800ab4e:	d016      	beq.n	800ab7e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800ab50:	69f8      	ldr	r0, [r7, #28]
 800ab52:	f001 f931 	bl	800bdb8 <vQueueDelete>
            hSemaphore = NULL;
 800ab56:	2300      	movs	r3, #0
 800ab58:	61fb      	str	r3, [r7, #28]
 800ab5a:	e010      	b.n	800ab7e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800ab5c:	69bb      	ldr	r3, [r7, #24]
 800ab5e:	2b01      	cmp	r3, #1
 800ab60:	d108      	bne.n	800ab74 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	689b      	ldr	r3, [r3, #8]
 800ab66:	461a      	mov	r2, r3
 800ab68:	68b9      	ldr	r1, [r7, #8]
 800ab6a:	68f8      	ldr	r0, [r7, #12]
 800ab6c:	f000 fc11 	bl	800b392 <xQueueCreateCountingSemaphoreStatic>
 800ab70:	61f8      	str	r0, [r7, #28]
 800ab72:	e004      	b.n	800ab7e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800ab74:	68b9      	ldr	r1, [r7, #8]
 800ab76:	68f8      	ldr	r0, [r7, #12]
 800ab78:	f000 fc44 	bl	800b404 <xQueueCreateCountingSemaphore>
 800ab7c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800ab7e:	69fb      	ldr	r3, [r7, #28]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d00c      	beq.n	800ab9e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d003      	beq.n	800ab92 <osSemaphoreNew+0xfc>
          name = attr->name;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	617b      	str	r3, [r7, #20]
 800ab90:	e001      	b.n	800ab96 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800ab92:	2300      	movs	r3, #0
 800ab94:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800ab96:	6979      	ldr	r1, [r7, #20]
 800ab98:	69f8      	ldr	r0, [r7, #28]
 800ab9a:	f001 fa59 	bl	800c050 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800ab9e:	69fb      	ldr	r3, [r7, #28]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3720      	adds	r7, #32
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}

0800aba8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b086      	sub	sp, #24
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
 800abb0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800abb6:	2300      	movs	r3, #0
 800abb8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800abba:	693b      	ldr	r3, [r7, #16]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d103      	bne.n	800abc8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800abc0:	f06f 0303 	mvn.w	r3, #3
 800abc4:	617b      	str	r3, [r7, #20]
 800abc6:	e039      	b.n	800ac3c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800abc8:	f3ef 8305 	mrs	r3, IPSR
 800abcc:	60fb      	str	r3, [r7, #12]
  return(result);
 800abce:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d022      	beq.n	800ac1a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d003      	beq.n	800abe2 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800abda:	f06f 0303 	mvn.w	r3, #3
 800abde:	617b      	str	r3, [r7, #20]
 800abe0:	e02c      	b.n	800ac3c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800abe2:	2300      	movs	r3, #0
 800abe4:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800abe6:	f107 0308 	add.w	r3, r7, #8
 800abea:	461a      	mov	r2, r3
 800abec:	2100      	movs	r1, #0
 800abee:	6938      	ldr	r0, [r7, #16]
 800abf0:	f001 f860 	bl	800bcb4 <xQueueReceiveFromISR>
 800abf4:	4603      	mov	r3, r0
 800abf6:	2b01      	cmp	r3, #1
 800abf8:	d003      	beq.n	800ac02 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800abfa:	f06f 0302 	mvn.w	r3, #2
 800abfe:	617b      	str	r3, [r7, #20]
 800ac00:	e01c      	b.n	800ac3c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d019      	beq.n	800ac3c <osSemaphoreAcquire+0x94>
 800ac08:	4b0f      	ldr	r3, [pc, #60]	@ (800ac48 <osSemaphoreAcquire+0xa0>)
 800ac0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac0e:	601a      	str	r2, [r3, #0]
 800ac10:	f3bf 8f4f 	dsb	sy
 800ac14:	f3bf 8f6f 	isb	sy
 800ac18:	e010      	b.n	800ac3c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800ac1a:	6839      	ldr	r1, [r7, #0]
 800ac1c:	6938      	ldr	r0, [r7, #16]
 800ac1e:	f000 ff39 	bl	800ba94 <xQueueSemaphoreTake>
 800ac22:	4603      	mov	r3, r0
 800ac24:	2b01      	cmp	r3, #1
 800ac26:	d009      	beq.n	800ac3c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d003      	beq.n	800ac36 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800ac2e:	f06f 0301 	mvn.w	r3, #1
 800ac32:	617b      	str	r3, [r7, #20]
 800ac34:	e002      	b.n	800ac3c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800ac36:	f06f 0302 	mvn.w	r3, #2
 800ac3a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800ac3c:	697b      	ldr	r3, [r7, #20]
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	3718      	adds	r7, #24
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}
 800ac46:	bf00      	nop
 800ac48:	e000ed04 	.word	0xe000ed04

0800ac4c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b086      	sub	sp, #24
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ac58:	2300      	movs	r3, #0
 800ac5a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800ac5c:	693b      	ldr	r3, [r7, #16]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d103      	bne.n	800ac6a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800ac62:	f06f 0303 	mvn.w	r3, #3
 800ac66:	617b      	str	r3, [r7, #20]
 800ac68:	e02c      	b.n	800acc4 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac6a:	f3ef 8305 	mrs	r3, IPSR
 800ac6e:	60fb      	str	r3, [r7, #12]
  return(result);
 800ac70:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d01a      	beq.n	800acac <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800ac76:	2300      	movs	r3, #0
 800ac78:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ac7a:	f107 0308 	add.w	r3, r7, #8
 800ac7e:	4619      	mov	r1, r3
 800ac80:	6938      	ldr	r0, [r7, #16]
 800ac82:	f000 fd95 	bl	800b7b0 <xQueueGiveFromISR>
 800ac86:	4603      	mov	r3, r0
 800ac88:	2b01      	cmp	r3, #1
 800ac8a:	d003      	beq.n	800ac94 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800ac8c:	f06f 0302 	mvn.w	r3, #2
 800ac90:	617b      	str	r3, [r7, #20]
 800ac92:	e017      	b.n	800acc4 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800ac94:	68bb      	ldr	r3, [r7, #8]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d014      	beq.n	800acc4 <osSemaphoreRelease+0x78>
 800ac9a:	4b0d      	ldr	r3, [pc, #52]	@ (800acd0 <osSemaphoreRelease+0x84>)
 800ac9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aca0:	601a      	str	r2, [r3, #0]
 800aca2:	f3bf 8f4f 	dsb	sy
 800aca6:	f3bf 8f6f 	isb	sy
 800acaa:	e00b      	b.n	800acc4 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800acac:	2300      	movs	r3, #0
 800acae:	2200      	movs	r2, #0
 800acb0:	2100      	movs	r1, #0
 800acb2:	6938      	ldr	r0, [r7, #16]
 800acb4:	f000 fbdc 	bl	800b470 <xQueueGenericSend>
 800acb8:	4603      	mov	r3, r0
 800acba:	2b01      	cmp	r3, #1
 800acbc:	d002      	beq.n	800acc4 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800acbe:	f06f 0302 	mvn.w	r3, #2
 800acc2:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800acc4:	697b      	ldr	r3, [r7, #20]
}
 800acc6:	4618      	mov	r0, r3
 800acc8:	3718      	adds	r7, #24
 800acca:	46bd      	mov	sp, r7
 800accc:	bd80      	pop	{r7, pc}
 800acce:	bf00      	nop
 800acd0:	e000ed04 	.word	0xe000ed04

0800acd4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b08a      	sub	sp, #40	@ 0x28
 800acd8:	af02      	add	r7, sp, #8
 800acda:	60f8      	str	r0, [r7, #12]
 800acdc:	60b9      	str	r1, [r7, #8]
 800acde:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800ace0:	2300      	movs	r3, #0
 800ace2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ace4:	f3ef 8305 	mrs	r3, IPSR
 800ace8:	613b      	str	r3, [r7, #16]
  return(result);
 800acea:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800acec:	2b00      	cmp	r3, #0
 800acee:	d15f      	bne.n	800adb0 <osMessageQueueNew+0xdc>
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d05c      	beq.n	800adb0 <osMessageQueueNew+0xdc>
 800acf6:	68bb      	ldr	r3, [r7, #8]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d059      	beq.n	800adb0 <osMessageQueueNew+0xdc>
    mem = -1;
 800acfc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ad00:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d029      	beq.n	800ad5c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	689b      	ldr	r3, [r3, #8]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d012      	beq.n	800ad36 <osMessageQueueNew+0x62>
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	68db      	ldr	r3, [r3, #12]
 800ad14:	2b4f      	cmp	r3, #79	@ 0x4f
 800ad16:	d90e      	bls.n	800ad36 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d00a      	beq.n	800ad36 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	695a      	ldr	r2, [r3, #20]
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	68b9      	ldr	r1, [r7, #8]
 800ad28:	fb01 f303 	mul.w	r3, r1, r3
 800ad2c:	429a      	cmp	r2, r3
 800ad2e:	d302      	bcc.n	800ad36 <osMessageQueueNew+0x62>
        mem = 1;
 800ad30:	2301      	movs	r3, #1
 800ad32:	61bb      	str	r3, [r7, #24]
 800ad34:	e014      	b.n	800ad60 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	689b      	ldr	r3, [r3, #8]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d110      	bne.n	800ad60 <osMessageQueueNew+0x8c>
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	68db      	ldr	r3, [r3, #12]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d10c      	bne.n	800ad60 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d108      	bne.n	800ad60 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	695b      	ldr	r3, [r3, #20]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d104      	bne.n	800ad60 <osMessageQueueNew+0x8c>
          mem = 0;
 800ad56:	2300      	movs	r3, #0
 800ad58:	61bb      	str	r3, [r7, #24]
 800ad5a:	e001      	b.n	800ad60 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ad60:	69bb      	ldr	r3, [r7, #24]
 800ad62:	2b01      	cmp	r3, #1
 800ad64:	d10b      	bne.n	800ad7e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	691a      	ldr	r2, [r3, #16]
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	2100      	movs	r1, #0
 800ad70:	9100      	str	r1, [sp, #0]
 800ad72:	68b9      	ldr	r1, [r7, #8]
 800ad74:	68f8      	ldr	r0, [r7, #12]
 800ad76:	f000 fa31 	bl	800b1dc <xQueueGenericCreateStatic>
 800ad7a:	61f8      	str	r0, [r7, #28]
 800ad7c:	e008      	b.n	800ad90 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800ad7e:	69bb      	ldr	r3, [r7, #24]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d105      	bne.n	800ad90 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800ad84:	2200      	movs	r2, #0
 800ad86:	68b9      	ldr	r1, [r7, #8]
 800ad88:	68f8      	ldr	r0, [r7, #12]
 800ad8a:	f000 faa4 	bl	800b2d6 <xQueueGenericCreate>
 800ad8e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800ad90:	69fb      	ldr	r3, [r7, #28]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d00c      	beq.n	800adb0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d003      	beq.n	800ada4 <osMessageQueueNew+0xd0>
        name = attr->name;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	617b      	str	r3, [r7, #20]
 800ada2:	e001      	b.n	800ada8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800ada4:	2300      	movs	r3, #0
 800ada6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800ada8:	6979      	ldr	r1, [r7, #20]
 800adaa:	69f8      	ldr	r0, [r7, #28]
 800adac:	f001 f950 	bl	800c050 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800adb0:	69fb      	ldr	r3, [r7, #28]
}
 800adb2:	4618      	mov	r0, r3
 800adb4:	3720      	adds	r7, #32
 800adb6:	46bd      	mov	sp, r7
 800adb8:	bd80      	pop	{r7, pc}
	...

0800adbc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b088      	sub	sp, #32
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	60f8      	str	r0, [r7, #12]
 800adc4:	60b9      	str	r1, [r7, #8]
 800adc6:	603b      	str	r3, [r7, #0]
 800adc8:	4613      	mov	r3, r2
 800adca:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800add0:	2300      	movs	r3, #0
 800add2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800add4:	f3ef 8305 	mrs	r3, IPSR
 800add8:	617b      	str	r3, [r7, #20]
  return(result);
 800adda:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800addc:	2b00      	cmp	r3, #0
 800adde:	d028      	beq.n	800ae32 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ade0:	69bb      	ldr	r3, [r7, #24]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d005      	beq.n	800adf2 <osMessageQueuePut+0x36>
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d002      	beq.n	800adf2 <osMessageQueuePut+0x36>
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d003      	beq.n	800adfa <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800adf2:	f06f 0303 	mvn.w	r3, #3
 800adf6:	61fb      	str	r3, [r7, #28]
 800adf8:	e038      	b.n	800ae6c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800adfa:	2300      	movs	r3, #0
 800adfc:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800adfe:	f107 0210 	add.w	r2, r7, #16
 800ae02:	2300      	movs	r3, #0
 800ae04:	68b9      	ldr	r1, [r7, #8]
 800ae06:	69b8      	ldr	r0, [r7, #24]
 800ae08:	f000 fc34 	bl	800b674 <xQueueGenericSendFromISR>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	2b01      	cmp	r3, #1
 800ae10:	d003      	beq.n	800ae1a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800ae12:	f06f 0302 	mvn.w	r3, #2
 800ae16:	61fb      	str	r3, [r7, #28]
 800ae18:	e028      	b.n	800ae6c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d025      	beq.n	800ae6c <osMessageQueuePut+0xb0>
 800ae20:	4b15      	ldr	r3, [pc, #84]	@ (800ae78 <osMessageQueuePut+0xbc>)
 800ae22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae26:	601a      	str	r2, [r3, #0]
 800ae28:	f3bf 8f4f 	dsb	sy
 800ae2c:	f3bf 8f6f 	isb	sy
 800ae30:	e01c      	b.n	800ae6c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ae32:	69bb      	ldr	r3, [r7, #24]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d002      	beq.n	800ae3e <osMessageQueuePut+0x82>
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d103      	bne.n	800ae46 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800ae3e:	f06f 0303 	mvn.w	r3, #3
 800ae42:	61fb      	str	r3, [r7, #28]
 800ae44:	e012      	b.n	800ae6c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ae46:	2300      	movs	r3, #0
 800ae48:	683a      	ldr	r2, [r7, #0]
 800ae4a:	68b9      	ldr	r1, [r7, #8]
 800ae4c:	69b8      	ldr	r0, [r7, #24]
 800ae4e:	f000 fb0f 	bl	800b470 <xQueueGenericSend>
 800ae52:	4603      	mov	r3, r0
 800ae54:	2b01      	cmp	r3, #1
 800ae56:	d009      	beq.n	800ae6c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d003      	beq.n	800ae66 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800ae5e:	f06f 0301 	mvn.w	r3, #1
 800ae62:	61fb      	str	r3, [r7, #28]
 800ae64:	e002      	b.n	800ae6c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800ae66:	f06f 0302 	mvn.w	r3, #2
 800ae6a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ae6c:	69fb      	ldr	r3, [r7, #28]
}
 800ae6e:	4618      	mov	r0, r3
 800ae70:	3720      	adds	r7, #32
 800ae72:	46bd      	mov	sp, r7
 800ae74:	bd80      	pop	{r7, pc}
 800ae76:	bf00      	nop
 800ae78:	e000ed04 	.word	0xe000ed04

0800ae7c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b088      	sub	sp, #32
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	60f8      	str	r0, [r7, #12]
 800ae84:	60b9      	str	r1, [r7, #8]
 800ae86:	607a      	str	r2, [r7, #4]
 800ae88:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ae8e:	2300      	movs	r3, #0
 800ae90:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae92:	f3ef 8305 	mrs	r3, IPSR
 800ae96:	617b      	str	r3, [r7, #20]
  return(result);
 800ae98:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d028      	beq.n	800aef0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ae9e:	69bb      	ldr	r3, [r7, #24]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d005      	beq.n	800aeb0 <osMessageQueueGet+0x34>
 800aea4:	68bb      	ldr	r3, [r7, #8]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d002      	beq.n	800aeb0 <osMessageQueueGet+0x34>
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d003      	beq.n	800aeb8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800aeb0:	f06f 0303 	mvn.w	r3, #3
 800aeb4:	61fb      	str	r3, [r7, #28]
 800aeb6:	e037      	b.n	800af28 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800aeb8:	2300      	movs	r3, #0
 800aeba:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800aebc:	f107 0310 	add.w	r3, r7, #16
 800aec0:	461a      	mov	r2, r3
 800aec2:	68b9      	ldr	r1, [r7, #8]
 800aec4:	69b8      	ldr	r0, [r7, #24]
 800aec6:	f000 fef5 	bl	800bcb4 <xQueueReceiveFromISR>
 800aeca:	4603      	mov	r3, r0
 800aecc:	2b01      	cmp	r3, #1
 800aece:	d003      	beq.n	800aed8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800aed0:	f06f 0302 	mvn.w	r3, #2
 800aed4:	61fb      	str	r3, [r7, #28]
 800aed6:	e027      	b.n	800af28 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d024      	beq.n	800af28 <osMessageQueueGet+0xac>
 800aede:	4b15      	ldr	r3, [pc, #84]	@ (800af34 <osMessageQueueGet+0xb8>)
 800aee0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aee4:	601a      	str	r2, [r3, #0]
 800aee6:	f3bf 8f4f 	dsb	sy
 800aeea:	f3bf 8f6f 	isb	sy
 800aeee:	e01b      	b.n	800af28 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800aef0:	69bb      	ldr	r3, [r7, #24]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d002      	beq.n	800aefc <osMessageQueueGet+0x80>
 800aef6:	68bb      	ldr	r3, [r7, #8]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d103      	bne.n	800af04 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800aefc:	f06f 0303 	mvn.w	r3, #3
 800af00:	61fb      	str	r3, [r7, #28]
 800af02:	e011      	b.n	800af28 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800af04:	683a      	ldr	r2, [r7, #0]
 800af06:	68b9      	ldr	r1, [r7, #8]
 800af08:	69b8      	ldr	r0, [r7, #24]
 800af0a:	f000 fce1 	bl	800b8d0 <xQueueReceive>
 800af0e:	4603      	mov	r3, r0
 800af10:	2b01      	cmp	r3, #1
 800af12:	d009      	beq.n	800af28 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d003      	beq.n	800af22 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800af1a:	f06f 0301 	mvn.w	r3, #1
 800af1e:	61fb      	str	r3, [r7, #28]
 800af20:	e002      	b.n	800af28 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800af22:	f06f 0302 	mvn.w	r3, #2
 800af26:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800af28:	69fb      	ldr	r3, [r7, #28]
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3720      	adds	r7, #32
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}
 800af32:	bf00      	nop
 800af34:	e000ed04 	.word	0xe000ed04

0800af38 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800af38:	b480      	push	{r7}
 800af3a:	b085      	sub	sp, #20
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	60f8      	str	r0, [r7, #12]
 800af40:	60b9      	str	r1, [r7, #8]
 800af42:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	4a07      	ldr	r2, [pc, #28]	@ (800af64 <vApplicationGetIdleTaskMemory+0x2c>)
 800af48:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	4a06      	ldr	r2, [pc, #24]	@ (800af68 <vApplicationGetIdleTaskMemory+0x30>)
 800af4e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2280      	movs	r2, #128	@ 0x80
 800af54:	601a      	str	r2, [r3, #0]
}
 800af56:	bf00      	nop
 800af58:	3714      	adds	r7, #20
 800af5a:	46bd      	mov	sp, r7
 800af5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af60:	4770      	bx	lr
 800af62:	bf00      	nop
 800af64:	20001a6c 	.word	0x20001a6c
 800af68:	20001ac8 	.word	0x20001ac8

0800af6c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800af6c:	b480      	push	{r7}
 800af6e:	b085      	sub	sp, #20
 800af70:	af00      	add	r7, sp, #0
 800af72:	60f8      	str	r0, [r7, #12]
 800af74:	60b9      	str	r1, [r7, #8]
 800af76:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	4a07      	ldr	r2, [pc, #28]	@ (800af98 <vApplicationGetTimerTaskMemory+0x2c>)
 800af7c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	4a06      	ldr	r2, [pc, #24]	@ (800af9c <vApplicationGetTimerTaskMemory+0x30>)
 800af82:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800af8a:	601a      	str	r2, [r3, #0]
}
 800af8c:	bf00      	nop
 800af8e:	3714      	adds	r7, #20
 800af90:	46bd      	mov	sp, r7
 800af92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af96:	4770      	bx	lr
 800af98:	20001cc8 	.word	0x20001cc8
 800af9c:	20001d24 	.word	0x20001d24

0800afa0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800afa0:	b480      	push	{r7}
 800afa2:	b083      	sub	sp, #12
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f103 0208 	add.w	r2, r3, #8
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800afb8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	f103 0208 	add.w	r2, r3, #8
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f103 0208 	add.w	r2, r3, #8
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2200      	movs	r2, #0
 800afd2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800afd4:	bf00      	nop
 800afd6:	370c      	adds	r7, #12
 800afd8:	46bd      	mov	sp, r7
 800afda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afde:	4770      	bx	lr

0800afe0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800afe0:	b480      	push	{r7}
 800afe2:	b083      	sub	sp, #12
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2200      	movs	r2, #0
 800afec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800afee:	bf00      	nop
 800aff0:	370c      	adds	r7, #12
 800aff2:	46bd      	mov	sp, r7
 800aff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff8:	4770      	bx	lr

0800affa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800affa:	b480      	push	{r7}
 800affc:	b085      	sub	sp, #20
 800affe:	af00      	add	r7, sp, #0
 800b000:	6078      	str	r0, [r7, #4]
 800b002:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	685b      	ldr	r3, [r3, #4]
 800b008:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	68fa      	ldr	r2, [r7, #12]
 800b00e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	689a      	ldr	r2, [r3, #8]
 800b014:	683b      	ldr	r3, [r7, #0]
 800b016:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	689b      	ldr	r3, [r3, #8]
 800b01c:	683a      	ldr	r2, [r7, #0]
 800b01e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	683a      	ldr	r2, [r7, #0]
 800b024:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	687a      	ldr	r2, [r7, #4]
 800b02a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	1c5a      	adds	r2, r3, #1
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	601a      	str	r2, [r3, #0]
}
 800b036:	bf00      	nop
 800b038:	3714      	adds	r7, #20
 800b03a:	46bd      	mov	sp, r7
 800b03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b040:	4770      	bx	lr

0800b042 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b042:	b480      	push	{r7}
 800b044:	b085      	sub	sp, #20
 800b046:	af00      	add	r7, sp, #0
 800b048:	6078      	str	r0, [r7, #4]
 800b04a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b058:	d103      	bne.n	800b062 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	691b      	ldr	r3, [r3, #16]
 800b05e:	60fb      	str	r3, [r7, #12]
 800b060:	e00c      	b.n	800b07c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	3308      	adds	r3, #8
 800b066:	60fb      	str	r3, [r7, #12]
 800b068:	e002      	b.n	800b070 <vListInsert+0x2e>
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	60fb      	str	r3, [r7, #12]
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	685b      	ldr	r3, [r3, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	68ba      	ldr	r2, [r7, #8]
 800b078:	429a      	cmp	r2, r3
 800b07a:	d2f6      	bcs.n	800b06a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	685a      	ldr	r2, [r3, #4]
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	685b      	ldr	r3, [r3, #4]
 800b088:	683a      	ldr	r2, [r7, #0]
 800b08a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	68fa      	ldr	r2, [r7, #12]
 800b090:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	683a      	ldr	r2, [r7, #0]
 800b096:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	687a      	ldr	r2, [r7, #4]
 800b09c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	1c5a      	adds	r2, r3, #1
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	601a      	str	r2, [r3, #0]
}
 800b0a8:	bf00      	nop
 800b0aa:	3714      	adds	r7, #20
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b2:	4770      	bx	lr

0800b0b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	b085      	sub	sp, #20
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	691b      	ldr	r3, [r3, #16]
 800b0c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	685b      	ldr	r3, [r3, #4]
 800b0c6:	687a      	ldr	r2, [r7, #4]
 800b0c8:	6892      	ldr	r2, [r2, #8]
 800b0ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	689b      	ldr	r3, [r3, #8]
 800b0d0:	687a      	ldr	r2, [r7, #4]
 800b0d2:	6852      	ldr	r2, [r2, #4]
 800b0d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	685b      	ldr	r3, [r3, #4]
 800b0da:	687a      	ldr	r2, [r7, #4]
 800b0dc:	429a      	cmp	r2, r3
 800b0de:	d103      	bne.n	800b0e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	689a      	ldr	r2, [r3, #8]
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	1e5a      	subs	r2, r3, #1
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	681b      	ldr	r3, [r3, #0]
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	3714      	adds	r7, #20
 800b100:	46bd      	mov	sp, r7
 800b102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b106:	4770      	bx	lr

0800b108 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b084      	sub	sp, #16
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
 800b110:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d10b      	bne.n	800b134 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b11c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b120:	f383 8811 	msr	BASEPRI, r3
 800b124:	f3bf 8f6f 	isb	sy
 800b128:	f3bf 8f4f 	dsb	sy
 800b12c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b12e:	bf00      	nop
 800b130:	bf00      	nop
 800b132:	e7fd      	b.n	800b130 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b134:	f002 fd98 	bl	800dc68 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681a      	ldr	r2, [r3, #0]
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b140:	68f9      	ldr	r1, [r7, #12]
 800b142:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b144:	fb01 f303 	mul.w	r3, r1, r3
 800b148:	441a      	add	r2, r3
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	2200      	movs	r2, #0
 800b152:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	681a      	ldr	r2, [r3, #0]
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	681a      	ldr	r2, [r3, #0]
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b164:	3b01      	subs	r3, #1
 800b166:	68f9      	ldr	r1, [r7, #12]
 800b168:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b16a:	fb01 f303 	mul.w	r3, r1, r3
 800b16e:	441a      	add	r2, r3
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	22ff      	movs	r2, #255	@ 0xff
 800b178:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	22ff      	movs	r2, #255	@ 0xff
 800b180:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d114      	bne.n	800b1b4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	691b      	ldr	r3, [r3, #16]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d01a      	beq.n	800b1c8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	3310      	adds	r3, #16
 800b196:	4618      	mov	r0, r3
 800b198:	f001 fc4c 	bl	800ca34 <xTaskRemoveFromEventList>
 800b19c:	4603      	mov	r3, r0
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d012      	beq.n	800b1c8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b1a2:	4b0d      	ldr	r3, [pc, #52]	@ (800b1d8 <xQueueGenericReset+0xd0>)
 800b1a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b1a8:	601a      	str	r2, [r3, #0]
 800b1aa:	f3bf 8f4f 	dsb	sy
 800b1ae:	f3bf 8f6f 	isb	sy
 800b1b2:	e009      	b.n	800b1c8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	3310      	adds	r3, #16
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	f7ff fef1 	bl	800afa0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	3324      	adds	r3, #36	@ 0x24
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	f7ff feec 	bl	800afa0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b1c8:	f002 fd80 	bl	800dccc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b1cc:	2301      	movs	r3, #1
}
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	3710      	adds	r7, #16
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	bd80      	pop	{r7, pc}
 800b1d6:	bf00      	nop
 800b1d8:	e000ed04 	.word	0xe000ed04

0800b1dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b08e      	sub	sp, #56	@ 0x38
 800b1e0:	af02      	add	r7, sp, #8
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	60b9      	str	r1, [r7, #8]
 800b1e6:	607a      	str	r2, [r7, #4]
 800b1e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d10b      	bne.n	800b208 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800b1f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1f4:	f383 8811 	msr	BASEPRI, r3
 800b1f8:	f3bf 8f6f 	isb	sy
 800b1fc:	f3bf 8f4f 	dsb	sy
 800b200:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b202:	bf00      	nop
 800b204:	bf00      	nop
 800b206:	e7fd      	b.n	800b204 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d10b      	bne.n	800b226 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800b20e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b212:	f383 8811 	msr	BASEPRI, r3
 800b216:	f3bf 8f6f 	isb	sy
 800b21a:	f3bf 8f4f 	dsb	sy
 800b21e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b220:	bf00      	nop
 800b222:	bf00      	nop
 800b224:	e7fd      	b.n	800b222 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d002      	beq.n	800b232 <xQueueGenericCreateStatic+0x56>
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d001      	beq.n	800b236 <xQueueGenericCreateStatic+0x5a>
 800b232:	2301      	movs	r3, #1
 800b234:	e000      	b.n	800b238 <xQueueGenericCreateStatic+0x5c>
 800b236:	2300      	movs	r3, #0
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d10b      	bne.n	800b254 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800b23c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b240:	f383 8811 	msr	BASEPRI, r3
 800b244:	f3bf 8f6f 	isb	sy
 800b248:	f3bf 8f4f 	dsb	sy
 800b24c:	623b      	str	r3, [r7, #32]
}
 800b24e:	bf00      	nop
 800b250:	bf00      	nop
 800b252:	e7fd      	b.n	800b250 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d102      	bne.n	800b260 <xQueueGenericCreateStatic+0x84>
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d101      	bne.n	800b264 <xQueueGenericCreateStatic+0x88>
 800b260:	2301      	movs	r3, #1
 800b262:	e000      	b.n	800b266 <xQueueGenericCreateStatic+0x8a>
 800b264:	2300      	movs	r3, #0
 800b266:	2b00      	cmp	r3, #0
 800b268:	d10b      	bne.n	800b282 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b26a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b26e:	f383 8811 	msr	BASEPRI, r3
 800b272:	f3bf 8f6f 	isb	sy
 800b276:	f3bf 8f4f 	dsb	sy
 800b27a:	61fb      	str	r3, [r7, #28]
}
 800b27c:	bf00      	nop
 800b27e:	bf00      	nop
 800b280:	e7fd      	b.n	800b27e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b282:	2350      	movs	r3, #80	@ 0x50
 800b284:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b286:	697b      	ldr	r3, [r7, #20]
 800b288:	2b50      	cmp	r3, #80	@ 0x50
 800b28a:	d00b      	beq.n	800b2a4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b28c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b290:	f383 8811 	msr	BASEPRI, r3
 800b294:	f3bf 8f6f 	isb	sy
 800b298:	f3bf 8f4f 	dsb	sy
 800b29c:	61bb      	str	r3, [r7, #24]
}
 800b29e:	bf00      	nop
 800b2a0:	bf00      	nop
 800b2a2:	e7fd      	b.n	800b2a0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b2a4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b2aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d00d      	beq.n	800b2cc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b2b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2b2:	2201      	movs	r2, #1
 800b2b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b2b8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b2bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2be:	9300      	str	r3, [sp, #0]
 800b2c0:	4613      	mov	r3, r2
 800b2c2:	687a      	ldr	r2, [r7, #4]
 800b2c4:	68b9      	ldr	r1, [r7, #8]
 800b2c6:	68f8      	ldr	r0, [r7, #12]
 800b2c8:	f000 f840 	bl	800b34c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b2cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3730      	adds	r7, #48	@ 0x30
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b08a      	sub	sp, #40	@ 0x28
 800b2da:	af02      	add	r7, sp, #8
 800b2dc:	60f8      	str	r0, [r7, #12]
 800b2de:	60b9      	str	r1, [r7, #8]
 800b2e0:	4613      	mov	r3, r2
 800b2e2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d10b      	bne.n	800b302 <xQueueGenericCreate+0x2c>
	__asm volatile
 800b2ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2ee:	f383 8811 	msr	BASEPRI, r3
 800b2f2:	f3bf 8f6f 	isb	sy
 800b2f6:	f3bf 8f4f 	dsb	sy
 800b2fa:	613b      	str	r3, [r7, #16]
}
 800b2fc:	bf00      	nop
 800b2fe:	bf00      	nop
 800b300:	e7fd      	b.n	800b2fe <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	68ba      	ldr	r2, [r7, #8]
 800b306:	fb02 f303 	mul.w	r3, r2, r3
 800b30a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b30c:	69fb      	ldr	r3, [r7, #28]
 800b30e:	3350      	adds	r3, #80	@ 0x50
 800b310:	4618      	mov	r0, r3
 800b312:	f002 fdcb 	bl	800deac <pvPortMalloc>
 800b316:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b318:	69bb      	ldr	r3, [r7, #24]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d011      	beq.n	800b342 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b31e:	69bb      	ldr	r3, [r7, #24]
 800b320:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	3350      	adds	r3, #80	@ 0x50
 800b326:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b328:	69bb      	ldr	r3, [r7, #24]
 800b32a:	2200      	movs	r2, #0
 800b32c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b330:	79fa      	ldrb	r2, [r7, #7]
 800b332:	69bb      	ldr	r3, [r7, #24]
 800b334:	9300      	str	r3, [sp, #0]
 800b336:	4613      	mov	r3, r2
 800b338:	697a      	ldr	r2, [r7, #20]
 800b33a:	68b9      	ldr	r1, [r7, #8]
 800b33c:	68f8      	ldr	r0, [r7, #12]
 800b33e:	f000 f805 	bl	800b34c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b342:	69bb      	ldr	r3, [r7, #24]
	}
 800b344:	4618      	mov	r0, r3
 800b346:	3720      	adds	r7, #32
 800b348:	46bd      	mov	sp, r7
 800b34a:	bd80      	pop	{r7, pc}

0800b34c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b084      	sub	sp, #16
 800b350:	af00      	add	r7, sp, #0
 800b352:	60f8      	str	r0, [r7, #12]
 800b354:	60b9      	str	r1, [r7, #8]
 800b356:	607a      	str	r2, [r7, #4]
 800b358:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b35a:	68bb      	ldr	r3, [r7, #8]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d103      	bne.n	800b368 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b360:	69bb      	ldr	r3, [r7, #24]
 800b362:	69ba      	ldr	r2, [r7, #24]
 800b364:	601a      	str	r2, [r3, #0]
 800b366:	e002      	b.n	800b36e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b368:	69bb      	ldr	r3, [r7, #24]
 800b36a:	687a      	ldr	r2, [r7, #4]
 800b36c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b36e:	69bb      	ldr	r3, [r7, #24]
 800b370:	68fa      	ldr	r2, [r7, #12]
 800b372:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b374:	69bb      	ldr	r3, [r7, #24]
 800b376:	68ba      	ldr	r2, [r7, #8]
 800b378:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b37a:	2101      	movs	r1, #1
 800b37c:	69b8      	ldr	r0, [r7, #24]
 800b37e:	f7ff fec3 	bl	800b108 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b382:	69bb      	ldr	r3, [r7, #24]
 800b384:	78fa      	ldrb	r2, [r7, #3]
 800b386:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b38a:	bf00      	nop
 800b38c:	3710      	adds	r7, #16
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}

0800b392 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800b392:	b580      	push	{r7, lr}
 800b394:	b08a      	sub	sp, #40	@ 0x28
 800b396:	af02      	add	r7, sp, #8
 800b398:	60f8      	str	r0, [r7, #12]
 800b39a:	60b9      	str	r1, [r7, #8]
 800b39c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d10b      	bne.n	800b3bc <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800b3a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3a8:	f383 8811 	msr	BASEPRI, r3
 800b3ac:	f3bf 8f6f 	isb	sy
 800b3b0:	f3bf 8f4f 	dsb	sy
 800b3b4:	61bb      	str	r3, [r7, #24]
}
 800b3b6:	bf00      	nop
 800b3b8:	bf00      	nop
 800b3ba:	e7fd      	b.n	800b3b8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b3bc:	68ba      	ldr	r2, [r7, #8]
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	429a      	cmp	r2, r3
 800b3c2:	d90b      	bls.n	800b3dc <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800b3c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3c8:	f383 8811 	msr	BASEPRI, r3
 800b3cc:	f3bf 8f6f 	isb	sy
 800b3d0:	f3bf 8f4f 	dsb	sy
 800b3d4:	617b      	str	r3, [r7, #20]
}
 800b3d6:	bf00      	nop
 800b3d8:	bf00      	nop
 800b3da:	e7fd      	b.n	800b3d8 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b3dc:	2302      	movs	r3, #2
 800b3de:	9300      	str	r3, [sp, #0]
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	2100      	movs	r1, #0
 800b3e6:	68f8      	ldr	r0, [r7, #12]
 800b3e8:	f7ff fef8 	bl	800b1dc <xQueueGenericCreateStatic>
 800b3ec:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800b3ee:	69fb      	ldr	r3, [r7, #28]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d002      	beq.n	800b3fa <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b3f4:	69fb      	ldr	r3, [r7, #28]
 800b3f6:	68ba      	ldr	r2, [r7, #8]
 800b3f8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b3fa:	69fb      	ldr	r3, [r7, #28]
	}
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	3720      	adds	r7, #32
 800b400:	46bd      	mov	sp, r7
 800b402:	bd80      	pop	{r7, pc}

0800b404 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800b404:	b580      	push	{r7, lr}
 800b406:	b086      	sub	sp, #24
 800b408:	af00      	add	r7, sp, #0
 800b40a:	6078      	str	r0, [r7, #4]
 800b40c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d10b      	bne.n	800b42c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800b414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b418:	f383 8811 	msr	BASEPRI, r3
 800b41c:	f3bf 8f6f 	isb	sy
 800b420:	f3bf 8f4f 	dsb	sy
 800b424:	613b      	str	r3, [r7, #16]
}
 800b426:	bf00      	nop
 800b428:	bf00      	nop
 800b42a:	e7fd      	b.n	800b428 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b42c:	683a      	ldr	r2, [r7, #0]
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	429a      	cmp	r2, r3
 800b432:	d90b      	bls.n	800b44c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800b434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b438:	f383 8811 	msr	BASEPRI, r3
 800b43c:	f3bf 8f6f 	isb	sy
 800b440:	f3bf 8f4f 	dsb	sy
 800b444:	60fb      	str	r3, [r7, #12]
}
 800b446:	bf00      	nop
 800b448:	bf00      	nop
 800b44a:	e7fd      	b.n	800b448 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b44c:	2202      	movs	r2, #2
 800b44e:	2100      	movs	r1, #0
 800b450:	6878      	ldr	r0, [r7, #4]
 800b452:	f7ff ff40 	bl	800b2d6 <xQueueGenericCreate>
 800b456:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800b458:	697b      	ldr	r3, [r7, #20]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d002      	beq.n	800b464 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	683a      	ldr	r2, [r7, #0]
 800b462:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b464:	697b      	ldr	r3, [r7, #20]
	}
 800b466:	4618      	mov	r0, r3
 800b468:	3718      	adds	r7, #24
 800b46a:	46bd      	mov	sp, r7
 800b46c:	bd80      	pop	{r7, pc}
	...

0800b470 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b08e      	sub	sp, #56	@ 0x38
 800b474:	af00      	add	r7, sp, #0
 800b476:	60f8      	str	r0, [r7, #12]
 800b478:	60b9      	str	r1, [r7, #8]
 800b47a:	607a      	str	r2, [r7, #4]
 800b47c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b47e:	2300      	movs	r3, #0
 800b480:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d10b      	bne.n	800b4a4 <xQueueGenericSend+0x34>
	__asm volatile
 800b48c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b490:	f383 8811 	msr	BASEPRI, r3
 800b494:	f3bf 8f6f 	isb	sy
 800b498:	f3bf 8f4f 	dsb	sy
 800b49c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b49e:	bf00      	nop
 800b4a0:	bf00      	nop
 800b4a2:	e7fd      	b.n	800b4a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d103      	bne.n	800b4b2 <xQueueGenericSend+0x42>
 800b4aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d101      	bne.n	800b4b6 <xQueueGenericSend+0x46>
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	e000      	b.n	800b4b8 <xQueueGenericSend+0x48>
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d10b      	bne.n	800b4d4 <xQueueGenericSend+0x64>
	__asm volatile
 800b4bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4c0:	f383 8811 	msr	BASEPRI, r3
 800b4c4:	f3bf 8f6f 	isb	sy
 800b4c8:	f3bf 8f4f 	dsb	sy
 800b4cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b4ce:	bf00      	nop
 800b4d0:	bf00      	nop
 800b4d2:	e7fd      	b.n	800b4d0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	2b02      	cmp	r3, #2
 800b4d8:	d103      	bne.n	800b4e2 <xQueueGenericSend+0x72>
 800b4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b4de:	2b01      	cmp	r3, #1
 800b4e0:	d101      	bne.n	800b4e6 <xQueueGenericSend+0x76>
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	e000      	b.n	800b4e8 <xQueueGenericSend+0x78>
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d10b      	bne.n	800b504 <xQueueGenericSend+0x94>
	__asm volatile
 800b4ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4f0:	f383 8811 	msr	BASEPRI, r3
 800b4f4:	f3bf 8f6f 	isb	sy
 800b4f8:	f3bf 8f4f 	dsb	sy
 800b4fc:	623b      	str	r3, [r7, #32]
}
 800b4fe:	bf00      	nop
 800b500:	bf00      	nop
 800b502:	e7fd      	b.n	800b500 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b504:	f001 fc56 	bl	800cdb4 <xTaskGetSchedulerState>
 800b508:	4603      	mov	r3, r0
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d102      	bne.n	800b514 <xQueueGenericSend+0xa4>
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d101      	bne.n	800b518 <xQueueGenericSend+0xa8>
 800b514:	2301      	movs	r3, #1
 800b516:	e000      	b.n	800b51a <xQueueGenericSend+0xaa>
 800b518:	2300      	movs	r3, #0
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d10b      	bne.n	800b536 <xQueueGenericSend+0xc6>
	__asm volatile
 800b51e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b522:	f383 8811 	msr	BASEPRI, r3
 800b526:	f3bf 8f6f 	isb	sy
 800b52a:	f3bf 8f4f 	dsb	sy
 800b52e:	61fb      	str	r3, [r7, #28]
}
 800b530:	bf00      	nop
 800b532:	bf00      	nop
 800b534:	e7fd      	b.n	800b532 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b536:	f002 fb97 	bl	800dc68 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b53a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b53c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b53e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b542:	429a      	cmp	r2, r3
 800b544:	d302      	bcc.n	800b54c <xQueueGenericSend+0xdc>
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	2b02      	cmp	r3, #2
 800b54a:	d129      	bne.n	800b5a0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b54c:	683a      	ldr	r2, [r7, #0]
 800b54e:	68b9      	ldr	r1, [r7, #8]
 800b550:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b552:	f000 fc6d 	bl	800be30 <prvCopyDataToQueue>
 800b556:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b55a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d010      	beq.n	800b582 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b562:	3324      	adds	r3, #36	@ 0x24
 800b564:	4618      	mov	r0, r3
 800b566:	f001 fa65 	bl	800ca34 <xTaskRemoveFromEventList>
 800b56a:	4603      	mov	r3, r0
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d013      	beq.n	800b598 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b570:	4b3f      	ldr	r3, [pc, #252]	@ (800b670 <xQueueGenericSend+0x200>)
 800b572:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b576:	601a      	str	r2, [r3, #0]
 800b578:	f3bf 8f4f 	dsb	sy
 800b57c:	f3bf 8f6f 	isb	sy
 800b580:	e00a      	b.n	800b598 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b584:	2b00      	cmp	r3, #0
 800b586:	d007      	beq.n	800b598 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b588:	4b39      	ldr	r3, [pc, #228]	@ (800b670 <xQueueGenericSend+0x200>)
 800b58a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b58e:	601a      	str	r2, [r3, #0]
 800b590:	f3bf 8f4f 	dsb	sy
 800b594:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b598:	f002 fb98 	bl	800dccc <vPortExitCritical>
				return pdPASS;
 800b59c:	2301      	movs	r3, #1
 800b59e:	e063      	b.n	800b668 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d103      	bne.n	800b5ae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b5a6:	f002 fb91 	bl	800dccc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	e05c      	b.n	800b668 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b5ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d106      	bne.n	800b5c2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b5b4:	f107 0314 	add.w	r3, r7, #20
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	f001 fa9f 	bl	800cafc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b5be:	2301      	movs	r3, #1
 800b5c0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b5c2:	f002 fb83 	bl	800dccc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b5c6:	f001 f80f 	bl	800c5e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b5ca:	f002 fb4d 	bl	800dc68 <vPortEnterCritical>
 800b5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b5d4:	b25b      	sxtb	r3, r3
 800b5d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b5da:	d103      	bne.n	800b5e4 <xQueueGenericSend+0x174>
 800b5dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5de:	2200      	movs	r2, #0
 800b5e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b5e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b5ea:	b25b      	sxtb	r3, r3
 800b5ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b5f0:	d103      	bne.n	800b5fa <xQueueGenericSend+0x18a>
 800b5f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b5fa:	f002 fb67 	bl	800dccc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b5fe:	1d3a      	adds	r2, r7, #4
 800b600:	f107 0314 	add.w	r3, r7, #20
 800b604:	4611      	mov	r1, r2
 800b606:	4618      	mov	r0, r3
 800b608:	f001 fa8e 	bl	800cb28 <xTaskCheckForTimeOut>
 800b60c:	4603      	mov	r3, r0
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d124      	bne.n	800b65c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b612:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b614:	f000 fd04 	bl	800c020 <prvIsQueueFull>
 800b618:	4603      	mov	r3, r0
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d018      	beq.n	800b650 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b61e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b620:	3310      	adds	r3, #16
 800b622:	687a      	ldr	r2, [r7, #4]
 800b624:	4611      	mov	r1, r2
 800b626:	4618      	mov	r0, r3
 800b628:	f001 f9b2 	bl	800c990 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b62c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b62e:	f000 fc8f 	bl	800bf50 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b632:	f000 ffe7 	bl	800c604 <xTaskResumeAll>
 800b636:	4603      	mov	r3, r0
 800b638:	2b00      	cmp	r3, #0
 800b63a:	f47f af7c 	bne.w	800b536 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b63e:	4b0c      	ldr	r3, [pc, #48]	@ (800b670 <xQueueGenericSend+0x200>)
 800b640:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b644:	601a      	str	r2, [r3, #0]
 800b646:	f3bf 8f4f 	dsb	sy
 800b64a:	f3bf 8f6f 	isb	sy
 800b64e:	e772      	b.n	800b536 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b650:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b652:	f000 fc7d 	bl	800bf50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b656:	f000 ffd5 	bl	800c604 <xTaskResumeAll>
 800b65a:	e76c      	b.n	800b536 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b65c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b65e:	f000 fc77 	bl	800bf50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b662:	f000 ffcf 	bl	800c604 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b666:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b668:	4618      	mov	r0, r3
 800b66a:	3738      	adds	r7, #56	@ 0x38
 800b66c:	46bd      	mov	sp, r7
 800b66e:	bd80      	pop	{r7, pc}
 800b670:	e000ed04 	.word	0xe000ed04

0800b674 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b090      	sub	sp, #64	@ 0x40
 800b678:	af00      	add	r7, sp, #0
 800b67a:	60f8      	str	r0, [r7, #12]
 800b67c:	60b9      	str	r1, [r7, #8]
 800b67e:	607a      	str	r2, [r7, #4]
 800b680:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d10b      	bne.n	800b6a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b68c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b690:	f383 8811 	msr	BASEPRI, r3
 800b694:	f3bf 8f6f 	isb	sy
 800b698:	f3bf 8f4f 	dsb	sy
 800b69c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b69e:	bf00      	nop
 800b6a0:	bf00      	nop
 800b6a2:	e7fd      	b.n	800b6a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b6a4:	68bb      	ldr	r3, [r7, #8]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d103      	bne.n	800b6b2 <xQueueGenericSendFromISR+0x3e>
 800b6aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d101      	bne.n	800b6b6 <xQueueGenericSendFromISR+0x42>
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	e000      	b.n	800b6b8 <xQueueGenericSendFromISR+0x44>
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d10b      	bne.n	800b6d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b6bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6c0:	f383 8811 	msr	BASEPRI, r3
 800b6c4:	f3bf 8f6f 	isb	sy
 800b6c8:	f3bf 8f4f 	dsb	sy
 800b6cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b6ce:	bf00      	nop
 800b6d0:	bf00      	nop
 800b6d2:	e7fd      	b.n	800b6d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	2b02      	cmp	r3, #2
 800b6d8:	d103      	bne.n	800b6e2 <xQueueGenericSendFromISR+0x6e>
 800b6da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6de:	2b01      	cmp	r3, #1
 800b6e0:	d101      	bne.n	800b6e6 <xQueueGenericSendFromISR+0x72>
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	e000      	b.n	800b6e8 <xQueueGenericSendFromISR+0x74>
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d10b      	bne.n	800b704 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b6ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6f0:	f383 8811 	msr	BASEPRI, r3
 800b6f4:	f3bf 8f6f 	isb	sy
 800b6f8:	f3bf 8f4f 	dsb	sy
 800b6fc:	623b      	str	r3, [r7, #32]
}
 800b6fe:	bf00      	nop
 800b700:	bf00      	nop
 800b702:	e7fd      	b.n	800b700 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b704:	f002 fb90 	bl	800de28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b708:	f3ef 8211 	mrs	r2, BASEPRI
 800b70c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b710:	f383 8811 	msr	BASEPRI, r3
 800b714:	f3bf 8f6f 	isb	sy
 800b718:	f3bf 8f4f 	dsb	sy
 800b71c:	61fa      	str	r2, [r7, #28]
 800b71e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b720:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b722:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b726:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b72a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b72c:	429a      	cmp	r2, r3
 800b72e:	d302      	bcc.n	800b736 <xQueueGenericSendFromISR+0xc2>
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	2b02      	cmp	r3, #2
 800b734:	d12f      	bne.n	800b796 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b738:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b73c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b744:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b746:	683a      	ldr	r2, [r7, #0]
 800b748:	68b9      	ldr	r1, [r7, #8]
 800b74a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b74c:	f000 fb70 	bl	800be30 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b750:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b754:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b758:	d112      	bne.n	800b780 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b75a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b75c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d016      	beq.n	800b790 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b764:	3324      	adds	r3, #36	@ 0x24
 800b766:	4618      	mov	r0, r3
 800b768:	f001 f964 	bl	800ca34 <xTaskRemoveFromEventList>
 800b76c:	4603      	mov	r3, r0
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d00e      	beq.n	800b790 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d00b      	beq.n	800b790 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2201      	movs	r2, #1
 800b77c:	601a      	str	r2, [r3, #0]
 800b77e:	e007      	b.n	800b790 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b780:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b784:	3301      	adds	r3, #1
 800b786:	b2db      	uxtb	r3, r3
 800b788:	b25a      	sxtb	r2, r3
 800b78a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b78c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b790:	2301      	movs	r3, #1
 800b792:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b794:	e001      	b.n	800b79a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b796:	2300      	movs	r3, #0
 800b798:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b79a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b79c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b79e:	697b      	ldr	r3, [r7, #20]
 800b7a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b7a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b7a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	3740      	adds	r7, #64	@ 0x40
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	bd80      	pop	{r7, pc}

0800b7b0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b08e      	sub	sp, #56	@ 0x38
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
 800b7b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800b7be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d10b      	bne.n	800b7dc <xQueueGiveFromISR+0x2c>
	__asm volatile
 800b7c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7c8:	f383 8811 	msr	BASEPRI, r3
 800b7cc:	f3bf 8f6f 	isb	sy
 800b7d0:	f3bf 8f4f 	dsb	sy
 800b7d4:	623b      	str	r3, [r7, #32]
}
 800b7d6:	bf00      	nop
 800b7d8:	bf00      	nop
 800b7da:	e7fd      	b.n	800b7d8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b7dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d00b      	beq.n	800b7fc <xQueueGiveFromISR+0x4c>
	__asm volatile
 800b7e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7e8:	f383 8811 	msr	BASEPRI, r3
 800b7ec:	f3bf 8f6f 	isb	sy
 800b7f0:	f3bf 8f4f 	dsb	sy
 800b7f4:	61fb      	str	r3, [r7, #28]
}
 800b7f6:	bf00      	nop
 800b7f8:	bf00      	nop
 800b7fa:	e7fd      	b.n	800b7f8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800b7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d103      	bne.n	800b80c <xQueueGiveFromISR+0x5c>
 800b804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b806:	689b      	ldr	r3, [r3, #8]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d101      	bne.n	800b810 <xQueueGiveFromISR+0x60>
 800b80c:	2301      	movs	r3, #1
 800b80e:	e000      	b.n	800b812 <xQueueGiveFromISR+0x62>
 800b810:	2300      	movs	r3, #0
 800b812:	2b00      	cmp	r3, #0
 800b814:	d10b      	bne.n	800b82e <xQueueGiveFromISR+0x7e>
	__asm volatile
 800b816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b81a:	f383 8811 	msr	BASEPRI, r3
 800b81e:	f3bf 8f6f 	isb	sy
 800b822:	f3bf 8f4f 	dsb	sy
 800b826:	61bb      	str	r3, [r7, #24]
}
 800b828:	bf00      	nop
 800b82a:	bf00      	nop
 800b82c:	e7fd      	b.n	800b82a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b82e:	f002 fafb 	bl	800de28 <vPortValidateInterruptPriority>
	__asm volatile
 800b832:	f3ef 8211 	mrs	r2, BASEPRI
 800b836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b83a:	f383 8811 	msr	BASEPRI, r3
 800b83e:	f3bf 8f6f 	isb	sy
 800b842:	f3bf 8f4f 	dsb	sy
 800b846:	617a      	str	r2, [r7, #20]
 800b848:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800b84a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b84c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b84e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b852:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800b854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b858:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b85a:	429a      	cmp	r2, r3
 800b85c:	d22b      	bcs.n	800b8b6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b85e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b860:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b864:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b86a:	1c5a      	adds	r2, r3, #1
 800b86c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b86e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b870:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800b874:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b878:	d112      	bne.n	800b8a0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b87a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b87c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d016      	beq.n	800b8b0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b884:	3324      	adds	r3, #36	@ 0x24
 800b886:	4618      	mov	r0, r3
 800b888:	f001 f8d4 	bl	800ca34 <xTaskRemoveFromEventList>
 800b88c:	4603      	mov	r3, r0
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d00e      	beq.n	800b8b0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d00b      	beq.n	800b8b0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	2201      	movs	r2, #1
 800b89c:	601a      	str	r2, [r3, #0]
 800b89e:	e007      	b.n	800b8b0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b8a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b8a4:	3301      	adds	r3, #1
 800b8a6:	b2db      	uxtb	r3, r3
 800b8a8:	b25a      	sxtb	r2, r3
 800b8aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b8b0:	2301      	movs	r3, #1
 800b8b2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8b4:	e001      	b.n	800b8ba <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8bc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	f383 8811 	msr	BASEPRI, r3
}
 800b8c4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b8c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	3738      	adds	r7, #56	@ 0x38
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	bd80      	pop	{r7, pc}

0800b8d0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b08c      	sub	sp, #48	@ 0x30
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	60f8      	str	r0, [r7, #12]
 800b8d8:	60b9      	str	r1, [r7, #8]
 800b8da:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b8dc:	2300      	movs	r3, #0
 800b8de:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b8e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d10b      	bne.n	800b902 <xQueueReceive+0x32>
	__asm volatile
 800b8ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8ee:	f383 8811 	msr	BASEPRI, r3
 800b8f2:	f3bf 8f6f 	isb	sy
 800b8f6:	f3bf 8f4f 	dsb	sy
 800b8fa:	623b      	str	r3, [r7, #32]
}
 800b8fc:	bf00      	nop
 800b8fe:	bf00      	nop
 800b900:	e7fd      	b.n	800b8fe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d103      	bne.n	800b910 <xQueueReceive+0x40>
 800b908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b90a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d101      	bne.n	800b914 <xQueueReceive+0x44>
 800b910:	2301      	movs	r3, #1
 800b912:	e000      	b.n	800b916 <xQueueReceive+0x46>
 800b914:	2300      	movs	r3, #0
 800b916:	2b00      	cmp	r3, #0
 800b918:	d10b      	bne.n	800b932 <xQueueReceive+0x62>
	__asm volatile
 800b91a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b91e:	f383 8811 	msr	BASEPRI, r3
 800b922:	f3bf 8f6f 	isb	sy
 800b926:	f3bf 8f4f 	dsb	sy
 800b92a:	61fb      	str	r3, [r7, #28]
}
 800b92c:	bf00      	nop
 800b92e:	bf00      	nop
 800b930:	e7fd      	b.n	800b92e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b932:	f001 fa3f 	bl	800cdb4 <xTaskGetSchedulerState>
 800b936:	4603      	mov	r3, r0
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d102      	bne.n	800b942 <xQueueReceive+0x72>
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d101      	bne.n	800b946 <xQueueReceive+0x76>
 800b942:	2301      	movs	r3, #1
 800b944:	e000      	b.n	800b948 <xQueueReceive+0x78>
 800b946:	2300      	movs	r3, #0
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d10b      	bne.n	800b964 <xQueueReceive+0x94>
	__asm volatile
 800b94c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b950:	f383 8811 	msr	BASEPRI, r3
 800b954:	f3bf 8f6f 	isb	sy
 800b958:	f3bf 8f4f 	dsb	sy
 800b95c:	61bb      	str	r3, [r7, #24]
}
 800b95e:	bf00      	nop
 800b960:	bf00      	nop
 800b962:	e7fd      	b.n	800b960 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b964:	f002 f980 	bl	800dc68 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b96a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b96c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b970:	2b00      	cmp	r3, #0
 800b972:	d01f      	beq.n	800b9b4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b974:	68b9      	ldr	r1, [r7, #8]
 800b976:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b978:	f000 fac4 	bl	800bf04 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b97c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b97e:	1e5a      	subs	r2, r3, #1
 800b980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b982:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b986:	691b      	ldr	r3, [r3, #16]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d00f      	beq.n	800b9ac <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b98c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b98e:	3310      	adds	r3, #16
 800b990:	4618      	mov	r0, r3
 800b992:	f001 f84f 	bl	800ca34 <xTaskRemoveFromEventList>
 800b996:	4603      	mov	r3, r0
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d007      	beq.n	800b9ac <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b99c:	4b3c      	ldr	r3, [pc, #240]	@ (800ba90 <xQueueReceive+0x1c0>)
 800b99e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b9a2:	601a      	str	r2, [r3, #0]
 800b9a4:	f3bf 8f4f 	dsb	sy
 800b9a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b9ac:	f002 f98e 	bl	800dccc <vPortExitCritical>
				return pdPASS;
 800b9b0:	2301      	movs	r3, #1
 800b9b2:	e069      	b.n	800ba88 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d103      	bne.n	800b9c2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b9ba:	f002 f987 	bl	800dccc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b9be:	2300      	movs	r3, #0
 800b9c0:	e062      	b.n	800ba88 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b9c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d106      	bne.n	800b9d6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b9c8:	f107 0310 	add.w	r3, r7, #16
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	f001 f895 	bl	800cafc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b9d2:	2301      	movs	r3, #1
 800b9d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b9d6:	f002 f979 	bl	800dccc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b9da:	f000 fe05 	bl	800c5e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b9de:	f002 f943 	bl	800dc68 <vPortEnterCritical>
 800b9e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b9e8:	b25b      	sxtb	r3, r3
 800b9ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b9ee:	d103      	bne.n	800b9f8 <xQueueReceive+0x128>
 800b9f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b9f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b9fe:	b25b      	sxtb	r3, r3
 800ba00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ba04:	d103      	bne.n	800ba0e <xQueueReceive+0x13e>
 800ba06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba08:	2200      	movs	r2, #0
 800ba0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba0e:	f002 f95d 	bl	800dccc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ba12:	1d3a      	adds	r2, r7, #4
 800ba14:	f107 0310 	add.w	r3, r7, #16
 800ba18:	4611      	mov	r1, r2
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f001 f884 	bl	800cb28 <xTaskCheckForTimeOut>
 800ba20:	4603      	mov	r3, r0
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d123      	bne.n	800ba6e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ba26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba28:	f000 fae4 	bl	800bff4 <prvIsQueueEmpty>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d017      	beq.n	800ba62 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ba32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba34:	3324      	adds	r3, #36	@ 0x24
 800ba36:	687a      	ldr	r2, [r7, #4]
 800ba38:	4611      	mov	r1, r2
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	f000 ffa8 	bl	800c990 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ba40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba42:	f000 fa85 	bl	800bf50 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ba46:	f000 fddd 	bl	800c604 <xTaskResumeAll>
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d189      	bne.n	800b964 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800ba50:	4b0f      	ldr	r3, [pc, #60]	@ (800ba90 <xQueueReceive+0x1c0>)
 800ba52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba56:	601a      	str	r2, [r3, #0]
 800ba58:	f3bf 8f4f 	dsb	sy
 800ba5c:	f3bf 8f6f 	isb	sy
 800ba60:	e780      	b.n	800b964 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ba62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba64:	f000 fa74 	bl	800bf50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ba68:	f000 fdcc 	bl	800c604 <xTaskResumeAll>
 800ba6c:	e77a      	b.n	800b964 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ba6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba70:	f000 fa6e 	bl	800bf50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ba74:	f000 fdc6 	bl	800c604 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ba78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba7a:	f000 fabb 	bl	800bff4 <prvIsQueueEmpty>
 800ba7e:	4603      	mov	r3, r0
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	f43f af6f 	beq.w	800b964 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ba86:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3730      	adds	r7, #48	@ 0x30
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}
 800ba90:	e000ed04 	.word	0xe000ed04

0800ba94 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b08e      	sub	sp, #56	@ 0x38
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
 800ba9c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ba9e:	2300      	movs	r3, #0
 800baa0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800baa6:	2300      	movs	r3, #0
 800baa8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800baaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800baac:	2b00      	cmp	r3, #0
 800baae:	d10b      	bne.n	800bac8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800bab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bab4:	f383 8811 	msr	BASEPRI, r3
 800bab8:	f3bf 8f6f 	isb	sy
 800babc:	f3bf 8f4f 	dsb	sy
 800bac0:	623b      	str	r3, [r7, #32]
}
 800bac2:	bf00      	nop
 800bac4:	bf00      	nop
 800bac6:	e7fd      	b.n	800bac4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800baca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d00b      	beq.n	800bae8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800bad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bad4:	f383 8811 	msr	BASEPRI, r3
 800bad8:	f3bf 8f6f 	isb	sy
 800badc:	f3bf 8f4f 	dsb	sy
 800bae0:	61fb      	str	r3, [r7, #28]
}
 800bae2:	bf00      	nop
 800bae4:	bf00      	nop
 800bae6:	e7fd      	b.n	800bae4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bae8:	f001 f964 	bl	800cdb4 <xTaskGetSchedulerState>
 800baec:	4603      	mov	r3, r0
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d102      	bne.n	800baf8 <xQueueSemaphoreTake+0x64>
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d101      	bne.n	800bafc <xQueueSemaphoreTake+0x68>
 800baf8:	2301      	movs	r3, #1
 800bafa:	e000      	b.n	800bafe <xQueueSemaphoreTake+0x6a>
 800bafc:	2300      	movs	r3, #0
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d10b      	bne.n	800bb1a <xQueueSemaphoreTake+0x86>
	__asm volatile
 800bb02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb06:	f383 8811 	msr	BASEPRI, r3
 800bb0a:	f3bf 8f6f 	isb	sy
 800bb0e:	f3bf 8f4f 	dsb	sy
 800bb12:	61bb      	str	r3, [r7, #24]
}
 800bb14:	bf00      	nop
 800bb16:	bf00      	nop
 800bb18:	e7fd      	b.n	800bb16 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bb1a:	f002 f8a5 	bl	800dc68 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bb1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb22:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800bb24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d024      	beq.n	800bb74 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800bb2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb2c:	1e5a      	subs	r2, r3, #1
 800bb2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb30:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bb32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d104      	bne.n	800bb44 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800bb3a:	f001 fab5 	bl	800d0a8 <pvTaskIncrementMutexHeldCount>
 800bb3e:	4602      	mov	r2, r0
 800bb40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb42:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bb44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb46:	691b      	ldr	r3, [r3, #16]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d00f      	beq.n	800bb6c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bb4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb4e:	3310      	adds	r3, #16
 800bb50:	4618      	mov	r0, r3
 800bb52:	f000 ff6f 	bl	800ca34 <xTaskRemoveFromEventList>
 800bb56:	4603      	mov	r3, r0
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d007      	beq.n	800bb6c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bb5c:	4b54      	ldr	r3, [pc, #336]	@ (800bcb0 <xQueueSemaphoreTake+0x21c>)
 800bb5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb62:	601a      	str	r2, [r3, #0]
 800bb64:	f3bf 8f4f 	dsb	sy
 800bb68:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bb6c:	f002 f8ae 	bl	800dccc <vPortExitCritical>
				return pdPASS;
 800bb70:	2301      	movs	r3, #1
 800bb72:	e098      	b.n	800bca6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d112      	bne.n	800bba0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800bb7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d00b      	beq.n	800bb98 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800bb80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb84:	f383 8811 	msr	BASEPRI, r3
 800bb88:	f3bf 8f6f 	isb	sy
 800bb8c:	f3bf 8f4f 	dsb	sy
 800bb90:	617b      	str	r3, [r7, #20]
}
 800bb92:	bf00      	nop
 800bb94:	bf00      	nop
 800bb96:	e7fd      	b.n	800bb94 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bb98:	f002 f898 	bl	800dccc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	e082      	b.n	800bca6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d106      	bne.n	800bbb4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bba6:	f107 030c 	add.w	r3, r7, #12
 800bbaa:	4618      	mov	r0, r3
 800bbac:	f000 ffa6 	bl	800cafc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bbb0:	2301      	movs	r3, #1
 800bbb2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bbb4:	f002 f88a 	bl	800dccc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bbb8:	f000 fd16 	bl	800c5e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bbbc:	f002 f854 	bl	800dc68 <vPortEnterCritical>
 800bbc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbc2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bbc6:	b25b      	sxtb	r3, r3
 800bbc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bbcc:	d103      	bne.n	800bbd6 <xQueueSemaphoreTake+0x142>
 800bbce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bbd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bbdc:	b25b      	sxtb	r3, r3
 800bbde:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bbe2:	d103      	bne.n	800bbec <xQueueSemaphoreTake+0x158>
 800bbe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bbec:	f002 f86e 	bl	800dccc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bbf0:	463a      	mov	r2, r7
 800bbf2:	f107 030c 	add.w	r3, r7, #12
 800bbf6:	4611      	mov	r1, r2
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	f000 ff95 	bl	800cb28 <xTaskCheckForTimeOut>
 800bbfe:	4603      	mov	r3, r0
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d132      	bne.n	800bc6a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bc04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800bc06:	f000 f9f5 	bl	800bff4 <prvIsQueueEmpty>
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d026      	beq.n	800bc5e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bc10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d109      	bne.n	800bc2c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800bc18:	f002 f826 	bl	800dc68 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bc1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc1e:	689b      	ldr	r3, [r3, #8]
 800bc20:	4618      	mov	r0, r3
 800bc22:	f001 f8e5 	bl	800cdf0 <xTaskPriorityInherit>
 800bc26:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800bc28:	f002 f850 	bl	800dccc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bc2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc2e:	3324      	adds	r3, #36	@ 0x24
 800bc30:	683a      	ldr	r2, [r7, #0]
 800bc32:	4611      	mov	r1, r2
 800bc34:	4618      	mov	r0, r3
 800bc36:	f000 feab 	bl	800c990 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bc3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800bc3c:	f000 f988 	bl	800bf50 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bc40:	f000 fce0 	bl	800c604 <xTaskResumeAll>
 800bc44:	4603      	mov	r3, r0
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	f47f af67 	bne.w	800bb1a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800bc4c:	4b18      	ldr	r3, [pc, #96]	@ (800bcb0 <xQueueSemaphoreTake+0x21c>)
 800bc4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc52:	601a      	str	r2, [r3, #0]
 800bc54:	f3bf 8f4f 	dsb	sy
 800bc58:	f3bf 8f6f 	isb	sy
 800bc5c:	e75d      	b.n	800bb1a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800bc5e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800bc60:	f000 f976 	bl	800bf50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bc64:	f000 fcce 	bl	800c604 <xTaskResumeAll>
 800bc68:	e757      	b.n	800bb1a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800bc6a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800bc6c:	f000 f970 	bl	800bf50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bc70:	f000 fcc8 	bl	800c604 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bc74:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800bc76:	f000 f9bd 	bl	800bff4 <prvIsQueueEmpty>
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	f43f af4c 	beq.w	800bb1a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800bc82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d00d      	beq.n	800bca4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800bc88:	f001 ffee 	bl	800dc68 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800bc8c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800bc8e:	f000 f8b7 	bl	800be00 <prvGetDisinheritPriorityAfterTimeout>
 800bc92:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800bc94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc96:	689b      	ldr	r3, [r3, #8]
 800bc98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	f001 f980 	bl	800cfa0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800bca0:	f002 f814 	bl	800dccc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bca4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3738      	adds	r7, #56	@ 0x38
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}
 800bcae:	bf00      	nop
 800bcb0:	e000ed04 	.word	0xe000ed04

0800bcb4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b08e      	sub	sp, #56	@ 0x38
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	60f8      	str	r0, [r7, #12]
 800bcbc:	60b9      	str	r1, [r7, #8]
 800bcbe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800bcc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d10b      	bne.n	800bce2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800bcca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcce:	f383 8811 	msr	BASEPRI, r3
 800bcd2:	f3bf 8f6f 	isb	sy
 800bcd6:	f3bf 8f4f 	dsb	sy
 800bcda:	623b      	str	r3, [r7, #32]
}
 800bcdc:	bf00      	nop
 800bcde:	bf00      	nop
 800bce0:	e7fd      	b.n	800bcde <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bce2:	68bb      	ldr	r3, [r7, #8]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d103      	bne.n	800bcf0 <xQueueReceiveFromISR+0x3c>
 800bce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d101      	bne.n	800bcf4 <xQueueReceiveFromISR+0x40>
 800bcf0:	2301      	movs	r3, #1
 800bcf2:	e000      	b.n	800bcf6 <xQueueReceiveFromISR+0x42>
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d10b      	bne.n	800bd12 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800bcfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcfe:	f383 8811 	msr	BASEPRI, r3
 800bd02:	f3bf 8f6f 	isb	sy
 800bd06:	f3bf 8f4f 	dsb	sy
 800bd0a:	61fb      	str	r3, [r7, #28]
}
 800bd0c:	bf00      	nop
 800bd0e:	bf00      	nop
 800bd10:	e7fd      	b.n	800bd0e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bd12:	f002 f889 	bl	800de28 <vPortValidateInterruptPriority>
	__asm volatile
 800bd16:	f3ef 8211 	mrs	r2, BASEPRI
 800bd1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd1e:	f383 8811 	msr	BASEPRI, r3
 800bd22:	f3bf 8f6f 	isb	sy
 800bd26:	f3bf 8f4f 	dsb	sy
 800bd2a:	61ba      	str	r2, [r7, #24]
 800bd2c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800bd2e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bd30:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bd32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd36:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bd38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d02f      	beq.n	800bd9e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800bd3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bd44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bd48:	68b9      	ldr	r1, [r7, #8]
 800bd4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bd4c:	f000 f8da 	bl	800bf04 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bd50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd52:	1e5a      	subs	r2, r3, #1
 800bd54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd56:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800bd58:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bd5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bd60:	d112      	bne.n	800bd88 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bd62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd64:	691b      	ldr	r3, [r3, #16]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d016      	beq.n	800bd98 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bd6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd6c:	3310      	adds	r3, #16
 800bd6e:	4618      	mov	r0, r3
 800bd70:	f000 fe60 	bl	800ca34 <xTaskRemoveFromEventList>
 800bd74:	4603      	mov	r3, r0
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d00e      	beq.n	800bd98 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d00b      	beq.n	800bd98 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	2201      	movs	r2, #1
 800bd84:	601a      	str	r2, [r3, #0]
 800bd86:	e007      	b.n	800bd98 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800bd88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd8c:	3301      	adds	r3, #1
 800bd8e:	b2db      	uxtb	r3, r3
 800bd90:	b25a      	sxtb	r2, r3
 800bd92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800bd98:	2301      	movs	r3, #1
 800bd9a:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd9c:	e001      	b.n	800bda2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	637b      	str	r3, [r7, #52]	@ 0x34
 800bda2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bda4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800bda6:	693b      	ldr	r3, [r7, #16]
 800bda8:	f383 8811 	msr	BASEPRI, r3
}
 800bdac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bdae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	3738      	adds	r7, #56	@ 0x38
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	bd80      	pop	{r7, pc}

0800bdb8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b084      	sub	sp, #16
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d10b      	bne.n	800bde2 <vQueueDelete+0x2a>
	__asm volatile
 800bdca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdce:	f383 8811 	msr	BASEPRI, r3
 800bdd2:	f3bf 8f6f 	isb	sy
 800bdd6:	f3bf 8f4f 	dsb	sy
 800bdda:	60bb      	str	r3, [r7, #8]
}
 800bddc:	bf00      	nop
 800bdde:	bf00      	nop
 800bde0:	e7fd      	b.n	800bdde <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800bde2:	68f8      	ldr	r0, [r7, #12]
 800bde4:	f000 f95e 	bl	800c0a4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d102      	bne.n	800bdf8 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800bdf2:	68f8      	ldr	r0, [r7, #12]
 800bdf4:	f002 f928 	bl	800e048 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800bdf8:	bf00      	nop
 800bdfa:	3710      	adds	r7, #16
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	bd80      	pop	{r7, pc}

0800be00 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800be00:	b480      	push	{r7}
 800be02:	b085      	sub	sp, #20
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d006      	beq.n	800be1e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800be1a:	60fb      	str	r3, [r7, #12]
 800be1c:	e001      	b.n	800be22 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800be1e:	2300      	movs	r3, #0
 800be20:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800be22:	68fb      	ldr	r3, [r7, #12]
	}
 800be24:	4618      	mov	r0, r3
 800be26:	3714      	adds	r7, #20
 800be28:	46bd      	mov	sp, r7
 800be2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2e:	4770      	bx	lr

0800be30 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b086      	sub	sp, #24
 800be34:	af00      	add	r7, sp, #0
 800be36:	60f8      	str	r0, [r7, #12]
 800be38:	60b9      	str	r1, [r7, #8]
 800be3a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800be3c:	2300      	movs	r3, #0
 800be3e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be44:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d10d      	bne.n	800be6a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d14d      	bne.n	800bef2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	689b      	ldr	r3, [r3, #8]
 800be5a:	4618      	mov	r0, r3
 800be5c:	f001 f830 	bl	800cec0 <xTaskPriorityDisinherit>
 800be60:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	2200      	movs	r2, #0
 800be66:	609a      	str	r2, [r3, #8]
 800be68:	e043      	b.n	800bef2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d119      	bne.n	800bea4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	6858      	ldr	r0, [r3, #4]
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be78:	461a      	mov	r2, r3
 800be7a:	68b9      	ldr	r1, [r7, #8]
 800be7c:	f002 fc6b 	bl	800e756 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	685a      	ldr	r2, [r3, #4]
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be88:	441a      	add	r2, r3
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	685a      	ldr	r2, [r3, #4]
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	689b      	ldr	r3, [r3, #8]
 800be96:	429a      	cmp	r2, r3
 800be98:	d32b      	bcc.n	800bef2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	681a      	ldr	r2, [r3, #0]
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	605a      	str	r2, [r3, #4]
 800bea2:	e026      	b.n	800bef2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	68d8      	ldr	r0, [r3, #12]
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800beac:	461a      	mov	r2, r3
 800beae:	68b9      	ldr	r1, [r7, #8]
 800beb0:	f002 fc51 	bl	800e756 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	68da      	ldr	r2, [r3, #12]
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bebc:	425b      	negs	r3, r3
 800bebe:	441a      	add	r2, r3
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	68da      	ldr	r2, [r3, #12]
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	429a      	cmp	r2, r3
 800bece:	d207      	bcs.n	800bee0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	689a      	ldr	r2, [r3, #8]
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bed8:	425b      	negs	r3, r3
 800beda:	441a      	add	r2, r3
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2b02      	cmp	r3, #2
 800bee4:	d105      	bne.n	800bef2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bee6:	693b      	ldr	r3, [r7, #16]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d002      	beq.n	800bef2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800beec:	693b      	ldr	r3, [r7, #16]
 800beee:	3b01      	subs	r3, #1
 800bef0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bef2:	693b      	ldr	r3, [r7, #16]
 800bef4:	1c5a      	adds	r2, r3, #1
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800befa:	697b      	ldr	r3, [r7, #20]
}
 800befc:	4618      	mov	r0, r3
 800befe:	3718      	adds	r7, #24
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}

0800bf04 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b082      	sub	sp, #8
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
 800bf0c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d018      	beq.n	800bf48 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	68da      	ldr	r2, [r3, #12]
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf1e:	441a      	add	r2, r3
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	68da      	ldr	r2, [r3, #12]
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	689b      	ldr	r3, [r3, #8]
 800bf2c:	429a      	cmp	r2, r3
 800bf2e:	d303      	bcc.n	800bf38 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681a      	ldr	r2, [r3, #0]
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	68d9      	ldr	r1, [r3, #12]
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf40:	461a      	mov	r2, r3
 800bf42:	6838      	ldr	r0, [r7, #0]
 800bf44:	f002 fc07 	bl	800e756 <memcpy>
	}
}
 800bf48:	bf00      	nop
 800bf4a:	3708      	adds	r7, #8
 800bf4c:	46bd      	mov	sp, r7
 800bf4e:	bd80      	pop	{r7, pc}

0800bf50 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b084      	sub	sp, #16
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bf58:	f001 fe86 	bl	800dc68 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bf62:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bf64:	e011      	b.n	800bf8a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d012      	beq.n	800bf94 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	3324      	adds	r3, #36	@ 0x24
 800bf72:	4618      	mov	r0, r3
 800bf74:	f000 fd5e 	bl	800ca34 <xTaskRemoveFromEventList>
 800bf78:	4603      	mov	r3, r0
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d001      	beq.n	800bf82 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bf7e:	f000 fe37 	bl	800cbf0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bf82:	7bfb      	ldrb	r3, [r7, #15]
 800bf84:	3b01      	subs	r3, #1
 800bf86:	b2db      	uxtb	r3, r3
 800bf88:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bf8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	dce9      	bgt.n	800bf66 <prvUnlockQueue+0x16>
 800bf92:	e000      	b.n	800bf96 <prvUnlockQueue+0x46>
					break;
 800bf94:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	22ff      	movs	r2, #255	@ 0xff
 800bf9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800bf9e:	f001 fe95 	bl	800dccc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bfa2:	f001 fe61 	bl	800dc68 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bfac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bfae:	e011      	b.n	800bfd4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	691b      	ldr	r3, [r3, #16]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d012      	beq.n	800bfde <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	3310      	adds	r3, #16
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	f000 fd39 	bl	800ca34 <xTaskRemoveFromEventList>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d001      	beq.n	800bfcc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bfc8:	f000 fe12 	bl	800cbf0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bfcc:	7bbb      	ldrb	r3, [r7, #14]
 800bfce:	3b01      	subs	r3, #1
 800bfd0:	b2db      	uxtb	r3, r3
 800bfd2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bfd4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	dce9      	bgt.n	800bfb0 <prvUnlockQueue+0x60>
 800bfdc:	e000      	b.n	800bfe0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bfde:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	22ff      	movs	r2, #255	@ 0xff
 800bfe4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800bfe8:	f001 fe70 	bl	800dccc <vPortExitCritical>
}
 800bfec:	bf00      	nop
 800bfee:	3710      	adds	r7, #16
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bd80      	pop	{r7, pc}

0800bff4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b084      	sub	sp, #16
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bffc:	f001 fe34 	bl	800dc68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c004:	2b00      	cmp	r3, #0
 800c006:	d102      	bne.n	800c00e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c008:	2301      	movs	r3, #1
 800c00a:	60fb      	str	r3, [r7, #12]
 800c00c:	e001      	b.n	800c012 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c00e:	2300      	movs	r3, #0
 800c010:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c012:	f001 fe5b 	bl	800dccc <vPortExitCritical>

	return xReturn;
 800c016:	68fb      	ldr	r3, [r7, #12]
}
 800c018:	4618      	mov	r0, r3
 800c01a:	3710      	adds	r7, #16
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}

0800c020 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b084      	sub	sp, #16
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c028:	f001 fe1e 	bl	800dc68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c034:	429a      	cmp	r2, r3
 800c036:	d102      	bne.n	800c03e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c038:	2301      	movs	r3, #1
 800c03a:	60fb      	str	r3, [r7, #12]
 800c03c:	e001      	b.n	800c042 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c03e:	2300      	movs	r3, #0
 800c040:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c042:	f001 fe43 	bl	800dccc <vPortExitCritical>

	return xReturn;
 800c046:	68fb      	ldr	r3, [r7, #12]
}
 800c048:	4618      	mov	r0, r3
 800c04a:	3710      	adds	r7, #16
 800c04c:	46bd      	mov	sp, r7
 800c04e:	bd80      	pop	{r7, pc}

0800c050 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c050:	b480      	push	{r7}
 800c052:	b085      	sub	sp, #20
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
 800c058:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c05a:	2300      	movs	r3, #0
 800c05c:	60fb      	str	r3, [r7, #12]
 800c05e:	e014      	b.n	800c08a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c060:	4a0f      	ldr	r2, [pc, #60]	@ (800c0a0 <vQueueAddToRegistry+0x50>)
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d10b      	bne.n	800c084 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c06c:	490c      	ldr	r1, [pc, #48]	@ (800c0a0 <vQueueAddToRegistry+0x50>)
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	683a      	ldr	r2, [r7, #0]
 800c072:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c076:	4a0a      	ldr	r2, [pc, #40]	@ (800c0a0 <vQueueAddToRegistry+0x50>)
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	00db      	lsls	r3, r3, #3
 800c07c:	4413      	add	r3, r2
 800c07e:	687a      	ldr	r2, [r7, #4]
 800c080:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c082:	e006      	b.n	800c092 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	3301      	adds	r3, #1
 800c088:	60fb      	str	r3, [r7, #12]
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	2b07      	cmp	r3, #7
 800c08e:	d9e7      	bls.n	800c060 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c090:	bf00      	nop
 800c092:	bf00      	nop
 800c094:	3714      	adds	r7, #20
 800c096:	46bd      	mov	sp, r7
 800c098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09c:	4770      	bx	lr
 800c09e:	bf00      	nop
 800c0a0:	20002124 	.word	0x20002124

0800c0a4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c0a4:	b480      	push	{r7}
 800c0a6:	b085      	sub	sp, #20
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	60fb      	str	r3, [r7, #12]
 800c0b0:	e016      	b.n	800c0e0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c0b2:	4a10      	ldr	r2, [pc, #64]	@ (800c0f4 <vQueueUnregisterQueue+0x50>)
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	00db      	lsls	r3, r3, #3
 800c0b8:	4413      	add	r3, r2
 800c0ba:	685b      	ldr	r3, [r3, #4]
 800c0bc:	687a      	ldr	r2, [r7, #4]
 800c0be:	429a      	cmp	r2, r3
 800c0c0:	d10b      	bne.n	800c0da <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c0c2:	4a0c      	ldr	r2, [pc, #48]	@ (800c0f4 <vQueueUnregisterQueue+0x50>)
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	2100      	movs	r1, #0
 800c0c8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c0cc:	4a09      	ldr	r2, [pc, #36]	@ (800c0f4 <vQueueUnregisterQueue+0x50>)
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	00db      	lsls	r3, r3, #3
 800c0d2:	4413      	add	r3, r2
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	605a      	str	r2, [r3, #4]
				break;
 800c0d8:	e006      	b.n	800c0e8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	3301      	adds	r3, #1
 800c0de:	60fb      	str	r3, [r7, #12]
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	2b07      	cmp	r3, #7
 800c0e4:	d9e5      	bls.n	800c0b2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c0e6:	bf00      	nop
 800c0e8:	bf00      	nop
 800c0ea:	3714      	adds	r7, #20
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f2:	4770      	bx	lr
 800c0f4:	20002124 	.word	0x20002124

0800c0f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b086      	sub	sp, #24
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	60f8      	str	r0, [r7, #12]
 800c100:	60b9      	str	r1, [r7, #8]
 800c102:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c108:	f001 fdae 	bl	800dc68 <vPortEnterCritical>
 800c10c:	697b      	ldr	r3, [r7, #20]
 800c10e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c112:	b25b      	sxtb	r3, r3
 800c114:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c118:	d103      	bne.n	800c122 <vQueueWaitForMessageRestricted+0x2a>
 800c11a:	697b      	ldr	r3, [r7, #20]
 800c11c:	2200      	movs	r2, #0
 800c11e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c122:	697b      	ldr	r3, [r7, #20]
 800c124:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c128:	b25b      	sxtb	r3, r3
 800c12a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c12e:	d103      	bne.n	800c138 <vQueueWaitForMessageRestricted+0x40>
 800c130:	697b      	ldr	r3, [r7, #20]
 800c132:	2200      	movs	r2, #0
 800c134:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c138:	f001 fdc8 	bl	800dccc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c13c:	697b      	ldr	r3, [r7, #20]
 800c13e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c140:	2b00      	cmp	r3, #0
 800c142:	d106      	bne.n	800c152 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c144:	697b      	ldr	r3, [r7, #20]
 800c146:	3324      	adds	r3, #36	@ 0x24
 800c148:	687a      	ldr	r2, [r7, #4]
 800c14a:	68b9      	ldr	r1, [r7, #8]
 800c14c:	4618      	mov	r0, r3
 800c14e:	f000 fc45 	bl	800c9dc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c152:	6978      	ldr	r0, [r7, #20]
 800c154:	f7ff fefc 	bl	800bf50 <prvUnlockQueue>
	}
 800c158:	bf00      	nop
 800c15a:	3718      	adds	r7, #24
 800c15c:	46bd      	mov	sp, r7
 800c15e:	bd80      	pop	{r7, pc}

0800c160 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c160:	b580      	push	{r7, lr}
 800c162:	b08e      	sub	sp, #56	@ 0x38
 800c164:	af04      	add	r7, sp, #16
 800c166:	60f8      	str	r0, [r7, #12]
 800c168:	60b9      	str	r1, [r7, #8]
 800c16a:	607a      	str	r2, [r7, #4]
 800c16c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c16e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c170:	2b00      	cmp	r3, #0
 800c172:	d10b      	bne.n	800c18c <xTaskCreateStatic+0x2c>
	__asm volatile
 800c174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c178:	f383 8811 	msr	BASEPRI, r3
 800c17c:	f3bf 8f6f 	isb	sy
 800c180:	f3bf 8f4f 	dsb	sy
 800c184:	623b      	str	r3, [r7, #32]
}
 800c186:	bf00      	nop
 800c188:	bf00      	nop
 800c18a:	e7fd      	b.n	800c188 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c18c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d10b      	bne.n	800c1aa <xTaskCreateStatic+0x4a>
	__asm volatile
 800c192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c196:	f383 8811 	msr	BASEPRI, r3
 800c19a:	f3bf 8f6f 	isb	sy
 800c19e:	f3bf 8f4f 	dsb	sy
 800c1a2:	61fb      	str	r3, [r7, #28]
}
 800c1a4:	bf00      	nop
 800c1a6:	bf00      	nop
 800c1a8:	e7fd      	b.n	800c1a6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c1aa:	235c      	movs	r3, #92	@ 0x5c
 800c1ac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c1ae:	693b      	ldr	r3, [r7, #16]
 800c1b0:	2b5c      	cmp	r3, #92	@ 0x5c
 800c1b2:	d00b      	beq.n	800c1cc <xTaskCreateStatic+0x6c>
	__asm volatile
 800c1b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1b8:	f383 8811 	msr	BASEPRI, r3
 800c1bc:	f3bf 8f6f 	isb	sy
 800c1c0:	f3bf 8f4f 	dsb	sy
 800c1c4:	61bb      	str	r3, [r7, #24]
}
 800c1c6:	bf00      	nop
 800c1c8:	bf00      	nop
 800c1ca:	e7fd      	b.n	800c1c8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c1cc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c1ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d01e      	beq.n	800c212 <xTaskCreateStatic+0xb2>
 800c1d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d01b      	beq.n	800c212 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c1da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1dc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c1de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c1e2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1e6:	2202      	movs	r2, #2
 800c1e8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c1ec:	2300      	movs	r3, #0
 800c1ee:	9303      	str	r3, [sp, #12]
 800c1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1f2:	9302      	str	r3, [sp, #8]
 800c1f4:	f107 0314 	add.w	r3, r7, #20
 800c1f8:	9301      	str	r3, [sp, #4]
 800c1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1fc:	9300      	str	r3, [sp, #0]
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	687a      	ldr	r2, [r7, #4]
 800c202:	68b9      	ldr	r1, [r7, #8]
 800c204:	68f8      	ldr	r0, [r7, #12]
 800c206:	f000 f850 	bl	800c2aa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c20a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c20c:	f000 f8de 	bl	800c3cc <prvAddNewTaskToReadyList>
 800c210:	e001      	b.n	800c216 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c212:	2300      	movs	r3, #0
 800c214:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c216:	697b      	ldr	r3, [r7, #20]
	}
 800c218:	4618      	mov	r0, r3
 800c21a:	3728      	adds	r7, #40	@ 0x28
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}

0800c220 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c220:	b580      	push	{r7, lr}
 800c222:	b08c      	sub	sp, #48	@ 0x30
 800c224:	af04      	add	r7, sp, #16
 800c226:	60f8      	str	r0, [r7, #12]
 800c228:	60b9      	str	r1, [r7, #8]
 800c22a:	603b      	str	r3, [r7, #0]
 800c22c:	4613      	mov	r3, r2
 800c22e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c230:	88fb      	ldrh	r3, [r7, #6]
 800c232:	009b      	lsls	r3, r3, #2
 800c234:	4618      	mov	r0, r3
 800c236:	f001 fe39 	bl	800deac <pvPortMalloc>
 800c23a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d00e      	beq.n	800c260 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c242:	205c      	movs	r0, #92	@ 0x5c
 800c244:	f001 fe32 	bl	800deac <pvPortMalloc>
 800c248:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c24a:	69fb      	ldr	r3, [r7, #28]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d003      	beq.n	800c258 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c250:	69fb      	ldr	r3, [r7, #28]
 800c252:	697a      	ldr	r2, [r7, #20]
 800c254:	631a      	str	r2, [r3, #48]	@ 0x30
 800c256:	e005      	b.n	800c264 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c258:	6978      	ldr	r0, [r7, #20]
 800c25a:	f001 fef5 	bl	800e048 <vPortFree>
 800c25e:	e001      	b.n	800c264 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c260:	2300      	movs	r3, #0
 800c262:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c264:	69fb      	ldr	r3, [r7, #28]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d017      	beq.n	800c29a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c26a:	69fb      	ldr	r3, [r7, #28]
 800c26c:	2200      	movs	r2, #0
 800c26e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c272:	88fa      	ldrh	r2, [r7, #6]
 800c274:	2300      	movs	r3, #0
 800c276:	9303      	str	r3, [sp, #12]
 800c278:	69fb      	ldr	r3, [r7, #28]
 800c27a:	9302      	str	r3, [sp, #8]
 800c27c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c27e:	9301      	str	r3, [sp, #4]
 800c280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c282:	9300      	str	r3, [sp, #0]
 800c284:	683b      	ldr	r3, [r7, #0]
 800c286:	68b9      	ldr	r1, [r7, #8]
 800c288:	68f8      	ldr	r0, [r7, #12]
 800c28a:	f000 f80e 	bl	800c2aa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c28e:	69f8      	ldr	r0, [r7, #28]
 800c290:	f000 f89c 	bl	800c3cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c294:	2301      	movs	r3, #1
 800c296:	61bb      	str	r3, [r7, #24]
 800c298:	e002      	b.n	800c2a0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c29a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c29e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c2a0:	69bb      	ldr	r3, [r7, #24]
	}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	3720      	adds	r7, #32
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}

0800c2aa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c2aa:	b580      	push	{r7, lr}
 800c2ac:	b088      	sub	sp, #32
 800c2ae:	af00      	add	r7, sp, #0
 800c2b0:	60f8      	str	r0, [r7, #12]
 800c2b2:	60b9      	str	r1, [r7, #8]
 800c2b4:	607a      	str	r2, [r7, #4]
 800c2b6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c2b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2ba:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	009b      	lsls	r3, r3, #2
 800c2c0:	461a      	mov	r2, r3
 800c2c2:	21a5      	movs	r1, #165	@ 0xa5
 800c2c4:	f002 f97a 	bl	800e5bc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c2c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c2d2:	3b01      	subs	r3, #1
 800c2d4:	009b      	lsls	r3, r3, #2
 800c2d6:	4413      	add	r3, r2
 800c2d8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c2da:	69bb      	ldr	r3, [r7, #24]
 800c2dc:	f023 0307 	bic.w	r3, r3, #7
 800c2e0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c2e2:	69bb      	ldr	r3, [r7, #24]
 800c2e4:	f003 0307 	and.w	r3, r3, #7
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d00b      	beq.n	800c304 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800c2ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2f0:	f383 8811 	msr	BASEPRI, r3
 800c2f4:	f3bf 8f6f 	isb	sy
 800c2f8:	f3bf 8f4f 	dsb	sy
 800c2fc:	617b      	str	r3, [r7, #20]
}
 800c2fe:	bf00      	nop
 800c300:	bf00      	nop
 800c302:	e7fd      	b.n	800c300 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c304:	68bb      	ldr	r3, [r7, #8]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d01f      	beq.n	800c34a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c30a:	2300      	movs	r3, #0
 800c30c:	61fb      	str	r3, [r7, #28]
 800c30e:	e012      	b.n	800c336 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c310:	68ba      	ldr	r2, [r7, #8]
 800c312:	69fb      	ldr	r3, [r7, #28]
 800c314:	4413      	add	r3, r2
 800c316:	7819      	ldrb	r1, [r3, #0]
 800c318:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c31a:	69fb      	ldr	r3, [r7, #28]
 800c31c:	4413      	add	r3, r2
 800c31e:	3334      	adds	r3, #52	@ 0x34
 800c320:	460a      	mov	r2, r1
 800c322:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c324:	68ba      	ldr	r2, [r7, #8]
 800c326:	69fb      	ldr	r3, [r7, #28]
 800c328:	4413      	add	r3, r2
 800c32a:	781b      	ldrb	r3, [r3, #0]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d006      	beq.n	800c33e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c330:	69fb      	ldr	r3, [r7, #28]
 800c332:	3301      	adds	r3, #1
 800c334:	61fb      	str	r3, [r7, #28]
 800c336:	69fb      	ldr	r3, [r7, #28]
 800c338:	2b0f      	cmp	r3, #15
 800c33a:	d9e9      	bls.n	800c310 <prvInitialiseNewTask+0x66>
 800c33c:	e000      	b.n	800c340 <prvInitialiseNewTask+0x96>
			{
				break;
 800c33e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c342:	2200      	movs	r2, #0
 800c344:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c348:	e003      	b.n	800c352 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c34a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c34c:	2200      	movs	r2, #0
 800c34e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c354:	2b37      	cmp	r3, #55	@ 0x37
 800c356:	d901      	bls.n	800c35c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c358:	2337      	movs	r3, #55	@ 0x37
 800c35a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c35c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c35e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c360:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c364:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c366:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c36a:	2200      	movs	r2, #0
 800c36c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c36e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c370:	3304      	adds	r3, #4
 800c372:	4618      	mov	r0, r3
 800c374:	f7fe fe34 	bl	800afe0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c37a:	3318      	adds	r3, #24
 800c37c:	4618      	mov	r0, r3
 800c37e:	f7fe fe2f 	bl	800afe0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c384:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c386:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c38a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c38e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c390:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c394:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c396:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c39a:	2200      	movs	r2, #0
 800c39c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c39e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c3a6:	683a      	ldr	r2, [r7, #0]
 800c3a8:	68f9      	ldr	r1, [r7, #12]
 800c3aa:	69b8      	ldr	r0, [r7, #24]
 800c3ac:	f001 fb28 	bl	800da00 <pxPortInitialiseStack>
 800c3b0:	4602      	mov	r2, r0
 800c3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3b4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c3b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d002      	beq.n	800c3c2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c3bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c3c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c3c2:	bf00      	nop
 800c3c4:	3720      	adds	r7, #32
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	bd80      	pop	{r7, pc}
	...

0800c3cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b082      	sub	sp, #8
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c3d4:	f001 fc48 	bl	800dc68 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c3d8:	4b2d      	ldr	r3, [pc, #180]	@ (800c490 <prvAddNewTaskToReadyList+0xc4>)
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	3301      	adds	r3, #1
 800c3de:	4a2c      	ldr	r2, [pc, #176]	@ (800c490 <prvAddNewTaskToReadyList+0xc4>)
 800c3e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c3e2:	4b2c      	ldr	r3, [pc, #176]	@ (800c494 <prvAddNewTaskToReadyList+0xc8>)
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d109      	bne.n	800c3fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c3ea:	4a2a      	ldr	r2, [pc, #168]	@ (800c494 <prvAddNewTaskToReadyList+0xc8>)
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c3f0:	4b27      	ldr	r3, [pc, #156]	@ (800c490 <prvAddNewTaskToReadyList+0xc4>)
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	2b01      	cmp	r3, #1
 800c3f6:	d110      	bne.n	800c41a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c3f8:	f000 fc1e 	bl	800cc38 <prvInitialiseTaskLists>
 800c3fc:	e00d      	b.n	800c41a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c3fe:	4b26      	ldr	r3, [pc, #152]	@ (800c498 <prvAddNewTaskToReadyList+0xcc>)
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d109      	bne.n	800c41a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c406:	4b23      	ldr	r3, [pc, #140]	@ (800c494 <prvAddNewTaskToReadyList+0xc8>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c410:	429a      	cmp	r2, r3
 800c412:	d802      	bhi.n	800c41a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c414:	4a1f      	ldr	r2, [pc, #124]	@ (800c494 <prvAddNewTaskToReadyList+0xc8>)
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c41a:	4b20      	ldr	r3, [pc, #128]	@ (800c49c <prvAddNewTaskToReadyList+0xd0>)
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	3301      	adds	r3, #1
 800c420:	4a1e      	ldr	r2, [pc, #120]	@ (800c49c <prvAddNewTaskToReadyList+0xd0>)
 800c422:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c424:	4b1d      	ldr	r3, [pc, #116]	@ (800c49c <prvAddNewTaskToReadyList+0xd0>)
 800c426:	681a      	ldr	r2, [r3, #0]
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c430:	4b1b      	ldr	r3, [pc, #108]	@ (800c4a0 <prvAddNewTaskToReadyList+0xd4>)
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	429a      	cmp	r2, r3
 800c436:	d903      	bls.n	800c440 <prvAddNewTaskToReadyList+0x74>
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c43c:	4a18      	ldr	r2, [pc, #96]	@ (800c4a0 <prvAddNewTaskToReadyList+0xd4>)
 800c43e:	6013      	str	r3, [r2, #0]
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c444:	4613      	mov	r3, r2
 800c446:	009b      	lsls	r3, r3, #2
 800c448:	4413      	add	r3, r2
 800c44a:	009b      	lsls	r3, r3, #2
 800c44c:	4a15      	ldr	r2, [pc, #84]	@ (800c4a4 <prvAddNewTaskToReadyList+0xd8>)
 800c44e:	441a      	add	r2, r3
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	3304      	adds	r3, #4
 800c454:	4619      	mov	r1, r3
 800c456:	4610      	mov	r0, r2
 800c458:	f7fe fdcf 	bl	800affa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c45c:	f001 fc36 	bl	800dccc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c460:	4b0d      	ldr	r3, [pc, #52]	@ (800c498 <prvAddNewTaskToReadyList+0xcc>)
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d00e      	beq.n	800c486 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c468:	4b0a      	ldr	r3, [pc, #40]	@ (800c494 <prvAddNewTaskToReadyList+0xc8>)
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c472:	429a      	cmp	r2, r3
 800c474:	d207      	bcs.n	800c486 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c476:	4b0c      	ldr	r3, [pc, #48]	@ (800c4a8 <prvAddNewTaskToReadyList+0xdc>)
 800c478:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c47c:	601a      	str	r2, [r3, #0]
 800c47e:	f3bf 8f4f 	dsb	sy
 800c482:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c486:	bf00      	nop
 800c488:	3708      	adds	r7, #8
 800c48a:	46bd      	mov	sp, r7
 800c48c:	bd80      	pop	{r7, pc}
 800c48e:	bf00      	nop
 800c490:	20002638 	.word	0x20002638
 800c494:	20002164 	.word	0x20002164
 800c498:	20002644 	.word	0x20002644
 800c49c:	20002654 	.word	0x20002654
 800c4a0:	20002640 	.word	0x20002640
 800c4a4:	20002168 	.word	0x20002168
 800c4a8:	e000ed04 	.word	0xe000ed04

0800c4ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b084      	sub	sp, #16
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d018      	beq.n	800c4f0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c4be:	4b14      	ldr	r3, [pc, #80]	@ (800c510 <vTaskDelay+0x64>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d00b      	beq.n	800c4de <vTaskDelay+0x32>
	__asm volatile
 800c4c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4ca:	f383 8811 	msr	BASEPRI, r3
 800c4ce:	f3bf 8f6f 	isb	sy
 800c4d2:	f3bf 8f4f 	dsb	sy
 800c4d6:	60bb      	str	r3, [r7, #8]
}
 800c4d8:	bf00      	nop
 800c4da:	bf00      	nop
 800c4dc:	e7fd      	b.n	800c4da <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c4de:	f000 f883 	bl	800c5e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c4e2:	2100      	movs	r1, #0
 800c4e4:	6878      	ldr	r0, [r7, #4]
 800c4e6:	f000 fdf3 	bl	800d0d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c4ea:	f000 f88b 	bl	800c604 <xTaskResumeAll>
 800c4ee:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d107      	bne.n	800c506 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800c4f6:	4b07      	ldr	r3, [pc, #28]	@ (800c514 <vTaskDelay+0x68>)
 800c4f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4fc:	601a      	str	r2, [r3, #0]
 800c4fe:	f3bf 8f4f 	dsb	sy
 800c502:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c506:	bf00      	nop
 800c508:	3710      	adds	r7, #16
 800c50a:	46bd      	mov	sp, r7
 800c50c:	bd80      	pop	{r7, pc}
 800c50e:	bf00      	nop
 800c510:	20002660 	.word	0x20002660
 800c514:	e000ed04 	.word	0xe000ed04

0800c518 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b08a      	sub	sp, #40	@ 0x28
 800c51c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c51e:	2300      	movs	r3, #0
 800c520:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c522:	2300      	movs	r3, #0
 800c524:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c526:	463a      	mov	r2, r7
 800c528:	1d39      	adds	r1, r7, #4
 800c52a:	f107 0308 	add.w	r3, r7, #8
 800c52e:	4618      	mov	r0, r3
 800c530:	f7fe fd02 	bl	800af38 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c534:	6839      	ldr	r1, [r7, #0]
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	68ba      	ldr	r2, [r7, #8]
 800c53a:	9202      	str	r2, [sp, #8]
 800c53c:	9301      	str	r3, [sp, #4]
 800c53e:	2300      	movs	r3, #0
 800c540:	9300      	str	r3, [sp, #0]
 800c542:	2300      	movs	r3, #0
 800c544:	460a      	mov	r2, r1
 800c546:	4922      	ldr	r1, [pc, #136]	@ (800c5d0 <vTaskStartScheduler+0xb8>)
 800c548:	4822      	ldr	r0, [pc, #136]	@ (800c5d4 <vTaskStartScheduler+0xbc>)
 800c54a:	f7ff fe09 	bl	800c160 <xTaskCreateStatic>
 800c54e:	4603      	mov	r3, r0
 800c550:	4a21      	ldr	r2, [pc, #132]	@ (800c5d8 <vTaskStartScheduler+0xc0>)
 800c552:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c554:	4b20      	ldr	r3, [pc, #128]	@ (800c5d8 <vTaskStartScheduler+0xc0>)
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d002      	beq.n	800c562 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c55c:	2301      	movs	r3, #1
 800c55e:	617b      	str	r3, [r7, #20]
 800c560:	e001      	b.n	800c566 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c562:	2300      	movs	r3, #0
 800c564:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	2b01      	cmp	r3, #1
 800c56a:	d102      	bne.n	800c572 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c56c:	f000 fe04 	bl	800d178 <xTimerCreateTimerTask>
 800c570:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c572:	697b      	ldr	r3, [r7, #20]
 800c574:	2b01      	cmp	r3, #1
 800c576:	d116      	bne.n	800c5a6 <vTaskStartScheduler+0x8e>
	__asm volatile
 800c578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c57c:	f383 8811 	msr	BASEPRI, r3
 800c580:	f3bf 8f6f 	isb	sy
 800c584:	f3bf 8f4f 	dsb	sy
 800c588:	613b      	str	r3, [r7, #16]
}
 800c58a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c58c:	4b13      	ldr	r3, [pc, #76]	@ (800c5dc <vTaskStartScheduler+0xc4>)
 800c58e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c592:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c594:	4b12      	ldr	r3, [pc, #72]	@ (800c5e0 <vTaskStartScheduler+0xc8>)
 800c596:	2201      	movs	r2, #1
 800c598:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c59a:	4b12      	ldr	r3, [pc, #72]	@ (800c5e4 <vTaskStartScheduler+0xcc>)
 800c59c:	2200      	movs	r2, #0
 800c59e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c5a0:	f001 fabe 	bl	800db20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c5a4:	e00f      	b.n	800c5c6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c5a6:	697b      	ldr	r3, [r7, #20]
 800c5a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c5ac:	d10b      	bne.n	800c5c6 <vTaskStartScheduler+0xae>
	__asm volatile
 800c5ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5b2:	f383 8811 	msr	BASEPRI, r3
 800c5b6:	f3bf 8f6f 	isb	sy
 800c5ba:	f3bf 8f4f 	dsb	sy
 800c5be:	60fb      	str	r3, [r7, #12]
}
 800c5c0:	bf00      	nop
 800c5c2:	bf00      	nop
 800c5c4:	e7fd      	b.n	800c5c2 <vTaskStartScheduler+0xaa>
}
 800c5c6:	bf00      	nop
 800c5c8:	3718      	adds	r7, #24
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}
 800c5ce:	bf00      	nop
 800c5d0:	0801032c 	.word	0x0801032c
 800c5d4:	0800cc09 	.word	0x0800cc09
 800c5d8:	2000265c 	.word	0x2000265c
 800c5dc:	20002658 	.word	0x20002658
 800c5e0:	20002644 	.word	0x20002644
 800c5e4:	2000263c 	.word	0x2000263c

0800c5e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c5e8:	b480      	push	{r7}
 800c5ea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c5ec:	4b04      	ldr	r3, [pc, #16]	@ (800c600 <vTaskSuspendAll+0x18>)
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	3301      	adds	r3, #1
 800c5f2:	4a03      	ldr	r2, [pc, #12]	@ (800c600 <vTaskSuspendAll+0x18>)
 800c5f4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c5f6:	bf00      	nop
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fe:	4770      	bx	lr
 800c600:	20002660 	.word	0x20002660

0800c604 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c604:	b580      	push	{r7, lr}
 800c606:	b084      	sub	sp, #16
 800c608:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c60a:	2300      	movs	r3, #0
 800c60c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c60e:	2300      	movs	r3, #0
 800c610:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c612:	4b42      	ldr	r3, [pc, #264]	@ (800c71c <xTaskResumeAll+0x118>)
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d10b      	bne.n	800c632 <xTaskResumeAll+0x2e>
	__asm volatile
 800c61a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c61e:	f383 8811 	msr	BASEPRI, r3
 800c622:	f3bf 8f6f 	isb	sy
 800c626:	f3bf 8f4f 	dsb	sy
 800c62a:	603b      	str	r3, [r7, #0]
}
 800c62c:	bf00      	nop
 800c62e:	bf00      	nop
 800c630:	e7fd      	b.n	800c62e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c632:	f001 fb19 	bl	800dc68 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c636:	4b39      	ldr	r3, [pc, #228]	@ (800c71c <xTaskResumeAll+0x118>)
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	3b01      	subs	r3, #1
 800c63c:	4a37      	ldr	r2, [pc, #220]	@ (800c71c <xTaskResumeAll+0x118>)
 800c63e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c640:	4b36      	ldr	r3, [pc, #216]	@ (800c71c <xTaskResumeAll+0x118>)
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d162      	bne.n	800c70e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c648:	4b35      	ldr	r3, [pc, #212]	@ (800c720 <xTaskResumeAll+0x11c>)
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d05e      	beq.n	800c70e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c650:	e02f      	b.n	800c6b2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c652:	4b34      	ldr	r3, [pc, #208]	@ (800c724 <xTaskResumeAll+0x120>)
 800c654:	68db      	ldr	r3, [r3, #12]
 800c656:	68db      	ldr	r3, [r3, #12]
 800c658:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	3318      	adds	r3, #24
 800c65e:	4618      	mov	r0, r3
 800c660:	f7fe fd28 	bl	800b0b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	3304      	adds	r3, #4
 800c668:	4618      	mov	r0, r3
 800c66a:	f7fe fd23 	bl	800b0b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c672:	4b2d      	ldr	r3, [pc, #180]	@ (800c728 <xTaskResumeAll+0x124>)
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	429a      	cmp	r2, r3
 800c678:	d903      	bls.n	800c682 <xTaskResumeAll+0x7e>
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c67e:	4a2a      	ldr	r2, [pc, #168]	@ (800c728 <xTaskResumeAll+0x124>)
 800c680:	6013      	str	r3, [r2, #0]
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c686:	4613      	mov	r3, r2
 800c688:	009b      	lsls	r3, r3, #2
 800c68a:	4413      	add	r3, r2
 800c68c:	009b      	lsls	r3, r3, #2
 800c68e:	4a27      	ldr	r2, [pc, #156]	@ (800c72c <xTaskResumeAll+0x128>)
 800c690:	441a      	add	r2, r3
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	3304      	adds	r3, #4
 800c696:	4619      	mov	r1, r3
 800c698:	4610      	mov	r0, r2
 800c69a:	f7fe fcae 	bl	800affa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6a2:	4b23      	ldr	r3, [pc, #140]	@ (800c730 <xTaskResumeAll+0x12c>)
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6a8:	429a      	cmp	r2, r3
 800c6aa:	d302      	bcc.n	800c6b2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c6ac:	4b21      	ldr	r3, [pc, #132]	@ (800c734 <xTaskResumeAll+0x130>)
 800c6ae:	2201      	movs	r2, #1
 800c6b0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c6b2:	4b1c      	ldr	r3, [pc, #112]	@ (800c724 <xTaskResumeAll+0x120>)
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d1cb      	bne.n	800c652 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d001      	beq.n	800c6c4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c6c0:	f000 fb58 	bl	800cd74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c6c4:	4b1c      	ldr	r3, [pc, #112]	@ (800c738 <xTaskResumeAll+0x134>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d010      	beq.n	800c6f2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c6d0:	f000 f846 	bl	800c760 <xTaskIncrementTick>
 800c6d4:	4603      	mov	r3, r0
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d002      	beq.n	800c6e0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c6da:	4b16      	ldr	r3, [pc, #88]	@ (800c734 <xTaskResumeAll+0x130>)
 800c6dc:	2201      	movs	r2, #1
 800c6de:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	3b01      	subs	r3, #1
 800c6e4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d1f1      	bne.n	800c6d0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c6ec:	4b12      	ldr	r3, [pc, #72]	@ (800c738 <xTaskResumeAll+0x134>)
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c6f2:	4b10      	ldr	r3, [pc, #64]	@ (800c734 <xTaskResumeAll+0x130>)
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d009      	beq.n	800c70e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c6fa:	2301      	movs	r3, #1
 800c6fc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c6fe:	4b0f      	ldr	r3, [pc, #60]	@ (800c73c <xTaskResumeAll+0x138>)
 800c700:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c704:	601a      	str	r2, [r3, #0]
 800c706:	f3bf 8f4f 	dsb	sy
 800c70a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c70e:	f001 fadd 	bl	800dccc <vPortExitCritical>

	return xAlreadyYielded;
 800c712:	68bb      	ldr	r3, [r7, #8]
}
 800c714:	4618      	mov	r0, r3
 800c716:	3710      	adds	r7, #16
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}
 800c71c:	20002660 	.word	0x20002660
 800c720:	20002638 	.word	0x20002638
 800c724:	200025f8 	.word	0x200025f8
 800c728:	20002640 	.word	0x20002640
 800c72c:	20002168 	.word	0x20002168
 800c730:	20002164 	.word	0x20002164
 800c734:	2000264c 	.word	0x2000264c
 800c738:	20002648 	.word	0x20002648
 800c73c:	e000ed04 	.word	0xe000ed04

0800c740 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c740:	b480      	push	{r7}
 800c742:	b083      	sub	sp, #12
 800c744:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c746:	4b05      	ldr	r3, [pc, #20]	@ (800c75c <xTaskGetTickCount+0x1c>)
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c74c:	687b      	ldr	r3, [r7, #4]
}
 800c74e:	4618      	mov	r0, r3
 800c750:	370c      	adds	r7, #12
 800c752:	46bd      	mov	sp, r7
 800c754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c758:	4770      	bx	lr
 800c75a:	bf00      	nop
 800c75c:	2000263c 	.word	0x2000263c

0800c760 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c760:	b580      	push	{r7, lr}
 800c762:	b086      	sub	sp, #24
 800c764:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c766:	2300      	movs	r3, #0
 800c768:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c76a:	4b4f      	ldr	r3, [pc, #316]	@ (800c8a8 <xTaskIncrementTick+0x148>)
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	f040 8090 	bne.w	800c894 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c774:	4b4d      	ldr	r3, [pc, #308]	@ (800c8ac <xTaskIncrementTick+0x14c>)
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	3301      	adds	r3, #1
 800c77a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c77c:	4a4b      	ldr	r2, [pc, #300]	@ (800c8ac <xTaskIncrementTick+0x14c>)
 800c77e:	693b      	ldr	r3, [r7, #16]
 800c780:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c782:	693b      	ldr	r3, [r7, #16]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d121      	bne.n	800c7cc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c788:	4b49      	ldr	r3, [pc, #292]	@ (800c8b0 <xTaskIncrementTick+0x150>)
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d00b      	beq.n	800c7aa <xTaskIncrementTick+0x4a>
	__asm volatile
 800c792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c796:	f383 8811 	msr	BASEPRI, r3
 800c79a:	f3bf 8f6f 	isb	sy
 800c79e:	f3bf 8f4f 	dsb	sy
 800c7a2:	603b      	str	r3, [r7, #0]
}
 800c7a4:	bf00      	nop
 800c7a6:	bf00      	nop
 800c7a8:	e7fd      	b.n	800c7a6 <xTaskIncrementTick+0x46>
 800c7aa:	4b41      	ldr	r3, [pc, #260]	@ (800c8b0 <xTaskIncrementTick+0x150>)
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	60fb      	str	r3, [r7, #12]
 800c7b0:	4b40      	ldr	r3, [pc, #256]	@ (800c8b4 <xTaskIncrementTick+0x154>)
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	4a3e      	ldr	r2, [pc, #248]	@ (800c8b0 <xTaskIncrementTick+0x150>)
 800c7b6:	6013      	str	r3, [r2, #0]
 800c7b8:	4a3e      	ldr	r2, [pc, #248]	@ (800c8b4 <xTaskIncrementTick+0x154>)
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	6013      	str	r3, [r2, #0]
 800c7be:	4b3e      	ldr	r3, [pc, #248]	@ (800c8b8 <xTaskIncrementTick+0x158>)
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	3301      	adds	r3, #1
 800c7c4:	4a3c      	ldr	r2, [pc, #240]	@ (800c8b8 <xTaskIncrementTick+0x158>)
 800c7c6:	6013      	str	r3, [r2, #0]
 800c7c8:	f000 fad4 	bl	800cd74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c7cc:	4b3b      	ldr	r3, [pc, #236]	@ (800c8bc <xTaskIncrementTick+0x15c>)
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	693a      	ldr	r2, [r7, #16]
 800c7d2:	429a      	cmp	r2, r3
 800c7d4:	d349      	bcc.n	800c86a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c7d6:	4b36      	ldr	r3, [pc, #216]	@ (800c8b0 <xTaskIncrementTick+0x150>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d104      	bne.n	800c7ea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7e0:	4b36      	ldr	r3, [pc, #216]	@ (800c8bc <xTaskIncrementTick+0x15c>)
 800c7e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c7e6:	601a      	str	r2, [r3, #0]
					break;
 800c7e8:	e03f      	b.n	800c86a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7ea:	4b31      	ldr	r3, [pc, #196]	@ (800c8b0 <xTaskIncrementTick+0x150>)
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	68db      	ldr	r3, [r3, #12]
 800c7f0:	68db      	ldr	r3, [r3, #12]
 800c7f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c7f4:	68bb      	ldr	r3, [r7, #8]
 800c7f6:	685b      	ldr	r3, [r3, #4]
 800c7f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c7fa:	693a      	ldr	r2, [r7, #16]
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	429a      	cmp	r2, r3
 800c800:	d203      	bcs.n	800c80a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c802:	4a2e      	ldr	r2, [pc, #184]	@ (800c8bc <xTaskIncrementTick+0x15c>)
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c808:	e02f      	b.n	800c86a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c80a:	68bb      	ldr	r3, [r7, #8]
 800c80c:	3304      	adds	r3, #4
 800c80e:	4618      	mov	r0, r3
 800c810:	f7fe fc50 	bl	800b0b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c814:	68bb      	ldr	r3, [r7, #8]
 800c816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d004      	beq.n	800c826 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c81c:	68bb      	ldr	r3, [r7, #8]
 800c81e:	3318      	adds	r3, #24
 800c820:	4618      	mov	r0, r3
 800c822:	f7fe fc47 	bl	800b0b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c826:	68bb      	ldr	r3, [r7, #8]
 800c828:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c82a:	4b25      	ldr	r3, [pc, #148]	@ (800c8c0 <xTaskIncrementTick+0x160>)
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	429a      	cmp	r2, r3
 800c830:	d903      	bls.n	800c83a <xTaskIncrementTick+0xda>
 800c832:	68bb      	ldr	r3, [r7, #8]
 800c834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c836:	4a22      	ldr	r2, [pc, #136]	@ (800c8c0 <xTaskIncrementTick+0x160>)
 800c838:	6013      	str	r3, [r2, #0]
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c83e:	4613      	mov	r3, r2
 800c840:	009b      	lsls	r3, r3, #2
 800c842:	4413      	add	r3, r2
 800c844:	009b      	lsls	r3, r3, #2
 800c846:	4a1f      	ldr	r2, [pc, #124]	@ (800c8c4 <xTaskIncrementTick+0x164>)
 800c848:	441a      	add	r2, r3
 800c84a:	68bb      	ldr	r3, [r7, #8]
 800c84c:	3304      	adds	r3, #4
 800c84e:	4619      	mov	r1, r3
 800c850:	4610      	mov	r0, r2
 800c852:	f7fe fbd2 	bl	800affa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c856:	68bb      	ldr	r3, [r7, #8]
 800c858:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c85a:	4b1b      	ldr	r3, [pc, #108]	@ (800c8c8 <xTaskIncrementTick+0x168>)
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c860:	429a      	cmp	r2, r3
 800c862:	d3b8      	bcc.n	800c7d6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c864:	2301      	movs	r3, #1
 800c866:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c868:	e7b5      	b.n	800c7d6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c86a:	4b17      	ldr	r3, [pc, #92]	@ (800c8c8 <xTaskIncrementTick+0x168>)
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c870:	4914      	ldr	r1, [pc, #80]	@ (800c8c4 <xTaskIncrementTick+0x164>)
 800c872:	4613      	mov	r3, r2
 800c874:	009b      	lsls	r3, r3, #2
 800c876:	4413      	add	r3, r2
 800c878:	009b      	lsls	r3, r3, #2
 800c87a:	440b      	add	r3, r1
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	2b01      	cmp	r3, #1
 800c880:	d901      	bls.n	800c886 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c882:	2301      	movs	r3, #1
 800c884:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c886:	4b11      	ldr	r3, [pc, #68]	@ (800c8cc <xTaskIncrementTick+0x16c>)
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d007      	beq.n	800c89e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c88e:	2301      	movs	r3, #1
 800c890:	617b      	str	r3, [r7, #20]
 800c892:	e004      	b.n	800c89e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c894:	4b0e      	ldr	r3, [pc, #56]	@ (800c8d0 <xTaskIncrementTick+0x170>)
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	3301      	adds	r3, #1
 800c89a:	4a0d      	ldr	r2, [pc, #52]	@ (800c8d0 <xTaskIncrementTick+0x170>)
 800c89c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c89e:	697b      	ldr	r3, [r7, #20]
}
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	3718      	adds	r7, #24
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}
 800c8a8:	20002660 	.word	0x20002660
 800c8ac:	2000263c 	.word	0x2000263c
 800c8b0:	200025f0 	.word	0x200025f0
 800c8b4:	200025f4 	.word	0x200025f4
 800c8b8:	20002650 	.word	0x20002650
 800c8bc:	20002658 	.word	0x20002658
 800c8c0:	20002640 	.word	0x20002640
 800c8c4:	20002168 	.word	0x20002168
 800c8c8:	20002164 	.word	0x20002164
 800c8cc:	2000264c 	.word	0x2000264c
 800c8d0:	20002648 	.word	0x20002648

0800c8d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c8d4:	b480      	push	{r7}
 800c8d6:	b085      	sub	sp, #20
 800c8d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c8da:	4b28      	ldr	r3, [pc, #160]	@ (800c97c <vTaskSwitchContext+0xa8>)
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d003      	beq.n	800c8ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c8e2:	4b27      	ldr	r3, [pc, #156]	@ (800c980 <vTaskSwitchContext+0xac>)
 800c8e4:	2201      	movs	r2, #1
 800c8e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c8e8:	e042      	b.n	800c970 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800c8ea:	4b25      	ldr	r3, [pc, #148]	@ (800c980 <vTaskSwitchContext+0xac>)
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8f0:	4b24      	ldr	r3, [pc, #144]	@ (800c984 <vTaskSwitchContext+0xb0>)
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	60fb      	str	r3, [r7, #12]
 800c8f6:	e011      	b.n	800c91c <vTaskSwitchContext+0x48>
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d10b      	bne.n	800c916 <vTaskSwitchContext+0x42>
	__asm volatile
 800c8fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c902:	f383 8811 	msr	BASEPRI, r3
 800c906:	f3bf 8f6f 	isb	sy
 800c90a:	f3bf 8f4f 	dsb	sy
 800c90e:	607b      	str	r3, [r7, #4]
}
 800c910:	bf00      	nop
 800c912:	bf00      	nop
 800c914:	e7fd      	b.n	800c912 <vTaskSwitchContext+0x3e>
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	3b01      	subs	r3, #1
 800c91a:	60fb      	str	r3, [r7, #12]
 800c91c:	491a      	ldr	r1, [pc, #104]	@ (800c988 <vTaskSwitchContext+0xb4>)
 800c91e:	68fa      	ldr	r2, [r7, #12]
 800c920:	4613      	mov	r3, r2
 800c922:	009b      	lsls	r3, r3, #2
 800c924:	4413      	add	r3, r2
 800c926:	009b      	lsls	r3, r3, #2
 800c928:	440b      	add	r3, r1
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d0e3      	beq.n	800c8f8 <vTaskSwitchContext+0x24>
 800c930:	68fa      	ldr	r2, [r7, #12]
 800c932:	4613      	mov	r3, r2
 800c934:	009b      	lsls	r3, r3, #2
 800c936:	4413      	add	r3, r2
 800c938:	009b      	lsls	r3, r3, #2
 800c93a:	4a13      	ldr	r2, [pc, #76]	@ (800c988 <vTaskSwitchContext+0xb4>)
 800c93c:	4413      	add	r3, r2
 800c93e:	60bb      	str	r3, [r7, #8]
 800c940:	68bb      	ldr	r3, [r7, #8]
 800c942:	685b      	ldr	r3, [r3, #4]
 800c944:	685a      	ldr	r2, [r3, #4]
 800c946:	68bb      	ldr	r3, [r7, #8]
 800c948:	605a      	str	r2, [r3, #4]
 800c94a:	68bb      	ldr	r3, [r7, #8]
 800c94c:	685a      	ldr	r2, [r3, #4]
 800c94e:	68bb      	ldr	r3, [r7, #8]
 800c950:	3308      	adds	r3, #8
 800c952:	429a      	cmp	r2, r3
 800c954:	d104      	bne.n	800c960 <vTaskSwitchContext+0x8c>
 800c956:	68bb      	ldr	r3, [r7, #8]
 800c958:	685b      	ldr	r3, [r3, #4]
 800c95a:	685a      	ldr	r2, [r3, #4]
 800c95c:	68bb      	ldr	r3, [r7, #8]
 800c95e:	605a      	str	r2, [r3, #4]
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	685b      	ldr	r3, [r3, #4]
 800c964:	68db      	ldr	r3, [r3, #12]
 800c966:	4a09      	ldr	r2, [pc, #36]	@ (800c98c <vTaskSwitchContext+0xb8>)
 800c968:	6013      	str	r3, [r2, #0]
 800c96a:	4a06      	ldr	r2, [pc, #24]	@ (800c984 <vTaskSwitchContext+0xb0>)
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	6013      	str	r3, [r2, #0]
}
 800c970:	bf00      	nop
 800c972:	3714      	adds	r7, #20
 800c974:	46bd      	mov	sp, r7
 800c976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c97a:	4770      	bx	lr
 800c97c:	20002660 	.word	0x20002660
 800c980:	2000264c 	.word	0x2000264c
 800c984:	20002640 	.word	0x20002640
 800c988:	20002168 	.word	0x20002168
 800c98c:	20002164 	.word	0x20002164

0800c990 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b084      	sub	sp, #16
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
 800c998:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d10b      	bne.n	800c9b8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c9a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9a4:	f383 8811 	msr	BASEPRI, r3
 800c9a8:	f3bf 8f6f 	isb	sy
 800c9ac:	f3bf 8f4f 	dsb	sy
 800c9b0:	60fb      	str	r3, [r7, #12]
}
 800c9b2:	bf00      	nop
 800c9b4:	bf00      	nop
 800c9b6:	e7fd      	b.n	800c9b4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c9b8:	4b07      	ldr	r3, [pc, #28]	@ (800c9d8 <vTaskPlaceOnEventList+0x48>)
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	3318      	adds	r3, #24
 800c9be:	4619      	mov	r1, r3
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f7fe fb3e 	bl	800b042 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c9c6:	2101      	movs	r1, #1
 800c9c8:	6838      	ldr	r0, [r7, #0]
 800c9ca:	f000 fb81 	bl	800d0d0 <prvAddCurrentTaskToDelayedList>
}
 800c9ce:	bf00      	nop
 800c9d0:	3710      	adds	r7, #16
 800c9d2:	46bd      	mov	sp, r7
 800c9d4:	bd80      	pop	{r7, pc}
 800c9d6:	bf00      	nop
 800c9d8:	20002164 	.word	0x20002164

0800c9dc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b086      	sub	sp, #24
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	60f8      	str	r0, [r7, #12]
 800c9e4:	60b9      	str	r1, [r7, #8]
 800c9e6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d10b      	bne.n	800ca06 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c9ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9f2:	f383 8811 	msr	BASEPRI, r3
 800c9f6:	f3bf 8f6f 	isb	sy
 800c9fa:	f3bf 8f4f 	dsb	sy
 800c9fe:	617b      	str	r3, [r7, #20]
}
 800ca00:	bf00      	nop
 800ca02:	bf00      	nop
 800ca04:	e7fd      	b.n	800ca02 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ca06:	4b0a      	ldr	r3, [pc, #40]	@ (800ca30 <vTaskPlaceOnEventListRestricted+0x54>)
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	3318      	adds	r3, #24
 800ca0c:	4619      	mov	r1, r3
 800ca0e:	68f8      	ldr	r0, [r7, #12]
 800ca10:	f7fe faf3 	bl	800affa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d002      	beq.n	800ca20 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ca1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ca1e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ca20:	6879      	ldr	r1, [r7, #4]
 800ca22:	68b8      	ldr	r0, [r7, #8]
 800ca24:	f000 fb54 	bl	800d0d0 <prvAddCurrentTaskToDelayedList>
	}
 800ca28:	bf00      	nop
 800ca2a:	3718      	adds	r7, #24
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	bd80      	pop	{r7, pc}
 800ca30:	20002164 	.word	0x20002164

0800ca34 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ca34:	b580      	push	{r7, lr}
 800ca36:	b086      	sub	sp, #24
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	68db      	ldr	r3, [r3, #12]
 800ca40:	68db      	ldr	r3, [r3, #12]
 800ca42:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ca44:	693b      	ldr	r3, [r7, #16]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d10b      	bne.n	800ca62 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ca4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca4e:	f383 8811 	msr	BASEPRI, r3
 800ca52:	f3bf 8f6f 	isb	sy
 800ca56:	f3bf 8f4f 	dsb	sy
 800ca5a:	60fb      	str	r3, [r7, #12]
}
 800ca5c:	bf00      	nop
 800ca5e:	bf00      	nop
 800ca60:	e7fd      	b.n	800ca5e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ca62:	693b      	ldr	r3, [r7, #16]
 800ca64:	3318      	adds	r3, #24
 800ca66:	4618      	mov	r0, r3
 800ca68:	f7fe fb24 	bl	800b0b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca6c:	4b1d      	ldr	r3, [pc, #116]	@ (800cae4 <xTaskRemoveFromEventList+0xb0>)
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d11d      	bne.n	800cab0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ca74:	693b      	ldr	r3, [r7, #16]
 800ca76:	3304      	adds	r3, #4
 800ca78:	4618      	mov	r0, r3
 800ca7a:	f7fe fb1b 	bl	800b0b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ca7e:	693b      	ldr	r3, [r7, #16]
 800ca80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca82:	4b19      	ldr	r3, [pc, #100]	@ (800cae8 <xTaskRemoveFromEventList+0xb4>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	429a      	cmp	r2, r3
 800ca88:	d903      	bls.n	800ca92 <xTaskRemoveFromEventList+0x5e>
 800ca8a:	693b      	ldr	r3, [r7, #16]
 800ca8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca8e:	4a16      	ldr	r2, [pc, #88]	@ (800cae8 <xTaskRemoveFromEventList+0xb4>)
 800ca90:	6013      	str	r3, [r2, #0]
 800ca92:	693b      	ldr	r3, [r7, #16]
 800ca94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca96:	4613      	mov	r3, r2
 800ca98:	009b      	lsls	r3, r3, #2
 800ca9a:	4413      	add	r3, r2
 800ca9c:	009b      	lsls	r3, r3, #2
 800ca9e:	4a13      	ldr	r2, [pc, #76]	@ (800caec <xTaskRemoveFromEventList+0xb8>)
 800caa0:	441a      	add	r2, r3
 800caa2:	693b      	ldr	r3, [r7, #16]
 800caa4:	3304      	adds	r3, #4
 800caa6:	4619      	mov	r1, r3
 800caa8:	4610      	mov	r0, r2
 800caaa:	f7fe faa6 	bl	800affa <vListInsertEnd>
 800caae:	e005      	b.n	800cabc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cab0:	693b      	ldr	r3, [r7, #16]
 800cab2:	3318      	adds	r3, #24
 800cab4:	4619      	mov	r1, r3
 800cab6:	480e      	ldr	r0, [pc, #56]	@ (800caf0 <xTaskRemoveFromEventList+0xbc>)
 800cab8:	f7fe fa9f 	bl	800affa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cabc:	693b      	ldr	r3, [r7, #16]
 800cabe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cac0:	4b0c      	ldr	r3, [pc, #48]	@ (800caf4 <xTaskRemoveFromEventList+0xc0>)
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cac6:	429a      	cmp	r2, r3
 800cac8:	d905      	bls.n	800cad6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800caca:	2301      	movs	r3, #1
 800cacc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cace:	4b0a      	ldr	r3, [pc, #40]	@ (800caf8 <xTaskRemoveFromEventList+0xc4>)
 800cad0:	2201      	movs	r2, #1
 800cad2:	601a      	str	r2, [r3, #0]
 800cad4:	e001      	b.n	800cada <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800cad6:	2300      	movs	r3, #0
 800cad8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cada:	697b      	ldr	r3, [r7, #20]
}
 800cadc:	4618      	mov	r0, r3
 800cade:	3718      	adds	r7, #24
 800cae0:	46bd      	mov	sp, r7
 800cae2:	bd80      	pop	{r7, pc}
 800cae4:	20002660 	.word	0x20002660
 800cae8:	20002640 	.word	0x20002640
 800caec:	20002168 	.word	0x20002168
 800caf0:	200025f8 	.word	0x200025f8
 800caf4:	20002164 	.word	0x20002164
 800caf8:	2000264c 	.word	0x2000264c

0800cafc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cafc:	b480      	push	{r7}
 800cafe:	b083      	sub	sp, #12
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cb04:	4b06      	ldr	r3, [pc, #24]	@ (800cb20 <vTaskInternalSetTimeOutState+0x24>)
 800cb06:	681a      	ldr	r2, [r3, #0]
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cb0c:	4b05      	ldr	r3, [pc, #20]	@ (800cb24 <vTaskInternalSetTimeOutState+0x28>)
 800cb0e:	681a      	ldr	r2, [r3, #0]
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	605a      	str	r2, [r3, #4]
}
 800cb14:	bf00      	nop
 800cb16:	370c      	adds	r7, #12
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1e:	4770      	bx	lr
 800cb20:	20002650 	.word	0x20002650
 800cb24:	2000263c 	.word	0x2000263c

0800cb28 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b088      	sub	sp, #32
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
 800cb30:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d10b      	bne.n	800cb50 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800cb38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb3c:	f383 8811 	msr	BASEPRI, r3
 800cb40:	f3bf 8f6f 	isb	sy
 800cb44:	f3bf 8f4f 	dsb	sy
 800cb48:	613b      	str	r3, [r7, #16]
}
 800cb4a:	bf00      	nop
 800cb4c:	bf00      	nop
 800cb4e:	e7fd      	b.n	800cb4c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800cb50:	683b      	ldr	r3, [r7, #0]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d10b      	bne.n	800cb6e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800cb56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb5a:	f383 8811 	msr	BASEPRI, r3
 800cb5e:	f3bf 8f6f 	isb	sy
 800cb62:	f3bf 8f4f 	dsb	sy
 800cb66:	60fb      	str	r3, [r7, #12]
}
 800cb68:	bf00      	nop
 800cb6a:	bf00      	nop
 800cb6c:	e7fd      	b.n	800cb6a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800cb6e:	f001 f87b 	bl	800dc68 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cb72:	4b1d      	ldr	r3, [pc, #116]	@ (800cbe8 <xTaskCheckForTimeOut+0xc0>)
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	685b      	ldr	r3, [r3, #4]
 800cb7c:	69ba      	ldr	r2, [r7, #24]
 800cb7e:	1ad3      	subs	r3, r2, r3
 800cb80:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cb82:	683b      	ldr	r3, [r7, #0]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cb8a:	d102      	bne.n	800cb92 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	61fb      	str	r3, [r7, #28]
 800cb90:	e023      	b.n	800cbda <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	681a      	ldr	r2, [r3, #0]
 800cb96:	4b15      	ldr	r3, [pc, #84]	@ (800cbec <xTaskCheckForTimeOut+0xc4>)
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	429a      	cmp	r2, r3
 800cb9c:	d007      	beq.n	800cbae <xTaskCheckForTimeOut+0x86>
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	685b      	ldr	r3, [r3, #4]
 800cba2:	69ba      	ldr	r2, [r7, #24]
 800cba4:	429a      	cmp	r2, r3
 800cba6:	d302      	bcc.n	800cbae <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cba8:	2301      	movs	r3, #1
 800cbaa:	61fb      	str	r3, [r7, #28]
 800cbac:	e015      	b.n	800cbda <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	697a      	ldr	r2, [r7, #20]
 800cbb4:	429a      	cmp	r2, r3
 800cbb6:	d20b      	bcs.n	800cbd0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	681a      	ldr	r2, [r3, #0]
 800cbbc:	697b      	ldr	r3, [r7, #20]
 800cbbe:	1ad2      	subs	r2, r2, r3
 800cbc0:	683b      	ldr	r3, [r7, #0]
 800cbc2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cbc4:	6878      	ldr	r0, [r7, #4]
 800cbc6:	f7ff ff99 	bl	800cafc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cbca:	2300      	movs	r3, #0
 800cbcc:	61fb      	str	r3, [r7, #28]
 800cbce:	e004      	b.n	800cbda <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800cbd0:	683b      	ldr	r3, [r7, #0]
 800cbd2:	2200      	movs	r2, #0
 800cbd4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cbda:	f001 f877 	bl	800dccc <vPortExitCritical>

	return xReturn;
 800cbde:	69fb      	ldr	r3, [r7, #28]
}
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	3720      	adds	r7, #32
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	bd80      	pop	{r7, pc}
 800cbe8:	2000263c 	.word	0x2000263c
 800cbec:	20002650 	.word	0x20002650

0800cbf0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cbf0:	b480      	push	{r7}
 800cbf2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cbf4:	4b03      	ldr	r3, [pc, #12]	@ (800cc04 <vTaskMissedYield+0x14>)
 800cbf6:	2201      	movs	r2, #1
 800cbf8:	601a      	str	r2, [r3, #0]
}
 800cbfa:	bf00      	nop
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc02:	4770      	bx	lr
 800cc04:	2000264c 	.word	0x2000264c

0800cc08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b082      	sub	sp, #8
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cc10:	f000 f852 	bl	800ccb8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cc14:	4b06      	ldr	r3, [pc, #24]	@ (800cc30 <prvIdleTask+0x28>)
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	2b01      	cmp	r3, #1
 800cc1a:	d9f9      	bls.n	800cc10 <prvIdleTask+0x8>
			{
				taskYIELD();
 800cc1c:	4b05      	ldr	r3, [pc, #20]	@ (800cc34 <prvIdleTask+0x2c>)
 800cc1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc22:	601a      	str	r2, [r3, #0]
 800cc24:	f3bf 8f4f 	dsb	sy
 800cc28:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cc2c:	e7f0      	b.n	800cc10 <prvIdleTask+0x8>
 800cc2e:	bf00      	nop
 800cc30:	20002168 	.word	0x20002168
 800cc34:	e000ed04 	.word	0xe000ed04

0800cc38 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b082      	sub	sp, #8
 800cc3c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cc3e:	2300      	movs	r3, #0
 800cc40:	607b      	str	r3, [r7, #4]
 800cc42:	e00c      	b.n	800cc5e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cc44:	687a      	ldr	r2, [r7, #4]
 800cc46:	4613      	mov	r3, r2
 800cc48:	009b      	lsls	r3, r3, #2
 800cc4a:	4413      	add	r3, r2
 800cc4c:	009b      	lsls	r3, r3, #2
 800cc4e:	4a12      	ldr	r2, [pc, #72]	@ (800cc98 <prvInitialiseTaskLists+0x60>)
 800cc50:	4413      	add	r3, r2
 800cc52:	4618      	mov	r0, r3
 800cc54:	f7fe f9a4 	bl	800afa0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	3301      	adds	r3, #1
 800cc5c:	607b      	str	r3, [r7, #4]
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	2b37      	cmp	r3, #55	@ 0x37
 800cc62:	d9ef      	bls.n	800cc44 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cc64:	480d      	ldr	r0, [pc, #52]	@ (800cc9c <prvInitialiseTaskLists+0x64>)
 800cc66:	f7fe f99b 	bl	800afa0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cc6a:	480d      	ldr	r0, [pc, #52]	@ (800cca0 <prvInitialiseTaskLists+0x68>)
 800cc6c:	f7fe f998 	bl	800afa0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cc70:	480c      	ldr	r0, [pc, #48]	@ (800cca4 <prvInitialiseTaskLists+0x6c>)
 800cc72:	f7fe f995 	bl	800afa0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cc76:	480c      	ldr	r0, [pc, #48]	@ (800cca8 <prvInitialiseTaskLists+0x70>)
 800cc78:	f7fe f992 	bl	800afa0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cc7c:	480b      	ldr	r0, [pc, #44]	@ (800ccac <prvInitialiseTaskLists+0x74>)
 800cc7e:	f7fe f98f 	bl	800afa0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cc82:	4b0b      	ldr	r3, [pc, #44]	@ (800ccb0 <prvInitialiseTaskLists+0x78>)
 800cc84:	4a05      	ldr	r2, [pc, #20]	@ (800cc9c <prvInitialiseTaskLists+0x64>)
 800cc86:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cc88:	4b0a      	ldr	r3, [pc, #40]	@ (800ccb4 <prvInitialiseTaskLists+0x7c>)
 800cc8a:	4a05      	ldr	r2, [pc, #20]	@ (800cca0 <prvInitialiseTaskLists+0x68>)
 800cc8c:	601a      	str	r2, [r3, #0]
}
 800cc8e:	bf00      	nop
 800cc90:	3708      	adds	r7, #8
 800cc92:	46bd      	mov	sp, r7
 800cc94:	bd80      	pop	{r7, pc}
 800cc96:	bf00      	nop
 800cc98:	20002168 	.word	0x20002168
 800cc9c:	200025c8 	.word	0x200025c8
 800cca0:	200025dc 	.word	0x200025dc
 800cca4:	200025f8 	.word	0x200025f8
 800cca8:	2000260c 	.word	0x2000260c
 800ccac:	20002624 	.word	0x20002624
 800ccb0:	200025f0 	.word	0x200025f0
 800ccb4:	200025f4 	.word	0x200025f4

0800ccb8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b082      	sub	sp, #8
 800ccbc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ccbe:	e019      	b.n	800ccf4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ccc0:	f000 ffd2 	bl	800dc68 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccc4:	4b10      	ldr	r3, [pc, #64]	@ (800cd08 <prvCheckTasksWaitingTermination+0x50>)
 800ccc6:	68db      	ldr	r3, [r3, #12]
 800ccc8:	68db      	ldr	r3, [r3, #12]
 800ccca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	3304      	adds	r3, #4
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	f7fe f9ef 	bl	800b0b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ccd6:	4b0d      	ldr	r3, [pc, #52]	@ (800cd0c <prvCheckTasksWaitingTermination+0x54>)
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	3b01      	subs	r3, #1
 800ccdc:	4a0b      	ldr	r2, [pc, #44]	@ (800cd0c <prvCheckTasksWaitingTermination+0x54>)
 800ccde:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cce0:	4b0b      	ldr	r3, [pc, #44]	@ (800cd10 <prvCheckTasksWaitingTermination+0x58>)
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	3b01      	subs	r3, #1
 800cce6:	4a0a      	ldr	r2, [pc, #40]	@ (800cd10 <prvCheckTasksWaitingTermination+0x58>)
 800cce8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ccea:	f000 ffef 	bl	800dccc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ccee:	6878      	ldr	r0, [r7, #4]
 800ccf0:	f000 f810 	bl	800cd14 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ccf4:	4b06      	ldr	r3, [pc, #24]	@ (800cd10 <prvCheckTasksWaitingTermination+0x58>)
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d1e1      	bne.n	800ccc0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ccfc:	bf00      	nop
 800ccfe:	bf00      	nop
 800cd00:	3708      	adds	r7, #8
 800cd02:	46bd      	mov	sp, r7
 800cd04:	bd80      	pop	{r7, pc}
 800cd06:	bf00      	nop
 800cd08:	2000260c 	.word	0x2000260c
 800cd0c:	20002638 	.word	0x20002638
 800cd10:	20002620 	.word	0x20002620

0800cd14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b084      	sub	sp, #16
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d108      	bne.n	800cd38 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	f001 f98c 	bl	800e048 <vPortFree>
				vPortFree( pxTCB );
 800cd30:	6878      	ldr	r0, [r7, #4]
 800cd32:	f001 f989 	bl	800e048 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cd36:	e019      	b.n	800cd6c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800cd3e:	2b01      	cmp	r3, #1
 800cd40:	d103      	bne.n	800cd4a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800cd42:	6878      	ldr	r0, [r7, #4]
 800cd44:	f001 f980 	bl	800e048 <vPortFree>
	}
 800cd48:	e010      	b.n	800cd6c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800cd50:	2b02      	cmp	r3, #2
 800cd52:	d00b      	beq.n	800cd6c <prvDeleteTCB+0x58>
	__asm volatile
 800cd54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd58:	f383 8811 	msr	BASEPRI, r3
 800cd5c:	f3bf 8f6f 	isb	sy
 800cd60:	f3bf 8f4f 	dsb	sy
 800cd64:	60fb      	str	r3, [r7, #12]
}
 800cd66:	bf00      	nop
 800cd68:	bf00      	nop
 800cd6a:	e7fd      	b.n	800cd68 <prvDeleteTCB+0x54>
	}
 800cd6c:	bf00      	nop
 800cd6e:	3710      	adds	r7, #16
 800cd70:	46bd      	mov	sp, r7
 800cd72:	bd80      	pop	{r7, pc}

0800cd74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cd74:	b480      	push	{r7}
 800cd76:	b083      	sub	sp, #12
 800cd78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cd7a:	4b0c      	ldr	r3, [pc, #48]	@ (800cdac <prvResetNextTaskUnblockTime+0x38>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d104      	bne.n	800cd8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cd84:	4b0a      	ldr	r3, [pc, #40]	@ (800cdb0 <prvResetNextTaskUnblockTime+0x3c>)
 800cd86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cd8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cd8c:	e008      	b.n	800cda0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd8e:	4b07      	ldr	r3, [pc, #28]	@ (800cdac <prvResetNextTaskUnblockTime+0x38>)
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	68db      	ldr	r3, [r3, #12]
 800cd94:	68db      	ldr	r3, [r3, #12]
 800cd96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	685b      	ldr	r3, [r3, #4]
 800cd9c:	4a04      	ldr	r2, [pc, #16]	@ (800cdb0 <prvResetNextTaskUnblockTime+0x3c>)
 800cd9e:	6013      	str	r3, [r2, #0]
}
 800cda0:	bf00      	nop
 800cda2:	370c      	adds	r7, #12
 800cda4:	46bd      	mov	sp, r7
 800cda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdaa:	4770      	bx	lr
 800cdac:	200025f0 	.word	0x200025f0
 800cdb0:	20002658 	.word	0x20002658

0800cdb4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cdb4:	b480      	push	{r7}
 800cdb6:	b083      	sub	sp, #12
 800cdb8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cdba:	4b0b      	ldr	r3, [pc, #44]	@ (800cde8 <xTaskGetSchedulerState+0x34>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d102      	bne.n	800cdc8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	607b      	str	r3, [r7, #4]
 800cdc6:	e008      	b.n	800cdda <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cdc8:	4b08      	ldr	r3, [pc, #32]	@ (800cdec <xTaskGetSchedulerState+0x38>)
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d102      	bne.n	800cdd6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cdd0:	2302      	movs	r3, #2
 800cdd2:	607b      	str	r3, [r7, #4]
 800cdd4:	e001      	b.n	800cdda <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cdda:	687b      	ldr	r3, [r7, #4]
	}
 800cddc:	4618      	mov	r0, r3
 800cdde:	370c      	adds	r7, #12
 800cde0:	46bd      	mov	sp, r7
 800cde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde6:	4770      	bx	lr
 800cde8:	20002644 	.word	0x20002644
 800cdec:	20002660 	.word	0x20002660

0800cdf0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b084      	sub	sp, #16
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d051      	beq.n	800ceaa <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ce06:	68bb      	ldr	r3, [r7, #8]
 800ce08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce0a:	4b2a      	ldr	r3, [pc, #168]	@ (800ceb4 <xTaskPriorityInherit+0xc4>)
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce10:	429a      	cmp	r2, r3
 800ce12:	d241      	bcs.n	800ce98 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ce14:	68bb      	ldr	r3, [r7, #8]
 800ce16:	699b      	ldr	r3, [r3, #24]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	db06      	blt.n	800ce2a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce1c:	4b25      	ldr	r3, [pc, #148]	@ (800ceb4 <xTaskPriorityInherit+0xc4>)
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce22:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ce26:	68bb      	ldr	r3, [r7, #8]
 800ce28:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ce2a:	68bb      	ldr	r3, [r7, #8]
 800ce2c:	6959      	ldr	r1, [r3, #20]
 800ce2e:	68bb      	ldr	r3, [r7, #8]
 800ce30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce32:	4613      	mov	r3, r2
 800ce34:	009b      	lsls	r3, r3, #2
 800ce36:	4413      	add	r3, r2
 800ce38:	009b      	lsls	r3, r3, #2
 800ce3a:	4a1f      	ldr	r2, [pc, #124]	@ (800ceb8 <xTaskPriorityInherit+0xc8>)
 800ce3c:	4413      	add	r3, r2
 800ce3e:	4299      	cmp	r1, r3
 800ce40:	d122      	bne.n	800ce88 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ce42:	68bb      	ldr	r3, [r7, #8]
 800ce44:	3304      	adds	r3, #4
 800ce46:	4618      	mov	r0, r3
 800ce48:	f7fe f934 	bl	800b0b4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ce4c:	4b19      	ldr	r3, [pc, #100]	@ (800ceb4 <xTaskPriorityInherit+0xc4>)
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce52:	68bb      	ldr	r3, [r7, #8]
 800ce54:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ce56:	68bb      	ldr	r3, [r7, #8]
 800ce58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce5a:	4b18      	ldr	r3, [pc, #96]	@ (800cebc <xTaskPriorityInherit+0xcc>)
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	429a      	cmp	r2, r3
 800ce60:	d903      	bls.n	800ce6a <xTaskPriorityInherit+0x7a>
 800ce62:	68bb      	ldr	r3, [r7, #8]
 800ce64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce66:	4a15      	ldr	r2, [pc, #84]	@ (800cebc <xTaskPriorityInherit+0xcc>)
 800ce68:	6013      	str	r3, [r2, #0]
 800ce6a:	68bb      	ldr	r3, [r7, #8]
 800ce6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce6e:	4613      	mov	r3, r2
 800ce70:	009b      	lsls	r3, r3, #2
 800ce72:	4413      	add	r3, r2
 800ce74:	009b      	lsls	r3, r3, #2
 800ce76:	4a10      	ldr	r2, [pc, #64]	@ (800ceb8 <xTaskPriorityInherit+0xc8>)
 800ce78:	441a      	add	r2, r3
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	3304      	adds	r3, #4
 800ce7e:	4619      	mov	r1, r3
 800ce80:	4610      	mov	r0, r2
 800ce82:	f7fe f8ba 	bl	800affa <vListInsertEnd>
 800ce86:	e004      	b.n	800ce92 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ce88:	4b0a      	ldr	r3, [pc, #40]	@ (800ceb4 <xTaskPriorityInherit+0xc4>)
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ce92:	2301      	movs	r3, #1
 800ce94:	60fb      	str	r3, [r7, #12]
 800ce96:	e008      	b.n	800ceaa <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ce98:	68bb      	ldr	r3, [r7, #8]
 800ce9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ce9c:	4b05      	ldr	r3, [pc, #20]	@ (800ceb4 <xTaskPriorityInherit+0xc4>)
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cea2:	429a      	cmp	r2, r3
 800cea4:	d201      	bcs.n	800ceaa <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800cea6:	2301      	movs	r3, #1
 800cea8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ceaa:	68fb      	ldr	r3, [r7, #12]
	}
 800ceac:	4618      	mov	r0, r3
 800ceae:	3710      	adds	r7, #16
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bd80      	pop	{r7, pc}
 800ceb4:	20002164 	.word	0x20002164
 800ceb8:	20002168 	.word	0x20002168
 800cebc:	20002640 	.word	0x20002640

0800cec0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b086      	sub	sp, #24
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cecc:	2300      	movs	r3, #0
 800cece:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d058      	beq.n	800cf88 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ced6:	4b2f      	ldr	r3, [pc, #188]	@ (800cf94 <xTaskPriorityDisinherit+0xd4>)
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	693a      	ldr	r2, [r7, #16]
 800cedc:	429a      	cmp	r2, r3
 800cede:	d00b      	beq.n	800cef8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800cee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cee4:	f383 8811 	msr	BASEPRI, r3
 800cee8:	f3bf 8f6f 	isb	sy
 800ceec:	f3bf 8f4f 	dsb	sy
 800cef0:	60fb      	str	r3, [r7, #12]
}
 800cef2:	bf00      	nop
 800cef4:	bf00      	nop
 800cef6:	e7fd      	b.n	800cef4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cef8:	693b      	ldr	r3, [r7, #16]
 800cefa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d10b      	bne.n	800cf18 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800cf00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf04:	f383 8811 	msr	BASEPRI, r3
 800cf08:	f3bf 8f6f 	isb	sy
 800cf0c:	f3bf 8f4f 	dsb	sy
 800cf10:	60bb      	str	r3, [r7, #8]
}
 800cf12:	bf00      	nop
 800cf14:	bf00      	nop
 800cf16:	e7fd      	b.n	800cf14 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800cf18:	693b      	ldr	r3, [r7, #16]
 800cf1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf1c:	1e5a      	subs	r2, r3, #1
 800cf1e:	693b      	ldr	r3, [r7, #16]
 800cf20:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800cf22:	693b      	ldr	r3, [r7, #16]
 800cf24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf26:	693b      	ldr	r3, [r7, #16]
 800cf28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cf2a:	429a      	cmp	r2, r3
 800cf2c:	d02c      	beq.n	800cf88 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cf2e:	693b      	ldr	r3, [r7, #16]
 800cf30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d128      	bne.n	800cf88 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cf36:	693b      	ldr	r3, [r7, #16]
 800cf38:	3304      	adds	r3, #4
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	f7fe f8ba 	bl	800b0b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cf40:	693b      	ldr	r3, [r7, #16]
 800cf42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cf44:	693b      	ldr	r3, [r7, #16]
 800cf46:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cf48:	693b      	ldr	r3, [r7, #16]
 800cf4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf4c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800cf50:	693b      	ldr	r3, [r7, #16]
 800cf52:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800cf54:	693b      	ldr	r3, [r7, #16]
 800cf56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf58:	4b0f      	ldr	r3, [pc, #60]	@ (800cf98 <xTaskPriorityDisinherit+0xd8>)
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	429a      	cmp	r2, r3
 800cf5e:	d903      	bls.n	800cf68 <xTaskPriorityDisinherit+0xa8>
 800cf60:	693b      	ldr	r3, [r7, #16]
 800cf62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf64:	4a0c      	ldr	r2, [pc, #48]	@ (800cf98 <xTaskPriorityDisinherit+0xd8>)
 800cf66:	6013      	str	r3, [r2, #0]
 800cf68:	693b      	ldr	r3, [r7, #16]
 800cf6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf6c:	4613      	mov	r3, r2
 800cf6e:	009b      	lsls	r3, r3, #2
 800cf70:	4413      	add	r3, r2
 800cf72:	009b      	lsls	r3, r3, #2
 800cf74:	4a09      	ldr	r2, [pc, #36]	@ (800cf9c <xTaskPriorityDisinherit+0xdc>)
 800cf76:	441a      	add	r2, r3
 800cf78:	693b      	ldr	r3, [r7, #16]
 800cf7a:	3304      	adds	r3, #4
 800cf7c:	4619      	mov	r1, r3
 800cf7e:	4610      	mov	r0, r2
 800cf80:	f7fe f83b 	bl	800affa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cf84:	2301      	movs	r3, #1
 800cf86:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cf88:	697b      	ldr	r3, [r7, #20]
	}
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	3718      	adds	r7, #24
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	bd80      	pop	{r7, pc}
 800cf92:	bf00      	nop
 800cf94:	20002164 	.word	0x20002164
 800cf98:	20002640 	.word	0x20002640
 800cf9c:	20002168 	.word	0x20002168

0800cfa0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b088      	sub	sp, #32
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	6078      	str	r0, [r7, #4]
 800cfa8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800cfae:	2301      	movs	r3, #1
 800cfb0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d06c      	beq.n	800d092 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800cfb8:	69bb      	ldr	r3, [r7, #24]
 800cfba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d10b      	bne.n	800cfd8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800cfc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfc4:	f383 8811 	msr	BASEPRI, r3
 800cfc8:	f3bf 8f6f 	isb	sy
 800cfcc:	f3bf 8f4f 	dsb	sy
 800cfd0:	60fb      	str	r3, [r7, #12]
}
 800cfd2:	bf00      	nop
 800cfd4:	bf00      	nop
 800cfd6:	e7fd      	b.n	800cfd4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800cfd8:	69bb      	ldr	r3, [r7, #24]
 800cfda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cfdc:	683a      	ldr	r2, [r7, #0]
 800cfde:	429a      	cmp	r2, r3
 800cfe0:	d902      	bls.n	800cfe8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	61fb      	str	r3, [r7, #28]
 800cfe6:	e002      	b.n	800cfee <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800cfe8:	69bb      	ldr	r3, [r7, #24]
 800cfea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cfec:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800cfee:	69bb      	ldr	r3, [r7, #24]
 800cff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cff2:	69fa      	ldr	r2, [r7, #28]
 800cff4:	429a      	cmp	r2, r3
 800cff6:	d04c      	beq.n	800d092 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800cff8:	69bb      	ldr	r3, [r7, #24]
 800cffa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cffc:	697a      	ldr	r2, [r7, #20]
 800cffe:	429a      	cmp	r2, r3
 800d000:	d147      	bne.n	800d092 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d002:	4b26      	ldr	r3, [pc, #152]	@ (800d09c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	69ba      	ldr	r2, [r7, #24]
 800d008:	429a      	cmp	r2, r3
 800d00a:	d10b      	bne.n	800d024 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800d00c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d010:	f383 8811 	msr	BASEPRI, r3
 800d014:	f3bf 8f6f 	isb	sy
 800d018:	f3bf 8f4f 	dsb	sy
 800d01c:	60bb      	str	r3, [r7, #8]
}
 800d01e:	bf00      	nop
 800d020:	bf00      	nop
 800d022:	e7fd      	b.n	800d020 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d024:	69bb      	ldr	r3, [r7, #24]
 800d026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d028:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d02a:	69bb      	ldr	r3, [r7, #24]
 800d02c:	69fa      	ldr	r2, [r7, #28]
 800d02e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d030:	69bb      	ldr	r3, [r7, #24]
 800d032:	699b      	ldr	r3, [r3, #24]
 800d034:	2b00      	cmp	r3, #0
 800d036:	db04      	blt.n	800d042 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d038:	69fb      	ldr	r3, [r7, #28]
 800d03a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d03e:	69bb      	ldr	r3, [r7, #24]
 800d040:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d042:	69bb      	ldr	r3, [r7, #24]
 800d044:	6959      	ldr	r1, [r3, #20]
 800d046:	693a      	ldr	r2, [r7, #16]
 800d048:	4613      	mov	r3, r2
 800d04a:	009b      	lsls	r3, r3, #2
 800d04c:	4413      	add	r3, r2
 800d04e:	009b      	lsls	r3, r3, #2
 800d050:	4a13      	ldr	r2, [pc, #76]	@ (800d0a0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d052:	4413      	add	r3, r2
 800d054:	4299      	cmp	r1, r3
 800d056:	d11c      	bne.n	800d092 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d058:	69bb      	ldr	r3, [r7, #24]
 800d05a:	3304      	adds	r3, #4
 800d05c:	4618      	mov	r0, r3
 800d05e:	f7fe f829 	bl	800b0b4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d062:	69bb      	ldr	r3, [r7, #24]
 800d064:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d066:	4b0f      	ldr	r3, [pc, #60]	@ (800d0a4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	429a      	cmp	r2, r3
 800d06c:	d903      	bls.n	800d076 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800d06e:	69bb      	ldr	r3, [r7, #24]
 800d070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d072:	4a0c      	ldr	r2, [pc, #48]	@ (800d0a4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800d074:	6013      	str	r3, [r2, #0]
 800d076:	69bb      	ldr	r3, [r7, #24]
 800d078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d07a:	4613      	mov	r3, r2
 800d07c:	009b      	lsls	r3, r3, #2
 800d07e:	4413      	add	r3, r2
 800d080:	009b      	lsls	r3, r3, #2
 800d082:	4a07      	ldr	r2, [pc, #28]	@ (800d0a0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d084:	441a      	add	r2, r3
 800d086:	69bb      	ldr	r3, [r7, #24]
 800d088:	3304      	adds	r3, #4
 800d08a:	4619      	mov	r1, r3
 800d08c:	4610      	mov	r0, r2
 800d08e:	f7fd ffb4 	bl	800affa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d092:	bf00      	nop
 800d094:	3720      	adds	r7, #32
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}
 800d09a:	bf00      	nop
 800d09c:	20002164 	.word	0x20002164
 800d0a0:	20002168 	.word	0x20002168
 800d0a4:	20002640 	.word	0x20002640

0800d0a8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d0a8:	b480      	push	{r7}
 800d0aa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d0ac:	4b07      	ldr	r3, [pc, #28]	@ (800d0cc <pvTaskIncrementMutexHeldCount+0x24>)
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d004      	beq.n	800d0be <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d0b4:	4b05      	ldr	r3, [pc, #20]	@ (800d0cc <pvTaskIncrementMutexHeldCount+0x24>)
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d0ba:	3201      	adds	r2, #1
 800d0bc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800d0be:	4b03      	ldr	r3, [pc, #12]	@ (800d0cc <pvTaskIncrementMutexHeldCount+0x24>)
 800d0c0:	681b      	ldr	r3, [r3, #0]
	}
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ca:	4770      	bx	lr
 800d0cc:	20002164 	.word	0x20002164

0800d0d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d0d0:	b580      	push	{r7, lr}
 800d0d2:	b084      	sub	sp, #16
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
 800d0d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d0da:	4b21      	ldr	r3, [pc, #132]	@ (800d160 <prvAddCurrentTaskToDelayedList+0x90>)
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d0e0:	4b20      	ldr	r3, [pc, #128]	@ (800d164 <prvAddCurrentTaskToDelayedList+0x94>)
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	3304      	adds	r3, #4
 800d0e6:	4618      	mov	r0, r3
 800d0e8:	f7fd ffe4 	bl	800b0b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d0f2:	d10a      	bne.n	800d10a <prvAddCurrentTaskToDelayedList+0x3a>
 800d0f4:	683b      	ldr	r3, [r7, #0]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d007      	beq.n	800d10a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d0fa:	4b1a      	ldr	r3, [pc, #104]	@ (800d164 <prvAddCurrentTaskToDelayedList+0x94>)
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	3304      	adds	r3, #4
 800d100:	4619      	mov	r1, r3
 800d102:	4819      	ldr	r0, [pc, #100]	@ (800d168 <prvAddCurrentTaskToDelayedList+0x98>)
 800d104:	f7fd ff79 	bl	800affa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d108:	e026      	b.n	800d158 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d10a:	68fa      	ldr	r2, [r7, #12]
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	4413      	add	r3, r2
 800d110:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d112:	4b14      	ldr	r3, [pc, #80]	@ (800d164 <prvAddCurrentTaskToDelayedList+0x94>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	68ba      	ldr	r2, [r7, #8]
 800d118:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d11a:	68ba      	ldr	r2, [r7, #8]
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	429a      	cmp	r2, r3
 800d120:	d209      	bcs.n	800d136 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d122:	4b12      	ldr	r3, [pc, #72]	@ (800d16c <prvAddCurrentTaskToDelayedList+0x9c>)
 800d124:	681a      	ldr	r2, [r3, #0]
 800d126:	4b0f      	ldr	r3, [pc, #60]	@ (800d164 <prvAddCurrentTaskToDelayedList+0x94>)
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	3304      	adds	r3, #4
 800d12c:	4619      	mov	r1, r3
 800d12e:	4610      	mov	r0, r2
 800d130:	f7fd ff87 	bl	800b042 <vListInsert>
}
 800d134:	e010      	b.n	800d158 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d136:	4b0e      	ldr	r3, [pc, #56]	@ (800d170 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d138:	681a      	ldr	r2, [r3, #0]
 800d13a:	4b0a      	ldr	r3, [pc, #40]	@ (800d164 <prvAddCurrentTaskToDelayedList+0x94>)
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	3304      	adds	r3, #4
 800d140:	4619      	mov	r1, r3
 800d142:	4610      	mov	r0, r2
 800d144:	f7fd ff7d 	bl	800b042 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d148:	4b0a      	ldr	r3, [pc, #40]	@ (800d174 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	68ba      	ldr	r2, [r7, #8]
 800d14e:	429a      	cmp	r2, r3
 800d150:	d202      	bcs.n	800d158 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d152:	4a08      	ldr	r2, [pc, #32]	@ (800d174 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	6013      	str	r3, [r2, #0]
}
 800d158:	bf00      	nop
 800d15a:	3710      	adds	r7, #16
 800d15c:	46bd      	mov	sp, r7
 800d15e:	bd80      	pop	{r7, pc}
 800d160:	2000263c 	.word	0x2000263c
 800d164:	20002164 	.word	0x20002164
 800d168:	20002624 	.word	0x20002624
 800d16c:	200025f4 	.word	0x200025f4
 800d170:	200025f0 	.word	0x200025f0
 800d174:	20002658 	.word	0x20002658

0800d178 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b08a      	sub	sp, #40	@ 0x28
 800d17c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d17e:	2300      	movs	r3, #0
 800d180:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d182:	f000 fbb1 	bl	800d8e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d186:	4b1d      	ldr	r3, [pc, #116]	@ (800d1fc <xTimerCreateTimerTask+0x84>)
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d021      	beq.n	800d1d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d18e:	2300      	movs	r3, #0
 800d190:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d192:	2300      	movs	r3, #0
 800d194:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d196:	1d3a      	adds	r2, r7, #4
 800d198:	f107 0108 	add.w	r1, r7, #8
 800d19c:	f107 030c 	add.w	r3, r7, #12
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	f7fd fee3 	bl	800af6c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d1a6:	6879      	ldr	r1, [r7, #4]
 800d1a8:	68bb      	ldr	r3, [r7, #8]
 800d1aa:	68fa      	ldr	r2, [r7, #12]
 800d1ac:	9202      	str	r2, [sp, #8]
 800d1ae:	9301      	str	r3, [sp, #4]
 800d1b0:	2328      	movs	r3, #40	@ 0x28
 800d1b2:	9300      	str	r3, [sp, #0]
 800d1b4:	2300      	movs	r3, #0
 800d1b6:	460a      	mov	r2, r1
 800d1b8:	4911      	ldr	r1, [pc, #68]	@ (800d200 <xTimerCreateTimerTask+0x88>)
 800d1ba:	4812      	ldr	r0, [pc, #72]	@ (800d204 <xTimerCreateTimerTask+0x8c>)
 800d1bc:	f7fe ffd0 	bl	800c160 <xTaskCreateStatic>
 800d1c0:	4603      	mov	r3, r0
 800d1c2:	4a11      	ldr	r2, [pc, #68]	@ (800d208 <xTimerCreateTimerTask+0x90>)
 800d1c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d1c6:	4b10      	ldr	r3, [pc, #64]	@ (800d208 <xTimerCreateTimerTask+0x90>)
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d001      	beq.n	800d1d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d1ce:	2301      	movs	r3, #1
 800d1d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d1d2:	697b      	ldr	r3, [r7, #20]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d10b      	bne.n	800d1f0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800d1d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1dc:	f383 8811 	msr	BASEPRI, r3
 800d1e0:	f3bf 8f6f 	isb	sy
 800d1e4:	f3bf 8f4f 	dsb	sy
 800d1e8:	613b      	str	r3, [r7, #16]
}
 800d1ea:	bf00      	nop
 800d1ec:	bf00      	nop
 800d1ee:	e7fd      	b.n	800d1ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d1f0:	697b      	ldr	r3, [r7, #20]
}
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	3718      	adds	r7, #24
 800d1f6:	46bd      	mov	sp, r7
 800d1f8:	bd80      	pop	{r7, pc}
 800d1fa:	bf00      	nop
 800d1fc:	20002694 	.word	0x20002694
 800d200:	08010334 	.word	0x08010334
 800d204:	0800d481 	.word	0x0800d481
 800d208:	20002698 	.word	0x20002698

0800d20c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800d20c:	b580      	push	{r7, lr}
 800d20e:	b088      	sub	sp, #32
 800d210:	af02      	add	r7, sp, #8
 800d212:	60f8      	str	r0, [r7, #12]
 800d214:	60b9      	str	r1, [r7, #8]
 800d216:	607a      	str	r2, [r7, #4]
 800d218:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800d21a:	202c      	movs	r0, #44	@ 0x2c
 800d21c:	f000 fe46 	bl	800deac <pvPortMalloc>
 800d220:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800d222:	697b      	ldr	r3, [r7, #20]
 800d224:	2b00      	cmp	r3, #0
 800d226:	d00d      	beq.n	800d244 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800d228:	697b      	ldr	r3, [r7, #20]
 800d22a:	2200      	movs	r2, #0
 800d22c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d230:	697b      	ldr	r3, [r7, #20]
 800d232:	9301      	str	r3, [sp, #4]
 800d234:	6a3b      	ldr	r3, [r7, #32]
 800d236:	9300      	str	r3, [sp, #0]
 800d238:	683b      	ldr	r3, [r7, #0]
 800d23a:	687a      	ldr	r2, [r7, #4]
 800d23c:	68b9      	ldr	r1, [r7, #8]
 800d23e:	68f8      	ldr	r0, [r7, #12]
 800d240:	f000 f845 	bl	800d2ce <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d244:	697b      	ldr	r3, [r7, #20]
	}
 800d246:	4618      	mov	r0, r3
 800d248:	3718      	adds	r7, #24
 800d24a:	46bd      	mov	sp, r7
 800d24c:	bd80      	pop	{r7, pc}

0800d24e <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800d24e:	b580      	push	{r7, lr}
 800d250:	b08a      	sub	sp, #40	@ 0x28
 800d252:	af02      	add	r7, sp, #8
 800d254:	60f8      	str	r0, [r7, #12]
 800d256:	60b9      	str	r1, [r7, #8]
 800d258:	607a      	str	r2, [r7, #4]
 800d25a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800d25c:	232c      	movs	r3, #44	@ 0x2c
 800d25e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800d260:	693b      	ldr	r3, [r7, #16]
 800d262:	2b2c      	cmp	r3, #44	@ 0x2c
 800d264:	d00b      	beq.n	800d27e <xTimerCreateStatic+0x30>
	__asm volatile
 800d266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d26a:	f383 8811 	msr	BASEPRI, r3
 800d26e:	f3bf 8f6f 	isb	sy
 800d272:	f3bf 8f4f 	dsb	sy
 800d276:	61bb      	str	r3, [r7, #24]
}
 800d278:	bf00      	nop
 800d27a:	bf00      	nop
 800d27c:	e7fd      	b.n	800d27a <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d27e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800d280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d282:	2b00      	cmp	r3, #0
 800d284:	d10b      	bne.n	800d29e <xTimerCreateStatic+0x50>
	__asm volatile
 800d286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d28a:	f383 8811 	msr	BASEPRI, r3
 800d28e:	f3bf 8f6f 	isb	sy
 800d292:	f3bf 8f4f 	dsb	sy
 800d296:	617b      	str	r3, [r7, #20]
}
 800d298:	bf00      	nop
 800d29a:	bf00      	nop
 800d29c:	e7fd      	b.n	800d29a <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800d29e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2a0:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800d2a2:	69fb      	ldr	r3, [r7, #28]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d00d      	beq.n	800d2c4 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800d2a8:	69fb      	ldr	r3, [r7, #28]
 800d2aa:	2202      	movs	r2, #2
 800d2ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d2b0:	69fb      	ldr	r3, [r7, #28]
 800d2b2:	9301      	str	r3, [sp, #4]
 800d2b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2b6:	9300      	str	r3, [sp, #0]
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	687a      	ldr	r2, [r7, #4]
 800d2bc:	68b9      	ldr	r1, [r7, #8]
 800d2be:	68f8      	ldr	r0, [r7, #12]
 800d2c0:	f000 f805 	bl	800d2ce <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d2c4:	69fb      	ldr	r3, [r7, #28]
	}
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	3720      	adds	r7, #32
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	bd80      	pop	{r7, pc}

0800d2ce <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800d2ce:	b580      	push	{r7, lr}
 800d2d0:	b086      	sub	sp, #24
 800d2d2:	af00      	add	r7, sp, #0
 800d2d4:	60f8      	str	r0, [r7, #12]
 800d2d6:	60b9      	str	r1, [r7, #8]
 800d2d8:	607a      	str	r2, [r7, #4]
 800d2da:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800d2dc:	68bb      	ldr	r3, [r7, #8]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d10b      	bne.n	800d2fa <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800d2e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2e6:	f383 8811 	msr	BASEPRI, r3
 800d2ea:	f3bf 8f6f 	isb	sy
 800d2ee:	f3bf 8f4f 	dsb	sy
 800d2f2:	617b      	str	r3, [r7, #20]
}
 800d2f4:	bf00      	nop
 800d2f6:	bf00      	nop
 800d2f8:	e7fd      	b.n	800d2f6 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800d2fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d01e      	beq.n	800d33e <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800d300:	f000 faf2 	bl	800d8e8 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800d304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d306:	68fa      	ldr	r2, [r7, #12]
 800d308:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800d30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d30c:	68ba      	ldr	r2, [r7, #8]
 800d30e:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800d310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d312:	683a      	ldr	r2, [r7, #0]
 800d314:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800d316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d318:	6a3a      	ldr	r2, [r7, #32]
 800d31a:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800d31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d31e:	3304      	adds	r3, #4
 800d320:	4618      	mov	r0, r3
 800d322:	f7fd fe5d 	bl	800afe0 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d008      	beq.n	800d33e <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800d32c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d32e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d332:	f043 0304 	orr.w	r3, r3, #4
 800d336:	b2da      	uxtb	r2, r3
 800d338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d33a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800d33e:	bf00      	nop
 800d340:	3718      	adds	r7, #24
 800d342:	46bd      	mov	sp, r7
 800d344:	bd80      	pop	{r7, pc}
	...

0800d348 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b08a      	sub	sp, #40	@ 0x28
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	60f8      	str	r0, [r7, #12]
 800d350:	60b9      	str	r1, [r7, #8]
 800d352:	607a      	str	r2, [r7, #4]
 800d354:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d356:	2300      	movs	r3, #0
 800d358:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d10b      	bne.n	800d378 <xTimerGenericCommand+0x30>
	__asm volatile
 800d360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d364:	f383 8811 	msr	BASEPRI, r3
 800d368:	f3bf 8f6f 	isb	sy
 800d36c:	f3bf 8f4f 	dsb	sy
 800d370:	623b      	str	r3, [r7, #32]
}
 800d372:	bf00      	nop
 800d374:	bf00      	nop
 800d376:	e7fd      	b.n	800d374 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d378:	4b19      	ldr	r3, [pc, #100]	@ (800d3e0 <xTimerGenericCommand+0x98>)
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d02a      	beq.n	800d3d6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d38c:	68bb      	ldr	r3, [r7, #8]
 800d38e:	2b05      	cmp	r3, #5
 800d390:	dc18      	bgt.n	800d3c4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d392:	f7ff fd0f 	bl	800cdb4 <xTaskGetSchedulerState>
 800d396:	4603      	mov	r3, r0
 800d398:	2b02      	cmp	r3, #2
 800d39a:	d109      	bne.n	800d3b0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d39c:	4b10      	ldr	r3, [pc, #64]	@ (800d3e0 <xTimerGenericCommand+0x98>)
 800d39e:	6818      	ldr	r0, [r3, #0]
 800d3a0:	f107 0110 	add.w	r1, r7, #16
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d3a8:	f7fe f862 	bl	800b470 <xQueueGenericSend>
 800d3ac:	6278      	str	r0, [r7, #36]	@ 0x24
 800d3ae:	e012      	b.n	800d3d6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d3b0:	4b0b      	ldr	r3, [pc, #44]	@ (800d3e0 <xTimerGenericCommand+0x98>)
 800d3b2:	6818      	ldr	r0, [r3, #0]
 800d3b4:	f107 0110 	add.w	r1, r7, #16
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	f7fe f858 	bl	800b470 <xQueueGenericSend>
 800d3c0:	6278      	str	r0, [r7, #36]	@ 0x24
 800d3c2:	e008      	b.n	800d3d6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d3c4:	4b06      	ldr	r3, [pc, #24]	@ (800d3e0 <xTimerGenericCommand+0x98>)
 800d3c6:	6818      	ldr	r0, [r3, #0]
 800d3c8:	f107 0110 	add.w	r1, r7, #16
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	683a      	ldr	r2, [r7, #0]
 800d3d0:	f7fe f950 	bl	800b674 <xQueueGenericSendFromISR>
 800d3d4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d3d8:	4618      	mov	r0, r3
 800d3da:	3728      	adds	r7, #40	@ 0x28
 800d3dc:	46bd      	mov	sp, r7
 800d3de:	bd80      	pop	{r7, pc}
 800d3e0:	20002694 	.word	0x20002694

0800d3e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b088      	sub	sp, #32
 800d3e8:	af02      	add	r7, sp, #8
 800d3ea:	6078      	str	r0, [r7, #4]
 800d3ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3ee:	4b23      	ldr	r3, [pc, #140]	@ (800d47c <prvProcessExpiredTimer+0x98>)
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	68db      	ldr	r3, [r3, #12]
 800d3f4:	68db      	ldr	r3, [r3, #12]
 800d3f6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d3f8:	697b      	ldr	r3, [r7, #20]
 800d3fa:	3304      	adds	r3, #4
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	f7fd fe59 	bl	800b0b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d402:	697b      	ldr	r3, [r7, #20]
 800d404:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d408:	f003 0304 	and.w	r3, r3, #4
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d023      	beq.n	800d458 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d410:	697b      	ldr	r3, [r7, #20]
 800d412:	699a      	ldr	r2, [r3, #24]
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	18d1      	adds	r1, r2, r3
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	683a      	ldr	r2, [r7, #0]
 800d41c:	6978      	ldr	r0, [r7, #20]
 800d41e:	f000 f8d5 	bl	800d5cc <prvInsertTimerInActiveList>
 800d422:	4603      	mov	r3, r0
 800d424:	2b00      	cmp	r3, #0
 800d426:	d020      	beq.n	800d46a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d428:	2300      	movs	r3, #0
 800d42a:	9300      	str	r3, [sp, #0]
 800d42c:	2300      	movs	r3, #0
 800d42e:	687a      	ldr	r2, [r7, #4]
 800d430:	2100      	movs	r1, #0
 800d432:	6978      	ldr	r0, [r7, #20]
 800d434:	f7ff ff88 	bl	800d348 <xTimerGenericCommand>
 800d438:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d43a:	693b      	ldr	r3, [r7, #16]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d114      	bne.n	800d46a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800d440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d444:	f383 8811 	msr	BASEPRI, r3
 800d448:	f3bf 8f6f 	isb	sy
 800d44c:	f3bf 8f4f 	dsb	sy
 800d450:	60fb      	str	r3, [r7, #12]
}
 800d452:	bf00      	nop
 800d454:	bf00      	nop
 800d456:	e7fd      	b.n	800d454 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d458:	697b      	ldr	r3, [r7, #20]
 800d45a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d45e:	f023 0301 	bic.w	r3, r3, #1
 800d462:	b2da      	uxtb	r2, r3
 800d464:	697b      	ldr	r3, [r7, #20]
 800d466:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d46a:	697b      	ldr	r3, [r7, #20]
 800d46c:	6a1b      	ldr	r3, [r3, #32]
 800d46e:	6978      	ldr	r0, [r7, #20]
 800d470:	4798      	blx	r3
}
 800d472:	bf00      	nop
 800d474:	3718      	adds	r7, #24
 800d476:	46bd      	mov	sp, r7
 800d478:	bd80      	pop	{r7, pc}
 800d47a:	bf00      	nop
 800d47c:	2000268c 	.word	0x2000268c

0800d480 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d480:	b580      	push	{r7, lr}
 800d482:	b084      	sub	sp, #16
 800d484:	af00      	add	r7, sp, #0
 800d486:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d488:	f107 0308 	add.w	r3, r7, #8
 800d48c:	4618      	mov	r0, r3
 800d48e:	f000 f859 	bl	800d544 <prvGetNextExpireTime>
 800d492:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	4619      	mov	r1, r3
 800d498:	68f8      	ldr	r0, [r7, #12]
 800d49a:	f000 f805 	bl	800d4a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d49e:	f000 f8d7 	bl	800d650 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d4a2:	bf00      	nop
 800d4a4:	e7f0      	b.n	800d488 <prvTimerTask+0x8>
	...

0800d4a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d4a8:	b580      	push	{r7, lr}
 800d4aa:	b084      	sub	sp, #16
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	6078      	str	r0, [r7, #4]
 800d4b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d4b2:	f7ff f899 	bl	800c5e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d4b6:	f107 0308 	add.w	r3, r7, #8
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	f000 f866 	bl	800d58c <prvSampleTimeNow>
 800d4c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d4c2:	68bb      	ldr	r3, [r7, #8]
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d130      	bne.n	800d52a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d4c8:	683b      	ldr	r3, [r7, #0]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d10a      	bne.n	800d4e4 <prvProcessTimerOrBlockTask+0x3c>
 800d4ce:	687a      	ldr	r2, [r7, #4]
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	429a      	cmp	r2, r3
 800d4d4:	d806      	bhi.n	800d4e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d4d6:	f7ff f895 	bl	800c604 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d4da:	68f9      	ldr	r1, [r7, #12]
 800d4dc:	6878      	ldr	r0, [r7, #4]
 800d4de:	f7ff ff81 	bl	800d3e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d4e2:	e024      	b.n	800d52e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d4e4:	683b      	ldr	r3, [r7, #0]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d008      	beq.n	800d4fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d4ea:	4b13      	ldr	r3, [pc, #76]	@ (800d538 <prvProcessTimerOrBlockTask+0x90>)
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d101      	bne.n	800d4f8 <prvProcessTimerOrBlockTask+0x50>
 800d4f4:	2301      	movs	r3, #1
 800d4f6:	e000      	b.n	800d4fa <prvProcessTimerOrBlockTask+0x52>
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d4fc:	4b0f      	ldr	r3, [pc, #60]	@ (800d53c <prvProcessTimerOrBlockTask+0x94>)
 800d4fe:	6818      	ldr	r0, [r3, #0]
 800d500:	687a      	ldr	r2, [r7, #4]
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	1ad3      	subs	r3, r2, r3
 800d506:	683a      	ldr	r2, [r7, #0]
 800d508:	4619      	mov	r1, r3
 800d50a:	f7fe fdf5 	bl	800c0f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d50e:	f7ff f879 	bl	800c604 <xTaskResumeAll>
 800d512:	4603      	mov	r3, r0
 800d514:	2b00      	cmp	r3, #0
 800d516:	d10a      	bne.n	800d52e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d518:	4b09      	ldr	r3, [pc, #36]	@ (800d540 <prvProcessTimerOrBlockTask+0x98>)
 800d51a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d51e:	601a      	str	r2, [r3, #0]
 800d520:	f3bf 8f4f 	dsb	sy
 800d524:	f3bf 8f6f 	isb	sy
}
 800d528:	e001      	b.n	800d52e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d52a:	f7ff f86b 	bl	800c604 <xTaskResumeAll>
}
 800d52e:	bf00      	nop
 800d530:	3710      	adds	r7, #16
 800d532:	46bd      	mov	sp, r7
 800d534:	bd80      	pop	{r7, pc}
 800d536:	bf00      	nop
 800d538:	20002690 	.word	0x20002690
 800d53c:	20002694 	.word	0x20002694
 800d540:	e000ed04 	.word	0xe000ed04

0800d544 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d544:	b480      	push	{r7}
 800d546:	b085      	sub	sp, #20
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d54c:	4b0e      	ldr	r3, [pc, #56]	@ (800d588 <prvGetNextExpireTime+0x44>)
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d101      	bne.n	800d55a <prvGetNextExpireTime+0x16>
 800d556:	2201      	movs	r2, #1
 800d558:	e000      	b.n	800d55c <prvGetNextExpireTime+0x18>
 800d55a:	2200      	movs	r2, #0
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	2b00      	cmp	r3, #0
 800d566:	d105      	bne.n	800d574 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d568:	4b07      	ldr	r3, [pc, #28]	@ (800d588 <prvGetNextExpireTime+0x44>)
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	68db      	ldr	r3, [r3, #12]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	60fb      	str	r3, [r7, #12]
 800d572:	e001      	b.n	800d578 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d574:	2300      	movs	r3, #0
 800d576:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d578:	68fb      	ldr	r3, [r7, #12]
}
 800d57a:	4618      	mov	r0, r3
 800d57c:	3714      	adds	r7, #20
 800d57e:	46bd      	mov	sp, r7
 800d580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d584:	4770      	bx	lr
 800d586:	bf00      	nop
 800d588:	2000268c 	.word	0x2000268c

0800d58c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d58c:	b580      	push	{r7, lr}
 800d58e:	b084      	sub	sp, #16
 800d590:	af00      	add	r7, sp, #0
 800d592:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d594:	f7ff f8d4 	bl	800c740 <xTaskGetTickCount>
 800d598:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d59a:	4b0b      	ldr	r3, [pc, #44]	@ (800d5c8 <prvSampleTimeNow+0x3c>)
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	68fa      	ldr	r2, [r7, #12]
 800d5a0:	429a      	cmp	r2, r3
 800d5a2:	d205      	bcs.n	800d5b0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d5a4:	f000 f93a 	bl	800d81c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	2201      	movs	r2, #1
 800d5ac:	601a      	str	r2, [r3, #0]
 800d5ae:	e002      	b.n	800d5b6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	2200      	movs	r2, #0
 800d5b4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d5b6:	4a04      	ldr	r2, [pc, #16]	@ (800d5c8 <prvSampleTimeNow+0x3c>)
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d5bc:	68fb      	ldr	r3, [r7, #12]
}
 800d5be:	4618      	mov	r0, r3
 800d5c0:	3710      	adds	r7, #16
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	bd80      	pop	{r7, pc}
 800d5c6:	bf00      	nop
 800d5c8:	2000269c 	.word	0x2000269c

0800d5cc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	b086      	sub	sp, #24
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	60f8      	str	r0, [r7, #12]
 800d5d4:	60b9      	str	r1, [r7, #8]
 800d5d6:	607a      	str	r2, [r7, #4]
 800d5d8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d5da:	2300      	movs	r3, #0
 800d5dc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	68ba      	ldr	r2, [r7, #8]
 800d5e2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	68fa      	ldr	r2, [r7, #12]
 800d5e8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d5ea:	68ba      	ldr	r2, [r7, #8]
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	429a      	cmp	r2, r3
 800d5f0:	d812      	bhi.n	800d618 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5f2:	687a      	ldr	r2, [r7, #4]
 800d5f4:	683b      	ldr	r3, [r7, #0]
 800d5f6:	1ad2      	subs	r2, r2, r3
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	699b      	ldr	r3, [r3, #24]
 800d5fc:	429a      	cmp	r2, r3
 800d5fe:	d302      	bcc.n	800d606 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d600:	2301      	movs	r3, #1
 800d602:	617b      	str	r3, [r7, #20]
 800d604:	e01b      	b.n	800d63e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d606:	4b10      	ldr	r3, [pc, #64]	@ (800d648 <prvInsertTimerInActiveList+0x7c>)
 800d608:	681a      	ldr	r2, [r3, #0]
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	3304      	adds	r3, #4
 800d60e:	4619      	mov	r1, r3
 800d610:	4610      	mov	r0, r2
 800d612:	f7fd fd16 	bl	800b042 <vListInsert>
 800d616:	e012      	b.n	800d63e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d618:	687a      	ldr	r2, [r7, #4]
 800d61a:	683b      	ldr	r3, [r7, #0]
 800d61c:	429a      	cmp	r2, r3
 800d61e:	d206      	bcs.n	800d62e <prvInsertTimerInActiveList+0x62>
 800d620:	68ba      	ldr	r2, [r7, #8]
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	429a      	cmp	r2, r3
 800d626:	d302      	bcc.n	800d62e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d628:	2301      	movs	r3, #1
 800d62a:	617b      	str	r3, [r7, #20]
 800d62c:	e007      	b.n	800d63e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d62e:	4b07      	ldr	r3, [pc, #28]	@ (800d64c <prvInsertTimerInActiveList+0x80>)
 800d630:	681a      	ldr	r2, [r3, #0]
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	3304      	adds	r3, #4
 800d636:	4619      	mov	r1, r3
 800d638:	4610      	mov	r0, r2
 800d63a:	f7fd fd02 	bl	800b042 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d63e:	697b      	ldr	r3, [r7, #20]
}
 800d640:	4618      	mov	r0, r3
 800d642:	3718      	adds	r7, #24
 800d644:	46bd      	mov	sp, r7
 800d646:	bd80      	pop	{r7, pc}
 800d648:	20002690 	.word	0x20002690
 800d64c:	2000268c 	.word	0x2000268c

0800d650 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d650:	b580      	push	{r7, lr}
 800d652:	b08e      	sub	sp, #56	@ 0x38
 800d654:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d656:	e0ce      	b.n	800d7f6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	da19      	bge.n	800d692 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d65e:	1d3b      	adds	r3, r7, #4
 800d660:	3304      	adds	r3, #4
 800d662:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d666:	2b00      	cmp	r3, #0
 800d668:	d10b      	bne.n	800d682 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800d66a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d66e:	f383 8811 	msr	BASEPRI, r3
 800d672:	f3bf 8f6f 	isb	sy
 800d676:	f3bf 8f4f 	dsb	sy
 800d67a:	61fb      	str	r3, [r7, #28]
}
 800d67c:	bf00      	nop
 800d67e:	bf00      	nop
 800d680:	e7fd      	b.n	800d67e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d688:	6850      	ldr	r0, [r2, #4]
 800d68a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d68c:	6892      	ldr	r2, [r2, #8]
 800d68e:	4611      	mov	r1, r2
 800d690:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	2b00      	cmp	r3, #0
 800d696:	f2c0 80ae 	blt.w	800d7f6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d69e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6a0:	695b      	ldr	r3, [r3, #20]
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d004      	beq.n	800d6b0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6a8:	3304      	adds	r3, #4
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	f7fd fd02 	bl	800b0b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d6b0:	463b      	mov	r3, r7
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	f7ff ff6a 	bl	800d58c <prvSampleTimeNow>
 800d6b8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	2b09      	cmp	r3, #9
 800d6be:	f200 8097 	bhi.w	800d7f0 <prvProcessReceivedCommands+0x1a0>
 800d6c2:	a201      	add	r2, pc, #4	@ (adr r2, 800d6c8 <prvProcessReceivedCommands+0x78>)
 800d6c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6c8:	0800d6f1 	.word	0x0800d6f1
 800d6cc:	0800d6f1 	.word	0x0800d6f1
 800d6d0:	0800d6f1 	.word	0x0800d6f1
 800d6d4:	0800d767 	.word	0x0800d767
 800d6d8:	0800d77b 	.word	0x0800d77b
 800d6dc:	0800d7c7 	.word	0x0800d7c7
 800d6e0:	0800d6f1 	.word	0x0800d6f1
 800d6e4:	0800d6f1 	.word	0x0800d6f1
 800d6e8:	0800d767 	.word	0x0800d767
 800d6ec:	0800d77b 	.word	0x0800d77b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d6f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d6f6:	f043 0301 	orr.w	r3, r3, #1
 800d6fa:	b2da      	uxtb	r2, r3
 800d6fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d702:	68ba      	ldr	r2, [r7, #8]
 800d704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d706:	699b      	ldr	r3, [r3, #24]
 800d708:	18d1      	adds	r1, r2, r3
 800d70a:	68bb      	ldr	r3, [r7, #8]
 800d70c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d70e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d710:	f7ff ff5c 	bl	800d5cc <prvInsertTimerInActiveList>
 800d714:	4603      	mov	r3, r0
 800d716:	2b00      	cmp	r3, #0
 800d718:	d06c      	beq.n	800d7f4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d71a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d71c:	6a1b      	ldr	r3, [r3, #32]
 800d71e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d720:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d724:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d728:	f003 0304 	and.w	r3, r3, #4
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d061      	beq.n	800d7f4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d730:	68ba      	ldr	r2, [r7, #8]
 800d732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d734:	699b      	ldr	r3, [r3, #24]
 800d736:	441a      	add	r2, r3
 800d738:	2300      	movs	r3, #0
 800d73a:	9300      	str	r3, [sp, #0]
 800d73c:	2300      	movs	r3, #0
 800d73e:	2100      	movs	r1, #0
 800d740:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d742:	f7ff fe01 	bl	800d348 <xTimerGenericCommand>
 800d746:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d748:	6a3b      	ldr	r3, [r7, #32]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d152      	bne.n	800d7f4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800d74e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d752:	f383 8811 	msr	BASEPRI, r3
 800d756:	f3bf 8f6f 	isb	sy
 800d75a:	f3bf 8f4f 	dsb	sy
 800d75e:	61bb      	str	r3, [r7, #24]
}
 800d760:	bf00      	nop
 800d762:	bf00      	nop
 800d764:	e7fd      	b.n	800d762 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d768:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d76c:	f023 0301 	bic.w	r3, r3, #1
 800d770:	b2da      	uxtb	r2, r3
 800d772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d774:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d778:	e03d      	b.n	800d7f6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d77a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d77c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d780:	f043 0301 	orr.w	r3, r3, #1
 800d784:	b2da      	uxtb	r2, r3
 800d786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d788:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d78c:	68ba      	ldr	r2, [r7, #8]
 800d78e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d790:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d794:	699b      	ldr	r3, [r3, #24]
 800d796:	2b00      	cmp	r3, #0
 800d798:	d10b      	bne.n	800d7b2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800d79a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d79e:	f383 8811 	msr	BASEPRI, r3
 800d7a2:	f3bf 8f6f 	isb	sy
 800d7a6:	f3bf 8f4f 	dsb	sy
 800d7aa:	617b      	str	r3, [r7, #20]
}
 800d7ac:	bf00      	nop
 800d7ae:	bf00      	nop
 800d7b0:	e7fd      	b.n	800d7ae <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d7b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7b4:	699a      	ldr	r2, [r3, #24]
 800d7b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7b8:	18d1      	adds	r1, r2, r3
 800d7ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d7be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d7c0:	f7ff ff04 	bl	800d5cc <prvInsertTimerInActiveList>
					break;
 800d7c4:	e017      	b.n	800d7f6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d7c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d7cc:	f003 0302 	and.w	r3, r3, #2
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d103      	bne.n	800d7dc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800d7d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d7d6:	f000 fc37 	bl	800e048 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d7da:	e00c      	b.n	800d7f6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d7dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d7e2:	f023 0301 	bic.w	r3, r3, #1
 800d7e6:	b2da      	uxtb	r2, r3
 800d7e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d7ee:	e002      	b.n	800d7f6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800d7f0:	bf00      	nop
 800d7f2:	e000      	b.n	800d7f6 <prvProcessReceivedCommands+0x1a6>
					break;
 800d7f4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d7f6:	4b08      	ldr	r3, [pc, #32]	@ (800d818 <prvProcessReceivedCommands+0x1c8>)
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	1d39      	adds	r1, r7, #4
 800d7fc:	2200      	movs	r2, #0
 800d7fe:	4618      	mov	r0, r3
 800d800:	f7fe f866 	bl	800b8d0 <xQueueReceive>
 800d804:	4603      	mov	r3, r0
 800d806:	2b00      	cmp	r3, #0
 800d808:	f47f af26 	bne.w	800d658 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800d80c:	bf00      	nop
 800d80e:	bf00      	nop
 800d810:	3730      	adds	r7, #48	@ 0x30
 800d812:	46bd      	mov	sp, r7
 800d814:	bd80      	pop	{r7, pc}
 800d816:	bf00      	nop
 800d818:	20002694 	.word	0x20002694

0800d81c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b088      	sub	sp, #32
 800d820:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d822:	e049      	b.n	800d8b8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d824:	4b2e      	ldr	r3, [pc, #184]	@ (800d8e0 <prvSwitchTimerLists+0xc4>)
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	68db      	ldr	r3, [r3, #12]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d82e:	4b2c      	ldr	r3, [pc, #176]	@ (800d8e0 <prvSwitchTimerLists+0xc4>)
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	68db      	ldr	r3, [r3, #12]
 800d834:	68db      	ldr	r3, [r3, #12]
 800d836:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	3304      	adds	r3, #4
 800d83c:	4618      	mov	r0, r3
 800d83e:	f7fd fc39 	bl	800b0b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	6a1b      	ldr	r3, [r3, #32]
 800d846:	68f8      	ldr	r0, [r7, #12]
 800d848:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d850:	f003 0304 	and.w	r3, r3, #4
 800d854:	2b00      	cmp	r3, #0
 800d856:	d02f      	beq.n	800d8b8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	699b      	ldr	r3, [r3, #24]
 800d85c:	693a      	ldr	r2, [r7, #16]
 800d85e:	4413      	add	r3, r2
 800d860:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d862:	68ba      	ldr	r2, [r7, #8]
 800d864:	693b      	ldr	r3, [r7, #16]
 800d866:	429a      	cmp	r2, r3
 800d868:	d90e      	bls.n	800d888 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	68ba      	ldr	r2, [r7, #8]
 800d86e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	68fa      	ldr	r2, [r7, #12]
 800d874:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d876:	4b1a      	ldr	r3, [pc, #104]	@ (800d8e0 <prvSwitchTimerLists+0xc4>)
 800d878:	681a      	ldr	r2, [r3, #0]
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	3304      	adds	r3, #4
 800d87e:	4619      	mov	r1, r3
 800d880:	4610      	mov	r0, r2
 800d882:	f7fd fbde 	bl	800b042 <vListInsert>
 800d886:	e017      	b.n	800d8b8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d888:	2300      	movs	r3, #0
 800d88a:	9300      	str	r3, [sp, #0]
 800d88c:	2300      	movs	r3, #0
 800d88e:	693a      	ldr	r2, [r7, #16]
 800d890:	2100      	movs	r1, #0
 800d892:	68f8      	ldr	r0, [r7, #12]
 800d894:	f7ff fd58 	bl	800d348 <xTimerGenericCommand>
 800d898:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d10b      	bne.n	800d8b8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800d8a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8a4:	f383 8811 	msr	BASEPRI, r3
 800d8a8:	f3bf 8f6f 	isb	sy
 800d8ac:	f3bf 8f4f 	dsb	sy
 800d8b0:	603b      	str	r3, [r7, #0]
}
 800d8b2:	bf00      	nop
 800d8b4:	bf00      	nop
 800d8b6:	e7fd      	b.n	800d8b4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d8b8:	4b09      	ldr	r3, [pc, #36]	@ (800d8e0 <prvSwitchTimerLists+0xc4>)
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d1b0      	bne.n	800d824 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d8c2:	4b07      	ldr	r3, [pc, #28]	@ (800d8e0 <prvSwitchTimerLists+0xc4>)
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d8c8:	4b06      	ldr	r3, [pc, #24]	@ (800d8e4 <prvSwitchTimerLists+0xc8>)
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	4a04      	ldr	r2, [pc, #16]	@ (800d8e0 <prvSwitchTimerLists+0xc4>)
 800d8ce:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d8d0:	4a04      	ldr	r2, [pc, #16]	@ (800d8e4 <prvSwitchTimerLists+0xc8>)
 800d8d2:	697b      	ldr	r3, [r7, #20]
 800d8d4:	6013      	str	r3, [r2, #0]
}
 800d8d6:	bf00      	nop
 800d8d8:	3718      	adds	r7, #24
 800d8da:	46bd      	mov	sp, r7
 800d8dc:	bd80      	pop	{r7, pc}
 800d8de:	bf00      	nop
 800d8e0:	2000268c 	.word	0x2000268c
 800d8e4:	20002690 	.word	0x20002690

0800d8e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b082      	sub	sp, #8
 800d8ec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d8ee:	f000 f9bb 	bl	800dc68 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d8f2:	4b15      	ldr	r3, [pc, #84]	@ (800d948 <prvCheckForValidListAndQueue+0x60>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d120      	bne.n	800d93c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d8fa:	4814      	ldr	r0, [pc, #80]	@ (800d94c <prvCheckForValidListAndQueue+0x64>)
 800d8fc:	f7fd fb50 	bl	800afa0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d900:	4813      	ldr	r0, [pc, #76]	@ (800d950 <prvCheckForValidListAndQueue+0x68>)
 800d902:	f7fd fb4d 	bl	800afa0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d906:	4b13      	ldr	r3, [pc, #76]	@ (800d954 <prvCheckForValidListAndQueue+0x6c>)
 800d908:	4a10      	ldr	r2, [pc, #64]	@ (800d94c <prvCheckForValidListAndQueue+0x64>)
 800d90a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d90c:	4b12      	ldr	r3, [pc, #72]	@ (800d958 <prvCheckForValidListAndQueue+0x70>)
 800d90e:	4a10      	ldr	r2, [pc, #64]	@ (800d950 <prvCheckForValidListAndQueue+0x68>)
 800d910:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d912:	2300      	movs	r3, #0
 800d914:	9300      	str	r3, [sp, #0]
 800d916:	4b11      	ldr	r3, [pc, #68]	@ (800d95c <prvCheckForValidListAndQueue+0x74>)
 800d918:	4a11      	ldr	r2, [pc, #68]	@ (800d960 <prvCheckForValidListAndQueue+0x78>)
 800d91a:	2110      	movs	r1, #16
 800d91c:	200a      	movs	r0, #10
 800d91e:	f7fd fc5d 	bl	800b1dc <xQueueGenericCreateStatic>
 800d922:	4603      	mov	r3, r0
 800d924:	4a08      	ldr	r2, [pc, #32]	@ (800d948 <prvCheckForValidListAndQueue+0x60>)
 800d926:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d928:	4b07      	ldr	r3, [pc, #28]	@ (800d948 <prvCheckForValidListAndQueue+0x60>)
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d005      	beq.n	800d93c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d930:	4b05      	ldr	r3, [pc, #20]	@ (800d948 <prvCheckForValidListAndQueue+0x60>)
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	490b      	ldr	r1, [pc, #44]	@ (800d964 <prvCheckForValidListAndQueue+0x7c>)
 800d936:	4618      	mov	r0, r3
 800d938:	f7fe fb8a 	bl	800c050 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d93c:	f000 f9c6 	bl	800dccc <vPortExitCritical>
}
 800d940:	bf00      	nop
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}
 800d946:	bf00      	nop
 800d948:	20002694 	.word	0x20002694
 800d94c:	20002664 	.word	0x20002664
 800d950:	20002678 	.word	0x20002678
 800d954:	2000268c 	.word	0x2000268c
 800d958:	20002690 	.word	0x20002690
 800d95c:	20002740 	.word	0x20002740
 800d960:	200026a0 	.word	0x200026a0
 800d964:	0801033c 	.word	0x0801033c

0800d968 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 800d968:	b580      	push	{r7, lr}
 800d96a:	b086      	sub	sp, #24
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d10b      	bne.n	800d992 <xTimerIsTimerActive+0x2a>
	__asm volatile
 800d97a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d97e:	f383 8811 	msr	BASEPRI, r3
 800d982:	f3bf 8f6f 	isb	sy
 800d986:	f3bf 8f4f 	dsb	sy
 800d98a:	60fb      	str	r3, [r7, #12]
}
 800d98c:	bf00      	nop
 800d98e:	bf00      	nop
 800d990:	e7fd      	b.n	800d98e <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 800d992:	f000 f969 	bl	800dc68 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 800d996:	693b      	ldr	r3, [r7, #16]
 800d998:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d99c:	f003 0301 	and.w	r3, r3, #1
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d102      	bne.n	800d9aa <xTimerIsTimerActive+0x42>
		{
			xReturn = pdFALSE;
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	617b      	str	r3, [r7, #20]
 800d9a8:	e001      	b.n	800d9ae <xTimerIsTimerActive+0x46>
		}
		else
		{
			xReturn = pdTRUE;
 800d9aa:	2301      	movs	r3, #1
 800d9ac:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800d9ae:	f000 f98d 	bl	800dccc <vPortExitCritical>

	return xReturn;
 800d9b2:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	3718      	adds	r7, #24
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	bd80      	pop	{r7, pc}

0800d9bc <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b086      	sub	sp, #24
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d10b      	bne.n	800d9e6 <pvTimerGetTimerID+0x2a>
	__asm volatile
 800d9ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9d2:	f383 8811 	msr	BASEPRI, r3
 800d9d6:	f3bf 8f6f 	isb	sy
 800d9da:	f3bf 8f4f 	dsb	sy
 800d9de:	60fb      	str	r3, [r7, #12]
}
 800d9e0:	bf00      	nop
 800d9e2:	bf00      	nop
 800d9e4:	e7fd      	b.n	800d9e2 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800d9e6:	f000 f93f 	bl	800dc68 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800d9ea:	697b      	ldr	r3, [r7, #20]
 800d9ec:	69db      	ldr	r3, [r3, #28]
 800d9ee:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800d9f0:	f000 f96c 	bl	800dccc <vPortExitCritical>

	return pvReturn;
 800d9f4:	693b      	ldr	r3, [r7, #16]
}
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	3718      	adds	r7, #24
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	bd80      	pop	{r7, pc}
	...

0800da00 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800da00:	b480      	push	{r7}
 800da02:	b085      	sub	sp, #20
 800da04:	af00      	add	r7, sp, #0
 800da06:	60f8      	str	r0, [r7, #12]
 800da08:	60b9      	str	r1, [r7, #8]
 800da0a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	3b04      	subs	r3, #4
 800da10:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800da18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	3b04      	subs	r3, #4
 800da1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800da20:	68bb      	ldr	r3, [r7, #8]
 800da22:	f023 0201 	bic.w	r2, r3, #1
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	3b04      	subs	r3, #4
 800da2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800da30:	4a0c      	ldr	r2, [pc, #48]	@ (800da64 <pxPortInitialiseStack+0x64>)
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	3b14      	subs	r3, #20
 800da3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800da3c:	687a      	ldr	r2, [r7, #4]
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	3b04      	subs	r3, #4
 800da46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	f06f 0202 	mvn.w	r2, #2
 800da4e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	3b20      	subs	r3, #32
 800da54:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800da56:	68fb      	ldr	r3, [r7, #12]
}
 800da58:	4618      	mov	r0, r3
 800da5a:	3714      	adds	r7, #20
 800da5c:	46bd      	mov	sp, r7
 800da5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da62:	4770      	bx	lr
 800da64:	0800da69 	.word	0x0800da69

0800da68 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800da68:	b480      	push	{r7}
 800da6a:	b085      	sub	sp, #20
 800da6c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800da6e:	2300      	movs	r3, #0
 800da70:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800da72:	4b13      	ldr	r3, [pc, #76]	@ (800dac0 <prvTaskExitError+0x58>)
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800da7a:	d00b      	beq.n	800da94 <prvTaskExitError+0x2c>
	__asm volatile
 800da7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da80:	f383 8811 	msr	BASEPRI, r3
 800da84:	f3bf 8f6f 	isb	sy
 800da88:	f3bf 8f4f 	dsb	sy
 800da8c:	60fb      	str	r3, [r7, #12]
}
 800da8e:	bf00      	nop
 800da90:	bf00      	nop
 800da92:	e7fd      	b.n	800da90 <prvTaskExitError+0x28>
	__asm volatile
 800da94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da98:	f383 8811 	msr	BASEPRI, r3
 800da9c:	f3bf 8f6f 	isb	sy
 800daa0:	f3bf 8f4f 	dsb	sy
 800daa4:	60bb      	str	r3, [r7, #8]
}
 800daa6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800daa8:	bf00      	nop
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	2b00      	cmp	r3, #0
 800daae:	d0fc      	beq.n	800daaa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800dab0:	bf00      	nop
 800dab2:	bf00      	nop
 800dab4:	3714      	adds	r7, #20
 800dab6:	46bd      	mov	sp, r7
 800dab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dabc:	4770      	bx	lr
 800dabe:	bf00      	nop
 800dac0:	20000040 	.word	0x20000040
	...

0800dad0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800dad0:	4b07      	ldr	r3, [pc, #28]	@ (800daf0 <pxCurrentTCBConst2>)
 800dad2:	6819      	ldr	r1, [r3, #0]
 800dad4:	6808      	ldr	r0, [r1, #0]
 800dad6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dada:	f380 8809 	msr	PSP, r0
 800dade:	f3bf 8f6f 	isb	sy
 800dae2:	f04f 0000 	mov.w	r0, #0
 800dae6:	f380 8811 	msr	BASEPRI, r0
 800daea:	4770      	bx	lr
 800daec:	f3af 8000 	nop.w

0800daf0 <pxCurrentTCBConst2>:
 800daf0:	20002164 	.word	0x20002164
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800daf4:	bf00      	nop
 800daf6:	bf00      	nop

0800daf8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800daf8:	4808      	ldr	r0, [pc, #32]	@ (800db1c <prvPortStartFirstTask+0x24>)
 800dafa:	6800      	ldr	r0, [r0, #0]
 800dafc:	6800      	ldr	r0, [r0, #0]
 800dafe:	f380 8808 	msr	MSP, r0
 800db02:	f04f 0000 	mov.w	r0, #0
 800db06:	f380 8814 	msr	CONTROL, r0
 800db0a:	b662      	cpsie	i
 800db0c:	b661      	cpsie	f
 800db0e:	f3bf 8f4f 	dsb	sy
 800db12:	f3bf 8f6f 	isb	sy
 800db16:	df00      	svc	0
 800db18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800db1a:	bf00      	nop
 800db1c:	e000ed08 	.word	0xe000ed08

0800db20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b086      	sub	sp, #24
 800db24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800db26:	4b47      	ldr	r3, [pc, #284]	@ (800dc44 <xPortStartScheduler+0x124>)
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	4a47      	ldr	r2, [pc, #284]	@ (800dc48 <xPortStartScheduler+0x128>)
 800db2c:	4293      	cmp	r3, r2
 800db2e:	d10b      	bne.n	800db48 <xPortStartScheduler+0x28>
	__asm volatile
 800db30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db34:	f383 8811 	msr	BASEPRI, r3
 800db38:	f3bf 8f6f 	isb	sy
 800db3c:	f3bf 8f4f 	dsb	sy
 800db40:	60fb      	str	r3, [r7, #12]
}
 800db42:	bf00      	nop
 800db44:	bf00      	nop
 800db46:	e7fd      	b.n	800db44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800db48:	4b3e      	ldr	r3, [pc, #248]	@ (800dc44 <xPortStartScheduler+0x124>)
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	4a3f      	ldr	r2, [pc, #252]	@ (800dc4c <xPortStartScheduler+0x12c>)
 800db4e:	4293      	cmp	r3, r2
 800db50:	d10b      	bne.n	800db6a <xPortStartScheduler+0x4a>
	__asm volatile
 800db52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db56:	f383 8811 	msr	BASEPRI, r3
 800db5a:	f3bf 8f6f 	isb	sy
 800db5e:	f3bf 8f4f 	dsb	sy
 800db62:	613b      	str	r3, [r7, #16]
}
 800db64:	bf00      	nop
 800db66:	bf00      	nop
 800db68:	e7fd      	b.n	800db66 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800db6a:	4b39      	ldr	r3, [pc, #228]	@ (800dc50 <xPortStartScheduler+0x130>)
 800db6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800db6e:	697b      	ldr	r3, [r7, #20]
 800db70:	781b      	ldrb	r3, [r3, #0]
 800db72:	b2db      	uxtb	r3, r3
 800db74:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800db76:	697b      	ldr	r3, [r7, #20]
 800db78:	22ff      	movs	r2, #255	@ 0xff
 800db7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800db7c:	697b      	ldr	r3, [r7, #20]
 800db7e:	781b      	ldrb	r3, [r3, #0]
 800db80:	b2db      	uxtb	r3, r3
 800db82:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800db84:	78fb      	ldrb	r3, [r7, #3]
 800db86:	b2db      	uxtb	r3, r3
 800db88:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800db8c:	b2da      	uxtb	r2, r3
 800db8e:	4b31      	ldr	r3, [pc, #196]	@ (800dc54 <xPortStartScheduler+0x134>)
 800db90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800db92:	4b31      	ldr	r3, [pc, #196]	@ (800dc58 <xPortStartScheduler+0x138>)
 800db94:	2207      	movs	r2, #7
 800db96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800db98:	e009      	b.n	800dbae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800db9a:	4b2f      	ldr	r3, [pc, #188]	@ (800dc58 <xPortStartScheduler+0x138>)
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	3b01      	subs	r3, #1
 800dba0:	4a2d      	ldr	r2, [pc, #180]	@ (800dc58 <xPortStartScheduler+0x138>)
 800dba2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800dba4:	78fb      	ldrb	r3, [r7, #3]
 800dba6:	b2db      	uxtb	r3, r3
 800dba8:	005b      	lsls	r3, r3, #1
 800dbaa:	b2db      	uxtb	r3, r3
 800dbac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dbae:	78fb      	ldrb	r3, [r7, #3]
 800dbb0:	b2db      	uxtb	r3, r3
 800dbb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dbb6:	2b80      	cmp	r3, #128	@ 0x80
 800dbb8:	d0ef      	beq.n	800db9a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800dbba:	4b27      	ldr	r3, [pc, #156]	@ (800dc58 <xPortStartScheduler+0x138>)
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	f1c3 0307 	rsb	r3, r3, #7
 800dbc2:	2b04      	cmp	r3, #4
 800dbc4:	d00b      	beq.n	800dbde <xPortStartScheduler+0xbe>
	__asm volatile
 800dbc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbca:	f383 8811 	msr	BASEPRI, r3
 800dbce:	f3bf 8f6f 	isb	sy
 800dbd2:	f3bf 8f4f 	dsb	sy
 800dbd6:	60bb      	str	r3, [r7, #8]
}
 800dbd8:	bf00      	nop
 800dbda:	bf00      	nop
 800dbdc:	e7fd      	b.n	800dbda <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800dbde:	4b1e      	ldr	r3, [pc, #120]	@ (800dc58 <xPortStartScheduler+0x138>)
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	021b      	lsls	r3, r3, #8
 800dbe4:	4a1c      	ldr	r2, [pc, #112]	@ (800dc58 <xPortStartScheduler+0x138>)
 800dbe6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800dbe8:	4b1b      	ldr	r3, [pc, #108]	@ (800dc58 <xPortStartScheduler+0x138>)
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800dbf0:	4a19      	ldr	r2, [pc, #100]	@ (800dc58 <xPortStartScheduler+0x138>)
 800dbf2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	b2da      	uxtb	r2, r3
 800dbf8:	697b      	ldr	r3, [r7, #20]
 800dbfa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800dbfc:	4b17      	ldr	r3, [pc, #92]	@ (800dc5c <xPortStartScheduler+0x13c>)
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	4a16      	ldr	r2, [pc, #88]	@ (800dc5c <xPortStartScheduler+0x13c>)
 800dc02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800dc06:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800dc08:	4b14      	ldr	r3, [pc, #80]	@ (800dc5c <xPortStartScheduler+0x13c>)
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	4a13      	ldr	r2, [pc, #76]	@ (800dc5c <xPortStartScheduler+0x13c>)
 800dc0e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800dc12:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800dc14:	f000 f8da 	bl	800ddcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800dc18:	4b11      	ldr	r3, [pc, #68]	@ (800dc60 <xPortStartScheduler+0x140>)
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800dc1e:	f000 f8f9 	bl	800de14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800dc22:	4b10      	ldr	r3, [pc, #64]	@ (800dc64 <xPortStartScheduler+0x144>)
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	4a0f      	ldr	r2, [pc, #60]	@ (800dc64 <xPortStartScheduler+0x144>)
 800dc28:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800dc2c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800dc2e:	f7ff ff63 	bl	800daf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800dc32:	f7fe fe4f 	bl	800c8d4 <vTaskSwitchContext>
	prvTaskExitError();
 800dc36:	f7ff ff17 	bl	800da68 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800dc3a:	2300      	movs	r3, #0
}
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	3718      	adds	r7, #24
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd80      	pop	{r7, pc}
 800dc44:	e000ed00 	.word	0xe000ed00
 800dc48:	410fc271 	.word	0x410fc271
 800dc4c:	410fc270 	.word	0x410fc270
 800dc50:	e000e400 	.word	0xe000e400
 800dc54:	20002790 	.word	0x20002790
 800dc58:	20002794 	.word	0x20002794
 800dc5c:	e000ed20 	.word	0xe000ed20
 800dc60:	20000040 	.word	0x20000040
 800dc64:	e000ef34 	.word	0xe000ef34

0800dc68 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800dc68:	b480      	push	{r7}
 800dc6a:	b083      	sub	sp, #12
 800dc6c:	af00      	add	r7, sp, #0
	__asm volatile
 800dc6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc72:	f383 8811 	msr	BASEPRI, r3
 800dc76:	f3bf 8f6f 	isb	sy
 800dc7a:	f3bf 8f4f 	dsb	sy
 800dc7e:	607b      	str	r3, [r7, #4]
}
 800dc80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800dc82:	4b10      	ldr	r3, [pc, #64]	@ (800dcc4 <vPortEnterCritical+0x5c>)
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	3301      	adds	r3, #1
 800dc88:	4a0e      	ldr	r2, [pc, #56]	@ (800dcc4 <vPortEnterCritical+0x5c>)
 800dc8a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800dc8c:	4b0d      	ldr	r3, [pc, #52]	@ (800dcc4 <vPortEnterCritical+0x5c>)
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	2b01      	cmp	r3, #1
 800dc92:	d110      	bne.n	800dcb6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800dc94:	4b0c      	ldr	r3, [pc, #48]	@ (800dcc8 <vPortEnterCritical+0x60>)
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	b2db      	uxtb	r3, r3
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d00b      	beq.n	800dcb6 <vPortEnterCritical+0x4e>
	__asm volatile
 800dc9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dca2:	f383 8811 	msr	BASEPRI, r3
 800dca6:	f3bf 8f6f 	isb	sy
 800dcaa:	f3bf 8f4f 	dsb	sy
 800dcae:	603b      	str	r3, [r7, #0]
}
 800dcb0:	bf00      	nop
 800dcb2:	bf00      	nop
 800dcb4:	e7fd      	b.n	800dcb2 <vPortEnterCritical+0x4a>
	}
}
 800dcb6:	bf00      	nop
 800dcb8:	370c      	adds	r7, #12
 800dcba:	46bd      	mov	sp, r7
 800dcbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc0:	4770      	bx	lr
 800dcc2:	bf00      	nop
 800dcc4:	20000040 	.word	0x20000040
 800dcc8:	e000ed04 	.word	0xe000ed04

0800dccc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dccc:	b480      	push	{r7}
 800dcce:	b083      	sub	sp, #12
 800dcd0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800dcd2:	4b12      	ldr	r3, [pc, #72]	@ (800dd1c <vPortExitCritical+0x50>)
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d10b      	bne.n	800dcf2 <vPortExitCritical+0x26>
	__asm volatile
 800dcda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcde:	f383 8811 	msr	BASEPRI, r3
 800dce2:	f3bf 8f6f 	isb	sy
 800dce6:	f3bf 8f4f 	dsb	sy
 800dcea:	607b      	str	r3, [r7, #4]
}
 800dcec:	bf00      	nop
 800dcee:	bf00      	nop
 800dcf0:	e7fd      	b.n	800dcee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800dcf2:	4b0a      	ldr	r3, [pc, #40]	@ (800dd1c <vPortExitCritical+0x50>)
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	3b01      	subs	r3, #1
 800dcf8:	4a08      	ldr	r2, [pc, #32]	@ (800dd1c <vPortExitCritical+0x50>)
 800dcfa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800dcfc:	4b07      	ldr	r3, [pc, #28]	@ (800dd1c <vPortExitCritical+0x50>)
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d105      	bne.n	800dd10 <vPortExitCritical+0x44>
 800dd04:	2300      	movs	r3, #0
 800dd06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dd08:	683b      	ldr	r3, [r7, #0]
 800dd0a:	f383 8811 	msr	BASEPRI, r3
}
 800dd0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800dd10:	bf00      	nop
 800dd12:	370c      	adds	r7, #12
 800dd14:	46bd      	mov	sp, r7
 800dd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1a:	4770      	bx	lr
 800dd1c:	20000040 	.word	0x20000040

0800dd20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dd20:	f3ef 8009 	mrs	r0, PSP
 800dd24:	f3bf 8f6f 	isb	sy
 800dd28:	4b15      	ldr	r3, [pc, #84]	@ (800dd80 <pxCurrentTCBConst>)
 800dd2a:	681a      	ldr	r2, [r3, #0]
 800dd2c:	f01e 0f10 	tst.w	lr, #16
 800dd30:	bf08      	it	eq
 800dd32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dd36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd3a:	6010      	str	r0, [r2, #0]
 800dd3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dd40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800dd44:	f380 8811 	msr	BASEPRI, r0
 800dd48:	f3bf 8f4f 	dsb	sy
 800dd4c:	f3bf 8f6f 	isb	sy
 800dd50:	f7fe fdc0 	bl	800c8d4 <vTaskSwitchContext>
 800dd54:	f04f 0000 	mov.w	r0, #0
 800dd58:	f380 8811 	msr	BASEPRI, r0
 800dd5c:	bc09      	pop	{r0, r3}
 800dd5e:	6819      	ldr	r1, [r3, #0]
 800dd60:	6808      	ldr	r0, [r1, #0]
 800dd62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd66:	f01e 0f10 	tst.w	lr, #16
 800dd6a:	bf08      	it	eq
 800dd6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dd70:	f380 8809 	msr	PSP, r0
 800dd74:	f3bf 8f6f 	isb	sy
 800dd78:	4770      	bx	lr
 800dd7a:	bf00      	nop
 800dd7c:	f3af 8000 	nop.w

0800dd80 <pxCurrentTCBConst>:
 800dd80:	20002164 	.word	0x20002164
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dd84:	bf00      	nop
 800dd86:	bf00      	nop

0800dd88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dd88:	b580      	push	{r7, lr}
 800dd8a:	b082      	sub	sp, #8
 800dd8c:	af00      	add	r7, sp, #0
	__asm volatile
 800dd8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd92:	f383 8811 	msr	BASEPRI, r3
 800dd96:	f3bf 8f6f 	isb	sy
 800dd9a:	f3bf 8f4f 	dsb	sy
 800dd9e:	607b      	str	r3, [r7, #4]
}
 800dda0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dda2:	f7fe fcdd 	bl	800c760 <xTaskIncrementTick>
 800dda6:	4603      	mov	r3, r0
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d003      	beq.n	800ddb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ddac:	4b06      	ldr	r3, [pc, #24]	@ (800ddc8 <xPortSysTickHandler+0x40>)
 800ddae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ddb2:	601a      	str	r2, [r3, #0]
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ddb8:	683b      	ldr	r3, [r7, #0]
 800ddba:	f383 8811 	msr	BASEPRI, r3
}
 800ddbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ddc0:	bf00      	nop
 800ddc2:	3708      	adds	r7, #8
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	bd80      	pop	{r7, pc}
 800ddc8:	e000ed04 	.word	0xe000ed04

0800ddcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ddcc:	b480      	push	{r7}
 800ddce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ddd0:	4b0b      	ldr	r3, [pc, #44]	@ (800de00 <vPortSetupTimerInterrupt+0x34>)
 800ddd2:	2200      	movs	r2, #0
 800ddd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ddd6:	4b0b      	ldr	r3, [pc, #44]	@ (800de04 <vPortSetupTimerInterrupt+0x38>)
 800ddd8:	2200      	movs	r2, #0
 800ddda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dddc:	4b0a      	ldr	r3, [pc, #40]	@ (800de08 <vPortSetupTimerInterrupt+0x3c>)
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	4a0a      	ldr	r2, [pc, #40]	@ (800de0c <vPortSetupTimerInterrupt+0x40>)
 800dde2:	fba2 2303 	umull	r2, r3, r2, r3
 800dde6:	099b      	lsrs	r3, r3, #6
 800dde8:	4a09      	ldr	r2, [pc, #36]	@ (800de10 <vPortSetupTimerInterrupt+0x44>)
 800ddea:	3b01      	subs	r3, #1
 800ddec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ddee:	4b04      	ldr	r3, [pc, #16]	@ (800de00 <vPortSetupTimerInterrupt+0x34>)
 800ddf0:	2207      	movs	r2, #7
 800ddf2:	601a      	str	r2, [r3, #0]
}
 800ddf4:	bf00      	nop
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfc:	4770      	bx	lr
 800ddfe:	bf00      	nop
 800de00:	e000e010 	.word	0xe000e010
 800de04:	e000e018 	.word	0xe000e018
 800de08:	20000000 	.word	0x20000000
 800de0c:	10624dd3 	.word	0x10624dd3
 800de10:	e000e014 	.word	0xe000e014

0800de14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800de14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800de24 <vPortEnableVFP+0x10>
 800de18:	6801      	ldr	r1, [r0, #0]
 800de1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800de1e:	6001      	str	r1, [r0, #0]
 800de20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800de22:	bf00      	nop
 800de24:	e000ed88 	.word	0xe000ed88

0800de28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800de28:	b480      	push	{r7}
 800de2a:	b085      	sub	sp, #20
 800de2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800de2e:	f3ef 8305 	mrs	r3, IPSR
 800de32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	2b0f      	cmp	r3, #15
 800de38:	d915      	bls.n	800de66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800de3a:	4a18      	ldr	r2, [pc, #96]	@ (800de9c <vPortValidateInterruptPriority+0x74>)
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	4413      	add	r3, r2
 800de40:	781b      	ldrb	r3, [r3, #0]
 800de42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800de44:	4b16      	ldr	r3, [pc, #88]	@ (800dea0 <vPortValidateInterruptPriority+0x78>)
 800de46:	781b      	ldrb	r3, [r3, #0]
 800de48:	7afa      	ldrb	r2, [r7, #11]
 800de4a:	429a      	cmp	r2, r3
 800de4c:	d20b      	bcs.n	800de66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800de4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de52:	f383 8811 	msr	BASEPRI, r3
 800de56:	f3bf 8f6f 	isb	sy
 800de5a:	f3bf 8f4f 	dsb	sy
 800de5e:	607b      	str	r3, [r7, #4]
}
 800de60:	bf00      	nop
 800de62:	bf00      	nop
 800de64:	e7fd      	b.n	800de62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800de66:	4b0f      	ldr	r3, [pc, #60]	@ (800dea4 <vPortValidateInterruptPriority+0x7c>)
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800de6e:	4b0e      	ldr	r3, [pc, #56]	@ (800dea8 <vPortValidateInterruptPriority+0x80>)
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	429a      	cmp	r2, r3
 800de74:	d90b      	bls.n	800de8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800de76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de7a:	f383 8811 	msr	BASEPRI, r3
 800de7e:	f3bf 8f6f 	isb	sy
 800de82:	f3bf 8f4f 	dsb	sy
 800de86:	603b      	str	r3, [r7, #0]
}
 800de88:	bf00      	nop
 800de8a:	bf00      	nop
 800de8c:	e7fd      	b.n	800de8a <vPortValidateInterruptPriority+0x62>
	}
 800de8e:	bf00      	nop
 800de90:	3714      	adds	r7, #20
 800de92:	46bd      	mov	sp, r7
 800de94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de98:	4770      	bx	lr
 800de9a:	bf00      	nop
 800de9c:	e000e3f0 	.word	0xe000e3f0
 800dea0:	20002790 	.word	0x20002790
 800dea4:	e000ed0c 	.word	0xe000ed0c
 800dea8:	20002794 	.word	0x20002794

0800deac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b08a      	sub	sp, #40	@ 0x28
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800deb4:	2300      	movs	r3, #0
 800deb6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800deb8:	f7fe fb96 	bl	800c5e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800debc:	4b5c      	ldr	r3, [pc, #368]	@ (800e030 <pvPortMalloc+0x184>)
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d101      	bne.n	800dec8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800dec4:	f000 f924 	bl	800e110 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800dec8:	4b5a      	ldr	r3, [pc, #360]	@ (800e034 <pvPortMalloc+0x188>)
 800deca:	681a      	ldr	r2, [r3, #0]
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	4013      	ands	r3, r2
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	f040 8095 	bne.w	800e000 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d01e      	beq.n	800df1a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800dedc:	2208      	movs	r2, #8
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	4413      	add	r3, r2
 800dee2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	f003 0307 	and.w	r3, r3, #7
 800deea:	2b00      	cmp	r3, #0
 800deec:	d015      	beq.n	800df1a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	f023 0307 	bic.w	r3, r3, #7
 800def4:	3308      	adds	r3, #8
 800def6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	f003 0307 	and.w	r3, r3, #7
 800defe:	2b00      	cmp	r3, #0
 800df00:	d00b      	beq.n	800df1a <pvPortMalloc+0x6e>
	__asm volatile
 800df02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df06:	f383 8811 	msr	BASEPRI, r3
 800df0a:	f3bf 8f6f 	isb	sy
 800df0e:	f3bf 8f4f 	dsb	sy
 800df12:	617b      	str	r3, [r7, #20]
}
 800df14:	bf00      	nop
 800df16:	bf00      	nop
 800df18:	e7fd      	b.n	800df16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d06f      	beq.n	800e000 <pvPortMalloc+0x154>
 800df20:	4b45      	ldr	r3, [pc, #276]	@ (800e038 <pvPortMalloc+0x18c>)
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	687a      	ldr	r2, [r7, #4]
 800df26:	429a      	cmp	r2, r3
 800df28:	d86a      	bhi.n	800e000 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800df2a:	4b44      	ldr	r3, [pc, #272]	@ (800e03c <pvPortMalloc+0x190>)
 800df2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800df2e:	4b43      	ldr	r3, [pc, #268]	@ (800e03c <pvPortMalloc+0x190>)
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800df34:	e004      	b.n	800df40 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800df36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800df3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800df40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df42:	685b      	ldr	r3, [r3, #4]
 800df44:	687a      	ldr	r2, [r7, #4]
 800df46:	429a      	cmp	r2, r3
 800df48:	d903      	bls.n	800df52 <pvPortMalloc+0xa6>
 800df4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d1f1      	bne.n	800df36 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800df52:	4b37      	ldr	r3, [pc, #220]	@ (800e030 <pvPortMalloc+0x184>)
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df58:	429a      	cmp	r2, r3
 800df5a:	d051      	beq.n	800e000 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800df5c:	6a3b      	ldr	r3, [r7, #32]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	2208      	movs	r2, #8
 800df62:	4413      	add	r3, r2
 800df64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800df66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df68:	681a      	ldr	r2, [r3, #0]
 800df6a:	6a3b      	ldr	r3, [r7, #32]
 800df6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800df6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df70:	685a      	ldr	r2, [r3, #4]
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	1ad2      	subs	r2, r2, r3
 800df76:	2308      	movs	r3, #8
 800df78:	005b      	lsls	r3, r3, #1
 800df7a:	429a      	cmp	r2, r3
 800df7c:	d920      	bls.n	800dfc0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800df7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	4413      	add	r3, r2
 800df84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800df86:	69bb      	ldr	r3, [r7, #24]
 800df88:	f003 0307 	and.w	r3, r3, #7
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d00b      	beq.n	800dfa8 <pvPortMalloc+0xfc>
	__asm volatile
 800df90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df94:	f383 8811 	msr	BASEPRI, r3
 800df98:	f3bf 8f6f 	isb	sy
 800df9c:	f3bf 8f4f 	dsb	sy
 800dfa0:	613b      	str	r3, [r7, #16]
}
 800dfa2:	bf00      	nop
 800dfa4:	bf00      	nop
 800dfa6:	e7fd      	b.n	800dfa4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dfa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfaa:	685a      	ldr	r2, [r3, #4]
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	1ad2      	subs	r2, r2, r3
 800dfb0:	69bb      	ldr	r3, [r7, #24]
 800dfb2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dfb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfb6:	687a      	ldr	r2, [r7, #4]
 800dfb8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dfba:	69b8      	ldr	r0, [r7, #24]
 800dfbc:	f000 f90a 	bl	800e1d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dfc0:	4b1d      	ldr	r3, [pc, #116]	@ (800e038 <pvPortMalloc+0x18c>)
 800dfc2:	681a      	ldr	r2, [r3, #0]
 800dfc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfc6:	685b      	ldr	r3, [r3, #4]
 800dfc8:	1ad3      	subs	r3, r2, r3
 800dfca:	4a1b      	ldr	r2, [pc, #108]	@ (800e038 <pvPortMalloc+0x18c>)
 800dfcc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dfce:	4b1a      	ldr	r3, [pc, #104]	@ (800e038 <pvPortMalloc+0x18c>)
 800dfd0:	681a      	ldr	r2, [r3, #0]
 800dfd2:	4b1b      	ldr	r3, [pc, #108]	@ (800e040 <pvPortMalloc+0x194>)
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	429a      	cmp	r2, r3
 800dfd8:	d203      	bcs.n	800dfe2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dfda:	4b17      	ldr	r3, [pc, #92]	@ (800e038 <pvPortMalloc+0x18c>)
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	4a18      	ldr	r2, [pc, #96]	@ (800e040 <pvPortMalloc+0x194>)
 800dfe0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800dfe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfe4:	685a      	ldr	r2, [r3, #4]
 800dfe6:	4b13      	ldr	r3, [pc, #76]	@ (800e034 <pvPortMalloc+0x188>)
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	431a      	orrs	r2, r3
 800dfec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800dff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dff2:	2200      	movs	r2, #0
 800dff4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800dff6:	4b13      	ldr	r3, [pc, #76]	@ (800e044 <pvPortMalloc+0x198>)
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	3301      	adds	r3, #1
 800dffc:	4a11      	ldr	r2, [pc, #68]	@ (800e044 <pvPortMalloc+0x198>)
 800dffe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e000:	f7fe fb00 	bl	800c604 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e004:	69fb      	ldr	r3, [r7, #28]
 800e006:	f003 0307 	and.w	r3, r3, #7
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d00b      	beq.n	800e026 <pvPortMalloc+0x17a>
	__asm volatile
 800e00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e012:	f383 8811 	msr	BASEPRI, r3
 800e016:	f3bf 8f6f 	isb	sy
 800e01a:	f3bf 8f4f 	dsb	sy
 800e01e:	60fb      	str	r3, [r7, #12]
}
 800e020:	bf00      	nop
 800e022:	bf00      	nop
 800e024:	e7fd      	b.n	800e022 <pvPortMalloc+0x176>
	return pvReturn;
 800e026:	69fb      	ldr	r3, [r7, #28]
}
 800e028:	4618      	mov	r0, r3
 800e02a:	3728      	adds	r7, #40	@ 0x28
 800e02c:	46bd      	mov	sp, r7
 800e02e:	bd80      	pop	{r7, pc}
 800e030:	2000c3e0 	.word	0x2000c3e0
 800e034:	2000c3f4 	.word	0x2000c3f4
 800e038:	2000c3e4 	.word	0x2000c3e4
 800e03c:	2000c3d8 	.word	0x2000c3d8
 800e040:	2000c3e8 	.word	0x2000c3e8
 800e044:	2000c3ec 	.word	0x2000c3ec

0800e048 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e048:	b580      	push	{r7, lr}
 800e04a:	b086      	sub	sp, #24
 800e04c:	af00      	add	r7, sp, #0
 800e04e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	2b00      	cmp	r3, #0
 800e058:	d04f      	beq.n	800e0fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e05a:	2308      	movs	r3, #8
 800e05c:	425b      	negs	r3, r3
 800e05e:	697a      	ldr	r2, [r7, #20]
 800e060:	4413      	add	r3, r2
 800e062:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e064:	697b      	ldr	r3, [r7, #20]
 800e066:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e068:	693b      	ldr	r3, [r7, #16]
 800e06a:	685a      	ldr	r2, [r3, #4]
 800e06c:	4b25      	ldr	r3, [pc, #148]	@ (800e104 <vPortFree+0xbc>)
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	4013      	ands	r3, r2
 800e072:	2b00      	cmp	r3, #0
 800e074:	d10b      	bne.n	800e08e <vPortFree+0x46>
	__asm volatile
 800e076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e07a:	f383 8811 	msr	BASEPRI, r3
 800e07e:	f3bf 8f6f 	isb	sy
 800e082:	f3bf 8f4f 	dsb	sy
 800e086:	60fb      	str	r3, [r7, #12]
}
 800e088:	bf00      	nop
 800e08a:	bf00      	nop
 800e08c:	e7fd      	b.n	800e08a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e08e:	693b      	ldr	r3, [r7, #16]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	2b00      	cmp	r3, #0
 800e094:	d00b      	beq.n	800e0ae <vPortFree+0x66>
	__asm volatile
 800e096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e09a:	f383 8811 	msr	BASEPRI, r3
 800e09e:	f3bf 8f6f 	isb	sy
 800e0a2:	f3bf 8f4f 	dsb	sy
 800e0a6:	60bb      	str	r3, [r7, #8]
}
 800e0a8:	bf00      	nop
 800e0aa:	bf00      	nop
 800e0ac:	e7fd      	b.n	800e0aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e0ae:	693b      	ldr	r3, [r7, #16]
 800e0b0:	685a      	ldr	r2, [r3, #4]
 800e0b2:	4b14      	ldr	r3, [pc, #80]	@ (800e104 <vPortFree+0xbc>)
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	4013      	ands	r3, r2
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d01e      	beq.n	800e0fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e0bc:	693b      	ldr	r3, [r7, #16]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d11a      	bne.n	800e0fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e0c4:	693b      	ldr	r3, [r7, #16]
 800e0c6:	685a      	ldr	r2, [r3, #4]
 800e0c8:	4b0e      	ldr	r3, [pc, #56]	@ (800e104 <vPortFree+0xbc>)
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	43db      	mvns	r3, r3
 800e0ce:	401a      	ands	r2, r3
 800e0d0:	693b      	ldr	r3, [r7, #16]
 800e0d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e0d4:	f7fe fa88 	bl	800c5e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e0d8:	693b      	ldr	r3, [r7, #16]
 800e0da:	685a      	ldr	r2, [r3, #4]
 800e0dc:	4b0a      	ldr	r3, [pc, #40]	@ (800e108 <vPortFree+0xc0>)
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	4413      	add	r3, r2
 800e0e2:	4a09      	ldr	r2, [pc, #36]	@ (800e108 <vPortFree+0xc0>)
 800e0e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e0e6:	6938      	ldr	r0, [r7, #16]
 800e0e8:	f000 f874 	bl	800e1d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e0ec:	4b07      	ldr	r3, [pc, #28]	@ (800e10c <vPortFree+0xc4>)
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	3301      	adds	r3, #1
 800e0f2:	4a06      	ldr	r2, [pc, #24]	@ (800e10c <vPortFree+0xc4>)
 800e0f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e0f6:	f7fe fa85 	bl	800c604 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e0fa:	bf00      	nop
 800e0fc:	3718      	adds	r7, #24
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd80      	pop	{r7, pc}
 800e102:	bf00      	nop
 800e104:	2000c3f4 	.word	0x2000c3f4
 800e108:	2000c3e4 	.word	0x2000c3e4
 800e10c:	2000c3f0 	.word	0x2000c3f0

0800e110 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e110:	b480      	push	{r7}
 800e112:	b085      	sub	sp, #20
 800e114:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e116:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800e11a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e11c:	4b27      	ldr	r3, [pc, #156]	@ (800e1bc <prvHeapInit+0xac>)
 800e11e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	f003 0307 	and.w	r3, r3, #7
 800e126:	2b00      	cmp	r3, #0
 800e128:	d00c      	beq.n	800e144 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	3307      	adds	r3, #7
 800e12e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	f023 0307 	bic.w	r3, r3, #7
 800e136:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e138:	68ba      	ldr	r2, [r7, #8]
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	1ad3      	subs	r3, r2, r3
 800e13e:	4a1f      	ldr	r2, [pc, #124]	@ (800e1bc <prvHeapInit+0xac>)
 800e140:	4413      	add	r3, r2
 800e142:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e148:	4a1d      	ldr	r2, [pc, #116]	@ (800e1c0 <prvHeapInit+0xb0>)
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e14e:	4b1c      	ldr	r3, [pc, #112]	@ (800e1c0 <prvHeapInit+0xb0>)
 800e150:	2200      	movs	r2, #0
 800e152:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	68ba      	ldr	r2, [r7, #8]
 800e158:	4413      	add	r3, r2
 800e15a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e15c:	2208      	movs	r2, #8
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	1a9b      	subs	r3, r3, r2
 800e162:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	f023 0307 	bic.w	r3, r3, #7
 800e16a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	4a15      	ldr	r2, [pc, #84]	@ (800e1c4 <prvHeapInit+0xb4>)
 800e170:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e172:	4b14      	ldr	r3, [pc, #80]	@ (800e1c4 <prvHeapInit+0xb4>)
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	2200      	movs	r2, #0
 800e178:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e17a:	4b12      	ldr	r3, [pc, #72]	@ (800e1c4 <prvHeapInit+0xb4>)
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	2200      	movs	r2, #0
 800e180:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	68fa      	ldr	r2, [r7, #12]
 800e18a:	1ad2      	subs	r2, r2, r3
 800e18c:	683b      	ldr	r3, [r7, #0]
 800e18e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e190:	4b0c      	ldr	r3, [pc, #48]	@ (800e1c4 <prvHeapInit+0xb4>)
 800e192:	681a      	ldr	r2, [r3, #0]
 800e194:	683b      	ldr	r3, [r7, #0]
 800e196:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e198:	683b      	ldr	r3, [r7, #0]
 800e19a:	685b      	ldr	r3, [r3, #4]
 800e19c:	4a0a      	ldr	r2, [pc, #40]	@ (800e1c8 <prvHeapInit+0xb8>)
 800e19e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e1a0:	683b      	ldr	r3, [r7, #0]
 800e1a2:	685b      	ldr	r3, [r3, #4]
 800e1a4:	4a09      	ldr	r2, [pc, #36]	@ (800e1cc <prvHeapInit+0xbc>)
 800e1a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e1a8:	4b09      	ldr	r3, [pc, #36]	@ (800e1d0 <prvHeapInit+0xc0>)
 800e1aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e1ae:	601a      	str	r2, [r3, #0]
}
 800e1b0:	bf00      	nop
 800e1b2:	3714      	adds	r7, #20
 800e1b4:	46bd      	mov	sp, r7
 800e1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ba:	4770      	bx	lr
 800e1bc:	20002798 	.word	0x20002798
 800e1c0:	2000c3d8 	.word	0x2000c3d8
 800e1c4:	2000c3e0 	.word	0x2000c3e0
 800e1c8:	2000c3e8 	.word	0x2000c3e8
 800e1cc:	2000c3e4 	.word	0x2000c3e4
 800e1d0:	2000c3f4 	.word	0x2000c3f4

0800e1d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e1d4:	b480      	push	{r7}
 800e1d6:	b085      	sub	sp, #20
 800e1d8:	af00      	add	r7, sp, #0
 800e1da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e1dc:	4b28      	ldr	r3, [pc, #160]	@ (800e280 <prvInsertBlockIntoFreeList+0xac>)
 800e1de:	60fb      	str	r3, [r7, #12]
 800e1e0:	e002      	b.n	800e1e8 <prvInsertBlockIntoFreeList+0x14>
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	60fb      	str	r3, [r7, #12]
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	687a      	ldr	r2, [r7, #4]
 800e1ee:	429a      	cmp	r2, r3
 800e1f0:	d8f7      	bhi.n	800e1e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	685b      	ldr	r3, [r3, #4]
 800e1fa:	68ba      	ldr	r2, [r7, #8]
 800e1fc:	4413      	add	r3, r2
 800e1fe:	687a      	ldr	r2, [r7, #4]
 800e200:	429a      	cmp	r2, r3
 800e202:	d108      	bne.n	800e216 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	685a      	ldr	r2, [r3, #4]
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	685b      	ldr	r3, [r3, #4]
 800e20c:	441a      	add	r2, r3
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	685b      	ldr	r3, [r3, #4]
 800e21e:	68ba      	ldr	r2, [r7, #8]
 800e220:	441a      	add	r2, r3
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	429a      	cmp	r2, r3
 800e228:	d118      	bne.n	800e25c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	681a      	ldr	r2, [r3, #0]
 800e22e:	4b15      	ldr	r3, [pc, #84]	@ (800e284 <prvInsertBlockIntoFreeList+0xb0>)
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	429a      	cmp	r2, r3
 800e234:	d00d      	beq.n	800e252 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	685a      	ldr	r2, [r3, #4]
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	685b      	ldr	r3, [r3, #4]
 800e240:	441a      	add	r2, r3
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	681b      	ldr	r3, [r3, #0]
 800e24a:	681a      	ldr	r2, [r3, #0]
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	601a      	str	r2, [r3, #0]
 800e250:	e008      	b.n	800e264 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e252:	4b0c      	ldr	r3, [pc, #48]	@ (800e284 <prvInsertBlockIntoFreeList+0xb0>)
 800e254:	681a      	ldr	r2, [r3, #0]
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	601a      	str	r2, [r3, #0]
 800e25a:	e003      	b.n	800e264 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	681a      	ldr	r2, [r3, #0]
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e264:	68fa      	ldr	r2, [r7, #12]
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	429a      	cmp	r2, r3
 800e26a:	d002      	beq.n	800e272 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	687a      	ldr	r2, [r7, #4]
 800e270:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e272:	bf00      	nop
 800e274:	3714      	adds	r7, #20
 800e276:	46bd      	mov	sp, r7
 800e278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e27c:	4770      	bx	lr
 800e27e:	bf00      	nop
 800e280:	2000c3d8 	.word	0x2000c3d8
 800e284:	2000c3e0 	.word	0x2000c3e0

0800e288 <sniprintf>:
 800e288:	b40c      	push	{r2, r3}
 800e28a:	b530      	push	{r4, r5, lr}
 800e28c:	4b18      	ldr	r3, [pc, #96]	@ (800e2f0 <sniprintf+0x68>)
 800e28e:	1e0c      	subs	r4, r1, #0
 800e290:	681d      	ldr	r5, [r3, #0]
 800e292:	b09d      	sub	sp, #116	@ 0x74
 800e294:	da08      	bge.n	800e2a8 <sniprintf+0x20>
 800e296:	238b      	movs	r3, #139	@ 0x8b
 800e298:	602b      	str	r3, [r5, #0]
 800e29a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e29e:	b01d      	add	sp, #116	@ 0x74
 800e2a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e2a4:	b002      	add	sp, #8
 800e2a6:	4770      	bx	lr
 800e2a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e2ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e2b0:	f04f 0300 	mov.w	r3, #0
 800e2b4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e2b6:	bf14      	ite	ne
 800e2b8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800e2bc:	4623      	moveq	r3, r4
 800e2be:	9304      	str	r3, [sp, #16]
 800e2c0:	9307      	str	r3, [sp, #28]
 800e2c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e2c6:	9002      	str	r0, [sp, #8]
 800e2c8:	9006      	str	r0, [sp, #24]
 800e2ca:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e2ce:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e2d0:	ab21      	add	r3, sp, #132	@ 0x84
 800e2d2:	a902      	add	r1, sp, #8
 800e2d4:	4628      	mov	r0, r5
 800e2d6:	9301      	str	r3, [sp, #4]
 800e2d8:	f000 fac6 	bl	800e868 <_svfiprintf_r>
 800e2dc:	1c43      	adds	r3, r0, #1
 800e2de:	bfbc      	itt	lt
 800e2e0:	238b      	movlt	r3, #139	@ 0x8b
 800e2e2:	602b      	strlt	r3, [r5, #0]
 800e2e4:	2c00      	cmp	r4, #0
 800e2e6:	d0da      	beq.n	800e29e <sniprintf+0x16>
 800e2e8:	9b02      	ldr	r3, [sp, #8]
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	701a      	strb	r2, [r3, #0]
 800e2ee:	e7d6      	b.n	800e29e <sniprintf+0x16>
 800e2f0:	20000050 	.word	0x20000050

0800e2f4 <siprintf>:
 800e2f4:	b40e      	push	{r1, r2, r3}
 800e2f6:	b510      	push	{r4, lr}
 800e2f8:	b09d      	sub	sp, #116	@ 0x74
 800e2fa:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e2fc:	9002      	str	r0, [sp, #8]
 800e2fe:	9006      	str	r0, [sp, #24]
 800e300:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e304:	480a      	ldr	r0, [pc, #40]	@ (800e330 <siprintf+0x3c>)
 800e306:	9107      	str	r1, [sp, #28]
 800e308:	9104      	str	r1, [sp, #16]
 800e30a:	490a      	ldr	r1, [pc, #40]	@ (800e334 <siprintf+0x40>)
 800e30c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e310:	9105      	str	r1, [sp, #20]
 800e312:	2400      	movs	r4, #0
 800e314:	a902      	add	r1, sp, #8
 800e316:	6800      	ldr	r0, [r0, #0]
 800e318:	9301      	str	r3, [sp, #4]
 800e31a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e31c:	f000 faa4 	bl	800e868 <_svfiprintf_r>
 800e320:	9b02      	ldr	r3, [sp, #8]
 800e322:	701c      	strb	r4, [r3, #0]
 800e324:	b01d      	add	sp, #116	@ 0x74
 800e326:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e32a:	b003      	add	sp, #12
 800e32c:	4770      	bx	lr
 800e32e:	bf00      	nop
 800e330:	20000050 	.word	0x20000050
 800e334:	ffff0208 	.word	0xffff0208

0800e338 <std>:
 800e338:	2300      	movs	r3, #0
 800e33a:	b510      	push	{r4, lr}
 800e33c:	4604      	mov	r4, r0
 800e33e:	e9c0 3300 	strd	r3, r3, [r0]
 800e342:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e346:	6083      	str	r3, [r0, #8]
 800e348:	8181      	strh	r1, [r0, #12]
 800e34a:	6643      	str	r3, [r0, #100]	@ 0x64
 800e34c:	81c2      	strh	r2, [r0, #14]
 800e34e:	6183      	str	r3, [r0, #24]
 800e350:	4619      	mov	r1, r3
 800e352:	2208      	movs	r2, #8
 800e354:	305c      	adds	r0, #92	@ 0x5c
 800e356:	f000 f931 	bl	800e5bc <memset>
 800e35a:	4b0d      	ldr	r3, [pc, #52]	@ (800e390 <std+0x58>)
 800e35c:	6263      	str	r3, [r4, #36]	@ 0x24
 800e35e:	4b0d      	ldr	r3, [pc, #52]	@ (800e394 <std+0x5c>)
 800e360:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e362:	4b0d      	ldr	r3, [pc, #52]	@ (800e398 <std+0x60>)
 800e364:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e366:	4b0d      	ldr	r3, [pc, #52]	@ (800e39c <std+0x64>)
 800e368:	6323      	str	r3, [r4, #48]	@ 0x30
 800e36a:	4b0d      	ldr	r3, [pc, #52]	@ (800e3a0 <std+0x68>)
 800e36c:	6224      	str	r4, [r4, #32]
 800e36e:	429c      	cmp	r4, r3
 800e370:	d006      	beq.n	800e380 <std+0x48>
 800e372:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e376:	4294      	cmp	r4, r2
 800e378:	d002      	beq.n	800e380 <std+0x48>
 800e37a:	33d0      	adds	r3, #208	@ 0xd0
 800e37c:	429c      	cmp	r4, r3
 800e37e:	d105      	bne.n	800e38c <std+0x54>
 800e380:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e388:	f000 b9e2 	b.w	800e750 <__retarget_lock_init_recursive>
 800e38c:	bd10      	pop	{r4, pc}
 800e38e:	bf00      	nop
 800e390:	0800f2c1 	.word	0x0800f2c1
 800e394:	0800f2e3 	.word	0x0800f2e3
 800e398:	0800f31b 	.word	0x0800f31b
 800e39c:	0800f33f 	.word	0x0800f33f
 800e3a0:	2000c3f8 	.word	0x2000c3f8

0800e3a4 <stdio_exit_handler>:
 800e3a4:	4a02      	ldr	r2, [pc, #8]	@ (800e3b0 <stdio_exit_handler+0xc>)
 800e3a6:	4903      	ldr	r1, [pc, #12]	@ (800e3b4 <stdio_exit_handler+0x10>)
 800e3a8:	4803      	ldr	r0, [pc, #12]	@ (800e3b8 <stdio_exit_handler+0x14>)
 800e3aa:	f000 b869 	b.w	800e480 <_fwalk_sglue>
 800e3ae:	bf00      	nop
 800e3b0:	20000044 	.word	0x20000044
 800e3b4:	0800f259 	.word	0x0800f259
 800e3b8:	20000054 	.word	0x20000054

0800e3bc <cleanup_stdio>:
 800e3bc:	6841      	ldr	r1, [r0, #4]
 800e3be:	4b0c      	ldr	r3, [pc, #48]	@ (800e3f0 <cleanup_stdio+0x34>)
 800e3c0:	4299      	cmp	r1, r3
 800e3c2:	b510      	push	{r4, lr}
 800e3c4:	4604      	mov	r4, r0
 800e3c6:	d001      	beq.n	800e3cc <cleanup_stdio+0x10>
 800e3c8:	f000 ff46 	bl	800f258 <_fflush_r>
 800e3cc:	68a1      	ldr	r1, [r4, #8]
 800e3ce:	4b09      	ldr	r3, [pc, #36]	@ (800e3f4 <cleanup_stdio+0x38>)
 800e3d0:	4299      	cmp	r1, r3
 800e3d2:	d002      	beq.n	800e3da <cleanup_stdio+0x1e>
 800e3d4:	4620      	mov	r0, r4
 800e3d6:	f000 ff3f 	bl	800f258 <_fflush_r>
 800e3da:	68e1      	ldr	r1, [r4, #12]
 800e3dc:	4b06      	ldr	r3, [pc, #24]	@ (800e3f8 <cleanup_stdio+0x3c>)
 800e3de:	4299      	cmp	r1, r3
 800e3e0:	d004      	beq.n	800e3ec <cleanup_stdio+0x30>
 800e3e2:	4620      	mov	r0, r4
 800e3e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e3e8:	f000 bf36 	b.w	800f258 <_fflush_r>
 800e3ec:	bd10      	pop	{r4, pc}
 800e3ee:	bf00      	nop
 800e3f0:	2000c3f8 	.word	0x2000c3f8
 800e3f4:	2000c460 	.word	0x2000c460
 800e3f8:	2000c4c8 	.word	0x2000c4c8

0800e3fc <global_stdio_init.part.0>:
 800e3fc:	b510      	push	{r4, lr}
 800e3fe:	4b0b      	ldr	r3, [pc, #44]	@ (800e42c <global_stdio_init.part.0+0x30>)
 800e400:	4c0b      	ldr	r4, [pc, #44]	@ (800e430 <global_stdio_init.part.0+0x34>)
 800e402:	4a0c      	ldr	r2, [pc, #48]	@ (800e434 <global_stdio_init.part.0+0x38>)
 800e404:	601a      	str	r2, [r3, #0]
 800e406:	4620      	mov	r0, r4
 800e408:	2200      	movs	r2, #0
 800e40a:	2104      	movs	r1, #4
 800e40c:	f7ff ff94 	bl	800e338 <std>
 800e410:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e414:	2201      	movs	r2, #1
 800e416:	2109      	movs	r1, #9
 800e418:	f7ff ff8e 	bl	800e338 <std>
 800e41c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e420:	2202      	movs	r2, #2
 800e422:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e426:	2112      	movs	r1, #18
 800e428:	f7ff bf86 	b.w	800e338 <std>
 800e42c:	2000c530 	.word	0x2000c530
 800e430:	2000c3f8 	.word	0x2000c3f8
 800e434:	0800e3a5 	.word	0x0800e3a5

0800e438 <__sfp_lock_acquire>:
 800e438:	4801      	ldr	r0, [pc, #4]	@ (800e440 <__sfp_lock_acquire+0x8>)
 800e43a:	f000 b98a 	b.w	800e752 <__retarget_lock_acquire_recursive>
 800e43e:	bf00      	nop
 800e440:	2000c535 	.word	0x2000c535

0800e444 <__sfp_lock_release>:
 800e444:	4801      	ldr	r0, [pc, #4]	@ (800e44c <__sfp_lock_release+0x8>)
 800e446:	f000 b985 	b.w	800e754 <__retarget_lock_release_recursive>
 800e44a:	bf00      	nop
 800e44c:	2000c535 	.word	0x2000c535

0800e450 <__sinit>:
 800e450:	b510      	push	{r4, lr}
 800e452:	4604      	mov	r4, r0
 800e454:	f7ff fff0 	bl	800e438 <__sfp_lock_acquire>
 800e458:	6a23      	ldr	r3, [r4, #32]
 800e45a:	b11b      	cbz	r3, 800e464 <__sinit+0x14>
 800e45c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e460:	f7ff bff0 	b.w	800e444 <__sfp_lock_release>
 800e464:	4b04      	ldr	r3, [pc, #16]	@ (800e478 <__sinit+0x28>)
 800e466:	6223      	str	r3, [r4, #32]
 800e468:	4b04      	ldr	r3, [pc, #16]	@ (800e47c <__sinit+0x2c>)
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d1f5      	bne.n	800e45c <__sinit+0xc>
 800e470:	f7ff ffc4 	bl	800e3fc <global_stdio_init.part.0>
 800e474:	e7f2      	b.n	800e45c <__sinit+0xc>
 800e476:	bf00      	nop
 800e478:	0800e3bd 	.word	0x0800e3bd
 800e47c:	2000c530 	.word	0x2000c530

0800e480 <_fwalk_sglue>:
 800e480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e484:	4607      	mov	r7, r0
 800e486:	4688      	mov	r8, r1
 800e488:	4614      	mov	r4, r2
 800e48a:	2600      	movs	r6, #0
 800e48c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e490:	f1b9 0901 	subs.w	r9, r9, #1
 800e494:	d505      	bpl.n	800e4a2 <_fwalk_sglue+0x22>
 800e496:	6824      	ldr	r4, [r4, #0]
 800e498:	2c00      	cmp	r4, #0
 800e49a:	d1f7      	bne.n	800e48c <_fwalk_sglue+0xc>
 800e49c:	4630      	mov	r0, r6
 800e49e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4a2:	89ab      	ldrh	r3, [r5, #12]
 800e4a4:	2b01      	cmp	r3, #1
 800e4a6:	d907      	bls.n	800e4b8 <_fwalk_sglue+0x38>
 800e4a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e4ac:	3301      	adds	r3, #1
 800e4ae:	d003      	beq.n	800e4b8 <_fwalk_sglue+0x38>
 800e4b0:	4629      	mov	r1, r5
 800e4b2:	4638      	mov	r0, r7
 800e4b4:	47c0      	blx	r8
 800e4b6:	4306      	orrs	r6, r0
 800e4b8:	3568      	adds	r5, #104	@ 0x68
 800e4ba:	e7e9      	b.n	800e490 <_fwalk_sglue+0x10>

0800e4bc <iprintf>:
 800e4bc:	b40f      	push	{r0, r1, r2, r3}
 800e4be:	b507      	push	{r0, r1, r2, lr}
 800e4c0:	4906      	ldr	r1, [pc, #24]	@ (800e4dc <iprintf+0x20>)
 800e4c2:	ab04      	add	r3, sp, #16
 800e4c4:	6808      	ldr	r0, [r1, #0]
 800e4c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4ca:	6881      	ldr	r1, [r0, #8]
 800e4cc:	9301      	str	r3, [sp, #4]
 800e4ce:	f000 faf1 	bl	800eab4 <_vfiprintf_r>
 800e4d2:	b003      	add	sp, #12
 800e4d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e4d8:	b004      	add	sp, #16
 800e4da:	4770      	bx	lr
 800e4dc:	20000050 	.word	0x20000050

0800e4e0 <_puts_r>:
 800e4e0:	6a03      	ldr	r3, [r0, #32]
 800e4e2:	b570      	push	{r4, r5, r6, lr}
 800e4e4:	6884      	ldr	r4, [r0, #8]
 800e4e6:	4605      	mov	r5, r0
 800e4e8:	460e      	mov	r6, r1
 800e4ea:	b90b      	cbnz	r3, 800e4f0 <_puts_r+0x10>
 800e4ec:	f7ff ffb0 	bl	800e450 <__sinit>
 800e4f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e4f2:	07db      	lsls	r3, r3, #31
 800e4f4:	d405      	bmi.n	800e502 <_puts_r+0x22>
 800e4f6:	89a3      	ldrh	r3, [r4, #12]
 800e4f8:	0598      	lsls	r0, r3, #22
 800e4fa:	d402      	bmi.n	800e502 <_puts_r+0x22>
 800e4fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e4fe:	f000 f928 	bl	800e752 <__retarget_lock_acquire_recursive>
 800e502:	89a3      	ldrh	r3, [r4, #12]
 800e504:	0719      	lsls	r1, r3, #28
 800e506:	d502      	bpl.n	800e50e <_puts_r+0x2e>
 800e508:	6923      	ldr	r3, [r4, #16]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d135      	bne.n	800e57a <_puts_r+0x9a>
 800e50e:	4621      	mov	r1, r4
 800e510:	4628      	mov	r0, r5
 800e512:	f000 ff97 	bl	800f444 <__swsetup_r>
 800e516:	b380      	cbz	r0, 800e57a <_puts_r+0x9a>
 800e518:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800e51c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e51e:	07da      	lsls	r2, r3, #31
 800e520:	d405      	bmi.n	800e52e <_puts_r+0x4e>
 800e522:	89a3      	ldrh	r3, [r4, #12]
 800e524:	059b      	lsls	r3, r3, #22
 800e526:	d402      	bmi.n	800e52e <_puts_r+0x4e>
 800e528:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e52a:	f000 f913 	bl	800e754 <__retarget_lock_release_recursive>
 800e52e:	4628      	mov	r0, r5
 800e530:	bd70      	pop	{r4, r5, r6, pc}
 800e532:	2b00      	cmp	r3, #0
 800e534:	da04      	bge.n	800e540 <_puts_r+0x60>
 800e536:	69a2      	ldr	r2, [r4, #24]
 800e538:	429a      	cmp	r2, r3
 800e53a:	dc17      	bgt.n	800e56c <_puts_r+0x8c>
 800e53c:	290a      	cmp	r1, #10
 800e53e:	d015      	beq.n	800e56c <_puts_r+0x8c>
 800e540:	6823      	ldr	r3, [r4, #0]
 800e542:	1c5a      	adds	r2, r3, #1
 800e544:	6022      	str	r2, [r4, #0]
 800e546:	7019      	strb	r1, [r3, #0]
 800e548:	68a3      	ldr	r3, [r4, #8]
 800e54a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e54e:	3b01      	subs	r3, #1
 800e550:	60a3      	str	r3, [r4, #8]
 800e552:	2900      	cmp	r1, #0
 800e554:	d1ed      	bne.n	800e532 <_puts_r+0x52>
 800e556:	2b00      	cmp	r3, #0
 800e558:	da11      	bge.n	800e57e <_puts_r+0x9e>
 800e55a:	4622      	mov	r2, r4
 800e55c:	210a      	movs	r1, #10
 800e55e:	4628      	mov	r0, r5
 800e560:	f000 ff32 	bl	800f3c8 <__swbuf_r>
 800e564:	3001      	adds	r0, #1
 800e566:	d0d7      	beq.n	800e518 <_puts_r+0x38>
 800e568:	250a      	movs	r5, #10
 800e56a:	e7d7      	b.n	800e51c <_puts_r+0x3c>
 800e56c:	4622      	mov	r2, r4
 800e56e:	4628      	mov	r0, r5
 800e570:	f000 ff2a 	bl	800f3c8 <__swbuf_r>
 800e574:	3001      	adds	r0, #1
 800e576:	d1e7      	bne.n	800e548 <_puts_r+0x68>
 800e578:	e7ce      	b.n	800e518 <_puts_r+0x38>
 800e57a:	3e01      	subs	r6, #1
 800e57c:	e7e4      	b.n	800e548 <_puts_r+0x68>
 800e57e:	6823      	ldr	r3, [r4, #0]
 800e580:	1c5a      	adds	r2, r3, #1
 800e582:	6022      	str	r2, [r4, #0]
 800e584:	220a      	movs	r2, #10
 800e586:	701a      	strb	r2, [r3, #0]
 800e588:	e7ee      	b.n	800e568 <_puts_r+0x88>
	...

0800e58c <puts>:
 800e58c:	4b02      	ldr	r3, [pc, #8]	@ (800e598 <puts+0xc>)
 800e58e:	4601      	mov	r1, r0
 800e590:	6818      	ldr	r0, [r3, #0]
 800e592:	f7ff bfa5 	b.w	800e4e0 <_puts_r>
 800e596:	bf00      	nop
 800e598:	20000050 	.word	0x20000050

0800e59c <memcmp>:
 800e59c:	b510      	push	{r4, lr}
 800e59e:	3901      	subs	r1, #1
 800e5a0:	4402      	add	r2, r0
 800e5a2:	4290      	cmp	r0, r2
 800e5a4:	d101      	bne.n	800e5aa <memcmp+0xe>
 800e5a6:	2000      	movs	r0, #0
 800e5a8:	e005      	b.n	800e5b6 <memcmp+0x1a>
 800e5aa:	7803      	ldrb	r3, [r0, #0]
 800e5ac:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e5b0:	42a3      	cmp	r3, r4
 800e5b2:	d001      	beq.n	800e5b8 <memcmp+0x1c>
 800e5b4:	1b18      	subs	r0, r3, r4
 800e5b6:	bd10      	pop	{r4, pc}
 800e5b8:	3001      	adds	r0, #1
 800e5ba:	e7f2      	b.n	800e5a2 <memcmp+0x6>

0800e5bc <memset>:
 800e5bc:	4402      	add	r2, r0
 800e5be:	4603      	mov	r3, r0
 800e5c0:	4293      	cmp	r3, r2
 800e5c2:	d100      	bne.n	800e5c6 <memset+0xa>
 800e5c4:	4770      	bx	lr
 800e5c6:	f803 1b01 	strb.w	r1, [r3], #1
 800e5ca:	e7f9      	b.n	800e5c0 <memset+0x4>

0800e5cc <strncmp>:
 800e5cc:	b510      	push	{r4, lr}
 800e5ce:	b16a      	cbz	r2, 800e5ec <strncmp+0x20>
 800e5d0:	3901      	subs	r1, #1
 800e5d2:	1884      	adds	r4, r0, r2
 800e5d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5d8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e5dc:	429a      	cmp	r2, r3
 800e5de:	d103      	bne.n	800e5e8 <strncmp+0x1c>
 800e5e0:	42a0      	cmp	r0, r4
 800e5e2:	d001      	beq.n	800e5e8 <strncmp+0x1c>
 800e5e4:	2a00      	cmp	r2, #0
 800e5e6:	d1f5      	bne.n	800e5d4 <strncmp+0x8>
 800e5e8:	1ad0      	subs	r0, r2, r3
 800e5ea:	bd10      	pop	{r4, pc}
 800e5ec:	4610      	mov	r0, r2
 800e5ee:	e7fc      	b.n	800e5ea <strncmp+0x1e>

0800e5f0 <strncpy>:
 800e5f0:	b510      	push	{r4, lr}
 800e5f2:	3901      	subs	r1, #1
 800e5f4:	4603      	mov	r3, r0
 800e5f6:	b132      	cbz	r2, 800e606 <strncpy+0x16>
 800e5f8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e5fc:	f803 4b01 	strb.w	r4, [r3], #1
 800e600:	3a01      	subs	r2, #1
 800e602:	2c00      	cmp	r4, #0
 800e604:	d1f7      	bne.n	800e5f6 <strncpy+0x6>
 800e606:	441a      	add	r2, r3
 800e608:	2100      	movs	r1, #0
 800e60a:	4293      	cmp	r3, r2
 800e60c:	d100      	bne.n	800e610 <strncpy+0x20>
 800e60e:	bd10      	pop	{r4, pc}
 800e610:	f803 1b01 	strb.w	r1, [r3], #1
 800e614:	e7f9      	b.n	800e60a <strncpy+0x1a>
	...

0800e618 <strtok>:
 800e618:	4b16      	ldr	r3, [pc, #88]	@ (800e674 <strtok+0x5c>)
 800e61a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e61e:	681f      	ldr	r7, [r3, #0]
 800e620:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800e622:	4605      	mov	r5, r0
 800e624:	460e      	mov	r6, r1
 800e626:	b9ec      	cbnz	r4, 800e664 <strtok+0x4c>
 800e628:	2050      	movs	r0, #80	@ 0x50
 800e62a:	f000 fb5b 	bl	800ece4 <malloc>
 800e62e:	4602      	mov	r2, r0
 800e630:	6478      	str	r0, [r7, #68]	@ 0x44
 800e632:	b920      	cbnz	r0, 800e63e <strtok+0x26>
 800e634:	4b10      	ldr	r3, [pc, #64]	@ (800e678 <strtok+0x60>)
 800e636:	4811      	ldr	r0, [pc, #68]	@ (800e67c <strtok+0x64>)
 800e638:	215b      	movs	r1, #91	@ 0x5b
 800e63a:	f000 f89b 	bl	800e774 <__assert_func>
 800e63e:	e9c0 4400 	strd	r4, r4, [r0]
 800e642:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800e646:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800e64a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800e64e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800e652:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800e656:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800e65a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800e65e:	6184      	str	r4, [r0, #24]
 800e660:	7704      	strb	r4, [r0, #28]
 800e662:	6244      	str	r4, [r0, #36]	@ 0x24
 800e664:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e666:	4631      	mov	r1, r6
 800e668:	4628      	mov	r0, r5
 800e66a:	2301      	movs	r3, #1
 800e66c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e670:	f000 b806 	b.w	800e680 <__strtok_r>
 800e674:	20000050 	.word	0x20000050
 800e678:	080103b0 	.word	0x080103b0
 800e67c:	080103c7 	.word	0x080103c7

0800e680 <__strtok_r>:
 800e680:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e682:	4604      	mov	r4, r0
 800e684:	b908      	cbnz	r0, 800e68a <__strtok_r+0xa>
 800e686:	6814      	ldr	r4, [r2, #0]
 800e688:	b144      	cbz	r4, 800e69c <__strtok_r+0x1c>
 800e68a:	4620      	mov	r0, r4
 800e68c:	f814 5b01 	ldrb.w	r5, [r4], #1
 800e690:	460f      	mov	r7, r1
 800e692:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e696:	b91e      	cbnz	r6, 800e6a0 <__strtok_r+0x20>
 800e698:	b965      	cbnz	r5, 800e6b4 <__strtok_r+0x34>
 800e69a:	6015      	str	r5, [r2, #0]
 800e69c:	2000      	movs	r0, #0
 800e69e:	e005      	b.n	800e6ac <__strtok_r+0x2c>
 800e6a0:	42b5      	cmp	r5, r6
 800e6a2:	d1f6      	bne.n	800e692 <__strtok_r+0x12>
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d1f0      	bne.n	800e68a <__strtok_r+0xa>
 800e6a8:	6014      	str	r4, [r2, #0]
 800e6aa:	7003      	strb	r3, [r0, #0]
 800e6ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6ae:	461c      	mov	r4, r3
 800e6b0:	e00c      	b.n	800e6cc <__strtok_r+0x4c>
 800e6b2:	b91d      	cbnz	r5, 800e6bc <__strtok_r+0x3c>
 800e6b4:	4627      	mov	r7, r4
 800e6b6:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e6ba:	460e      	mov	r6, r1
 800e6bc:	f816 5b01 	ldrb.w	r5, [r6], #1
 800e6c0:	42ab      	cmp	r3, r5
 800e6c2:	d1f6      	bne.n	800e6b2 <__strtok_r+0x32>
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d0f2      	beq.n	800e6ae <__strtok_r+0x2e>
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	703b      	strb	r3, [r7, #0]
 800e6cc:	6014      	str	r4, [r2, #0]
 800e6ce:	e7ed      	b.n	800e6ac <__strtok_r+0x2c>

0800e6d0 <strstr>:
 800e6d0:	780a      	ldrb	r2, [r1, #0]
 800e6d2:	b570      	push	{r4, r5, r6, lr}
 800e6d4:	b96a      	cbnz	r2, 800e6f2 <strstr+0x22>
 800e6d6:	bd70      	pop	{r4, r5, r6, pc}
 800e6d8:	429a      	cmp	r2, r3
 800e6da:	d109      	bne.n	800e6f0 <strstr+0x20>
 800e6dc:	460c      	mov	r4, r1
 800e6de:	4605      	mov	r5, r0
 800e6e0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d0f6      	beq.n	800e6d6 <strstr+0x6>
 800e6e8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e6ec:	429e      	cmp	r6, r3
 800e6ee:	d0f7      	beq.n	800e6e0 <strstr+0x10>
 800e6f0:	3001      	adds	r0, #1
 800e6f2:	7803      	ldrb	r3, [r0, #0]
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d1ef      	bne.n	800e6d8 <strstr+0x8>
 800e6f8:	4618      	mov	r0, r3
 800e6fa:	e7ec      	b.n	800e6d6 <strstr+0x6>

0800e6fc <__errno>:
 800e6fc:	4b01      	ldr	r3, [pc, #4]	@ (800e704 <__errno+0x8>)
 800e6fe:	6818      	ldr	r0, [r3, #0]
 800e700:	4770      	bx	lr
 800e702:	bf00      	nop
 800e704:	20000050 	.word	0x20000050

0800e708 <__libc_init_array>:
 800e708:	b570      	push	{r4, r5, r6, lr}
 800e70a:	4d0d      	ldr	r5, [pc, #52]	@ (800e740 <__libc_init_array+0x38>)
 800e70c:	4c0d      	ldr	r4, [pc, #52]	@ (800e744 <__libc_init_array+0x3c>)
 800e70e:	1b64      	subs	r4, r4, r5
 800e710:	10a4      	asrs	r4, r4, #2
 800e712:	2600      	movs	r6, #0
 800e714:	42a6      	cmp	r6, r4
 800e716:	d109      	bne.n	800e72c <__libc_init_array+0x24>
 800e718:	4d0b      	ldr	r5, [pc, #44]	@ (800e748 <__libc_init_array+0x40>)
 800e71a:	4c0c      	ldr	r4, [pc, #48]	@ (800e74c <__libc_init_array+0x44>)
 800e71c:	f001 f87a 	bl	800f814 <_init>
 800e720:	1b64      	subs	r4, r4, r5
 800e722:	10a4      	asrs	r4, r4, #2
 800e724:	2600      	movs	r6, #0
 800e726:	42a6      	cmp	r6, r4
 800e728:	d105      	bne.n	800e736 <__libc_init_array+0x2e>
 800e72a:	bd70      	pop	{r4, r5, r6, pc}
 800e72c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e730:	4798      	blx	r3
 800e732:	3601      	adds	r6, #1
 800e734:	e7ee      	b.n	800e714 <__libc_init_array+0xc>
 800e736:	f855 3b04 	ldr.w	r3, [r5], #4
 800e73a:	4798      	blx	r3
 800e73c:	3601      	adds	r6, #1
 800e73e:	e7f2      	b.n	800e726 <__libc_init_array+0x1e>
 800e740:	08010498 	.word	0x08010498
 800e744:	08010498 	.word	0x08010498
 800e748:	08010498 	.word	0x08010498
 800e74c:	0801049c 	.word	0x0801049c

0800e750 <__retarget_lock_init_recursive>:
 800e750:	4770      	bx	lr

0800e752 <__retarget_lock_acquire_recursive>:
 800e752:	4770      	bx	lr

0800e754 <__retarget_lock_release_recursive>:
 800e754:	4770      	bx	lr

0800e756 <memcpy>:
 800e756:	440a      	add	r2, r1
 800e758:	4291      	cmp	r1, r2
 800e75a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800e75e:	d100      	bne.n	800e762 <memcpy+0xc>
 800e760:	4770      	bx	lr
 800e762:	b510      	push	{r4, lr}
 800e764:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e768:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e76c:	4291      	cmp	r1, r2
 800e76e:	d1f9      	bne.n	800e764 <memcpy+0xe>
 800e770:	bd10      	pop	{r4, pc}
	...

0800e774 <__assert_func>:
 800e774:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e776:	4614      	mov	r4, r2
 800e778:	461a      	mov	r2, r3
 800e77a:	4b09      	ldr	r3, [pc, #36]	@ (800e7a0 <__assert_func+0x2c>)
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	4605      	mov	r5, r0
 800e780:	68d8      	ldr	r0, [r3, #12]
 800e782:	b14c      	cbz	r4, 800e798 <__assert_func+0x24>
 800e784:	4b07      	ldr	r3, [pc, #28]	@ (800e7a4 <__assert_func+0x30>)
 800e786:	9100      	str	r1, [sp, #0]
 800e788:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e78c:	4906      	ldr	r1, [pc, #24]	@ (800e7a8 <__assert_func+0x34>)
 800e78e:	462b      	mov	r3, r5
 800e790:	f000 fdda 	bl	800f348 <fiprintf>
 800e794:	f000 ffa0 	bl	800f6d8 <abort>
 800e798:	4b04      	ldr	r3, [pc, #16]	@ (800e7ac <__assert_func+0x38>)
 800e79a:	461c      	mov	r4, r3
 800e79c:	e7f3      	b.n	800e786 <__assert_func+0x12>
 800e79e:	bf00      	nop
 800e7a0:	20000050 	.word	0x20000050
 800e7a4:	08010421 	.word	0x08010421
 800e7a8:	0801042e 	.word	0x0801042e
 800e7ac:	0801045c 	.word	0x0801045c

0800e7b0 <__ssputs_r>:
 800e7b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7b4:	688e      	ldr	r6, [r1, #8]
 800e7b6:	461f      	mov	r7, r3
 800e7b8:	42be      	cmp	r6, r7
 800e7ba:	680b      	ldr	r3, [r1, #0]
 800e7bc:	4682      	mov	sl, r0
 800e7be:	460c      	mov	r4, r1
 800e7c0:	4690      	mov	r8, r2
 800e7c2:	d82d      	bhi.n	800e820 <__ssputs_r+0x70>
 800e7c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e7c8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e7cc:	d026      	beq.n	800e81c <__ssputs_r+0x6c>
 800e7ce:	6965      	ldr	r5, [r4, #20]
 800e7d0:	6909      	ldr	r1, [r1, #16]
 800e7d2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e7d6:	eba3 0901 	sub.w	r9, r3, r1
 800e7da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e7de:	1c7b      	adds	r3, r7, #1
 800e7e0:	444b      	add	r3, r9
 800e7e2:	106d      	asrs	r5, r5, #1
 800e7e4:	429d      	cmp	r5, r3
 800e7e6:	bf38      	it	cc
 800e7e8:	461d      	movcc	r5, r3
 800e7ea:	0553      	lsls	r3, r2, #21
 800e7ec:	d527      	bpl.n	800e83e <__ssputs_r+0x8e>
 800e7ee:	4629      	mov	r1, r5
 800e7f0:	f000 faa2 	bl	800ed38 <_malloc_r>
 800e7f4:	4606      	mov	r6, r0
 800e7f6:	b360      	cbz	r0, 800e852 <__ssputs_r+0xa2>
 800e7f8:	6921      	ldr	r1, [r4, #16]
 800e7fa:	464a      	mov	r2, r9
 800e7fc:	f7ff ffab 	bl	800e756 <memcpy>
 800e800:	89a3      	ldrh	r3, [r4, #12]
 800e802:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e806:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e80a:	81a3      	strh	r3, [r4, #12]
 800e80c:	6126      	str	r6, [r4, #16]
 800e80e:	6165      	str	r5, [r4, #20]
 800e810:	444e      	add	r6, r9
 800e812:	eba5 0509 	sub.w	r5, r5, r9
 800e816:	6026      	str	r6, [r4, #0]
 800e818:	60a5      	str	r5, [r4, #8]
 800e81a:	463e      	mov	r6, r7
 800e81c:	42be      	cmp	r6, r7
 800e81e:	d900      	bls.n	800e822 <__ssputs_r+0x72>
 800e820:	463e      	mov	r6, r7
 800e822:	6820      	ldr	r0, [r4, #0]
 800e824:	4632      	mov	r2, r6
 800e826:	4641      	mov	r1, r8
 800e828:	f000 fec4 	bl	800f5b4 <memmove>
 800e82c:	68a3      	ldr	r3, [r4, #8]
 800e82e:	1b9b      	subs	r3, r3, r6
 800e830:	60a3      	str	r3, [r4, #8]
 800e832:	6823      	ldr	r3, [r4, #0]
 800e834:	4433      	add	r3, r6
 800e836:	6023      	str	r3, [r4, #0]
 800e838:	2000      	movs	r0, #0
 800e83a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e83e:	462a      	mov	r2, r5
 800e840:	f000 fd94 	bl	800f36c <_realloc_r>
 800e844:	4606      	mov	r6, r0
 800e846:	2800      	cmp	r0, #0
 800e848:	d1e0      	bne.n	800e80c <__ssputs_r+0x5c>
 800e84a:	6921      	ldr	r1, [r4, #16]
 800e84c:	4650      	mov	r0, sl
 800e84e:	f000 ff4b 	bl	800f6e8 <_free_r>
 800e852:	230c      	movs	r3, #12
 800e854:	f8ca 3000 	str.w	r3, [sl]
 800e858:	89a3      	ldrh	r3, [r4, #12]
 800e85a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e85e:	81a3      	strh	r3, [r4, #12]
 800e860:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e864:	e7e9      	b.n	800e83a <__ssputs_r+0x8a>
	...

0800e868 <_svfiprintf_r>:
 800e868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e86c:	4698      	mov	r8, r3
 800e86e:	898b      	ldrh	r3, [r1, #12]
 800e870:	061b      	lsls	r3, r3, #24
 800e872:	b09d      	sub	sp, #116	@ 0x74
 800e874:	4607      	mov	r7, r0
 800e876:	460d      	mov	r5, r1
 800e878:	4614      	mov	r4, r2
 800e87a:	d510      	bpl.n	800e89e <_svfiprintf_r+0x36>
 800e87c:	690b      	ldr	r3, [r1, #16]
 800e87e:	b973      	cbnz	r3, 800e89e <_svfiprintf_r+0x36>
 800e880:	2140      	movs	r1, #64	@ 0x40
 800e882:	f000 fa59 	bl	800ed38 <_malloc_r>
 800e886:	6028      	str	r0, [r5, #0]
 800e888:	6128      	str	r0, [r5, #16]
 800e88a:	b930      	cbnz	r0, 800e89a <_svfiprintf_r+0x32>
 800e88c:	230c      	movs	r3, #12
 800e88e:	603b      	str	r3, [r7, #0]
 800e890:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e894:	b01d      	add	sp, #116	@ 0x74
 800e896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e89a:	2340      	movs	r3, #64	@ 0x40
 800e89c:	616b      	str	r3, [r5, #20]
 800e89e:	2300      	movs	r3, #0
 800e8a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8a2:	2320      	movs	r3, #32
 800e8a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e8a8:	f8cd 800c 	str.w	r8, [sp, #12]
 800e8ac:	2330      	movs	r3, #48	@ 0x30
 800e8ae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ea4c <_svfiprintf_r+0x1e4>
 800e8b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e8b6:	f04f 0901 	mov.w	r9, #1
 800e8ba:	4623      	mov	r3, r4
 800e8bc:	469a      	mov	sl, r3
 800e8be:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8c2:	b10a      	cbz	r2, 800e8c8 <_svfiprintf_r+0x60>
 800e8c4:	2a25      	cmp	r2, #37	@ 0x25
 800e8c6:	d1f9      	bne.n	800e8bc <_svfiprintf_r+0x54>
 800e8c8:	ebba 0b04 	subs.w	fp, sl, r4
 800e8cc:	d00b      	beq.n	800e8e6 <_svfiprintf_r+0x7e>
 800e8ce:	465b      	mov	r3, fp
 800e8d0:	4622      	mov	r2, r4
 800e8d2:	4629      	mov	r1, r5
 800e8d4:	4638      	mov	r0, r7
 800e8d6:	f7ff ff6b 	bl	800e7b0 <__ssputs_r>
 800e8da:	3001      	adds	r0, #1
 800e8dc:	f000 80a7 	beq.w	800ea2e <_svfiprintf_r+0x1c6>
 800e8e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e8e2:	445a      	add	r2, fp
 800e8e4:	9209      	str	r2, [sp, #36]	@ 0x24
 800e8e6:	f89a 3000 	ldrb.w	r3, [sl]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	f000 809f 	beq.w	800ea2e <_svfiprintf_r+0x1c6>
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e8f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e8fa:	f10a 0a01 	add.w	sl, sl, #1
 800e8fe:	9304      	str	r3, [sp, #16]
 800e900:	9307      	str	r3, [sp, #28]
 800e902:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e906:	931a      	str	r3, [sp, #104]	@ 0x68
 800e908:	4654      	mov	r4, sl
 800e90a:	2205      	movs	r2, #5
 800e90c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e910:	484e      	ldr	r0, [pc, #312]	@ (800ea4c <_svfiprintf_r+0x1e4>)
 800e912:	f7f1 fc65 	bl	80001e0 <memchr>
 800e916:	9a04      	ldr	r2, [sp, #16]
 800e918:	b9d8      	cbnz	r0, 800e952 <_svfiprintf_r+0xea>
 800e91a:	06d0      	lsls	r0, r2, #27
 800e91c:	bf44      	itt	mi
 800e91e:	2320      	movmi	r3, #32
 800e920:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e924:	0711      	lsls	r1, r2, #28
 800e926:	bf44      	itt	mi
 800e928:	232b      	movmi	r3, #43	@ 0x2b
 800e92a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e92e:	f89a 3000 	ldrb.w	r3, [sl]
 800e932:	2b2a      	cmp	r3, #42	@ 0x2a
 800e934:	d015      	beq.n	800e962 <_svfiprintf_r+0xfa>
 800e936:	9a07      	ldr	r2, [sp, #28]
 800e938:	4654      	mov	r4, sl
 800e93a:	2000      	movs	r0, #0
 800e93c:	f04f 0c0a 	mov.w	ip, #10
 800e940:	4621      	mov	r1, r4
 800e942:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e946:	3b30      	subs	r3, #48	@ 0x30
 800e948:	2b09      	cmp	r3, #9
 800e94a:	d94b      	bls.n	800e9e4 <_svfiprintf_r+0x17c>
 800e94c:	b1b0      	cbz	r0, 800e97c <_svfiprintf_r+0x114>
 800e94e:	9207      	str	r2, [sp, #28]
 800e950:	e014      	b.n	800e97c <_svfiprintf_r+0x114>
 800e952:	eba0 0308 	sub.w	r3, r0, r8
 800e956:	fa09 f303 	lsl.w	r3, r9, r3
 800e95a:	4313      	orrs	r3, r2
 800e95c:	9304      	str	r3, [sp, #16]
 800e95e:	46a2      	mov	sl, r4
 800e960:	e7d2      	b.n	800e908 <_svfiprintf_r+0xa0>
 800e962:	9b03      	ldr	r3, [sp, #12]
 800e964:	1d19      	adds	r1, r3, #4
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	9103      	str	r1, [sp, #12]
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	bfbb      	ittet	lt
 800e96e:	425b      	neglt	r3, r3
 800e970:	f042 0202 	orrlt.w	r2, r2, #2
 800e974:	9307      	strge	r3, [sp, #28]
 800e976:	9307      	strlt	r3, [sp, #28]
 800e978:	bfb8      	it	lt
 800e97a:	9204      	strlt	r2, [sp, #16]
 800e97c:	7823      	ldrb	r3, [r4, #0]
 800e97e:	2b2e      	cmp	r3, #46	@ 0x2e
 800e980:	d10a      	bne.n	800e998 <_svfiprintf_r+0x130>
 800e982:	7863      	ldrb	r3, [r4, #1]
 800e984:	2b2a      	cmp	r3, #42	@ 0x2a
 800e986:	d132      	bne.n	800e9ee <_svfiprintf_r+0x186>
 800e988:	9b03      	ldr	r3, [sp, #12]
 800e98a:	1d1a      	adds	r2, r3, #4
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	9203      	str	r2, [sp, #12]
 800e990:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e994:	3402      	adds	r4, #2
 800e996:	9305      	str	r3, [sp, #20]
 800e998:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ea5c <_svfiprintf_r+0x1f4>
 800e99c:	7821      	ldrb	r1, [r4, #0]
 800e99e:	2203      	movs	r2, #3
 800e9a0:	4650      	mov	r0, sl
 800e9a2:	f7f1 fc1d 	bl	80001e0 <memchr>
 800e9a6:	b138      	cbz	r0, 800e9b8 <_svfiprintf_r+0x150>
 800e9a8:	9b04      	ldr	r3, [sp, #16]
 800e9aa:	eba0 000a 	sub.w	r0, r0, sl
 800e9ae:	2240      	movs	r2, #64	@ 0x40
 800e9b0:	4082      	lsls	r2, r0
 800e9b2:	4313      	orrs	r3, r2
 800e9b4:	3401      	adds	r4, #1
 800e9b6:	9304      	str	r3, [sp, #16]
 800e9b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9bc:	4824      	ldr	r0, [pc, #144]	@ (800ea50 <_svfiprintf_r+0x1e8>)
 800e9be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e9c2:	2206      	movs	r2, #6
 800e9c4:	f7f1 fc0c 	bl	80001e0 <memchr>
 800e9c8:	2800      	cmp	r0, #0
 800e9ca:	d036      	beq.n	800ea3a <_svfiprintf_r+0x1d2>
 800e9cc:	4b21      	ldr	r3, [pc, #132]	@ (800ea54 <_svfiprintf_r+0x1ec>)
 800e9ce:	bb1b      	cbnz	r3, 800ea18 <_svfiprintf_r+0x1b0>
 800e9d0:	9b03      	ldr	r3, [sp, #12]
 800e9d2:	3307      	adds	r3, #7
 800e9d4:	f023 0307 	bic.w	r3, r3, #7
 800e9d8:	3308      	adds	r3, #8
 800e9da:	9303      	str	r3, [sp, #12]
 800e9dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9de:	4433      	add	r3, r6
 800e9e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9e2:	e76a      	b.n	800e8ba <_svfiprintf_r+0x52>
 800e9e4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e9e8:	460c      	mov	r4, r1
 800e9ea:	2001      	movs	r0, #1
 800e9ec:	e7a8      	b.n	800e940 <_svfiprintf_r+0xd8>
 800e9ee:	2300      	movs	r3, #0
 800e9f0:	3401      	adds	r4, #1
 800e9f2:	9305      	str	r3, [sp, #20]
 800e9f4:	4619      	mov	r1, r3
 800e9f6:	f04f 0c0a 	mov.w	ip, #10
 800e9fa:	4620      	mov	r0, r4
 800e9fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea00:	3a30      	subs	r2, #48	@ 0x30
 800ea02:	2a09      	cmp	r2, #9
 800ea04:	d903      	bls.n	800ea0e <_svfiprintf_r+0x1a6>
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d0c6      	beq.n	800e998 <_svfiprintf_r+0x130>
 800ea0a:	9105      	str	r1, [sp, #20]
 800ea0c:	e7c4      	b.n	800e998 <_svfiprintf_r+0x130>
 800ea0e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea12:	4604      	mov	r4, r0
 800ea14:	2301      	movs	r3, #1
 800ea16:	e7f0      	b.n	800e9fa <_svfiprintf_r+0x192>
 800ea18:	ab03      	add	r3, sp, #12
 800ea1a:	9300      	str	r3, [sp, #0]
 800ea1c:	462a      	mov	r2, r5
 800ea1e:	4b0e      	ldr	r3, [pc, #56]	@ (800ea58 <_svfiprintf_r+0x1f0>)
 800ea20:	a904      	add	r1, sp, #16
 800ea22:	4638      	mov	r0, r7
 800ea24:	f3af 8000 	nop.w
 800ea28:	1c42      	adds	r2, r0, #1
 800ea2a:	4606      	mov	r6, r0
 800ea2c:	d1d6      	bne.n	800e9dc <_svfiprintf_r+0x174>
 800ea2e:	89ab      	ldrh	r3, [r5, #12]
 800ea30:	065b      	lsls	r3, r3, #25
 800ea32:	f53f af2d 	bmi.w	800e890 <_svfiprintf_r+0x28>
 800ea36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ea38:	e72c      	b.n	800e894 <_svfiprintf_r+0x2c>
 800ea3a:	ab03      	add	r3, sp, #12
 800ea3c:	9300      	str	r3, [sp, #0]
 800ea3e:	462a      	mov	r2, r5
 800ea40:	4b05      	ldr	r3, [pc, #20]	@ (800ea58 <_svfiprintf_r+0x1f0>)
 800ea42:	a904      	add	r1, sp, #16
 800ea44:	4638      	mov	r0, r7
 800ea46:	f000 fa65 	bl	800ef14 <_printf_i>
 800ea4a:	e7ed      	b.n	800ea28 <_svfiprintf_r+0x1c0>
 800ea4c:	0801045d 	.word	0x0801045d
 800ea50:	08010467 	.word	0x08010467
 800ea54:	00000000 	.word	0x00000000
 800ea58:	0800e7b1 	.word	0x0800e7b1
 800ea5c:	08010463 	.word	0x08010463

0800ea60 <__sfputc_r>:
 800ea60:	6893      	ldr	r3, [r2, #8]
 800ea62:	3b01      	subs	r3, #1
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	b410      	push	{r4}
 800ea68:	6093      	str	r3, [r2, #8]
 800ea6a:	da08      	bge.n	800ea7e <__sfputc_r+0x1e>
 800ea6c:	6994      	ldr	r4, [r2, #24]
 800ea6e:	42a3      	cmp	r3, r4
 800ea70:	db01      	blt.n	800ea76 <__sfputc_r+0x16>
 800ea72:	290a      	cmp	r1, #10
 800ea74:	d103      	bne.n	800ea7e <__sfputc_r+0x1e>
 800ea76:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea7a:	f000 bca5 	b.w	800f3c8 <__swbuf_r>
 800ea7e:	6813      	ldr	r3, [r2, #0]
 800ea80:	1c58      	adds	r0, r3, #1
 800ea82:	6010      	str	r0, [r2, #0]
 800ea84:	7019      	strb	r1, [r3, #0]
 800ea86:	4608      	mov	r0, r1
 800ea88:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea8c:	4770      	bx	lr

0800ea8e <__sfputs_r>:
 800ea8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea90:	4606      	mov	r6, r0
 800ea92:	460f      	mov	r7, r1
 800ea94:	4614      	mov	r4, r2
 800ea96:	18d5      	adds	r5, r2, r3
 800ea98:	42ac      	cmp	r4, r5
 800ea9a:	d101      	bne.n	800eaa0 <__sfputs_r+0x12>
 800ea9c:	2000      	movs	r0, #0
 800ea9e:	e007      	b.n	800eab0 <__sfputs_r+0x22>
 800eaa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eaa4:	463a      	mov	r2, r7
 800eaa6:	4630      	mov	r0, r6
 800eaa8:	f7ff ffda 	bl	800ea60 <__sfputc_r>
 800eaac:	1c43      	adds	r3, r0, #1
 800eaae:	d1f3      	bne.n	800ea98 <__sfputs_r+0xa>
 800eab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800eab4 <_vfiprintf_r>:
 800eab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eab8:	460d      	mov	r5, r1
 800eaba:	b09d      	sub	sp, #116	@ 0x74
 800eabc:	4614      	mov	r4, r2
 800eabe:	4698      	mov	r8, r3
 800eac0:	4606      	mov	r6, r0
 800eac2:	b118      	cbz	r0, 800eacc <_vfiprintf_r+0x18>
 800eac4:	6a03      	ldr	r3, [r0, #32]
 800eac6:	b90b      	cbnz	r3, 800eacc <_vfiprintf_r+0x18>
 800eac8:	f7ff fcc2 	bl	800e450 <__sinit>
 800eacc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eace:	07d9      	lsls	r1, r3, #31
 800ead0:	d405      	bmi.n	800eade <_vfiprintf_r+0x2a>
 800ead2:	89ab      	ldrh	r3, [r5, #12]
 800ead4:	059a      	lsls	r2, r3, #22
 800ead6:	d402      	bmi.n	800eade <_vfiprintf_r+0x2a>
 800ead8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eada:	f7ff fe3a 	bl	800e752 <__retarget_lock_acquire_recursive>
 800eade:	89ab      	ldrh	r3, [r5, #12]
 800eae0:	071b      	lsls	r3, r3, #28
 800eae2:	d501      	bpl.n	800eae8 <_vfiprintf_r+0x34>
 800eae4:	692b      	ldr	r3, [r5, #16]
 800eae6:	b99b      	cbnz	r3, 800eb10 <_vfiprintf_r+0x5c>
 800eae8:	4629      	mov	r1, r5
 800eaea:	4630      	mov	r0, r6
 800eaec:	f000 fcaa 	bl	800f444 <__swsetup_r>
 800eaf0:	b170      	cbz	r0, 800eb10 <_vfiprintf_r+0x5c>
 800eaf2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eaf4:	07dc      	lsls	r4, r3, #31
 800eaf6:	d504      	bpl.n	800eb02 <_vfiprintf_r+0x4e>
 800eaf8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eafc:	b01d      	add	sp, #116	@ 0x74
 800eafe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb02:	89ab      	ldrh	r3, [r5, #12]
 800eb04:	0598      	lsls	r0, r3, #22
 800eb06:	d4f7      	bmi.n	800eaf8 <_vfiprintf_r+0x44>
 800eb08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eb0a:	f7ff fe23 	bl	800e754 <__retarget_lock_release_recursive>
 800eb0e:	e7f3      	b.n	800eaf8 <_vfiprintf_r+0x44>
 800eb10:	2300      	movs	r3, #0
 800eb12:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb14:	2320      	movs	r3, #32
 800eb16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eb1a:	f8cd 800c 	str.w	r8, [sp, #12]
 800eb1e:	2330      	movs	r3, #48	@ 0x30
 800eb20:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ecd0 <_vfiprintf_r+0x21c>
 800eb24:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eb28:	f04f 0901 	mov.w	r9, #1
 800eb2c:	4623      	mov	r3, r4
 800eb2e:	469a      	mov	sl, r3
 800eb30:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eb34:	b10a      	cbz	r2, 800eb3a <_vfiprintf_r+0x86>
 800eb36:	2a25      	cmp	r2, #37	@ 0x25
 800eb38:	d1f9      	bne.n	800eb2e <_vfiprintf_r+0x7a>
 800eb3a:	ebba 0b04 	subs.w	fp, sl, r4
 800eb3e:	d00b      	beq.n	800eb58 <_vfiprintf_r+0xa4>
 800eb40:	465b      	mov	r3, fp
 800eb42:	4622      	mov	r2, r4
 800eb44:	4629      	mov	r1, r5
 800eb46:	4630      	mov	r0, r6
 800eb48:	f7ff ffa1 	bl	800ea8e <__sfputs_r>
 800eb4c:	3001      	adds	r0, #1
 800eb4e:	f000 80a7 	beq.w	800eca0 <_vfiprintf_r+0x1ec>
 800eb52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb54:	445a      	add	r2, fp
 800eb56:	9209      	str	r2, [sp, #36]	@ 0x24
 800eb58:	f89a 3000 	ldrb.w	r3, [sl]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	f000 809f 	beq.w	800eca0 <_vfiprintf_r+0x1ec>
 800eb62:	2300      	movs	r3, #0
 800eb64:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800eb68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eb6c:	f10a 0a01 	add.w	sl, sl, #1
 800eb70:	9304      	str	r3, [sp, #16]
 800eb72:	9307      	str	r3, [sp, #28]
 800eb74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eb78:	931a      	str	r3, [sp, #104]	@ 0x68
 800eb7a:	4654      	mov	r4, sl
 800eb7c:	2205      	movs	r2, #5
 800eb7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb82:	4853      	ldr	r0, [pc, #332]	@ (800ecd0 <_vfiprintf_r+0x21c>)
 800eb84:	f7f1 fb2c 	bl	80001e0 <memchr>
 800eb88:	9a04      	ldr	r2, [sp, #16]
 800eb8a:	b9d8      	cbnz	r0, 800ebc4 <_vfiprintf_r+0x110>
 800eb8c:	06d1      	lsls	r1, r2, #27
 800eb8e:	bf44      	itt	mi
 800eb90:	2320      	movmi	r3, #32
 800eb92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb96:	0713      	lsls	r3, r2, #28
 800eb98:	bf44      	itt	mi
 800eb9a:	232b      	movmi	r3, #43	@ 0x2b
 800eb9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eba0:	f89a 3000 	ldrb.w	r3, [sl]
 800eba4:	2b2a      	cmp	r3, #42	@ 0x2a
 800eba6:	d015      	beq.n	800ebd4 <_vfiprintf_r+0x120>
 800eba8:	9a07      	ldr	r2, [sp, #28]
 800ebaa:	4654      	mov	r4, sl
 800ebac:	2000      	movs	r0, #0
 800ebae:	f04f 0c0a 	mov.w	ip, #10
 800ebb2:	4621      	mov	r1, r4
 800ebb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ebb8:	3b30      	subs	r3, #48	@ 0x30
 800ebba:	2b09      	cmp	r3, #9
 800ebbc:	d94b      	bls.n	800ec56 <_vfiprintf_r+0x1a2>
 800ebbe:	b1b0      	cbz	r0, 800ebee <_vfiprintf_r+0x13a>
 800ebc0:	9207      	str	r2, [sp, #28]
 800ebc2:	e014      	b.n	800ebee <_vfiprintf_r+0x13a>
 800ebc4:	eba0 0308 	sub.w	r3, r0, r8
 800ebc8:	fa09 f303 	lsl.w	r3, r9, r3
 800ebcc:	4313      	orrs	r3, r2
 800ebce:	9304      	str	r3, [sp, #16]
 800ebd0:	46a2      	mov	sl, r4
 800ebd2:	e7d2      	b.n	800eb7a <_vfiprintf_r+0xc6>
 800ebd4:	9b03      	ldr	r3, [sp, #12]
 800ebd6:	1d19      	adds	r1, r3, #4
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	9103      	str	r1, [sp, #12]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	bfbb      	ittet	lt
 800ebe0:	425b      	neglt	r3, r3
 800ebe2:	f042 0202 	orrlt.w	r2, r2, #2
 800ebe6:	9307      	strge	r3, [sp, #28]
 800ebe8:	9307      	strlt	r3, [sp, #28]
 800ebea:	bfb8      	it	lt
 800ebec:	9204      	strlt	r2, [sp, #16]
 800ebee:	7823      	ldrb	r3, [r4, #0]
 800ebf0:	2b2e      	cmp	r3, #46	@ 0x2e
 800ebf2:	d10a      	bne.n	800ec0a <_vfiprintf_r+0x156>
 800ebf4:	7863      	ldrb	r3, [r4, #1]
 800ebf6:	2b2a      	cmp	r3, #42	@ 0x2a
 800ebf8:	d132      	bne.n	800ec60 <_vfiprintf_r+0x1ac>
 800ebfa:	9b03      	ldr	r3, [sp, #12]
 800ebfc:	1d1a      	adds	r2, r3, #4
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	9203      	str	r2, [sp, #12]
 800ec02:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ec06:	3402      	adds	r4, #2
 800ec08:	9305      	str	r3, [sp, #20]
 800ec0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ece0 <_vfiprintf_r+0x22c>
 800ec0e:	7821      	ldrb	r1, [r4, #0]
 800ec10:	2203      	movs	r2, #3
 800ec12:	4650      	mov	r0, sl
 800ec14:	f7f1 fae4 	bl	80001e0 <memchr>
 800ec18:	b138      	cbz	r0, 800ec2a <_vfiprintf_r+0x176>
 800ec1a:	9b04      	ldr	r3, [sp, #16]
 800ec1c:	eba0 000a 	sub.w	r0, r0, sl
 800ec20:	2240      	movs	r2, #64	@ 0x40
 800ec22:	4082      	lsls	r2, r0
 800ec24:	4313      	orrs	r3, r2
 800ec26:	3401      	adds	r4, #1
 800ec28:	9304      	str	r3, [sp, #16]
 800ec2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec2e:	4829      	ldr	r0, [pc, #164]	@ (800ecd4 <_vfiprintf_r+0x220>)
 800ec30:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ec34:	2206      	movs	r2, #6
 800ec36:	f7f1 fad3 	bl	80001e0 <memchr>
 800ec3a:	2800      	cmp	r0, #0
 800ec3c:	d03f      	beq.n	800ecbe <_vfiprintf_r+0x20a>
 800ec3e:	4b26      	ldr	r3, [pc, #152]	@ (800ecd8 <_vfiprintf_r+0x224>)
 800ec40:	bb1b      	cbnz	r3, 800ec8a <_vfiprintf_r+0x1d6>
 800ec42:	9b03      	ldr	r3, [sp, #12]
 800ec44:	3307      	adds	r3, #7
 800ec46:	f023 0307 	bic.w	r3, r3, #7
 800ec4a:	3308      	adds	r3, #8
 800ec4c:	9303      	str	r3, [sp, #12]
 800ec4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec50:	443b      	add	r3, r7
 800ec52:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec54:	e76a      	b.n	800eb2c <_vfiprintf_r+0x78>
 800ec56:	fb0c 3202 	mla	r2, ip, r2, r3
 800ec5a:	460c      	mov	r4, r1
 800ec5c:	2001      	movs	r0, #1
 800ec5e:	e7a8      	b.n	800ebb2 <_vfiprintf_r+0xfe>
 800ec60:	2300      	movs	r3, #0
 800ec62:	3401      	adds	r4, #1
 800ec64:	9305      	str	r3, [sp, #20]
 800ec66:	4619      	mov	r1, r3
 800ec68:	f04f 0c0a 	mov.w	ip, #10
 800ec6c:	4620      	mov	r0, r4
 800ec6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec72:	3a30      	subs	r2, #48	@ 0x30
 800ec74:	2a09      	cmp	r2, #9
 800ec76:	d903      	bls.n	800ec80 <_vfiprintf_r+0x1cc>
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d0c6      	beq.n	800ec0a <_vfiprintf_r+0x156>
 800ec7c:	9105      	str	r1, [sp, #20]
 800ec7e:	e7c4      	b.n	800ec0a <_vfiprintf_r+0x156>
 800ec80:	fb0c 2101 	mla	r1, ip, r1, r2
 800ec84:	4604      	mov	r4, r0
 800ec86:	2301      	movs	r3, #1
 800ec88:	e7f0      	b.n	800ec6c <_vfiprintf_r+0x1b8>
 800ec8a:	ab03      	add	r3, sp, #12
 800ec8c:	9300      	str	r3, [sp, #0]
 800ec8e:	462a      	mov	r2, r5
 800ec90:	4b12      	ldr	r3, [pc, #72]	@ (800ecdc <_vfiprintf_r+0x228>)
 800ec92:	a904      	add	r1, sp, #16
 800ec94:	4630      	mov	r0, r6
 800ec96:	f3af 8000 	nop.w
 800ec9a:	4607      	mov	r7, r0
 800ec9c:	1c78      	adds	r0, r7, #1
 800ec9e:	d1d6      	bne.n	800ec4e <_vfiprintf_r+0x19a>
 800eca0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eca2:	07d9      	lsls	r1, r3, #31
 800eca4:	d405      	bmi.n	800ecb2 <_vfiprintf_r+0x1fe>
 800eca6:	89ab      	ldrh	r3, [r5, #12]
 800eca8:	059a      	lsls	r2, r3, #22
 800ecaa:	d402      	bmi.n	800ecb2 <_vfiprintf_r+0x1fe>
 800ecac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ecae:	f7ff fd51 	bl	800e754 <__retarget_lock_release_recursive>
 800ecb2:	89ab      	ldrh	r3, [r5, #12]
 800ecb4:	065b      	lsls	r3, r3, #25
 800ecb6:	f53f af1f 	bmi.w	800eaf8 <_vfiprintf_r+0x44>
 800ecba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ecbc:	e71e      	b.n	800eafc <_vfiprintf_r+0x48>
 800ecbe:	ab03      	add	r3, sp, #12
 800ecc0:	9300      	str	r3, [sp, #0]
 800ecc2:	462a      	mov	r2, r5
 800ecc4:	4b05      	ldr	r3, [pc, #20]	@ (800ecdc <_vfiprintf_r+0x228>)
 800ecc6:	a904      	add	r1, sp, #16
 800ecc8:	4630      	mov	r0, r6
 800ecca:	f000 f923 	bl	800ef14 <_printf_i>
 800ecce:	e7e4      	b.n	800ec9a <_vfiprintf_r+0x1e6>
 800ecd0:	0801045d 	.word	0x0801045d
 800ecd4:	08010467 	.word	0x08010467
 800ecd8:	00000000 	.word	0x00000000
 800ecdc:	0800ea8f 	.word	0x0800ea8f
 800ece0:	08010463 	.word	0x08010463

0800ece4 <malloc>:
 800ece4:	4b02      	ldr	r3, [pc, #8]	@ (800ecf0 <malloc+0xc>)
 800ece6:	4601      	mov	r1, r0
 800ece8:	6818      	ldr	r0, [r3, #0]
 800ecea:	f000 b825 	b.w	800ed38 <_malloc_r>
 800ecee:	bf00      	nop
 800ecf0:	20000050 	.word	0x20000050

0800ecf4 <sbrk_aligned>:
 800ecf4:	b570      	push	{r4, r5, r6, lr}
 800ecf6:	4e0f      	ldr	r6, [pc, #60]	@ (800ed34 <sbrk_aligned+0x40>)
 800ecf8:	460c      	mov	r4, r1
 800ecfa:	6831      	ldr	r1, [r6, #0]
 800ecfc:	4605      	mov	r5, r0
 800ecfe:	b911      	cbnz	r1, 800ed06 <sbrk_aligned+0x12>
 800ed00:	f000 fca6 	bl	800f650 <_sbrk_r>
 800ed04:	6030      	str	r0, [r6, #0]
 800ed06:	4621      	mov	r1, r4
 800ed08:	4628      	mov	r0, r5
 800ed0a:	f000 fca1 	bl	800f650 <_sbrk_r>
 800ed0e:	1c43      	adds	r3, r0, #1
 800ed10:	d103      	bne.n	800ed1a <sbrk_aligned+0x26>
 800ed12:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ed16:	4620      	mov	r0, r4
 800ed18:	bd70      	pop	{r4, r5, r6, pc}
 800ed1a:	1cc4      	adds	r4, r0, #3
 800ed1c:	f024 0403 	bic.w	r4, r4, #3
 800ed20:	42a0      	cmp	r0, r4
 800ed22:	d0f8      	beq.n	800ed16 <sbrk_aligned+0x22>
 800ed24:	1a21      	subs	r1, r4, r0
 800ed26:	4628      	mov	r0, r5
 800ed28:	f000 fc92 	bl	800f650 <_sbrk_r>
 800ed2c:	3001      	adds	r0, #1
 800ed2e:	d1f2      	bne.n	800ed16 <sbrk_aligned+0x22>
 800ed30:	e7ef      	b.n	800ed12 <sbrk_aligned+0x1e>
 800ed32:	bf00      	nop
 800ed34:	2000c538 	.word	0x2000c538

0800ed38 <_malloc_r>:
 800ed38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed3c:	1ccd      	adds	r5, r1, #3
 800ed3e:	f025 0503 	bic.w	r5, r5, #3
 800ed42:	3508      	adds	r5, #8
 800ed44:	2d0c      	cmp	r5, #12
 800ed46:	bf38      	it	cc
 800ed48:	250c      	movcc	r5, #12
 800ed4a:	2d00      	cmp	r5, #0
 800ed4c:	4606      	mov	r6, r0
 800ed4e:	db01      	blt.n	800ed54 <_malloc_r+0x1c>
 800ed50:	42a9      	cmp	r1, r5
 800ed52:	d904      	bls.n	800ed5e <_malloc_r+0x26>
 800ed54:	230c      	movs	r3, #12
 800ed56:	6033      	str	r3, [r6, #0]
 800ed58:	2000      	movs	r0, #0
 800ed5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ee34 <_malloc_r+0xfc>
 800ed62:	f000 faa1 	bl	800f2a8 <__malloc_lock>
 800ed66:	f8d8 3000 	ldr.w	r3, [r8]
 800ed6a:	461c      	mov	r4, r3
 800ed6c:	bb44      	cbnz	r4, 800edc0 <_malloc_r+0x88>
 800ed6e:	4629      	mov	r1, r5
 800ed70:	4630      	mov	r0, r6
 800ed72:	f7ff ffbf 	bl	800ecf4 <sbrk_aligned>
 800ed76:	1c43      	adds	r3, r0, #1
 800ed78:	4604      	mov	r4, r0
 800ed7a:	d158      	bne.n	800ee2e <_malloc_r+0xf6>
 800ed7c:	f8d8 4000 	ldr.w	r4, [r8]
 800ed80:	4627      	mov	r7, r4
 800ed82:	2f00      	cmp	r7, #0
 800ed84:	d143      	bne.n	800ee0e <_malloc_r+0xd6>
 800ed86:	2c00      	cmp	r4, #0
 800ed88:	d04b      	beq.n	800ee22 <_malloc_r+0xea>
 800ed8a:	6823      	ldr	r3, [r4, #0]
 800ed8c:	4639      	mov	r1, r7
 800ed8e:	4630      	mov	r0, r6
 800ed90:	eb04 0903 	add.w	r9, r4, r3
 800ed94:	f000 fc5c 	bl	800f650 <_sbrk_r>
 800ed98:	4581      	cmp	r9, r0
 800ed9a:	d142      	bne.n	800ee22 <_malloc_r+0xea>
 800ed9c:	6821      	ldr	r1, [r4, #0]
 800ed9e:	1a6d      	subs	r5, r5, r1
 800eda0:	4629      	mov	r1, r5
 800eda2:	4630      	mov	r0, r6
 800eda4:	f7ff ffa6 	bl	800ecf4 <sbrk_aligned>
 800eda8:	3001      	adds	r0, #1
 800edaa:	d03a      	beq.n	800ee22 <_malloc_r+0xea>
 800edac:	6823      	ldr	r3, [r4, #0]
 800edae:	442b      	add	r3, r5
 800edb0:	6023      	str	r3, [r4, #0]
 800edb2:	f8d8 3000 	ldr.w	r3, [r8]
 800edb6:	685a      	ldr	r2, [r3, #4]
 800edb8:	bb62      	cbnz	r2, 800ee14 <_malloc_r+0xdc>
 800edba:	f8c8 7000 	str.w	r7, [r8]
 800edbe:	e00f      	b.n	800ede0 <_malloc_r+0xa8>
 800edc0:	6822      	ldr	r2, [r4, #0]
 800edc2:	1b52      	subs	r2, r2, r5
 800edc4:	d420      	bmi.n	800ee08 <_malloc_r+0xd0>
 800edc6:	2a0b      	cmp	r2, #11
 800edc8:	d917      	bls.n	800edfa <_malloc_r+0xc2>
 800edca:	1961      	adds	r1, r4, r5
 800edcc:	42a3      	cmp	r3, r4
 800edce:	6025      	str	r5, [r4, #0]
 800edd0:	bf18      	it	ne
 800edd2:	6059      	strne	r1, [r3, #4]
 800edd4:	6863      	ldr	r3, [r4, #4]
 800edd6:	bf08      	it	eq
 800edd8:	f8c8 1000 	streq.w	r1, [r8]
 800eddc:	5162      	str	r2, [r4, r5]
 800edde:	604b      	str	r3, [r1, #4]
 800ede0:	4630      	mov	r0, r6
 800ede2:	f000 fa67 	bl	800f2b4 <__malloc_unlock>
 800ede6:	f104 000b 	add.w	r0, r4, #11
 800edea:	1d23      	adds	r3, r4, #4
 800edec:	f020 0007 	bic.w	r0, r0, #7
 800edf0:	1ac2      	subs	r2, r0, r3
 800edf2:	bf1c      	itt	ne
 800edf4:	1a1b      	subne	r3, r3, r0
 800edf6:	50a3      	strne	r3, [r4, r2]
 800edf8:	e7af      	b.n	800ed5a <_malloc_r+0x22>
 800edfa:	6862      	ldr	r2, [r4, #4]
 800edfc:	42a3      	cmp	r3, r4
 800edfe:	bf0c      	ite	eq
 800ee00:	f8c8 2000 	streq.w	r2, [r8]
 800ee04:	605a      	strne	r2, [r3, #4]
 800ee06:	e7eb      	b.n	800ede0 <_malloc_r+0xa8>
 800ee08:	4623      	mov	r3, r4
 800ee0a:	6864      	ldr	r4, [r4, #4]
 800ee0c:	e7ae      	b.n	800ed6c <_malloc_r+0x34>
 800ee0e:	463c      	mov	r4, r7
 800ee10:	687f      	ldr	r7, [r7, #4]
 800ee12:	e7b6      	b.n	800ed82 <_malloc_r+0x4a>
 800ee14:	461a      	mov	r2, r3
 800ee16:	685b      	ldr	r3, [r3, #4]
 800ee18:	42a3      	cmp	r3, r4
 800ee1a:	d1fb      	bne.n	800ee14 <_malloc_r+0xdc>
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	6053      	str	r3, [r2, #4]
 800ee20:	e7de      	b.n	800ede0 <_malloc_r+0xa8>
 800ee22:	230c      	movs	r3, #12
 800ee24:	6033      	str	r3, [r6, #0]
 800ee26:	4630      	mov	r0, r6
 800ee28:	f000 fa44 	bl	800f2b4 <__malloc_unlock>
 800ee2c:	e794      	b.n	800ed58 <_malloc_r+0x20>
 800ee2e:	6005      	str	r5, [r0, #0]
 800ee30:	e7d6      	b.n	800ede0 <_malloc_r+0xa8>
 800ee32:	bf00      	nop
 800ee34:	2000c53c 	.word	0x2000c53c

0800ee38 <_printf_common>:
 800ee38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee3c:	4616      	mov	r6, r2
 800ee3e:	4698      	mov	r8, r3
 800ee40:	688a      	ldr	r2, [r1, #8]
 800ee42:	690b      	ldr	r3, [r1, #16]
 800ee44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ee48:	4293      	cmp	r3, r2
 800ee4a:	bfb8      	it	lt
 800ee4c:	4613      	movlt	r3, r2
 800ee4e:	6033      	str	r3, [r6, #0]
 800ee50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ee54:	4607      	mov	r7, r0
 800ee56:	460c      	mov	r4, r1
 800ee58:	b10a      	cbz	r2, 800ee5e <_printf_common+0x26>
 800ee5a:	3301      	adds	r3, #1
 800ee5c:	6033      	str	r3, [r6, #0]
 800ee5e:	6823      	ldr	r3, [r4, #0]
 800ee60:	0699      	lsls	r1, r3, #26
 800ee62:	bf42      	ittt	mi
 800ee64:	6833      	ldrmi	r3, [r6, #0]
 800ee66:	3302      	addmi	r3, #2
 800ee68:	6033      	strmi	r3, [r6, #0]
 800ee6a:	6825      	ldr	r5, [r4, #0]
 800ee6c:	f015 0506 	ands.w	r5, r5, #6
 800ee70:	d106      	bne.n	800ee80 <_printf_common+0x48>
 800ee72:	f104 0a19 	add.w	sl, r4, #25
 800ee76:	68e3      	ldr	r3, [r4, #12]
 800ee78:	6832      	ldr	r2, [r6, #0]
 800ee7a:	1a9b      	subs	r3, r3, r2
 800ee7c:	42ab      	cmp	r3, r5
 800ee7e:	dc26      	bgt.n	800eece <_printf_common+0x96>
 800ee80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ee84:	6822      	ldr	r2, [r4, #0]
 800ee86:	3b00      	subs	r3, #0
 800ee88:	bf18      	it	ne
 800ee8a:	2301      	movne	r3, #1
 800ee8c:	0692      	lsls	r2, r2, #26
 800ee8e:	d42b      	bmi.n	800eee8 <_printf_common+0xb0>
 800ee90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ee94:	4641      	mov	r1, r8
 800ee96:	4638      	mov	r0, r7
 800ee98:	47c8      	blx	r9
 800ee9a:	3001      	adds	r0, #1
 800ee9c:	d01e      	beq.n	800eedc <_printf_common+0xa4>
 800ee9e:	6823      	ldr	r3, [r4, #0]
 800eea0:	6922      	ldr	r2, [r4, #16]
 800eea2:	f003 0306 	and.w	r3, r3, #6
 800eea6:	2b04      	cmp	r3, #4
 800eea8:	bf02      	ittt	eq
 800eeaa:	68e5      	ldreq	r5, [r4, #12]
 800eeac:	6833      	ldreq	r3, [r6, #0]
 800eeae:	1aed      	subeq	r5, r5, r3
 800eeb0:	68a3      	ldr	r3, [r4, #8]
 800eeb2:	bf0c      	ite	eq
 800eeb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eeb8:	2500      	movne	r5, #0
 800eeba:	4293      	cmp	r3, r2
 800eebc:	bfc4      	itt	gt
 800eebe:	1a9b      	subgt	r3, r3, r2
 800eec0:	18ed      	addgt	r5, r5, r3
 800eec2:	2600      	movs	r6, #0
 800eec4:	341a      	adds	r4, #26
 800eec6:	42b5      	cmp	r5, r6
 800eec8:	d11a      	bne.n	800ef00 <_printf_common+0xc8>
 800eeca:	2000      	movs	r0, #0
 800eecc:	e008      	b.n	800eee0 <_printf_common+0xa8>
 800eece:	2301      	movs	r3, #1
 800eed0:	4652      	mov	r2, sl
 800eed2:	4641      	mov	r1, r8
 800eed4:	4638      	mov	r0, r7
 800eed6:	47c8      	blx	r9
 800eed8:	3001      	adds	r0, #1
 800eeda:	d103      	bne.n	800eee4 <_printf_common+0xac>
 800eedc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eee4:	3501      	adds	r5, #1
 800eee6:	e7c6      	b.n	800ee76 <_printf_common+0x3e>
 800eee8:	18e1      	adds	r1, r4, r3
 800eeea:	1c5a      	adds	r2, r3, #1
 800eeec:	2030      	movs	r0, #48	@ 0x30
 800eeee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800eef2:	4422      	add	r2, r4
 800eef4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800eef8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800eefc:	3302      	adds	r3, #2
 800eefe:	e7c7      	b.n	800ee90 <_printf_common+0x58>
 800ef00:	2301      	movs	r3, #1
 800ef02:	4622      	mov	r2, r4
 800ef04:	4641      	mov	r1, r8
 800ef06:	4638      	mov	r0, r7
 800ef08:	47c8      	blx	r9
 800ef0a:	3001      	adds	r0, #1
 800ef0c:	d0e6      	beq.n	800eedc <_printf_common+0xa4>
 800ef0e:	3601      	adds	r6, #1
 800ef10:	e7d9      	b.n	800eec6 <_printf_common+0x8e>
	...

0800ef14 <_printf_i>:
 800ef14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ef18:	7e0f      	ldrb	r7, [r1, #24]
 800ef1a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ef1c:	2f78      	cmp	r7, #120	@ 0x78
 800ef1e:	4691      	mov	r9, r2
 800ef20:	4680      	mov	r8, r0
 800ef22:	460c      	mov	r4, r1
 800ef24:	469a      	mov	sl, r3
 800ef26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ef2a:	d807      	bhi.n	800ef3c <_printf_i+0x28>
 800ef2c:	2f62      	cmp	r7, #98	@ 0x62
 800ef2e:	d80a      	bhi.n	800ef46 <_printf_i+0x32>
 800ef30:	2f00      	cmp	r7, #0
 800ef32:	f000 80d1 	beq.w	800f0d8 <_printf_i+0x1c4>
 800ef36:	2f58      	cmp	r7, #88	@ 0x58
 800ef38:	f000 80b8 	beq.w	800f0ac <_printf_i+0x198>
 800ef3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ef40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ef44:	e03a      	b.n	800efbc <_printf_i+0xa8>
 800ef46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ef4a:	2b15      	cmp	r3, #21
 800ef4c:	d8f6      	bhi.n	800ef3c <_printf_i+0x28>
 800ef4e:	a101      	add	r1, pc, #4	@ (adr r1, 800ef54 <_printf_i+0x40>)
 800ef50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ef54:	0800efad 	.word	0x0800efad
 800ef58:	0800efc1 	.word	0x0800efc1
 800ef5c:	0800ef3d 	.word	0x0800ef3d
 800ef60:	0800ef3d 	.word	0x0800ef3d
 800ef64:	0800ef3d 	.word	0x0800ef3d
 800ef68:	0800ef3d 	.word	0x0800ef3d
 800ef6c:	0800efc1 	.word	0x0800efc1
 800ef70:	0800ef3d 	.word	0x0800ef3d
 800ef74:	0800ef3d 	.word	0x0800ef3d
 800ef78:	0800ef3d 	.word	0x0800ef3d
 800ef7c:	0800ef3d 	.word	0x0800ef3d
 800ef80:	0800f0bf 	.word	0x0800f0bf
 800ef84:	0800efeb 	.word	0x0800efeb
 800ef88:	0800f079 	.word	0x0800f079
 800ef8c:	0800ef3d 	.word	0x0800ef3d
 800ef90:	0800ef3d 	.word	0x0800ef3d
 800ef94:	0800f0e1 	.word	0x0800f0e1
 800ef98:	0800ef3d 	.word	0x0800ef3d
 800ef9c:	0800efeb 	.word	0x0800efeb
 800efa0:	0800ef3d 	.word	0x0800ef3d
 800efa4:	0800ef3d 	.word	0x0800ef3d
 800efa8:	0800f081 	.word	0x0800f081
 800efac:	6833      	ldr	r3, [r6, #0]
 800efae:	1d1a      	adds	r2, r3, #4
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	6032      	str	r2, [r6, #0]
 800efb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800efb8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800efbc:	2301      	movs	r3, #1
 800efbe:	e09c      	b.n	800f0fa <_printf_i+0x1e6>
 800efc0:	6833      	ldr	r3, [r6, #0]
 800efc2:	6820      	ldr	r0, [r4, #0]
 800efc4:	1d19      	adds	r1, r3, #4
 800efc6:	6031      	str	r1, [r6, #0]
 800efc8:	0606      	lsls	r6, r0, #24
 800efca:	d501      	bpl.n	800efd0 <_printf_i+0xbc>
 800efcc:	681d      	ldr	r5, [r3, #0]
 800efce:	e003      	b.n	800efd8 <_printf_i+0xc4>
 800efd0:	0645      	lsls	r5, r0, #25
 800efd2:	d5fb      	bpl.n	800efcc <_printf_i+0xb8>
 800efd4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800efd8:	2d00      	cmp	r5, #0
 800efda:	da03      	bge.n	800efe4 <_printf_i+0xd0>
 800efdc:	232d      	movs	r3, #45	@ 0x2d
 800efde:	426d      	negs	r5, r5
 800efe0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800efe4:	4858      	ldr	r0, [pc, #352]	@ (800f148 <_printf_i+0x234>)
 800efe6:	230a      	movs	r3, #10
 800efe8:	e011      	b.n	800f00e <_printf_i+0xfa>
 800efea:	6821      	ldr	r1, [r4, #0]
 800efec:	6833      	ldr	r3, [r6, #0]
 800efee:	0608      	lsls	r0, r1, #24
 800eff0:	f853 5b04 	ldr.w	r5, [r3], #4
 800eff4:	d402      	bmi.n	800effc <_printf_i+0xe8>
 800eff6:	0649      	lsls	r1, r1, #25
 800eff8:	bf48      	it	mi
 800effa:	b2ad      	uxthmi	r5, r5
 800effc:	2f6f      	cmp	r7, #111	@ 0x6f
 800effe:	4852      	ldr	r0, [pc, #328]	@ (800f148 <_printf_i+0x234>)
 800f000:	6033      	str	r3, [r6, #0]
 800f002:	bf14      	ite	ne
 800f004:	230a      	movne	r3, #10
 800f006:	2308      	moveq	r3, #8
 800f008:	2100      	movs	r1, #0
 800f00a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f00e:	6866      	ldr	r6, [r4, #4]
 800f010:	60a6      	str	r6, [r4, #8]
 800f012:	2e00      	cmp	r6, #0
 800f014:	db05      	blt.n	800f022 <_printf_i+0x10e>
 800f016:	6821      	ldr	r1, [r4, #0]
 800f018:	432e      	orrs	r6, r5
 800f01a:	f021 0104 	bic.w	r1, r1, #4
 800f01e:	6021      	str	r1, [r4, #0]
 800f020:	d04b      	beq.n	800f0ba <_printf_i+0x1a6>
 800f022:	4616      	mov	r6, r2
 800f024:	fbb5 f1f3 	udiv	r1, r5, r3
 800f028:	fb03 5711 	mls	r7, r3, r1, r5
 800f02c:	5dc7      	ldrb	r7, [r0, r7]
 800f02e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f032:	462f      	mov	r7, r5
 800f034:	42bb      	cmp	r3, r7
 800f036:	460d      	mov	r5, r1
 800f038:	d9f4      	bls.n	800f024 <_printf_i+0x110>
 800f03a:	2b08      	cmp	r3, #8
 800f03c:	d10b      	bne.n	800f056 <_printf_i+0x142>
 800f03e:	6823      	ldr	r3, [r4, #0]
 800f040:	07df      	lsls	r7, r3, #31
 800f042:	d508      	bpl.n	800f056 <_printf_i+0x142>
 800f044:	6923      	ldr	r3, [r4, #16]
 800f046:	6861      	ldr	r1, [r4, #4]
 800f048:	4299      	cmp	r1, r3
 800f04a:	bfde      	ittt	le
 800f04c:	2330      	movle	r3, #48	@ 0x30
 800f04e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f052:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800f056:	1b92      	subs	r2, r2, r6
 800f058:	6122      	str	r2, [r4, #16]
 800f05a:	f8cd a000 	str.w	sl, [sp]
 800f05e:	464b      	mov	r3, r9
 800f060:	aa03      	add	r2, sp, #12
 800f062:	4621      	mov	r1, r4
 800f064:	4640      	mov	r0, r8
 800f066:	f7ff fee7 	bl	800ee38 <_printf_common>
 800f06a:	3001      	adds	r0, #1
 800f06c:	d14a      	bne.n	800f104 <_printf_i+0x1f0>
 800f06e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f072:	b004      	add	sp, #16
 800f074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f078:	6823      	ldr	r3, [r4, #0]
 800f07a:	f043 0320 	orr.w	r3, r3, #32
 800f07e:	6023      	str	r3, [r4, #0]
 800f080:	4832      	ldr	r0, [pc, #200]	@ (800f14c <_printf_i+0x238>)
 800f082:	2778      	movs	r7, #120	@ 0x78
 800f084:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f088:	6823      	ldr	r3, [r4, #0]
 800f08a:	6831      	ldr	r1, [r6, #0]
 800f08c:	061f      	lsls	r7, r3, #24
 800f08e:	f851 5b04 	ldr.w	r5, [r1], #4
 800f092:	d402      	bmi.n	800f09a <_printf_i+0x186>
 800f094:	065f      	lsls	r7, r3, #25
 800f096:	bf48      	it	mi
 800f098:	b2ad      	uxthmi	r5, r5
 800f09a:	6031      	str	r1, [r6, #0]
 800f09c:	07d9      	lsls	r1, r3, #31
 800f09e:	bf44      	itt	mi
 800f0a0:	f043 0320 	orrmi.w	r3, r3, #32
 800f0a4:	6023      	strmi	r3, [r4, #0]
 800f0a6:	b11d      	cbz	r5, 800f0b0 <_printf_i+0x19c>
 800f0a8:	2310      	movs	r3, #16
 800f0aa:	e7ad      	b.n	800f008 <_printf_i+0xf4>
 800f0ac:	4826      	ldr	r0, [pc, #152]	@ (800f148 <_printf_i+0x234>)
 800f0ae:	e7e9      	b.n	800f084 <_printf_i+0x170>
 800f0b0:	6823      	ldr	r3, [r4, #0]
 800f0b2:	f023 0320 	bic.w	r3, r3, #32
 800f0b6:	6023      	str	r3, [r4, #0]
 800f0b8:	e7f6      	b.n	800f0a8 <_printf_i+0x194>
 800f0ba:	4616      	mov	r6, r2
 800f0bc:	e7bd      	b.n	800f03a <_printf_i+0x126>
 800f0be:	6833      	ldr	r3, [r6, #0]
 800f0c0:	6825      	ldr	r5, [r4, #0]
 800f0c2:	6961      	ldr	r1, [r4, #20]
 800f0c4:	1d18      	adds	r0, r3, #4
 800f0c6:	6030      	str	r0, [r6, #0]
 800f0c8:	062e      	lsls	r6, r5, #24
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	d501      	bpl.n	800f0d2 <_printf_i+0x1be>
 800f0ce:	6019      	str	r1, [r3, #0]
 800f0d0:	e002      	b.n	800f0d8 <_printf_i+0x1c4>
 800f0d2:	0668      	lsls	r0, r5, #25
 800f0d4:	d5fb      	bpl.n	800f0ce <_printf_i+0x1ba>
 800f0d6:	8019      	strh	r1, [r3, #0]
 800f0d8:	2300      	movs	r3, #0
 800f0da:	6123      	str	r3, [r4, #16]
 800f0dc:	4616      	mov	r6, r2
 800f0de:	e7bc      	b.n	800f05a <_printf_i+0x146>
 800f0e0:	6833      	ldr	r3, [r6, #0]
 800f0e2:	1d1a      	adds	r2, r3, #4
 800f0e4:	6032      	str	r2, [r6, #0]
 800f0e6:	681e      	ldr	r6, [r3, #0]
 800f0e8:	6862      	ldr	r2, [r4, #4]
 800f0ea:	2100      	movs	r1, #0
 800f0ec:	4630      	mov	r0, r6
 800f0ee:	f7f1 f877 	bl	80001e0 <memchr>
 800f0f2:	b108      	cbz	r0, 800f0f8 <_printf_i+0x1e4>
 800f0f4:	1b80      	subs	r0, r0, r6
 800f0f6:	6060      	str	r0, [r4, #4]
 800f0f8:	6863      	ldr	r3, [r4, #4]
 800f0fa:	6123      	str	r3, [r4, #16]
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f102:	e7aa      	b.n	800f05a <_printf_i+0x146>
 800f104:	6923      	ldr	r3, [r4, #16]
 800f106:	4632      	mov	r2, r6
 800f108:	4649      	mov	r1, r9
 800f10a:	4640      	mov	r0, r8
 800f10c:	47d0      	blx	sl
 800f10e:	3001      	adds	r0, #1
 800f110:	d0ad      	beq.n	800f06e <_printf_i+0x15a>
 800f112:	6823      	ldr	r3, [r4, #0]
 800f114:	079b      	lsls	r3, r3, #30
 800f116:	d413      	bmi.n	800f140 <_printf_i+0x22c>
 800f118:	68e0      	ldr	r0, [r4, #12]
 800f11a:	9b03      	ldr	r3, [sp, #12]
 800f11c:	4298      	cmp	r0, r3
 800f11e:	bfb8      	it	lt
 800f120:	4618      	movlt	r0, r3
 800f122:	e7a6      	b.n	800f072 <_printf_i+0x15e>
 800f124:	2301      	movs	r3, #1
 800f126:	4632      	mov	r2, r6
 800f128:	4649      	mov	r1, r9
 800f12a:	4640      	mov	r0, r8
 800f12c:	47d0      	blx	sl
 800f12e:	3001      	adds	r0, #1
 800f130:	d09d      	beq.n	800f06e <_printf_i+0x15a>
 800f132:	3501      	adds	r5, #1
 800f134:	68e3      	ldr	r3, [r4, #12]
 800f136:	9903      	ldr	r1, [sp, #12]
 800f138:	1a5b      	subs	r3, r3, r1
 800f13a:	42ab      	cmp	r3, r5
 800f13c:	dcf2      	bgt.n	800f124 <_printf_i+0x210>
 800f13e:	e7eb      	b.n	800f118 <_printf_i+0x204>
 800f140:	2500      	movs	r5, #0
 800f142:	f104 0619 	add.w	r6, r4, #25
 800f146:	e7f5      	b.n	800f134 <_printf_i+0x220>
 800f148:	0801046e 	.word	0x0801046e
 800f14c:	0801047f 	.word	0x0801047f

0800f150 <__sflush_r>:
 800f150:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f158:	0716      	lsls	r6, r2, #28
 800f15a:	4605      	mov	r5, r0
 800f15c:	460c      	mov	r4, r1
 800f15e:	d454      	bmi.n	800f20a <__sflush_r+0xba>
 800f160:	684b      	ldr	r3, [r1, #4]
 800f162:	2b00      	cmp	r3, #0
 800f164:	dc02      	bgt.n	800f16c <__sflush_r+0x1c>
 800f166:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f168:	2b00      	cmp	r3, #0
 800f16a:	dd48      	ble.n	800f1fe <__sflush_r+0xae>
 800f16c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f16e:	2e00      	cmp	r6, #0
 800f170:	d045      	beq.n	800f1fe <__sflush_r+0xae>
 800f172:	2300      	movs	r3, #0
 800f174:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f178:	682f      	ldr	r7, [r5, #0]
 800f17a:	6a21      	ldr	r1, [r4, #32]
 800f17c:	602b      	str	r3, [r5, #0]
 800f17e:	d030      	beq.n	800f1e2 <__sflush_r+0x92>
 800f180:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f182:	89a3      	ldrh	r3, [r4, #12]
 800f184:	0759      	lsls	r1, r3, #29
 800f186:	d505      	bpl.n	800f194 <__sflush_r+0x44>
 800f188:	6863      	ldr	r3, [r4, #4]
 800f18a:	1ad2      	subs	r2, r2, r3
 800f18c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f18e:	b10b      	cbz	r3, 800f194 <__sflush_r+0x44>
 800f190:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f192:	1ad2      	subs	r2, r2, r3
 800f194:	2300      	movs	r3, #0
 800f196:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f198:	6a21      	ldr	r1, [r4, #32]
 800f19a:	4628      	mov	r0, r5
 800f19c:	47b0      	blx	r6
 800f19e:	1c43      	adds	r3, r0, #1
 800f1a0:	89a3      	ldrh	r3, [r4, #12]
 800f1a2:	d106      	bne.n	800f1b2 <__sflush_r+0x62>
 800f1a4:	6829      	ldr	r1, [r5, #0]
 800f1a6:	291d      	cmp	r1, #29
 800f1a8:	d82b      	bhi.n	800f202 <__sflush_r+0xb2>
 800f1aa:	4a2a      	ldr	r2, [pc, #168]	@ (800f254 <__sflush_r+0x104>)
 800f1ac:	40ca      	lsrs	r2, r1
 800f1ae:	07d6      	lsls	r6, r2, #31
 800f1b0:	d527      	bpl.n	800f202 <__sflush_r+0xb2>
 800f1b2:	2200      	movs	r2, #0
 800f1b4:	6062      	str	r2, [r4, #4]
 800f1b6:	04d9      	lsls	r1, r3, #19
 800f1b8:	6922      	ldr	r2, [r4, #16]
 800f1ba:	6022      	str	r2, [r4, #0]
 800f1bc:	d504      	bpl.n	800f1c8 <__sflush_r+0x78>
 800f1be:	1c42      	adds	r2, r0, #1
 800f1c0:	d101      	bne.n	800f1c6 <__sflush_r+0x76>
 800f1c2:	682b      	ldr	r3, [r5, #0]
 800f1c4:	b903      	cbnz	r3, 800f1c8 <__sflush_r+0x78>
 800f1c6:	6560      	str	r0, [r4, #84]	@ 0x54
 800f1c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f1ca:	602f      	str	r7, [r5, #0]
 800f1cc:	b1b9      	cbz	r1, 800f1fe <__sflush_r+0xae>
 800f1ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f1d2:	4299      	cmp	r1, r3
 800f1d4:	d002      	beq.n	800f1dc <__sflush_r+0x8c>
 800f1d6:	4628      	mov	r0, r5
 800f1d8:	f000 fa86 	bl	800f6e8 <_free_r>
 800f1dc:	2300      	movs	r3, #0
 800f1de:	6363      	str	r3, [r4, #52]	@ 0x34
 800f1e0:	e00d      	b.n	800f1fe <__sflush_r+0xae>
 800f1e2:	2301      	movs	r3, #1
 800f1e4:	4628      	mov	r0, r5
 800f1e6:	47b0      	blx	r6
 800f1e8:	4602      	mov	r2, r0
 800f1ea:	1c50      	adds	r0, r2, #1
 800f1ec:	d1c9      	bne.n	800f182 <__sflush_r+0x32>
 800f1ee:	682b      	ldr	r3, [r5, #0]
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d0c6      	beq.n	800f182 <__sflush_r+0x32>
 800f1f4:	2b1d      	cmp	r3, #29
 800f1f6:	d001      	beq.n	800f1fc <__sflush_r+0xac>
 800f1f8:	2b16      	cmp	r3, #22
 800f1fa:	d11e      	bne.n	800f23a <__sflush_r+0xea>
 800f1fc:	602f      	str	r7, [r5, #0]
 800f1fe:	2000      	movs	r0, #0
 800f200:	e022      	b.n	800f248 <__sflush_r+0xf8>
 800f202:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f206:	b21b      	sxth	r3, r3
 800f208:	e01b      	b.n	800f242 <__sflush_r+0xf2>
 800f20a:	690f      	ldr	r7, [r1, #16]
 800f20c:	2f00      	cmp	r7, #0
 800f20e:	d0f6      	beq.n	800f1fe <__sflush_r+0xae>
 800f210:	0793      	lsls	r3, r2, #30
 800f212:	680e      	ldr	r6, [r1, #0]
 800f214:	bf08      	it	eq
 800f216:	694b      	ldreq	r3, [r1, #20]
 800f218:	600f      	str	r7, [r1, #0]
 800f21a:	bf18      	it	ne
 800f21c:	2300      	movne	r3, #0
 800f21e:	eba6 0807 	sub.w	r8, r6, r7
 800f222:	608b      	str	r3, [r1, #8]
 800f224:	f1b8 0f00 	cmp.w	r8, #0
 800f228:	dde9      	ble.n	800f1fe <__sflush_r+0xae>
 800f22a:	6a21      	ldr	r1, [r4, #32]
 800f22c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f22e:	4643      	mov	r3, r8
 800f230:	463a      	mov	r2, r7
 800f232:	4628      	mov	r0, r5
 800f234:	47b0      	blx	r6
 800f236:	2800      	cmp	r0, #0
 800f238:	dc08      	bgt.n	800f24c <__sflush_r+0xfc>
 800f23a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f23e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f242:	81a3      	strh	r3, [r4, #12]
 800f244:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f24c:	4407      	add	r7, r0
 800f24e:	eba8 0800 	sub.w	r8, r8, r0
 800f252:	e7e7      	b.n	800f224 <__sflush_r+0xd4>
 800f254:	20400001 	.word	0x20400001

0800f258 <_fflush_r>:
 800f258:	b538      	push	{r3, r4, r5, lr}
 800f25a:	690b      	ldr	r3, [r1, #16]
 800f25c:	4605      	mov	r5, r0
 800f25e:	460c      	mov	r4, r1
 800f260:	b913      	cbnz	r3, 800f268 <_fflush_r+0x10>
 800f262:	2500      	movs	r5, #0
 800f264:	4628      	mov	r0, r5
 800f266:	bd38      	pop	{r3, r4, r5, pc}
 800f268:	b118      	cbz	r0, 800f272 <_fflush_r+0x1a>
 800f26a:	6a03      	ldr	r3, [r0, #32]
 800f26c:	b90b      	cbnz	r3, 800f272 <_fflush_r+0x1a>
 800f26e:	f7ff f8ef 	bl	800e450 <__sinit>
 800f272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f276:	2b00      	cmp	r3, #0
 800f278:	d0f3      	beq.n	800f262 <_fflush_r+0xa>
 800f27a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f27c:	07d0      	lsls	r0, r2, #31
 800f27e:	d404      	bmi.n	800f28a <_fflush_r+0x32>
 800f280:	0599      	lsls	r1, r3, #22
 800f282:	d402      	bmi.n	800f28a <_fflush_r+0x32>
 800f284:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f286:	f7ff fa64 	bl	800e752 <__retarget_lock_acquire_recursive>
 800f28a:	4628      	mov	r0, r5
 800f28c:	4621      	mov	r1, r4
 800f28e:	f7ff ff5f 	bl	800f150 <__sflush_r>
 800f292:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f294:	07da      	lsls	r2, r3, #31
 800f296:	4605      	mov	r5, r0
 800f298:	d4e4      	bmi.n	800f264 <_fflush_r+0xc>
 800f29a:	89a3      	ldrh	r3, [r4, #12]
 800f29c:	059b      	lsls	r3, r3, #22
 800f29e:	d4e1      	bmi.n	800f264 <_fflush_r+0xc>
 800f2a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f2a2:	f7ff fa57 	bl	800e754 <__retarget_lock_release_recursive>
 800f2a6:	e7dd      	b.n	800f264 <_fflush_r+0xc>

0800f2a8 <__malloc_lock>:
 800f2a8:	4801      	ldr	r0, [pc, #4]	@ (800f2b0 <__malloc_lock+0x8>)
 800f2aa:	f7ff ba52 	b.w	800e752 <__retarget_lock_acquire_recursive>
 800f2ae:	bf00      	nop
 800f2b0:	2000c534 	.word	0x2000c534

0800f2b4 <__malloc_unlock>:
 800f2b4:	4801      	ldr	r0, [pc, #4]	@ (800f2bc <__malloc_unlock+0x8>)
 800f2b6:	f7ff ba4d 	b.w	800e754 <__retarget_lock_release_recursive>
 800f2ba:	bf00      	nop
 800f2bc:	2000c534 	.word	0x2000c534

0800f2c0 <__sread>:
 800f2c0:	b510      	push	{r4, lr}
 800f2c2:	460c      	mov	r4, r1
 800f2c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2c8:	f000 f9b0 	bl	800f62c <_read_r>
 800f2cc:	2800      	cmp	r0, #0
 800f2ce:	bfab      	itete	ge
 800f2d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f2d2:	89a3      	ldrhlt	r3, [r4, #12]
 800f2d4:	181b      	addge	r3, r3, r0
 800f2d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f2da:	bfac      	ite	ge
 800f2dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f2de:	81a3      	strhlt	r3, [r4, #12]
 800f2e0:	bd10      	pop	{r4, pc}

0800f2e2 <__swrite>:
 800f2e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2e6:	461f      	mov	r7, r3
 800f2e8:	898b      	ldrh	r3, [r1, #12]
 800f2ea:	05db      	lsls	r3, r3, #23
 800f2ec:	4605      	mov	r5, r0
 800f2ee:	460c      	mov	r4, r1
 800f2f0:	4616      	mov	r6, r2
 800f2f2:	d505      	bpl.n	800f300 <__swrite+0x1e>
 800f2f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2f8:	2302      	movs	r3, #2
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	f000 f984 	bl	800f608 <_lseek_r>
 800f300:	89a3      	ldrh	r3, [r4, #12]
 800f302:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f306:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f30a:	81a3      	strh	r3, [r4, #12]
 800f30c:	4632      	mov	r2, r6
 800f30e:	463b      	mov	r3, r7
 800f310:	4628      	mov	r0, r5
 800f312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f316:	f000 b9ab 	b.w	800f670 <_write_r>

0800f31a <__sseek>:
 800f31a:	b510      	push	{r4, lr}
 800f31c:	460c      	mov	r4, r1
 800f31e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f322:	f000 f971 	bl	800f608 <_lseek_r>
 800f326:	1c43      	adds	r3, r0, #1
 800f328:	89a3      	ldrh	r3, [r4, #12]
 800f32a:	bf15      	itete	ne
 800f32c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f32e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f332:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f336:	81a3      	strheq	r3, [r4, #12]
 800f338:	bf18      	it	ne
 800f33a:	81a3      	strhne	r3, [r4, #12]
 800f33c:	bd10      	pop	{r4, pc}

0800f33e <__sclose>:
 800f33e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f342:	f000 b9a7 	b.w	800f694 <_close_r>
	...

0800f348 <fiprintf>:
 800f348:	b40e      	push	{r1, r2, r3}
 800f34a:	b503      	push	{r0, r1, lr}
 800f34c:	4601      	mov	r1, r0
 800f34e:	ab03      	add	r3, sp, #12
 800f350:	4805      	ldr	r0, [pc, #20]	@ (800f368 <fiprintf+0x20>)
 800f352:	f853 2b04 	ldr.w	r2, [r3], #4
 800f356:	6800      	ldr	r0, [r0, #0]
 800f358:	9301      	str	r3, [sp, #4]
 800f35a:	f7ff fbab 	bl	800eab4 <_vfiprintf_r>
 800f35e:	b002      	add	sp, #8
 800f360:	f85d eb04 	ldr.w	lr, [sp], #4
 800f364:	b003      	add	sp, #12
 800f366:	4770      	bx	lr
 800f368:	20000050 	.word	0x20000050

0800f36c <_realloc_r>:
 800f36c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f370:	4607      	mov	r7, r0
 800f372:	4614      	mov	r4, r2
 800f374:	460d      	mov	r5, r1
 800f376:	b921      	cbnz	r1, 800f382 <_realloc_r+0x16>
 800f378:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f37c:	4611      	mov	r1, r2
 800f37e:	f7ff bcdb 	b.w	800ed38 <_malloc_r>
 800f382:	b92a      	cbnz	r2, 800f390 <_realloc_r+0x24>
 800f384:	f000 f9b0 	bl	800f6e8 <_free_r>
 800f388:	4625      	mov	r5, r4
 800f38a:	4628      	mov	r0, r5
 800f38c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f390:	f000 f9f4 	bl	800f77c <_malloc_usable_size_r>
 800f394:	4284      	cmp	r4, r0
 800f396:	4606      	mov	r6, r0
 800f398:	d802      	bhi.n	800f3a0 <_realloc_r+0x34>
 800f39a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f39e:	d8f4      	bhi.n	800f38a <_realloc_r+0x1e>
 800f3a0:	4621      	mov	r1, r4
 800f3a2:	4638      	mov	r0, r7
 800f3a4:	f7ff fcc8 	bl	800ed38 <_malloc_r>
 800f3a8:	4680      	mov	r8, r0
 800f3aa:	b908      	cbnz	r0, 800f3b0 <_realloc_r+0x44>
 800f3ac:	4645      	mov	r5, r8
 800f3ae:	e7ec      	b.n	800f38a <_realloc_r+0x1e>
 800f3b0:	42b4      	cmp	r4, r6
 800f3b2:	4622      	mov	r2, r4
 800f3b4:	4629      	mov	r1, r5
 800f3b6:	bf28      	it	cs
 800f3b8:	4632      	movcs	r2, r6
 800f3ba:	f7ff f9cc 	bl	800e756 <memcpy>
 800f3be:	4629      	mov	r1, r5
 800f3c0:	4638      	mov	r0, r7
 800f3c2:	f000 f991 	bl	800f6e8 <_free_r>
 800f3c6:	e7f1      	b.n	800f3ac <_realloc_r+0x40>

0800f3c8 <__swbuf_r>:
 800f3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3ca:	460e      	mov	r6, r1
 800f3cc:	4614      	mov	r4, r2
 800f3ce:	4605      	mov	r5, r0
 800f3d0:	b118      	cbz	r0, 800f3da <__swbuf_r+0x12>
 800f3d2:	6a03      	ldr	r3, [r0, #32]
 800f3d4:	b90b      	cbnz	r3, 800f3da <__swbuf_r+0x12>
 800f3d6:	f7ff f83b 	bl	800e450 <__sinit>
 800f3da:	69a3      	ldr	r3, [r4, #24]
 800f3dc:	60a3      	str	r3, [r4, #8]
 800f3de:	89a3      	ldrh	r3, [r4, #12]
 800f3e0:	071a      	lsls	r2, r3, #28
 800f3e2:	d501      	bpl.n	800f3e8 <__swbuf_r+0x20>
 800f3e4:	6923      	ldr	r3, [r4, #16]
 800f3e6:	b943      	cbnz	r3, 800f3fa <__swbuf_r+0x32>
 800f3e8:	4621      	mov	r1, r4
 800f3ea:	4628      	mov	r0, r5
 800f3ec:	f000 f82a 	bl	800f444 <__swsetup_r>
 800f3f0:	b118      	cbz	r0, 800f3fa <__swbuf_r+0x32>
 800f3f2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800f3f6:	4638      	mov	r0, r7
 800f3f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f3fa:	6823      	ldr	r3, [r4, #0]
 800f3fc:	6922      	ldr	r2, [r4, #16]
 800f3fe:	1a98      	subs	r0, r3, r2
 800f400:	6963      	ldr	r3, [r4, #20]
 800f402:	b2f6      	uxtb	r6, r6
 800f404:	4283      	cmp	r3, r0
 800f406:	4637      	mov	r7, r6
 800f408:	dc05      	bgt.n	800f416 <__swbuf_r+0x4e>
 800f40a:	4621      	mov	r1, r4
 800f40c:	4628      	mov	r0, r5
 800f40e:	f7ff ff23 	bl	800f258 <_fflush_r>
 800f412:	2800      	cmp	r0, #0
 800f414:	d1ed      	bne.n	800f3f2 <__swbuf_r+0x2a>
 800f416:	68a3      	ldr	r3, [r4, #8]
 800f418:	3b01      	subs	r3, #1
 800f41a:	60a3      	str	r3, [r4, #8]
 800f41c:	6823      	ldr	r3, [r4, #0]
 800f41e:	1c5a      	adds	r2, r3, #1
 800f420:	6022      	str	r2, [r4, #0]
 800f422:	701e      	strb	r6, [r3, #0]
 800f424:	6962      	ldr	r2, [r4, #20]
 800f426:	1c43      	adds	r3, r0, #1
 800f428:	429a      	cmp	r2, r3
 800f42a:	d004      	beq.n	800f436 <__swbuf_r+0x6e>
 800f42c:	89a3      	ldrh	r3, [r4, #12]
 800f42e:	07db      	lsls	r3, r3, #31
 800f430:	d5e1      	bpl.n	800f3f6 <__swbuf_r+0x2e>
 800f432:	2e0a      	cmp	r6, #10
 800f434:	d1df      	bne.n	800f3f6 <__swbuf_r+0x2e>
 800f436:	4621      	mov	r1, r4
 800f438:	4628      	mov	r0, r5
 800f43a:	f7ff ff0d 	bl	800f258 <_fflush_r>
 800f43e:	2800      	cmp	r0, #0
 800f440:	d0d9      	beq.n	800f3f6 <__swbuf_r+0x2e>
 800f442:	e7d6      	b.n	800f3f2 <__swbuf_r+0x2a>

0800f444 <__swsetup_r>:
 800f444:	b538      	push	{r3, r4, r5, lr}
 800f446:	4b29      	ldr	r3, [pc, #164]	@ (800f4ec <__swsetup_r+0xa8>)
 800f448:	4605      	mov	r5, r0
 800f44a:	6818      	ldr	r0, [r3, #0]
 800f44c:	460c      	mov	r4, r1
 800f44e:	b118      	cbz	r0, 800f458 <__swsetup_r+0x14>
 800f450:	6a03      	ldr	r3, [r0, #32]
 800f452:	b90b      	cbnz	r3, 800f458 <__swsetup_r+0x14>
 800f454:	f7fe fffc 	bl	800e450 <__sinit>
 800f458:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f45c:	0719      	lsls	r1, r3, #28
 800f45e:	d422      	bmi.n	800f4a6 <__swsetup_r+0x62>
 800f460:	06da      	lsls	r2, r3, #27
 800f462:	d407      	bmi.n	800f474 <__swsetup_r+0x30>
 800f464:	2209      	movs	r2, #9
 800f466:	602a      	str	r2, [r5, #0]
 800f468:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f46c:	81a3      	strh	r3, [r4, #12]
 800f46e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f472:	e033      	b.n	800f4dc <__swsetup_r+0x98>
 800f474:	0758      	lsls	r0, r3, #29
 800f476:	d512      	bpl.n	800f49e <__swsetup_r+0x5a>
 800f478:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f47a:	b141      	cbz	r1, 800f48e <__swsetup_r+0x4a>
 800f47c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f480:	4299      	cmp	r1, r3
 800f482:	d002      	beq.n	800f48a <__swsetup_r+0x46>
 800f484:	4628      	mov	r0, r5
 800f486:	f000 f92f 	bl	800f6e8 <_free_r>
 800f48a:	2300      	movs	r3, #0
 800f48c:	6363      	str	r3, [r4, #52]	@ 0x34
 800f48e:	89a3      	ldrh	r3, [r4, #12]
 800f490:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f494:	81a3      	strh	r3, [r4, #12]
 800f496:	2300      	movs	r3, #0
 800f498:	6063      	str	r3, [r4, #4]
 800f49a:	6923      	ldr	r3, [r4, #16]
 800f49c:	6023      	str	r3, [r4, #0]
 800f49e:	89a3      	ldrh	r3, [r4, #12]
 800f4a0:	f043 0308 	orr.w	r3, r3, #8
 800f4a4:	81a3      	strh	r3, [r4, #12]
 800f4a6:	6923      	ldr	r3, [r4, #16]
 800f4a8:	b94b      	cbnz	r3, 800f4be <__swsetup_r+0x7a>
 800f4aa:	89a3      	ldrh	r3, [r4, #12]
 800f4ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f4b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f4b4:	d003      	beq.n	800f4be <__swsetup_r+0x7a>
 800f4b6:	4621      	mov	r1, r4
 800f4b8:	4628      	mov	r0, r5
 800f4ba:	f000 f83f 	bl	800f53c <__smakebuf_r>
 800f4be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4c2:	f013 0201 	ands.w	r2, r3, #1
 800f4c6:	d00a      	beq.n	800f4de <__swsetup_r+0x9a>
 800f4c8:	2200      	movs	r2, #0
 800f4ca:	60a2      	str	r2, [r4, #8]
 800f4cc:	6962      	ldr	r2, [r4, #20]
 800f4ce:	4252      	negs	r2, r2
 800f4d0:	61a2      	str	r2, [r4, #24]
 800f4d2:	6922      	ldr	r2, [r4, #16]
 800f4d4:	b942      	cbnz	r2, 800f4e8 <__swsetup_r+0xa4>
 800f4d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f4da:	d1c5      	bne.n	800f468 <__swsetup_r+0x24>
 800f4dc:	bd38      	pop	{r3, r4, r5, pc}
 800f4de:	0799      	lsls	r1, r3, #30
 800f4e0:	bf58      	it	pl
 800f4e2:	6962      	ldrpl	r2, [r4, #20]
 800f4e4:	60a2      	str	r2, [r4, #8]
 800f4e6:	e7f4      	b.n	800f4d2 <__swsetup_r+0x8e>
 800f4e8:	2000      	movs	r0, #0
 800f4ea:	e7f7      	b.n	800f4dc <__swsetup_r+0x98>
 800f4ec:	20000050 	.word	0x20000050

0800f4f0 <__swhatbuf_r>:
 800f4f0:	b570      	push	{r4, r5, r6, lr}
 800f4f2:	460c      	mov	r4, r1
 800f4f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f4f8:	2900      	cmp	r1, #0
 800f4fa:	b096      	sub	sp, #88	@ 0x58
 800f4fc:	4615      	mov	r5, r2
 800f4fe:	461e      	mov	r6, r3
 800f500:	da0d      	bge.n	800f51e <__swhatbuf_r+0x2e>
 800f502:	89a3      	ldrh	r3, [r4, #12]
 800f504:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f508:	f04f 0100 	mov.w	r1, #0
 800f50c:	bf14      	ite	ne
 800f50e:	2340      	movne	r3, #64	@ 0x40
 800f510:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f514:	2000      	movs	r0, #0
 800f516:	6031      	str	r1, [r6, #0]
 800f518:	602b      	str	r3, [r5, #0]
 800f51a:	b016      	add	sp, #88	@ 0x58
 800f51c:	bd70      	pop	{r4, r5, r6, pc}
 800f51e:	466a      	mov	r2, sp
 800f520:	f000 f8c8 	bl	800f6b4 <_fstat_r>
 800f524:	2800      	cmp	r0, #0
 800f526:	dbec      	blt.n	800f502 <__swhatbuf_r+0x12>
 800f528:	9901      	ldr	r1, [sp, #4]
 800f52a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f52e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f532:	4259      	negs	r1, r3
 800f534:	4159      	adcs	r1, r3
 800f536:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f53a:	e7eb      	b.n	800f514 <__swhatbuf_r+0x24>

0800f53c <__smakebuf_r>:
 800f53c:	898b      	ldrh	r3, [r1, #12]
 800f53e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f540:	079d      	lsls	r5, r3, #30
 800f542:	4606      	mov	r6, r0
 800f544:	460c      	mov	r4, r1
 800f546:	d507      	bpl.n	800f558 <__smakebuf_r+0x1c>
 800f548:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f54c:	6023      	str	r3, [r4, #0]
 800f54e:	6123      	str	r3, [r4, #16]
 800f550:	2301      	movs	r3, #1
 800f552:	6163      	str	r3, [r4, #20]
 800f554:	b003      	add	sp, #12
 800f556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f558:	ab01      	add	r3, sp, #4
 800f55a:	466a      	mov	r2, sp
 800f55c:	f7ff ffc8 	bl	800f4f0 <__swhatbuf_r>
 800f560:	9f00      	ldr	r7, [sp, #0]
 800f562:	4605      	mov	r5, r0
 800f564:	4639      	mov	r1, r7
 800f566:	4630      	mov	r0, r6
 800f568:	f7ff fbe6 	bl	800ed38 <_malloc_r>
 800f56c:	b948      	cbnz	r0, 800f582 <__smakebuf_r+0x46>
 800f56e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f572:	059a      	lsls	r2, r3, #22
 800f574:	d4ee      	bmi.n	800f554 <__smakebuf_r+0x18>
 800f576:	f023 0303 	bic.w	r3, r3, #3
 800f57a:	f043 0302 	orr.w	r3, r3, #2
 800f57e:	81a3      	strh	r3, [r4, #12]
 800f580:	e7e2      	b.n	800f548 <__smakebuf_r+0xc>
 800f582:	89a3      	ldrh	r3, [r4, #12]
 800f584:	6020      	str	r0, [r4, #0]
 800f586:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f58a:	81a3      	strh	r3, [r4, #12]
 800f58c:	9b01      	ldr	r3, [sp, #4]
 800f58e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f592:	b15b      	cbz	r3, 800f5ac <__smakebuf_r+0x70>
 800f594:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f598:	4630      	mov	r0, r6
 800f59a:	f000 f825 	bl	800f5e8 <_isatty_r>
 800f59e:	b128      	cbz	r0, 800f5ac <__smakebuf_r+0x70>
 800f5a0:	89a3      	ldrh	r3, [r4, #12]
 800f5a2:	f023 0303 	bic.w	r3, r3, #3
 800f5a6:	f043 0301 	orr.w	r3, r3, #1
 800f5aa:	81a3      	strh	r3, [r4, #12]
 800f5ac:	89a3      	ldrh	r3, [r4, #12]
 800f5ae:	431d      	orrs	r5, r3
 800f5b0:	81a5      	strh	r5, [r4, #12]
 800f5b2:	e7cf      	b.n	800f554 <__smakebuf_r+0x18>

0800f5b4 <memmove>:
 800f5b4:	4288      	cmp	r0, r1
 800f5b6:	b510      	push	{r4, lr}
 800f5b8:	eb01 0402 	add.w	r4, r1, r2
 800f5bc:	d902      	bls.n	800f5c4 <memmove+0x10>
 800f5be:	4284      	cmp	r4, r0
 800f5c0:	4623      	mov	r3, r4
 800f5c2:	d807      	bhi.n	800f5d4 <memmove+0x20>
 800f5c4:	1e43      	subs	r3, r0, #1
 800f5c6:	42a1      	cmp	r1, r4
 800f5c8:	d008      	beq.n	800f5dc <memmove+0x28>
 800f5ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f5ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f5d2:	e7f8      	b.n	800f5c6 <memmove+0x12>
 800f5d4:	4402      	add	r2, r0
 800f5d6:	4601      	mov	r1, r0
 800f5d8:	428a      	cmp	r2, r1
 800f5da:	d100      	bne.n	800f5de <memmove+0x2a>
 800f5dc:	bd10      	pop	{r4, pc}
 800f5de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f5e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f5e6:	e7f7      	b.n	800f5d8 <memmove+0x24>

0800f5e8 <_isatty_r>:
 800f5e8:	b538      	push	{r3, r4, r5, lr}
 800f5ea:	4d06      	ldr	r5, [pc, #24]	@ (800f604 <_isatty_r+0x1c>)
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	4604      	mov	r4, r0
 800f5f0:	4608      	mov	r0, r1
 800f5f2:	602b      	str	r3, [r5, #0]
 800f5f4:	f7f2 fea0 	bl	8002338 <_isatty>
 800f5f8:	1c43      	adds	r3, r0, #1
 800f5fa:	d102      	bne.n	800f602 <_isatty_r+0x1a>
 800f5fc:	682b      	ldr	r3, [r5, #0]
 800f5fe:	b103      	cbz	r3, 800f602 <_isatty_r+0x1a>
 800f600:	6023      	str	r3, [r4, #0]
 800f602:	bd38      	pop	{r3, r4, r5, pc}
 800f604:	2000c540 	.word	0x2000c540

0800f608 <_lseek_r>:
 800f608:	b538      	push	{r3, r4, r5, lr}
 800f60a:	4d07      	ldr	r5, [pc, #28]	@ (800f628 <_lseek_r+0x20>)
 800f60c:	4604      	mov	r4, r0
 800f60e:	4608      	mov	r0, r1
 800f610:	4611      	mov	r1, r2
 800f612:	2200      	movs	r2, #0
 800f614:	602a      	str	r2, [r5, #0]
 800f616:	461a      	mov	r2, r3
 800f618:	f7f2 fe99 	bl	800234e <_lseek>
 800f61c:	1c43      	adds	r3, r0, #1
 800f61e:	d102      	bne.n	800f626 <_lseek_r+0x1e>
 800f620:	682b      	ldr	r3, [r5, #0]
 800f622:	b103      	cbz	r3, 800f626 <_lseek_r+0x1e>
 800f624:	6023      	str	r3, [r4, #0]
 800f626:	bd38      	pop	{r3, r4, r5, pc}
 800f628:	2000c540 	.word	0x2000c540

0800f62c <_read_r>:
 800f62c:	b538      	push	{r3, r4, r5, lr}
 800f62e:	4d07      	ldr	r5, [pc, #28]	@ (800f64c <_read_r+0x20>)
 800f630:	4604      	mov	r4, r0
 800f632:	4608      	mov	r0, r1
 800f634:	4611      	mov	r1, r2
 800f636:	2200      	movs	r2, #0
 800f638:	602a      	str	r2, [r5, #0]
 800f63a:	461a      	mov	r2, r3
 800f63c:	f7f2 fe27 	bl	800228e <_read>
 800f640:	1c43      	adds	r3, r0, #1
 800f642:	d102      	bne.n	800f64a <_read_r+0x1e>
 800f644:	682b      	ldr	r3, [r5, #0]
 800f646:	b103      	cbz	r3, 800f64a <_read_r+0x1e>
 800f648:	6023      	str	r3, [r4, #0]
 800f64a:	bd38      	pop	{r3, r4, r5, pc}
 800f64c:	2000c540 	.word	0x2000c540

0800f650 <_sbrk_r>:
 800f650:	b538      	push	{r3, r4, r5, lr}
 800f652:	4d06      	ldr	r5, [pc, #24]	@ (800f66c <_sbrk_r+0x1c>)
 800f654:	2300      	movs	r3, #0
 800f656:	4604      	mov	r4, r0
 800f658:	4608      	mov	r0, r1
 800f65a:	602b      	str	r3, [r5, #0]
 800f65c:	f7f2 fe84 	bl	8002368 <_sbrk>
 800f660:	1c43      	adds	r3, r0, #1
 800f662:	d102      	bne.n	800f66a <_sbrk_r+0x1a>
 800f664:	682b      	ldr	r3, [r5, #0]
 800f666:	b103      	cbz	r3, 800f66a <_sbrk_r+0x1a>
 800f668:	6023      	str	r3, [r4, #0]
 800f66a:	bd38      	pop	{r3, r4, r5, pc}
 800f66c:	2000c540 	.word	0x2000c540

0800f670 <_write_r>:
 800f670:	b538      	push	{r3, r4, r5, lr}
 800f672:	4d07      	ldr	r5, [pc, #28]	@ (800f690 <_write_r+0x20>)
 800f674:	4604      	mov	r4, r0
 800f676:	4608      	mov	r0, r1
 800f678:	4611      	mov	r1, r2
 800f67a:	2200      	movs	r2, #0
 800f67c:	602a      	str	r2, [r5, #0]
 800f67e:	461a      	mov	r2, r3
 800f680:	f7f2 fe22 	bl	80022c8 <_write>
 800f684:	1c43      	adds	r3, r0, #1
 800f686:	d102      	bne.n	800f68e <_write_r+0x1e>
 800f688:	682b      	ldr	r3, [r5, #0]
 800f68a:	b103      	cbz	r3, 800f68e <_write_r+0x1e>
 800f68c:	6023      	str	r3, [r4, #0]
 800f68e:	bd38      	pop	{r3, r4, r5, pc}
 800f690:	2000c540 	.word	0x2000c540

0800f694 <_close_r>:
 800f694:	b538      	push	{r3, r4, r5, lr}
 800f696:	4d06      	ldr	r5, [pc, #24]	@ (800f6b0 <_close_r+0x1c>)
 800f698:	2300      	movs	r3, #0
 800f69a:	4604      	mov	r4, r0
 800f69c:	4608      	mov	r0, r1
 800f69e:	602b      	str	r3, [r5, #0]
 800f6a0:	f7f2 fe2e 	bl	8002300 <_close>
 800f6a4:	1c43      	adds	r3, r0, #1
 800f6a6:	d102      	bne.n	800f6ae <_close_r+0x1a>
 800f6a8:	682b      	ldr	r3, [r5, #0]
 800f6aa:	b103      	cbz	r3, 800f6ae <_close_r+0x1a>
 800f6ac:	6023      	str	r3, [r4, #0]
 800f6ae:	bd38      	pop	{r3, r4, r5, pc}
 800f6b0:	2000c540 	.word	0x2000c540

0800f6b4 <_fstat_r>:
 800f6b4:	b538      	push	{r3, r4, r5, lr}
 800f6b6:	4d07      	ldr	r5, [pc, #28]	@ (800f6d4 <_fstat_r+0x20>)
 800f6b8:	2300      	movs	r3, #0
 800f6ba:	4604      	mov	r4, r0
 800f6bc:	4608      	mov	r0, r1
 800f6be:	4611      	mov	r1, r2
 800f6c0:	602b      	str	r3, [r5, #0]
 800f6c2:	f7f2 fe29 	bl	8002318 <_fstat>
 800f6c6:	1c43      	adds	r3, r0, #1
 800f6c8:	d102      	bne.n	800f6d0 <_fstat_r+0x1c>
 800f6ca:	682b      	ldr	r3, [r5, #0]
 800f6cc:	b103      	cbz	r3, 800f6d0 <_fstat_r+0x1c>
 800f6ce:	6023      	str	r3, [r4, #0]
 800f6d0:	bd38      	pop	{r3, r4, r5, pc}
 800f6d2:	bf00      	nop
 800f6d4:	2000c540 	.word	0x2000c540

0800f6d8 <abort>:
 800f6d8:	b508      	push	{r3, lr}
 800f6da:	2006      	movs	r0, #6
 800f6dc:	f000 f87e 	bl	800f7dc <raise>
 800f6e0:	2001      	movs	r0, #1
 800f6e2:	f7f2 fdc9 	bl	8002278 <_exit>
	...

0800f6e8 <_free_r>:
 800f6e8:	b538      	push	{r3, r4, r5, lr}
 800f6ea:	4605      	mov	r5, r0
 800f6ec:	2900      	cmp	r1, #0
 800f6ee:	d041      	beq.n	800f774 <_free_r+0x8c>
 800f6f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f6f4:	1f0c      	subs	r4, r1, #4
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	bfb8      	it	lt
 800f6fa:	18e4      	addlt	r4, r4, r3
 800f6fc:	f7ff fdd4 	bl	800f2a8 <__malloc_lock>
 800f700:	4a1d      	ldr	r2, [pc, #116]	@ (800f778 <_free_r+0x90>)
 800f702:	6813      	ldr	r3, [r2, #0]
 800f704:	b933      	cbnz	r3, 800f714 <_free_r+0x2c>
 800f706:	6063      	str	r3, [r4, #4]
 800f708:	6014      	str	r4, [r2, #0]
 800f70a:	4628      	mov	r0, r5
 800f70c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f710:	f7ff bdd0 	b.w	800f2b4 <__malloc_unlock>
 800f714:	42a3      	cmp	r3, r4
 800f716:	d908      	bls.n	800f72a <_free_r+0x42>
 800f718:	6820      	ldr	r0, [r4, #0]
 800f71a:	1821      	adds	r1, r4, r0
 800f71c:	428b      	cmp	r3, r1
 800f71e:	bf01      	itttt	eq
 800f720:	6819      	ldreq	r1, [r3, #0]
 800f722:	685b      	ldreq	r3, [r3, #4]
 800f724:	1809      	addeq	r1, r1, r0
 800f726:	6021      	streq	r1, [r4, #0]
 800f728:	e7ed      	b.n	800f706 <_free_r+0x1e>
 800f72a:	461a      	mov	r2, r3
 800f72c:	685b      	ldr	r3, [r3, #4]
 800f72e:	b10b      	cbz	r3, 800f734 <_free_r+0x4c>
 800f730:	42a3      	cmp	r3, r4
 800f732:	d9fa      	bls.n	800f72a <_free_r+0x42>
 800f734:	6811      	ldr	r1, [r2, #0]
 800f736:	1850      	adds	r0, r2, r1
 800f738:	42a0      	cmp	r0, r4
 800f73a:	d10b      	bne.n	800f754 <_free_r+0x6c>
 800f73c:	6820      	ldr	r0, [r4, #0]
 800f73e:	4401      	add	r1, r0
 800f740:	1850      	adds	r0, r2, r1
 800f742:	4283      	cmp	r3, r0
 800f744:	6011      	str	r1, [r2, #0]
 800f746:	d1e0      	bne.n	800f70a <_free_r+0x22>
 800f748:	6818      	ldr	r0, [r3, #0]
 800f74a:	685b      	ldr	r3, [r3, #4]
 800f74c:	6053      	str	r3, [r2, #4]
 800f74e:	4408      	add	r0, r1
 800f750:	6010      	str	r0, [r2, #0]
 800f752:	e7da      	b.n	800f70a <_free_r+0x22>
 800f754:	d902      	bls.n	800f75c <_free_r+0x74>
 800f756:	230c      	movs	r3, #12
 800f758:	602b      	str	r3, [r5, #0]
 800f75a:	e7d6      	b.n	800f70a <_free_r+0x22>
 800f75c:	6820      	ldr	r0, [r4, #0]
 800f75e:	1821      	adds	r1, r4, r0
 800f760:	428b      	cmp	r3, r1
 800f762:	bf04      	itt	eq
 800f764:	6819      	ldreq	r1, [r3, #0]
 800f766:	685b      	ldreq	r3, [r3, #4]
 800f768:	6063      	str	r3, [r4, #4]
 800f76a:	bf04      	itt	eq
 800f76c:	1809      	addeq	r1, r1, r0
 800f76e:	6021      	streq	r1, [r4, #0]
 800f770:	6054      	str	r4, [r2, #4]
 800f772:	e7ca      	b.n	800f70a <_free_r+0x22>
 800f774:	bd38      	pop	{r3, r4, r5, pc}
 800f776:	bf00      	nop
 800f778:	2000c53c 	.word	0x2000c53c

0800f77c <_malloc_usable_size_r>:
 800f77c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f780:	1f18      	subs	r0, r3, #4
 800f782:	2b00      	cmp	r3, #0
 800f784:	bfbc      	itt	lt
 800f786:	580b      	ldrlt	r3, [r1, r0]
 800f788:	18c0      	addlt	r0, r0, r3
 800f78a:	4770      	bx	lr

0800f78c <_raise_r>:
 800f78c:	291f      	cmp	r1, #31
 800f78e:	b538      	push	{r3, r4, r5, lr}
 800f790:	4605      	mov	r5, r0
 800f792:	460c      	mov	r4, r1
 800f794:	d904      	bls.n	800f7a0 <_raise_r+0x14>
 800f796:	2316      	movs	r3, #22
 800f798:	6003      	str	r3, [r0, #0]
 800f79a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f79e:	bd38      	pop	{r3, r4, r5, pc}
 800f7a0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f7a2:	b112      	cbz	r2, 800f7aa <_raise_r+0x1e>
 800f7a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f7a8:	b94b      	cbnz	r3, 800f7be <_raise_r+0x32>
 800f7aa:	4628      	mov	r0, r5
 800f7ac:	f000 f830 	bl	800f810 <_getpid_r>
 800f7b0:	4622      	mov	r2, r4
 800f7b2:	4601      	mov	r1, r0
 800f7b4:	4628      	mov	r0, r5
 800f7b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f7ba:	f000 b817 	b.w	800f7ec <_kill_r>
 800f7be:	2b01      	cmp	r3, #1
 800f7c0:	d00a      	beq.n	800f7d8 <_raise_r+0x4c>
 800f7c2:	1c59      	adds	r1, r3, #1
 800f7c4:	d103      	bne.n	800f7ce <_raise_r+0x42>
 800f7c6:	2316      	movs	r3, #22
 800f7c8:	6003      	str	r3, [r0, #0]
 800f7ca:	2001      	movs	r0, #1
 800f7cc:	e7e7      	b.n	800f79e <_raise_r+0x12>
 800f7ce:	2100      	movs	r1, #0
 800f7d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f7d4:	4620      	mov	r0, r4
 800f7d6:	4798      	blx	r3
 800f7d8:	2000      	movs	r0, #0
 800f7da:	e7e0      	b.n	800f79e <_raise_r+0x12>

0800f7dc <raise>:
 800f7dc:	4b02      	ldr	r3, [pc, #8]	@ (800f7e8 <raise+0xc>)
 800f7de:	4601      	mov	r1, r0
 800f7e0:	6818      	ldr	r0, [r3, #0]
 800f7e2:	f7ff bfd3 	b.w	800f78c <_raise_r>
 800f7e6:	bf00      	nop
 800f7e8:	20000050 	.word	0x20000050

0800f7ec <_kill_r>:
 800f7ec:	b538      	push	{r3, r4, r5, lr}
 800f7ee:	4d07      	ldr	r5, [pc, #28]	@ (800f80c <_kill_r+0x20>)
 800f7f0:	2300      	movs	r3, #0
 800f7f2:	4604      	mov	r4, r0
 800f7f4:	4608      	mov	r0, r1
 800f7f6:	4611      	mov	r1, r2
 800f7f8:	602b      	str	r3, [r5, #0]
 800f7fa:	f7f2 fd2d 	bl	8002258 <_kill>
 800f7fe:	1c43      	adds	r3, r0, #1
 800f800:	d102      	bne.n	800f808 <_kill_r+0x1c>
 800f802:	682b      	ldr	r3, [r5, #0]
 800f804:	b103      	cbz	r3, 800f808 <_kill_r+0x1c>
 800f806:	6023      	str	r3, [r4, #0]
 800f808:	bd38      	pop	{r3, r4, r5, pc}
 800f80a:	bf00      	nop
 800f80c:	2000c540 	.word	0x2000c540

0800f810 <_getpid_r>:
 800f810:	f7f2 bd1a 	b.w	8002248 <_getpid>

0800f814 <_init>:
 800f814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f816:	bf00      	nop
 800f818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f81a:	bc08      	pop	{r3}
 800f81c:	469e      	mov	lr, r3
 800f81e:	4770      	bx	lr

0800f820 <_fini>:
 800f820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f822:	bf00      	nop
 800f824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f826:	bc08      	pop	{r3}
 800f828:	469e      	mov	lr, r3
 800f82a:	4770      	bx	lr
