0.7
2020.2
Oct 14 2022
05:20:55
E:/Arch/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
E:/Arch/Lab1/Lab1.srcs/sim_1/imports/simulation_sources/core_sim.v,1725523260,verilog,,,,core_sim,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/MUX2T1_32.v,1725540100,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/MUX4T1_32.v,,MUX2T1_32,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/MUX4T1_32.v,1725540104,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/RAM_B.v,,MUX4T1_32,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/REG32.v,1725540110,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_EX_MEM.v,,REG32,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/add_32.v,1725540094,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/cmp_32.v,,add_32,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/cmp_32.v,1725540076,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/fix.v,,cmp_32,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/ALU.v,1725539912,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/CtrlUnit.v,,ALU,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/CtrlUnit.v,1727059878,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/HazardDetectionUnit.v,,CtrlUnit,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/HazardDetectionUnit.v,1727061085,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/ImmGen.v,,HazardDetectionUnit,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/ImmGen.v,1630067358,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/MUX2T1_32.v,,ImmGen,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_EX_MEM.v,1725539542,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_ID_EX.v,,REG_EX_MEM,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_ID_EX.v,1727012352,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_IF_ID.v,,REG_ID_EX,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_IF_ID.v,1727050782,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_MEM_WB.v,,REG_IF_ID,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_MEM_WB.v,1725539664,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/ROM_D.v,,REG_MEM_WB,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/RV32core.v,1727057360,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/Regs.v,,RV32core,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/Regs.v,1725539676,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/add_32.v,,Regs,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/RAM_B.v,1727063406,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/REG32.v,,RAM_B,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/ROM_D.v,1727063394,verilog,,E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/RV32core.v,,ROM_D,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/fix.v,1717850282,verilog,,E:/Arch/Lab1/Lab1.srcs/sim_1/imports/simulation_sources/core_sim.v,,debug_clk;divider;multiplier,,,../../../../Lab1.srcs/sources_1/imports/auxillary,,,,,
