
5. Printing statistics.

=== ACS ===

   Number of wires:                 20
   Number of wire bits:             64
   Number of public wires:          11
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add_8                          2
     $eq_2                           3
     $gt_8                           1
     $logic_not_2                    1
     $mux_1                          1
     $mux_8                          2
     $pmux_1                         2
     $reduce_or_2                    1
     $reduce_or_3                    1

=== bmc000 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          2
     $not_1                          2
     $xor_1                          2

=== bmc001 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          2
     $not_1                          2
     $xor_1                          2

=== bmc010 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          2
     $not_1                          2
     $xor_1                          2

=== bmc011 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          2
     $not_1                          2
     $xor_1                          2

=== bmc100 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          2
     $not_1                          2
     $xor_1                          2

=== bmc101 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          2
     $not_1                          2
     $xor_1                          2

=== bmc110 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          2
     $not_1                          2
     $xor_1                          2

=== bmc111 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and_1                          2
     $not_1                          2
     $xor_1                          2

=== decoder ===

   Number of wires:                128
   Number of wire bits:            623
   Number of public wires:          93
   Number of public wire bits:     388
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $add_10                         1
     $adff_8                        10
     $adffe_10                       1
     $and_8                          8
     $dff_1                          1
     $dff_10                         2
     $dff_8                          3
     $logic_and_1                    7
     $mux_8                         18
     $sdff_10                        1
     $sub_10                         1
     ACS                             8
     bmc000                          1
     bmc001                          1
     bmc010                          1
     bmc011                          1
     bmc100                          1
     bmc101                          1
     bmc110                          1
     bmc111                          1
     mem                             2
     mem_disp                        1
     tbu                             1

=== encoder ===

   Number of wires:                 30
   Number of wire bits:             56
   Number of public wires:           9
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $adff_3                         1
     $eq_3                           7
     $logic_not_3                    1
     $mux_2                          3
     $mux_3                          9
     $pmux_2                         1
     $pmux_3                         1
     $reduce_or_4                    2

=== mem ===

   Number of wires:                  9
   Number of wire bits:             62
   Number of public wires:           5
   Number of public wire bits:      28
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                  6
     $dff_8                          1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          1
     $mux_10                         1
     $mux_8                          1

=== mem_disp ===

   Number of wires:                  9
   Number of wire bits:             27
   Number of public wires:           5
   Number of public wire bits:      14
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          2
     $mux_10                         1

=== tbu ===

   Number of wires:                 85
   Number of wire bits:            155
   Number of public wires:          13
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $adff_3                         1
     $and_1                         16
     $dff_1                          3
     $dlatch_1                       1
     $eq_3                           7
     $logic_and_1                    1
     $logic_not_3                    1
     $mux_1                          2
     $mux_3                         10
     $not_1                         17
     $pmux_1                         1
     $pmux_3                        17
     $reduce_or_8                    2

=== viterbi_tx_rx ===

   Number of wires:                 14
   Number of wire bits:             23
   Number of public wires:          10
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add_4                          1
     $adff_1                         1
     $adff_2                         1
     $adff_4                         1
     $eq_4                           1
     $mux_2                          1
     $not_1                          1
     decoder                         1
     encoder                         1

=== design hierarchy ===

   viterbi_tx_rx                     1
     decoder                         1
       ACS                           8
       bmc000                        1
       bmc001                        1
       bmc010                        1
       bmc011                        1
       bmc100                        1
       bmc101                        1
       bmc110                        1
       bmc111                        1
       mem                           2
       mem_disp                      1
       tbu                           1
     encoder                         1

   Number of wires:                500
   Number of wire bits:           1600
   Number of public wires:         284
   Number of public wire bits:     983
   Number of memories:               3
   Number of memory bits:        17408
   Number of processes:              0
   Number of cells:                342
     $add_10                         1
     $add_4                          1
     $add_8                         16
     $adff_1                         1
     $adff_2                         1
     $adff_3                         2
     $adff_4                         1
     $adff_8                        10
     $adffe_10                       1
     $and_1                         32
     $and_8                          8
     $dff_1                          5
     $dff_10                         2
     $dff_8                          5
     $dlatch_1                       1
     $eq_2                          24
     $eq_3                          14
     $eq_4                           1
     $gt_8                           8
     $logic_and_1                    8
     $logic_not_2                    8
     $logic_not_3                    2
     $memrd                          3
     $memwr_v2                       3
     $mux_1                         14
     $mux_10                         3
     $mux_2                          4
     $mux_3                         19
     $mux_8                         36
     $not_1                         34
     $pmux_1                        17
     $pmux_2                         1
     $pmux_3                        18
     $reduce_or_2                    8
     $reduce_or_3                    8
     $reduce_or_4                    2
     $reduce_or_8                    2
     $sdff_10                        1
     $sub_10                         1
     $xor_1                         16

