

================================================================
== Vitis HLS Report for 'matrixadd_Pipeline_loop_2'
================================================================
* Date:           Sun Jun 23 03:44:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixadd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_2  |    49153|    49153|         8|          6|          1|  8192|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 6, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.97>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s_2 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:20]   --->   Operation 11 'alloca' 's_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42]   --->   Operation 12 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln42 = store i14 0, i14 %i_2" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42]   --->   Operation 14 'store' 'store_ln42' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln20 = store i32 0, i32 %s_2" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:20]   --->   Operation 15 'store' 'store_ln20' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body21"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i14 %i_2" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.05ns)   --->   "%icmp_ln42 = icmp_eq  i14 %i, i14 8192" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42]   --->   Operation 18 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.05ns)   --->   "%add_ln42 = add i14 %i, i14 1" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42]   --->   Operation 19 'add' 'add_ln42' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.body21.split, void %for.body36.preheader.exitStub" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42]   --->   Operation 20 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i14 %i" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42]   --->   Operation 21 'zext' 'zext_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%array_2_addr = getelementptr i32 %array_2, i64 0, i64 %zext_ln42" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:43]   --->   Operation 22 'getelementptr' 'array_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.29ns)   --->   "%array_2_load = load i13 %array_2_addr" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:43]   --->   Operation 23 'load' 'array_2_load' <Predicate = (!icmp_ln42)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln42 = store i14 %add_ln42, i14 %i_2" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42]   --->   Operation 24 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 25 [1/2] (1.29ns)   --->   "%array_2_load = load i13 %array_2_addr" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:43]   --->   Operation 25 'load' 'array_2_load' <Predicate = (!icmp_ln42)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %array_2_load, i32 23, i32 30" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44]   --->   Operation 26 'partselect' 'tmp_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %array_2_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44]   --->   Operation 27 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "%icmp_ln44 = icmp_ne  i8 %tmp_4, i8 255" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44]   --->   Operation 28 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.13ns)   --->   "%icmp_ln44_1 = icmp_eq  i23 %trunc_ln44, i23 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44]   --->   Operation 29 'icmp' 'icmp_ln44_1' <Predicate = (!icmp_ln42)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%s_2_load_1 = load i32 %s_2"   --->   Operation 47 'load' 's_2_load_1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %s_2_out, i32 %s_2_load_1"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%s_2_load = load i32 %s_2" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:45]   --->   Operation 30 'load' 's_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%temp = bitcast i32 %array_2_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:43]   --->   Operation 31 'bitcast' 'temp' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.91ns)   --->   "%tmp_5 = fcmp_oeq  i32 %temp, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44]   --->   Operation 32 'fcmp' 'tmp_5' <Predicate = (!icmp_ln42)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [5/5] (3.57ns)   --->   "%s_2_1 = fadd i32 %s_2_load, i32 %temp" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:45]   --->   Operation 33 'fadd' 's_2_1' <Predicate = (!icmp_ln42)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 34 [1/2] (1.91ns)   --->   "%tmp_5 = fcmp_oeq  i32 %temp, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44]   --->   Operation 34 'fcmp' 'tmp_5' <Predicate = (!icmp_ln42)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [4/5] (3.57ns)   --->   "%s_2_1 = fadd i32 %s_2_load, i32 %temp" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:45]   --->   Operation 35 'fadd' 's_2_1' <Predicate = (!icmp_ln42)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.57>
ST_5 : Operation 36 [3/5] (3.57ns)   --->   "%s_2_1 = fadd i32 %s_2_load, i32 %temp" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:45]   --->   Operation 36 'fadd' 's_2_1' <Predicate = (!icmp_ln42)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.57>
ST_6 : Operation 37 [2/5] (3.57ns)   --->   "%s_2_1 = fadd i32 %s_2_load, i32 %temp" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:45]   --->   Operation 37 'fadd' 's_2_1' <Predicate = (!icmp_ln42)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 38 [1/5] (3.57ns)   --->   "%s_2_1 = fadd i32 %s_2_load, i32 %temp" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:45]   --->   Operation 38 'fadd' 's_2_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.74>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:20]   --->   Operation 39 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:20]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42]   --->   Operation 41 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node s_2_2)   --->   "%or_ln44 = or i1 %icmp_ln44_1, i1 %icmp_ln44" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44]   --->   Operation 42 'or' 'or_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node s_2_2)   --->   "%and_ln44 = and i1 %or_ln44, i1 %tmp_5" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44]   --->   Operation 43 'and' 'and_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (0.28ns) (out node of the LUT)   --->   "%s_2_2 = select i1 %and_ln44, i32 %s_2_load, i32 %s_2_1" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44]   --->   Operation 44 'select' 's_2_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln20 = store i32 %s_2_2, i32 %s_2" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:20]   --->   Operation 45 'store' 'store_ln20' <Predicate = true> <Delay = 0.46>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body21" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42]   --->   Operation 46 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.978ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln42', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42) of constant 0 on local variable 'i', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42 [6]  (0.460 ns)
	'load' operation 14 bit ('i', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42) on local variable 'i', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42 [10]  (0.000 ns)
	'add' operation 14 bit ('add_ln42', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42) [12]  (1.058 ns)
	'store' operation 0 bit ('store_ln42', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42) of variable 'add_ln42', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42 on local variable 'i', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:42 [32]  (0.460 ns)

 <State 2>: 2.427ns
The critical path consists of the following:
	'load' operation 32 bit ('array_2_load', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:43) on array 'array_2' [21]  (1.297 ns)
	'icmp' operation 1 bit ('icmp_ln44_1', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44) [26]  (1.130 ns)

 <State 3>: 3.579ns
The critical path consists of the following:
	'load' operation 32 bit ('s_2_load', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:45) on local variable 's_2', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:20 [15]  (0.000 ns)
	'fadd' operation 32 bit ('s_2', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:45) [30]  (3.579 ns)

 <State 4>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s_2', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:45) [30]  (3.579 ns)

 <State 5>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s_2', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:45) [30]  (3.579 ns)

 <State 6>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s_2', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:45) [30]  (3.579 ns)

 <State 7>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s_2', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:45) [30]  (3.579 ns)

 <State 8>: 0.746ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln44', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44) [27]  (0.000 ns)
	'and' operation 1 bit ('and_ln44', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44) [29]  (0.000 ns)
	'select' operation 32 bit ('s_2', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44) [31]  (0.286 ns)
	'store' operation 0 bit ('store_ln20', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:20) of variable 's_2', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:44 on local variable 's_2', HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:20 [33]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
