<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="1930">Physical Coding Sublayer</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>Physical Coding Sublayer</h1>
<hr/>

<p>The <strong>Physical Coding Sublayer</strong> (PCS) is a networking protocol sublayer in the <a href="Fast_Ethernet" title="wikilink">Fast Ethernet</a>, <a href="gigabit_Ethernet" title="wikilink">gigabit Ethernet</a>, and <a href="10_Gigabit_Ethernet" title="wikilink">10 Gigabit Ethernet</a> standards. It resides at the top of the <a href="physical_layer" title="wikilink">physical layer</a> (PHY), and provides an interface between the Physical Medium Attachment (PMA) sublayer and the <a href="Media_Independent_Interface" title="wikilink">Media Independent Interface</a> (MII). It is responsible for data encoding/decoding, scrambling/descrambling, alignment marker insertion/removal, block and symbol redistribution, and lane block synchronization and deskew.<a class="footnoteRef" href="#fn1" id="fnref1"><sup>1</sup></a></p>
<h2 id="description">Description</h2>

<p>The Ethernet PCS sublayer is at the top of the Ethernet <a href="physical_layer" title="wikilink">physical layer</a> (PHY). The hierarchy is as follows:</p>
<ul>
<li><a href="Data_Link_Layer" title="wikilink">Data Link Layer</a> (Layer 2)
<ul>
<li>LLC (<a href="Logical_Link_Control" title="wikilink">Logical Link Control</a> Sublayer)</li>
<li>MAC (<a href="Media_Access_Control" title="wikilink">Media Access Control</a> Sublayer)
<ul>
<li>RS (Reconciliation Sublayer) - This sublayer processes PHY Local/Remote Fault messages and handles DDR conversion</li>
</ul></li>
</ul></li>
<li><a href="physical_layer" title="wikilink"> PHY Layer</a> (Layer 1)
<ul>
<li>PCS (Physical Coding Sublayer) - This sublayer determines when a functional link has been established, provides rate difference compensation, and performs coding such as <a href="64b/66b_encoding" title="wikilink">64b/66b encoding</a> and 

<math display="inline" id="Physical_Coding_Sublayer:0">
 <semantics>
  <mrow>
   <msup>
    <mi>x</mi>
    <mn>58</mn>
   </msup>
   <mo>+</mo>
   <msup>
    <mi>x</mi>
    <mn>39</mn>
   </msup>
   <mo>+</mo>
   <mn>1</mn>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <plus></plus>
    <apply>
     <csymbol cd="ambiguous">superscript</csymbol>
     <ci>x</ci>
     <cn type="integer">58</cn>
    </apply>
    <apply>
     <csymbol cd="ambiguous">superscript</csymbol>
     <ci>x</ci>
     <cn type="integer">39</cn>
    </apply>
    <cn type="integer">1</cn>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   x^{58}+x^{39}+1
  </annotation>
 </semantics>
</math>

 scrambling/descrambling</li>
<li>PMA (Physical Medium Attachment Sublayer) - This sublayer performs PMA framing, octet synchronization/detection, and 

<math display="inline" id="Physical_Coding_Sublayer:1">
 <semantics>
  <mrow>
   <msup>
    <mi>x</mi>
    <mn>7</mn>
   </msup>
   <mo>+</mo>
   <msup>
    <mi>x</mi>
    <mn>6</mn>
   </msup>
   <mo>+</mo>
   <mn>1</mn>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <plus></plus>
    <apply>
     <csymbol cd="ambiguous">superscript</csymbol>
     <ci>x</ci>
     <cn type="integer">7</cn>
    </apply>
    <apply>
     <csymbol cd="ambiguous">superscript</csymbol>
     <ci>x</ci>
     <cn type="integer">6</cn>
    </apply>
    <cn type="integer">1</cn>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   x^{7}+x^{6}+1
  </annotation>
 </semantics>
</math>

 scrambling/descrambling</li>
<li>PMD (<a href="Physical_Medium_Dependent" title="wikilink">Physical Medium Dependent</a> Sublayer) - This sublayer consists of a transceiver for the physical medium</li>
</ul></li>
</ul>
<h2 id="physical-coding-sublayer-pcs-specifications">Physical Coding Sublayer (PCS) specifications</h2>
<h3 id="gigabit-ethernet">Gigabit Ethernet</h3>
<ul>
<li>1000BASE-X for fiber and 150 Ω balanced copper (twinaxial) uses <a href="8b/10b_encoding" title="wikilink">8b/10b encoding</a> with a <a href="symbol_rate" title="wikilink">symbol rate</a> of 1.25 GBd.<a class="footnoteRef" href="#fn2" id="fnref2"><sup>2</sup></a></li>
<li>1000BASE-T for twisted pair copper splits the data into four lanes and uses four-dimensional, five-level (quinary) <a href="Trellis_modulation" title="wikilink">Trellis modulation</a> with <a href="pulse_amplitude_modulation" title="wikilink">PAM-5</a> and a symbol rate of 125 MBd.<a class="footnoteRef" href="#fn3" id="fnref3"><sup>3</sup></a></li>
</ul>
<h3 id="gigabit-ethernet-1">10 Gigabit Ethernet</h3>
<ul>
<li>10GBASE-R (LAN) is the serial encoded PCS using <a href="64b/66b_encoding" title="wikilink">64b/66b encoding</a> that allows for Ethernet framing at a rate of 10.3125 Gbit/s. This rate does not match the rate 9.953 Gbit/s used in <a class="uri" href="SONET" title="wikilink">SONET</a> and SDH and is not supported over a WAN based on SONET or SDH.</li>
<li>10GBASE-X (LAN) uses similar coding methods as 10GBASE-R but is only used in the definition of 10GBASE-LX4. This is mainly because LX4 operates on both single and multimode fibers, giving it a unique set of specifications as defined in its <a href="Physical_Media_Dependent" title="wikilink">PMD</a>.</li>
<li>10GBASE-W (WAN) defines WAN encoding for 10GbE, it encodes the frames so that they are compatible with SONET STS-192c data rates and SDH VC-4-64 transmission standards allowing for 10 Gbit/s transmission across a WAN. It does this by wrapping the 64/66b payload into a SONET frame, making the effective rate 9.95 Gbit/s.</li>
</ul>
<h3 id="gigabit-ethernet-2">40/100 Gigabit Ethernet</h3>
<ul>
<li>40GBASE-R and 100GBASE-R use 64b/66b encoding over multiple lanes of 10.3125 GBd or 25.78125 GBd each. These lanes – four for 40 Gbit/s, four or ten for 100 Gbit/s per direction – are either transmitted separately over short distance or together with coarse <a href="wavelength_division_multiplexing" title="wikilink">wavelength division multiplexing</a> on long distance fiber (-LR).<a class="footnoteRef" href="#fn4" id="fnref4"><sup>4</sup></a></li>
</ul>
<h3 id="lattice-semiconductor-multi-protocol">Lattice Semiconductor multi-protocol</h3>

<p>"PCS logic can be configured to support numerous industry-standard, high-speed serial data transfer protocols."<a class="footnoteRef" href="#fn5" id="fnref5"><sup>5</sup></a></p>
<h2 id="references">References</h2>
<ul>
<li></li>
</ul>
<h2 id="external-links">External links</h2>
<ul>
<li><a href="http://grouper.ieee.org/groups/802/3/ae/public/mar00/figueira_1_0300.pdf">IEEE 802.3 Meeting</a></li>
<li><a href="http://www.xilinx.com/systemio/1gbsx_phy/basics.htm">Ethernet 1000BASE-X PCS/PMA Technology Basics</a></li>
</ul>

<p>"</p>

<p><a href="Category:Networking_standards" title="wikilink">Category:Networking standards</a></p>
<section class="footnotes">
<hr/>
<ol>
<li id="fn1"><a href="#fnref1">↩</a></li>
<li id="fn2">IEEE 802.3-2012 Clause 36<a href="#fnref2">↩</a></li>
<li id="fn3">IEEE 802.3-2012 Clause 40<a href="#fnref3">↩</a></li>
<li id="fn4">IEEE 802.3 Clauses 82-89<a href="#fnref4">↩</a></li>
<li id="fn5"><a href="#fnref5">↩</a></li>
</ol>
</section>
</body>
</html>
