// Seed: 1393630801
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    module_0,
    id_13,
    id_14,
    id_15
);
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_17;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output tri1 id_2
    , id_21,
    input wire id_3,
    output logic id_4
    , id_22,
    input supply0 id_5,
    input logic id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input wand id_12,
    output wor id_13,
    output tri0 id_14,
    output wire id_15,
    output supply0 id_16,
    output wand id_17,
    input supply1 id_18,
    input tri1 id_19
);
  initial id_4 = #id_23 id_6;
  module_0 modCall_1 (
      id_21,
      id_22,
      id_21,
      id_21,
      id_21,
      id_22,
      id_22,
      id_21,
      id_21,
      id_21,
      id_21,
      id_22,
      id_22,
      id_21,
      id_21,
      id_22
  );
endmodule
