
*** Running vivado
    with args -log MCU_mem_dist_mem_gen_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MCU_mem_dist_mem_gen_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MCU_mem_dist_mem_gen_0_1.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP MCU_mem_dist_mem_gen_0_1, cache-ID = 023269eae2d09d8c.
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 00:44:49 2019...
