
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007343                       # Number of seconds simulated
sim_ticks                                  7343251500                       # Number of ticks simulated
final_tick                                 7343251500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 183489                       # Simulator instruction rate (inst/s)
host_op_rate                                   183604                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42105837                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652832                       # Number of bytes of host memory used
host_seconds                                   174.40                       # Real time elapsed on the host
sim_insts                                    32000522                       # Number of instructions simulated
sim_ops                                      32020559                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           33024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          409728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             442752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6918                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            4497190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           55796536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60293727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       4497190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4497190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           4497190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          55796536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             60293727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 442752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  442752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7343212000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6918                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.861071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.836840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.777424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           82      5.93%      5.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          963     69.68%     75.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           32      2.32%     77.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      0.87%     78.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      0.94%     79.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      0.94%     80.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.58%     81.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.72%     81.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          249     18.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1382                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     45414250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               175126750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34590000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6564.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25314.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        60.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5533                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1061464.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5670000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3093750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28688400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            479572080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2128047120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           2538908250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             5183979600                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            706.005150                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   4210991000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     245180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2886536500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4777920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2607000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25186200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            479572080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2128295070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           2538690750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             5179129020                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            705.344550                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   4210675250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     245180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2886852250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2204879                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2202821                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17676                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2202936                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2199799                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.857599                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     780                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   18                       # Number of system calls
system.cpu.numCycles                         14686504                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4389264                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       32879043                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2204879                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2200579                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      10237063                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   35481                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                   4371277                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7592                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           14644068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.246785                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.172643                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9025718     61.63%     61.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   360110      2.46%     64.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   366440      2.50%     66.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   405974      2.77%     69.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   443519      3.03%     72.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   357187      2.44%     74.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   359972      2.46%     77.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1729861     11.81%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1595287     10.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14644068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.150130                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.238725                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1329657                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9187156                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1198751                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2911049                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  17455                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  864                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   298                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               32339956                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1035                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  17455                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2308713                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1087139                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7814                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3110615                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8112332                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               32230827                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                5106703                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3103775                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 254092                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            42708882                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             158962079                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         53619203                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              42441959                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   266923                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                127                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            130                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14588323                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              8509805                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              120232                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             33587                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              710                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   32156363                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 261                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  49502886                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             31961                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          136065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       457205                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             83                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      14644068                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.380405                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.173397                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1515079     10.35%     10.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2197503     15.01%     25.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2067002     14.11%     39.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1550947     10.59%     50.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2186568     14.93%     64.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2396559     16.37%     81.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1625582     11.10%     92.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              802645      5.48%     97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              302183      2.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14644068                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      27      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  30209      0.76%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3949583     99.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   187      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17165428     34.68%     34.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6324629     12.78%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25893526     52.31%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              119300      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               49502886                       # Type of FU issued
system.cpu.iq.rate                           3.370638                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3980006                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.080399                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          117661746                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          32292735                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     32056813                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  61                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               53482859                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      33                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              226                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        52132                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1491                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          122                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked      17459200                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  17455                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  161241                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 85648                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            32156631                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             17473                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               8509805                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               120232                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                118                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  22456                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 48367                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16886                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          576                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                17462                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              49480559                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25882277                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             22327                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                     26001436                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2150810                       # Number of branches executed
system.cpu.iew.exec_stores                     119159                       # Number of stores executed
system.cpu.iew.exec_rate                     3.369118                       # Inst execution rate
system.cpu.iew.wb_sent                       32057574                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      32056841                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  24710687                       # num instructions producing a value
system.cpu.iew.wb_consumers                  33926297                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.182741                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.728364                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          136151                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             178                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17391                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14617509                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.190562                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.844236                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5839687     39.95%     39.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3244167     22.19%     62.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1382557      9.46%     71.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       816229      5.58%     77.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       121854      0.83%     78.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       558503      3.82%     81.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       387014      2.65%     84.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       179408      1.23%     85.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2088090     14.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14617509                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             32000522                       # Number of instructions committed
system.cpu.commit.committedOps               32020559                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        8576414                       # Number of memory references committed
system.cpu.commit.loads                       8457673                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                    2149860                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  29871177                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  274                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         17119895     53.47%     53.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         6324247     19.75%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8457673     26.41%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         118741      0.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          32020559                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2088090                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     44685907                       # The number of ROB reads
system.cpu.rob.rob_writes                    64339990                       # The number of ROB writes
system.cpu.timesIdled                             412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           42436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    32000522                       # Number of Instructions Simulated
system.cpu.committedOps                      32020559                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.458946                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.458946                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.178907                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.178907                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 74146730                       # number of integer regfile reads
system.cpu.int_regfile_writes                29735401                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 173819505                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12744762                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8579980                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements           2141193                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1018.334342                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4389103                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2142217                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.048860                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          71827250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1018.334342                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.994467                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994467                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19308269                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19308269                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      4370134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4370134                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        18864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          18864                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       4388998                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4388998                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      4389003                       # number of overall hits
system.cpu.dcache.overall_hits::total         4389003                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4094154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4094154                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        99764                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        99764                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      4193918                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4193918                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4193919                       # number of overall misses
system.cpu.dcache.overall_misses::total       4193919                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  48483301970                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48483301970                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5415780398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5415780398                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       198000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       198000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  53899082368                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53899082368                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  53899082368                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53899082368                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      8464288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8464288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       118628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       118628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      8582916                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8582916                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      8582922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8582922                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.483697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.483697                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.840982                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.840982                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.488636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.488636                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.488635                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.488635                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11842.080676                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11842.080676                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54285.918748                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54285.918748                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        49500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12851.725372                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12851.725372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12851.722307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12851.722307                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10067929                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1983211                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.076580                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2138537                       # number of writebacks
system.cpu.dcache.writebacks::total           2138537                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1972564                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1972564                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        79142                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        79142                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2051706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2051706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2051706                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2051706                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2121590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2121590                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20622                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20622                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2142212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2142212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2142213                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2142213                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  25887319266                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25887319266                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    665152291                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    665152291                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       191000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  26552471557                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26552471557                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  26552547807                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26552547807                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.250652                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.250652                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.173838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.173838                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.249590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.249590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.249590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.249590                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12201.848268                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12201.848268                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32254.499612                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32254.499612                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        76250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        47750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        47750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12394.885080                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12394.885080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12394.914888                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12394.914888                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               217                       # number of replacements
system.cpu.icache.tags.tagsinuse           333.897269                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4370502                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               596                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7333.057047                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   333.897269                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.652143                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.652143                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8743150                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8743150                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      4370502                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370502                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       4370502                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370502                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      4370502                       # number of overall hits
system.cpu.icache.overall_hits::total         4370502                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          775                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           775                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          775                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            775                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          775                       # number of overall misses
system.cpu.icache.overall_misses::total           775                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53178500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53178500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53178500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53178500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53178500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53178500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      4371277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4371277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      4371277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4371277                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      4371277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4371277                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000177                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000177                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000177                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000177                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000177                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000177                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68617.419355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68617.419355                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68617.419355                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68617.419355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68617.419355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68617.419355                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          177                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          598                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          598                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          598                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          598                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          598                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          598                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     42152500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42152500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     42152500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42152500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     42152500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42152500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000137                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000137                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000137                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000137                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70489.130435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70489.130435                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70489.130435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70489.130435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70489.130435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70489.130435                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5676.762955                       # Cycle average of tags in use
system.l2.tags.total_refs                     4253707                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6897                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    616.747426                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5119.047103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        444.358891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        113.356961                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.156221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.003459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.173241                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6897                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6529                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.210480                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34278336                       # Number of tag accesses
system.l2.tags.data_accesses                 34278336                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   82                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              2121448                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2121530                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2138537                       # number of Writeback hits
system.l2.Writeback_hits::total               2138537                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              14351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14351                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    82                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2135799                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2135881                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   82                       # number of overall hits
system.l2.overall_hits::cpu.data              2135799                       # number of overall hits
system.l2.overall_hits::total                 2135881                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                516                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                146                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   662                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             6272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6272                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 516                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6418                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6934                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                516                       # number of overall misses
system.l2.overall_misses::cpu.data               6418                       # number of overall misses
system.l2.overall_misses::total                  6934                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     40703000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     12059000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        52762000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    470111750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     470111750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      40703000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     482170750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        522873750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     40703000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    482170750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       522873750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              598                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2121594                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2122192                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2138537                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2138537                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20623                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               598                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2142217                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2142815                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              598                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2142217                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2142815                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.862876                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.000069                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000312                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.304126                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.304126                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.862876                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.002996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003236                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.862876                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.002996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003236                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 78881.782946                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 82595.890411                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79700.906344                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 74954.041773                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74954.041773                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78881.782946                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75127.882518                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75407.232478                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78881.782946                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75127.882518                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75407.232478                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu.data              16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 16                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst           516                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              646                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6272                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           6402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6918                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          6402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6918                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     34269500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      9369250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43638750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    391787750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    391787750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     34269500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    401157000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    435426500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     34269500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    401157000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    435426500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.862876                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.000061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000304                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.304126                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304126                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.862876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.002988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003228                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.862876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.002988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003228                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 66413.759690                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 72071.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67552.244582                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 62466.159120                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62466.159120                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66413.759690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 62661.199625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62941.095692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66413.759690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 62661.199625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62941.095692                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 646                       # Transaction distribution
system.membus.trans_dist::ReadResp                645                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6272                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       442688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  442688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              6918                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6918    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6918                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7674000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36616500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2122192                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2122190                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2138537                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20623                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6422971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6424165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    273968256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              274006400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4281352                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4281352    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4281352                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4279213000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             58.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            993500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3214473734                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            43.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
