Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Tue Apr 22 11:24:26 2025
| Host             : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command          : report_power -file MCU_power_routed.rpt -pb MCU_power_summary_routed.pb -rpx MCU_power_routed.rpx
| Design           : MCU
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 31.265 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 30.778                           |
| Device Static (W)        | 0.487                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     7.900 |     2118 |       --- |             --- |
|   LUT as Logic           |     7.171 |     1092 |     20800 |            5.25 |
|   LUT as Distributed RAM |     0.396 |       48 |      9600 |            0.50 |
|   CARRY4                 |     0.202 |       50 |      8150 |            0.61 |
|   Register               |     0.124 |      705 |     41600 |            1.69 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |    <0.001 |        1 |     32600 |           <0.01 |
|   Others                 |     0.000 |       20 |       --- |             --- |
| Signals                  |     8.949 |     1792 |       --- |             --- |
| Block RAM                |    <0.001 |        1 |        50 |            2.00 |
| I/O                      |    13.929 |       34 |       106 |           32.08 |
| Static Power             |     0.487 |          |           |                 |
| Total                    |    31.265 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    17.226 |      16.885 |      0.341 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.562 |       0.509 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     3.933 |       3.932 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| MCU                         |    30.778 |
|   U_APB_Master              |     0.258 |
|   U_Core                    |    16.413 |
|     U_ControlUnit           |     4.959 |
|     U_DataPath              |    11.454 |
|       U_ALU                 |     0.528 |
|       U_DecReg_ImmExtend    |     1.028 |
|       U_DecReg_RFRD1        |     5.761 |
|       U_DecReg_RFRD2        |     0.559 |
|       U_ExeReg_ALU          |     0.169 |
|       U_ExeReg_PCSrcMux     |     0.086 |
|       U_ExeReg_RFRD2        |     0.113 |
|       U_MemAccReg_dataRData |     0.046 |
|       U_PC                  |     1.848 |
|       U_PC_4_Adder          |     0.158 |
|       U_PC_Imm_Adder        |     0.488 |
|       U_RegFile             |     0.669 |
|   U_GPIB                    |     0.026 |
|     U_APB_Intf              |     0.026 |
|   U_GPOA                    |     0.016 |
|     U_APB_Intf              |     0.016 |
|   u_GPIO_C                  |     0.007 |
|     APB_SlaveIntf_GPIO      |     0.007 |
|   u_GPIO_D                  |     0.008 |
|     APB_SlaveIntf_GPIO      |     0.008 |
+-----------------------------+-----------+


