Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Tue Nov 12 14:16:42 2024


Cell Usage:
GTP_APM_E1                   84 uses
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    8 uses
GTP_DFF                    4912 uses
GTP_DFF_C                  4115 uses
GTP_DFF_CE                 3081 uses
GTP_DFF_E                   218 uses
GTP_DFF_P                   125 uses
GTP_DFF_PE                   65 uses
GTP_DFF_R                   441 uses
GTP_DFF_RE                  133 uses
GTP_DFF_S                     7 uses
GTP_DFF_SE                   24 uses
GTP_DLL                       1 use
GTP_DRM18K                   65 uses
GTP_DRM9K                    14 uses
GTP_GRS                       1 use
GTP_HSST_E2                   1 use
GTP_INV                      44 uses
GTP_IOCLKBUF                  3 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  32 uses
GTP_ISERDES                  32 uses
GTP_LUT1                     95 uses
GTP_LUT2                    839 uses
GTP_LUT3                   2785 uses
GTP_LUT4                   1606 uses
GTP_LUT5                   2621 uses
GTP_LUT5CARRY              4897 uses
GTP_LUT5M                   721 uses
GTP_MUX2LUT6                 83 uses
GTP_OSERDES                  65 uses
GTP_PLL_E3                    4 uses
GTP_RAM16X1DP               558 uses
GTP_RAM32X1DP               129 uses
GTP_ROM32X1                   2 uses
GTP_ROM64X1                  28 uses

I/O ports: 152
GTP_INBUF                  38 uses
GTP_IOBUF                  33 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 46 uses
GTP_OUTBUFT                30 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 14309 of 42800 (33.43%)
	LUTs as dram: 687 of 17000 (4.04%)
	LUTs as logic: 13622
Total Registers: 13121 of 64200 (20.44%)
Total Latches: 0

DRM18K:
Total DRM18K = 72.0 of 134 (53.73%)

APMs:
Total APMs = 84.00 of 84 (100.00%)

Total I/O ports = 157 of 296 (53.04%)


Overview of Control Sets:

Number of unique control sets : 371

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 6        | 3                 3
  [2, 4)      | 29       | 8                 21
  [4, 6)      | 38       | 16                22
  [6, 8)      | 35       | 3                 32
  [8, 10)     | 80       | 34                46
  [10, 12)    | 22       | 13                9
  [12, 14)    | 35       | 1                 34
  [14, 16)    | 20       | 1                 19
  [16, Inf)   | 106      | 13                93
--------------------------------------------------------------
  The maximum fanout: 4587
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4912
  NO              NO                YES                4240
  NO              YES               NO                 448
  YES             NO                NO                 218
  YES             NO                YES                3146
  YES             YES               NO                 157
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT       | FF        | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                                            | 14309     | 13121     | 687                 | 84      | 72      | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 1        | 157     | 1           | 0           | 3            | 0        | 4897          | 83           | 0            | 0            | 0       | 0        | 4       | 0        | 0          | 0             | 1         | 0        | 2        
| + I_ips_ddr_top                                                | 3904      | 3988      | 73                  | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 631           | 29           | 0            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 2348      | 2353      | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 482           | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 326       | 236       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23        | 23        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 136       | 92        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9         | 9         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 44        | 38        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 109       | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 5         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 308       | 607       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11        | 12        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 96        | 60        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 76        | 60        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 45        | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1526      | 1371      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 372           | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 479       | 308       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 110           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 159       | 69        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 109       | 34        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 50        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 104       | 76        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 46        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 161       | 84        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 77            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 345       | 262       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 107       | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 111       | 59        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 333       | 262       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 105       | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 101       | 59        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 333       | 262       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 105       | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 101       | 59        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0         | 3         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 4         | 260       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 5         | 7         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1554      | 1633      | 73                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 149           | 21           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0         | 43        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0         | 1         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 158       | 139       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 106       | 72        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 17        | 8         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 52        | 67        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 814       | 578       | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 5            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 538       | 388       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 5            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 8         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 10        | 7         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 24        | 18        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 27        | 8         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 15        | 12        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 19        | 7         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 10        | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 222       | 141       | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 77        | 15        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0         | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 77        | 15        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0         | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 54        | 49        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 74        | 83        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_rdatapath                                           | 37        | 18        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_prefetch_fifo                                     | 36        | 18        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                               | 32        | 16        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 32        | 16        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 1         | 0         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 31        | 16        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 183       | 296       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 72        | 51        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 25        | 94        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 288       | 475       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27        | 14        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27        | 14        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2         | 0         | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24        | 14        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 260       | 456       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + ad9280_sample_m0                                             | 61        | 46        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + adda_pll_m0                                                  | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + color_bar_m0                                                 | 45        | 31        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + color_bar_m1                                                 | 42        | 31        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + da_rom_m0                                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_rom_da_rom                                          | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_da_rom                                      | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + fft_display_m0                                               | 60        | 52        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fft_buffer                                                 | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_dpram1024x8                                | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 36        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m1                                          | 349       | 330       | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 194           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 88        | 84        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 78        | 77        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 91        | 86        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 91        | 86        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 91        | 86        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 92        | 83        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 92        | 83        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 92        | 83        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m2                                          | 347       | 322       | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 194           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 86        | 80        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 78        | 73        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 91        | 86        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 91        | 86        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 91        | 86        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 92        | 83        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 92        | 83        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 92        | 83        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m3                                          | 352       | 322       | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 194           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 89        | 80        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 79        | 73        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 92        | 86        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 92        | 86        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 92        | 86        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 92        | 83        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 92        | 83        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 92        | 83        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_m4                                          | 278       | 222       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 160           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 88        | 65        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 56            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 77        | 56        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 21        | 18        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 21        | 18        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 21        | 18        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 92        | 83        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 92        | 83        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 92        | 83        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + grid_display_m0                                              | 45        | 36        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 30        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_write_req_gen_m1                                        | 4         | 7         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_write_req_gen_m2                                        | 1         | 1         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_write_req_gen_m3                                        | 1         | 1         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_write_req_gen_m4                                        | 1         | 1         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + mem_read_arbi_m0                                             | 834       | 54        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + mem_write_arbi_m0                                            | 582       | 58        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl_inst1                                             | 301       | 271       | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri                                                    | 88        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl_inst                                            | 102       | 144       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl_inst                                            | 89        | 63        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + the_instance_name                                            | 490       | 316       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 226           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_GTP_HSST_WRAPPER                                         | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_IPML_HSST_RST                                            | 490       | 316       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 226           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_lane_powerup                         | 20        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_pll                              | 83        | 60        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_deb                                          | 30        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_sync                                         | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_lock_wtchdg                                       | 24        | 21        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll0_rstn_sync                                         | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + pll_rst_fsm_0                                          | 29        | 20        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_rx                               | 332       | 213       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 154           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE2_ENABLE.rxlane_fsm2                             | 115       | 71        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + RXLANE3_ENABLE.rxlane_fsm3                             | 115       | 70        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_deb                           | 30        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].cdr_align_sync                          | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_deb                              | 21        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].sigdet_sync                             | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[2].word_align_sync                         | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_deb                           | 30        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].cdr_align_sync                          | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_deb                              | 21        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].sigdet_sync                             | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + SYNC_RXLANE[3].word_align_sync                         | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + AUTO_MODE.ipml_hsst_rst_tx                               | 55        | 28        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + TXLANE3_ENABLE.txlane_rst_fsm3                         | 55        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_aq_axi_master                                              | 202       | 151       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 137           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_fft_wrapper                                                | 3439      | 4695      | 614                 | 74      | 6.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1002          | 54           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_output_ctrl                                              | 3         | 1         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + use_pipeline.u_pipeline_core                               | 3418      | 4670      | 614                 | 74      | 6.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 992           | 54           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[0].u_r22_dif_group                    | 631       | 862       | 71                  | 12      | 2.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 250           | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                       | 118       | 225       | 11                  | 4       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                     | 118       | 225       | 11                  | 4       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                         | 15        | 15        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_drm_sreg                               | 15        | 15        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram                                   | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_drm_sdpram_9k                              | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_drm_sdpram_9k                            | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                    | 0         | 34        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                   | 0         | 36        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                 | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 14        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 14        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 14        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                     | 0         | 0         | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                     | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 34        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                   | 0         | 36        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                 | 66        | 45        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle    | 336       | 424       | 49                  | 4       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 169           | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                          | 93        | 159       | 36                  | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t3.u_comp_mult_t3                                  | 93        | 159       | 36                  | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                      | 1         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                      | 1         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                      | 0         | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                      | 36        | 36        | 36                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 36        | 36        | 36                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 36        | 36        | 36                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 36        | 36        | 36                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                     | 108       | 188       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 68            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                         | 54        | 94        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 34        | 39        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 34        | 39        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                         | 54        | 94        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 34        | 39        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 34        | 39        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                   | 14        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 14        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 14        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                        | 102       | 56        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 37            | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                          | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_sin_drm_rom                            | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                              | 111       | 168       | 11                  | 4       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                     | 111       | 168       | 11                  | 4       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                         | 17        | 17        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_drm_sreg                               | 17        | 17        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram                                   | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_drm_sdpram_9k                              | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_drm_sdpram_9k                            | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                   | 0         | 34        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                 | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                     | 0         | 0         | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                     | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 16        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                   | 0         | 34        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[1].u_r22_dif_group                    | 791       | 1052      | 119                 | 22      | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 236           | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                       | 249       | 288       | 95                  | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                     | 249       | 288       | 95                  | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                         | 137       | 48        | 84                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 137       | 48        | 84                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 137       | 48        | 84                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 137       | 48        | 84                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 126       | 42        | 84                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                    | 0         | 40        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                   | 0         | 42        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                 | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                     | 0         | 0         | 0                   | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                     | 0         | 0         | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                | 0         | 0         | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 40        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                   | 0         | 42        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                 | 78        | 51        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle    | 343       | 470       | 13                  | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 158           | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                          | 46        | 154       | 0                   | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t4.u_comp_mult_t4                                  | 46        | 154       | 0                   | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                      | 1         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_2                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                      | 1         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_2                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                      | 0         | 42        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                      | 0         | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                     | 116       | 204       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                         | 58        | 102       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 36        | 43        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 36        | 43        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                         | 58        | 102       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 36        | 43        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 36        | 43        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                   | 12        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 12        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 12        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                        | 154       | 93        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 18        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                          | 58        | 30        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_sin_distram_rom                    | 58        | 30        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                              | 121       | 243       | 11                  | 8       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                     | 121       | 243       | 11                  | 8       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                         | 13        | 13        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_drm_sreg                               | 13        | 13        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram                                   | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_drm_sdpram_9k                              | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_drm_sdpram_9k                            | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                    | 0         | 38        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                   | 0         | 40        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                 | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                     | 0         | 0         | 0                   | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                     | 0         | 0         | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                | 0         | 0         | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 38        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                   | 0         | 40        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[2].u_r22_dif_group                    | 775       | 1052      | 168                 | 18      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 214           | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                       | 207       | 210       | 100                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                    | 207       | 210       | 100                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                      | 1         | 0         | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                         | 1         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 1         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                      | 45        | 45        | 45                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 45        | 45        | 45                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 45        | 45        | 45                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 45        | 45        | 45                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 45        | 45        | 45                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                      | 44        | 44        | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 44        | 44        | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 44        | 44        | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 44        | 44        | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 44        | 44        | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                 | 86        | 55        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle    | 313       | 488       | 13                  | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 154           | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                          | 50        | 162       | 0                   | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t4.u_comp_mult_t4                                  | 50        | 162       | 0                   | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                      | 1         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_2                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                      | 1         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_2                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                      | 0         | 46        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                      | 0         | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                     | 128       | 224       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                         | 62        | 110       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 38        | 47        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 38        | 47        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                         | 66        | 114       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 5         | 5         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 5         | 5         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 5         | 5         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 38        | 47        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 38        | 47        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                   | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                        | 117       | 85        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 14        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                          | 30        | 30        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_sin_distram_rom                    | 30        | 30        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                              | 169       | 299       | 55                  | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_parallel_as.u_r22bf_as_paral                     | 169       | 299       | 55                  | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + inst_shift_ram.u_shift_ram                         | 53        | 49        | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 53        | 49        | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 53        | 49        | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 53        | 49        | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 44        | 44        | 44                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                                    | 0         | 42        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_output_sreg                                   | 0         | 44        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_index_input_sreg                                 | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                                     | 0         | 0         | 0                   | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                                     | 0         | 0         | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                                | 0         | 0         | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                                       | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                                       | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 42        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_output_sreg                                   | 0         | 44        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[3].u_r22_dif_group                    | 821       | 978       | 225                 | 14      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 224           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                       | 225       | 226       | 108                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                    | 225       | 226       | 108                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                      | 1         | 0         | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                         | 1         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 1         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                      | 51        | 49        | 49                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 51        | 49        | 49                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 51        | 49        | 49                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 51        | 49        | 49                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 49        | 49        | 49                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                      | 48        | 48        | 48                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 48        | 48        | 48                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 48        | 48        | 48                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 48        | 48        | 48                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 48        | 48        | 48                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                 | 94        | 59        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle    | 286       | 475       | 13                  | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 160           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                          | 54        | 166       | 0                   | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t4.u_comp_mult_t4                                  | 54        | 166       | 0                   | 6       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                      | 1         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_2                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                      | 1         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_2                                      | 0         | 0         | 0                   | 1       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                      | 0         | 50        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                      | 0         | 64        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                     | 132       | 236       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 80            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                         | 66        | 118       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 40        | 51        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 40        | 51        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                         | 66        | 118       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 1         | 1         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                | 40        | 51        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                        | 40        | 51        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_o_user_info_sreg                                   | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg               | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                      | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                           | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                        | 86        | 58        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                    | 0         | 10        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                          | 10        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_sin_distram_rom                    | 10        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                              | 216       | 218       | 104                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                    | 216       | 218       | 104                 | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                      | 1         | 0         | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                         | 1         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 1         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                      | 48        | 47        | 47                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 48        | 47        | 47                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 48        | 47        | 47                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 48        | 47        | 47                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 47        | 47        | 47                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                      | 46        | 46        | 46                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 46        | 46        | 46                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg           | 46        | 46        | 46                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                  | 46        | 46        | 46                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                       | 46        | 46        | 46                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_r22_dif_group[4].u_r22_dif_group                    | 348       | 627       | 21                  | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_bf2                                       | 116       | 230       | 10                  | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                    | 116       | 230       | 10                  | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 10        | 10        | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 10        | 10        | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 10        | 10        | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 10        | 10        | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                      | 1         | 0         | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                         | 1         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 1         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                      | 0         | 53        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 0         | 53        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                      | 0         | 52        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 0         | 52        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bf2_en.u_r22_mult_by_j                                 | 102       | 62        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r22_bf1                                              | 130       | 335       | 11                  | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_multiplex_as.u_r22bf_as_multi                    | 130       | 335       | 11                  | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_o_user_info_sreg                                 | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg             | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister                    | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram                         | 11        | 11        | 11                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_addsub                                      | 1         | 0         | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_add                                         | 1         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 1         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_add                                         | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_apm.u_apm_addsub                           | 0         | 0         | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_1                                      | 0         | 102       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 0         | 102       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_shift_ram_2                                      | 0         | 100       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_distram.u_distram_sreg                       | 0         | 100       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + output_process_en.u_output_process                       | 52        | 99        | 10                  | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + natual_output_without_bfp.u_index_new_p1_sreg          | 10        | 10        | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + latency_larger_than_2.u_distram_sreg                 | 10        | 10        | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_shiftregister                        | 10        | 10        | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_sdpram                             | 10        | 10        | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_i_data_sreg                                          | 0         | 54        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sdpram                                               | 0         | 0         | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_drm.u_drm_sdpram                                 | 0         | 0         | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_drm_sdpram_9k                                    | 0         | 0         | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_drm_sdpram_9k                                  | 0         | 0         | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + use_pipeline.u_pipeline_input_ctrl                         | 18        | 24        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_fifo_ctrl                                                  | 162       | 154       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fifo_2048x8                                              | 112       | 109       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_2048x8                                  | 112       | 109       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 112       | 109       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_data_in_1                                             | 485       | 209       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 321           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_brightness_inst                                      | 96        | 53        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 64            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_contrast_inst                                        | 199       | 45        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 144           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_scale_down                                         | 190       | 111       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 113           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_data_in_2                                             | 418       | 191       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 284           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_brightness_inst                                      | 87        | 52        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_contrast_inst                                        | 181       | 44        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 130           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_scale_down                                         | 150       | 95        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 97            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_data_in_3                                             | 447       | 223       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 316           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_brightness_inst                                      | 87        | 52        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_contrast_inst                                        | 181       | 44        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 130           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_scale_down                                         | 179       | 127       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 129           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_data_in_4                                             | 407       | 186       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 285           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_brightness_inst                                      | 87        | 52        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + image_contrast_inst                                        | 187       | 44        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 131           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_scale_down                                         | 133       | 90        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 97            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_packet_send_m0                                         | 324       | 447       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 205           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + afifo_4096_16i_32o_m0                                      | 113       | 110       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_4096_16i_32o                           | 113       | 110       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 113       | 110       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_pll_m0                                                 | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_m1                                      | 64        | 122       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 62        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_m2                                      | 68        | 122       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 62        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_m3                                      | 52        | 58        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 30        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_m4                                      | 1         | 96        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 0         | 38        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + wav_display_m0                                               | 64        | 46        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + buffer                                                     | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_dpram1024x8                                | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 32        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + word_align_m0                                                | 40        | 110       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                 
****************************************************************************************************************************************************************
                                                                                                     Clock   Non-clock                                          
 Clock                                             Period       Waveform       Type                  Loads       Loads  Sources                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                           20.000       {0 10}         Declared                385          10  {sys_clk}                               
   ddrphy_clkin                                    10.000       {0 5}          Generated (sys_clk)    5339           0  {I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT}  
   ioclk0                                          2.500        {0 1.25}       Generated (sys_clk)      11           0  {I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT} 
   ioclk1                                          2.500        {0 1.25}       Generated (sys_clk)      27           1  {I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT} 
   ioclk2                                          2.500        {0 1.25}       Generated (sys_clk)       2           0  {I_ips_ddr_top/I_GTP_IOCLKBUF_2/CLKOUT} 
   ioclk_gate_clk                                  10.000       {0 5}          Generated (sys_clk)       1           0  {I_ips_ddr_top/u_clkbufg_gate/CLKOUT}   
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (sys_clk)     199           0  {video_pll_m0/u_pll_e3/CLKOUT0}         
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred   7.692        {0 3.846}      Generated (sys_clk)    5508           1  {adda_pll_m0/u_pll_e3/CLKOUT2}          
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred   15.384       {0 7.692}      Generated (sys_clk)     167           1  {adda_pll_m0/u_pll_e3/CLKOUT0}          
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred  8.080        {0 4.04}       Generated (sys_clk)     633           1  {video_pll_m0/u_pll_e3/CLKOUT1}         
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred   28.571       {0 14.285}     Generated (sys_clk)     125           1  {adda_pll_m0/u_pll_e3/CLKOUT1}          
 top|pixclk_3_in                                   1000.000     {0 500}        Declared                983           0  {pixclk_3_in}                           
================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               top|pixclk_3_in                           
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     186.289 MHz         20.000          5.368         14.632
 ddrphy_clkin               100.000 MHz     107.400 MHz         10.000          9.311          0.689
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     145.476 MHz        100.000          6.874         93.126
 top|pixclk_3_in              1.000 MHz     149.790 MHz       1000.000          6.676        993.324
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                            130.005 MHz     125.960 MHz          7.692          7.939         -0.247
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                             65.003 MHz     180.375 MHz         15.384          5.544          9.840
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                            123.762 MHz     227.221 MHz          8.080          4.401          3.679
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                             35.001 MHz     216.685 MHz         28.571          4.615         23.956
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.632       0.000              0            633
 ddrphy_clkin           ddrphy_clkin                 0.689       0.000              0           9460
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 0.992       0.000              0             31
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    93.126       0.000              0            478
 top|pixclk_3_in        top|pixclk_3_in            993.324       0.000              0           2009
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.247      -1.136              8          14910
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     3.342       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     9.840       0.000              0            261
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.679       0.000              0           1046
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -3.507    -176.373             55             55
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    23.956       0.000              0            190
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -1.957      -1.957              1              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.637       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -2.963     -35.556             12             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0            633
 ddrphy_clkin           ddrphy_clkin                 0.253       0.000              0           9460
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -1.720     -52.964             31             31
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            478
 top|pixclk_3_in        top|pixclk_3_in              0.740       0.000              0           2009
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.453       0.000              0          14910
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -2.565     -30.780             12             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            261
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.738       0.000              0           1046
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     2.700       0.000              0             55
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.650       0.000              0            190
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     1.648       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     1.241       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.740       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.744       0.000              0            381
 ddrphy_clkin           ddrphy_clkin                 6.078       0.000              0           2605
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    96.751       0.000              0              1
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -4.018    -494.214            123            123
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     5.354       0.000              0             54
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.273       0.000              0            381
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           2605
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     2.165       0.000              0              1
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.507       0.000              0            123
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     2.013       0.000              0             54
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            385
 ddrphy_clkin                                        3.100       0.000              0           5339
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            199
 top|pixclk_3_in                                   499.102       0.000              0            983
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred       1.946       0.000              0           5508
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred       6.794       0.000              0            167
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.142       0.000              0            633
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred      13.387       0.000              0            125
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      3.204       4.415         nt_sys_clk       
                                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I0 (GTP_LUT4)
                                   td                    0.280       5.629 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N92891
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N84651
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I0 (GTP_LUT5)
                                   td                    0.185       7.016 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N92899
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I1 (GTP_LUT3)
                                   td                    0.172       8.550 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      3.204      24.415         nt_sys_clk       
                                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.632                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      3.204       4.415         nt_sys_clk       
                                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I0 (GTP_LUT4)
                                   td                    0.280       5.629 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N92891
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N84651
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I0 (GTP_LUT5)
                                   td                    0.185       7.016 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N92899
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I1 (GTP_LUT3)
                                   td                    0.172       8.550 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      3.204      24.415         nt_sys_clk       
                                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.632                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      3.204       4.415         nt_sys_clk       
                                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I0 (GTP_LUT4)
                                   td                    0.280       5.629 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N92891
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N84651
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I0 (GTP_LUT5)
                                   td                    0.185       7.016 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N92899
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I1 (GTP_LUT3)
                                   td                    0.172       8.550 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      3.204      24.415         nt_sys_clk       
                                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.632                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         I_ips_ddr_top/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1080)     3.824      11.064         I_ips_ddr_top/u_ddrphy_top/calib_done
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/I0 (GTP_LUT5)
                                   td                    0.185      11.249 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/Z (GTP_LUT5)
                                   net (fanout=11)       0.771      12.020         s00_axi_rvalid   
                                                                                   mem_read_arbi_m0/N183/I1 (GTP_LUT3)
                                   td                    0.185      12.205 r       mem_read_arbi_m0/N183/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      12.976         ch1_rd_burst_data_valid
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.177 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.177         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14227
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.207 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.207         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14228
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.237 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.237         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14229
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.267 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.267         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14230
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.297 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.297         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14231
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.327 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.327         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14232
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.357 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.357         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14233
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.593 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      14.234         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      14.419 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      15.024         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      15.257 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.721         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158
                                                                                   frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/I4 (GTP_LUT5)
                                   td                    0.185      15.906 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      15.906         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  15.906         Logic Levels: 7  
                                                                                   Logic: 1.919ns(21.334%), Route: 7.076ns(78.666%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008      12.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146      16.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  15.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.689                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1080)     3.824      11.064         I_ips_ddr_top/u_ddrphy_top/calib_done
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/I0 (GTP_LUT5)
                                   td                    0.185      11.249 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/Z (GTP_LUT5)
                                   net (fanout=11)       0.771      12.020         s00_axi_rvalid   
                                                                                   mem_read_arbi_m0/N191/I1 (GTP_LUT3)
                                   td                    0.185      12.205 r       mem_read_arbi_m0/N191/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      12.976         ch2_rd_burst_data_valid
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.177 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.177         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14319
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.207 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.207         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14320
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.237 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.237         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14321
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.267 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.267         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14322
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.297 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.297         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14323
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.327 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.327         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14324
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.357 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.357         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14325
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.593 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      14.234         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      14.419 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      15.024         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      15.257 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.721         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158
                                                                                   frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/I4 (GTP_LUT5)
                                   td                    0.185      15.906 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      15.906         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159
                                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  15.906         Logic Levels: 7  
                                                                                   Logic: 1.919ns(21.334%), Route: 7.076ns(78.666%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008      12.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146      16.911         core_clk         
                                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  15.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.689                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1080)     3.824      11.064         I_ips_ddr_top/u_ddrphy_top/calib_done
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/I0 (GTP_LUT5)
                                   td                    0.185      11.249 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/Z (GTP_LUT5)
                                   net (fanout=11)       0.771      12.020         s00_axi_rvalid   
                                                                                   mem_read_arbi_m0/N175/I1 (GTP_LUT3)
                                   td                    0.185      12.205 r       mem_read_arbi_m0/N175/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      12.976         ch3_rd_burst_data_valid
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.177 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.177         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14387
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.207 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.207         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14388
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.237 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.237         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14389
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.267 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.267         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14390
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.297 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.297         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14391
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.327 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.327         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14392
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.357 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.357         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N14393
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.593 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      14.234         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      14.419 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      15.024         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      15.257 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.721         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158
                                                                                   frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/I4 (GTP_LUT5)
                                   td                    0.185      15.906 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      15.906         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  15.906         Logic Levels: 7  
                                                                                   Logic: 1.919ns(21.334%), Route: 7.076ns(78.666%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008      12.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146      16.911         core_clk         
                                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  15.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.689                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/DI (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         I_ips_ddr_top/u_ipsxb_ddrc_top/rlast
                                                                           f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/DI (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/WADDR[4] (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
                                                                           f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/WADDR[4] (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         I_ips_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/read_req/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 sys_clk                                                 0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.000     799.920         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     801.131 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     802.947         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     803.036 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685     804.721         video_clk        
                                                                           r       video_rect_read_data_m1/read_req/CLK (GTP_DFF_C)

                                   tco                   0.329     805.050 r       video_rect_read_data_m1/read_req/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553     805.603         ch1_read_req     
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)

 Data arrival time                                                 805.603         Logic Levels: 0  
                                                                                   Logic: 0.329ns(37.302%), Route: 0.553ns(62.698%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 sys_clk                                                 0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     800.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     801.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008     802.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     802.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     803.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     803.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     803.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     803.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146     806.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/read_req_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     806.911                          
 clock uncertainty                                      -0.350     806.561                          

 Setup time                                              0.034     806.595                          

 Data required time                                                806.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                806.595                          
 Data arrival time                                                 805.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.992                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m2/read_req/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m2/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 sys_clk                                                 0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.000     799.920         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     801.131 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     802.947         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     803.036 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685     804.721         video_clk        
                                                                           r       video_rect_read_data_m2/read_req/CLK (GTP_DFF_C)

                                   tco                   0.329     805.050 r       video_rect_read_data_m2/read_req/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553     805.603         ch2_read_req     
                                                                           r       frame_read_write_m2/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)

 Data arrival time                                                 805.603         Logic Levels: 0  
                                                                                   Logic: 0.329ns(37.302%), Route: 0.553ns(62.698%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 sys_clk                                                 0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     800.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     801.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008     802.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     802.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     803.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     803.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     803.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     803.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146     806.911         core_clk         
                                                                           r       frame_read_write_m2/frame_fifo_read_m0/read_req_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     806.911                          
 clock uncertainty                                      -0.350     806.561                          

 Setup time                                              0.034     806.595                          

 Data required time                                                806.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                806.595                          
 Data arrival time                                                 805.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.992                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m3/read_req/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m3/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       799.920     799.920 r                        
 sys_clk                                                 0.000     799.920 r       sys_clk (port)   
                                   net (fanout=1)        0.000     799.920         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     801.131 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     802.947         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     803.036 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685     804.721         video_clk        
                                                                           r       video_rect_read_data_m3/read_req/CLK (GTP_DFF_C)

                                   tco                   0.329     805.050 r       video_rect_read_data_m3/read_req/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553     805.603         ch3_read_req     
                                                                           r       frame_read_write_m3/frame_fifo_read_m0/read_req_d0/D (GTP_DFF_C)

 Data arrival time                                                 805.603         Logic Levels: 0  
                                                                                   Logic: 0.329ns(37.302%), Route: 0.553ns(62.698%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      800.000     800.000 r                        
 sys_clk                                                 0.000     800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     800.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     801.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008     802.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     802.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     803.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     803.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     803.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     803.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146     806.911         core_clk         
                                                                           r       frame_read_write_m3/frame_fifo_read_m0/read_req_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     806.911                          
 clock uncertainty                                      -0.350     806.561                          

 Setup time                                              0.034     806.595                          

 Data required time                                                806.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                806.595                          
 Data arrival time                                                 805.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.992                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 sys_clk                                                 0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1010.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1011.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816    1013.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    1013.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685    1014.801         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (GTP_DFF_C)

                                   tco                   0.323    1015.124 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    1015.588         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/D (GTP_DFF_C)

 Data arrival time                                                1015.588         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 sys_clk                                                 0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1010.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1011.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008    1012.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1012.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1013.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1013.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1013.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1013.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146    1016.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1016.911                          
 clock uncertainty                                       0.350    1017.261                          

 Hold time                                               0.047    1017.308                          

 Data required time                                               1017.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1017.308                          
 Data arrival time                                                1015.588                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.720                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 sys_clk                                                 0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1010.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1011.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816    1013.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    1013.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685    1014.801         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (GTP_DFF_C)

                                   tco                   0.323    1015.124 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    1015.588         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/D (GTP_DFF_C)

 Data arrival time                                                1015.588         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 sys_clk                                                 0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1010.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1011.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008    1012.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1012.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1013.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1013.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1013.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1013.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146    1016.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1016.911                          
 clock uncertainty                                       0.350    1017.261                          

 Hold time                                               0.047    1017.308                          

 Data required time                                               1017.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1017.308                          
 Data arrival time                                                1015.588                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.720                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1010.000    1010.000 r                        
 sys_clk                                                 0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1010.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1011.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816    1013.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    1013.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685    1014.801         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/CLK (GTP_DFF_C)

                                   tco                   0.323    1015.124 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464    1015.588         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/D (GTP_DFF_C)

 Data arrival time                                                1015.588         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1010.000    1010.000 r                        
 sys_clk                                                 0.000    1010.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1010.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1011.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008    1012.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1012.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847    1013.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094    1013.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605    1013.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000    1013.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146    1016.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1016.911                          
 clock uncertainty                                       0.350    1017.261                          

 Hold time                                               0.047    1017.308                          

 Data required time                                               1017.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1017.308                          
 Data arrival time                                                1015.588                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.720                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       4.719         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       4.719         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       4.719         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ips_ddr_top/ioclk [0]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       4.719         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       4.719         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       4.719         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ips_ddr_top/ioclk [1]
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.164
  Launch Clock Delay      :  4.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043       4.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.493 r       ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.046         ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt [4]
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       5.289 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_3/Z (GTP_LUT3)
                                   net (fanout=5)        0.670       5.959         ms72xx_ctl_inst1/ms7200_ctl_inst/_N84050
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N1872_5/I0 (GTP_LUT4)
                                   td                    0.185       6.144 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1872_5/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       6.814         ms72xx_ctl_inst1/ms7200_ctl_inst/_N84054
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N1388/I0 (GTP_LUT4)
                                   td                    0.185       6.999 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1388/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       7.640         ms72xx_ctl_inst1/ms7200_ctl_inst/N1388
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N1844_4/I0 (GTP_LUT3)
                                   td                    0.185       7.825 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1844_4/Z (GTP_LUT3)
                                   net (fanout=5)        0.670       8.495         ms72xx_ctl_inst1/ms7200_ctl_inst/N1321
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N1954_1_and[4]_1/I0 (GTP_LUT2)
                                   td                    0.185       8.680 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1954_1_and[4]_1/Z (GTP_LUT2)
                                   net (fanout=5)        0.670       9.350         ms72xx_ctl_inst1/ms7200_ctl_inst/_N83817
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/state_fsm[6:0]_9/I0 (GTP_LUT5)
                                   td                    0.185       9.535 r       ms72xx_ctl_inst1/ms7200_ctl_inst/state_fsm[6:0]_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      10.088         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [4]
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N1797/I3 (GTP_LUT5)
                                   td                    0.185      10.273 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1797/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.737         ms72xx_ctl_inst1/ms7200_ctl_inst/N1797
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure_rs_mux/I2 (GTP_LUT4)
                                   td                    0.185      10.922 r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      10.922         ms72xx_ctl_inst1/ms7200_ctl_inst/_N90368
                                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/D (GTP_DFF)

 Data arrival time                                                  10.922         Logic Levels: 8  
                                                                                   Logic: 1.867ns(27.627%), Route: 4.891ns(72.373%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     103.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043     104.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     104.164                          
 clock uncertainty                                      -0.150     104.014                          

 Setup time                                              0.034     104.048                          

 Data required time                                                104.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.048                          
 Data arrival time                                                  10.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.126                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/data_out[0]/CLK (GTP_DFF_E)
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.164
  Launch Clock Delay      :  4.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043       4.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/data_out[0]/CLK (GTP_DFF_E)

                                   tco                   0.329       4.493 r       ms72xx_ctl_inst1/iic_dri/data_out[0]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.046         ms72xx_ctl_inst1/data_out [0]
                                                                                   ms72xx_ctl_inst1/iic_dri/N461_19/I0 (GTP_LUT4)
                                   td                    0.273       5.319 f       ms72xx_ctl_inst1/iic_dri/N461_19/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.783         ms72xx_ctl_inst1/iic_dri/_N90413
                                                                                   ms72xx_ctl_inst1/iic_dri/N461_20/I4 (GTP_LUT5)
                                   td                    0.185       5.968 r       ms72xx_ctl_inst1/iic_dri/N461_20/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.521         ms72xx_ctl_inst1/_N84167
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N40_4/I1 (GTP_LUT3)
                                   td                    0.185       6.706 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.170         ms72xx_ctl_inst1/ms7200_ctl_inst/_N90415
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/I0 (GTP_LUT5)
                                   td                    0.185       7.355 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.996         ms72xx_ctl_inst1/ms7200_ctl_inst/N2093 [4]
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       8.181 r       ms72xx_ctl_inst1/ms7200_ctl_inst/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.786         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [1]
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/I3 (GTP_LUT4)
                                   td                    0.172       8.958 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/Z (GTP_LUT4)
                                   net (fanout=3)        0.553       9.511         ms72xx_ctl_inst1/ms7200_ctl_inst/N8
                                                                           f       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                   9.511         Logic Levels: 6  
                                                                                   Logic: 1.514ns(28.315%), Route: 3.833ns(71.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     103.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043     104.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.164                          
 clock uncertainty                                      -0.150     104.014                          

 Setup time                                             -0.542     103.472                          

 Data required time                                                103.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.472                          
 Data arrival time                                                   9.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.961                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/data_out[0]/CLK (GTP_DFF_E)
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.164
  Launch Clock Delay      :  4.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043       4.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/data_out[0]/CLK (GTP_DFF_E)

                                   tco                   0.329       4.493 r       ms72xx_ctl_inst1/iic_dri/data_out[0]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.046         ms72xx_ctl_inst1/data_out [0]
                                                                                   ms72xx_ctl_inst1/iic_dri/N461_19/I0 (GTP_LUT4)
                                   td                    0.273       5.319 f       ms72xx_ctl_inst1/iic_dri/N461_19/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.783         ms72xx_ctl_inst1/iic_dri/_N90413
                                                                                   ms72xx_ctl_inst1/iic_dri/N461_20/I4 (GTP_LUT5)
                                   td                    0.185       5.968 r       ms72xx_ctl_inst1/iic_dri/N461_20/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.521         ms72xx_ctl_inst1/_N84167
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N40_4/I1 (GTP_LUT3)
                                   td                    0.185       6.706 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.170         ms72xx_ctl_inst1/ms7200_ctl_inst/_N90415
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/I0 (GTP_LUT5)
                                   td                    0.185       7.355 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.996         ms72xx_ctl_inst1/ms7200_ctl_inst/N2093 [4]
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       8.181 r       ms72xx_ctl_inst1/ms7200_ctl_inst/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.786         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [1]
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/I3 (GTP_LUT4)
                                   td                    0.172       8.958 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/Z (GTP_LUT4)
                                   net (fanout=3)        0.553       9.511         ms72xx_ctl_inst1/ms7200_ctl_inst/N8
                                                                           f       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                   9.511         Logic Levels: 6  
                                                                                   Logic: 1.514ns(28.315%), Route: 3.833ns(71.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     103.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043     104.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.164                          
 clock uncertainty                                      -0.150     104.014                          

 Setup time                                             -0.542     103.472                          

 Data required time                                                103.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.472                          
 Data arrival time                                                   9.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.961                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl_inst1/iic_dri/data_out[7]/D (GTP_DFF_E)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.164
  Launch Clock Delay      :  4.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043       4.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.487 f       ms72xx_ctl_inst1/iic_dri/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       4.951         ms72xx_ctl_inst1/iic_dri/receiv_data [7]
                                                                           f       ms72xx_ctl_inst1/iic_dri/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   4.951         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043       4.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.164                          
 clock uncertainty                                       0.000       4.164                          

 Hold time                                               0.047       4.211                          

 Data required time                                                  4.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.211                          
 Data arrival time                                                   4.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl_inst1/iic_dri/pluse_2d/D (GTP_DFF_R)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.164
  Launch Clock Delay      :  4.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043       4.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.487 f       ms72xx_ctl_inst1/iic_dri/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.951         ms72xx_ctl_inst1/iic_dri/pluse_1d
                                                                           f       ms72xx_ctl_inst1/iic_dri/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   4.951         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043       4.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.164                          
 clock uncertainty                                       0.000       4.164                          

 Hold time                                               0.047       4.211                          

 Data required time                                                  4.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.211                          
 Data arrival time                                                   4.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/w_r_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl_inst1/iic_dri/w_r_2d/D (GTP_DFF_R)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.164
  Launch Clock Delay      :  4.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043       4.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/w_r_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.487 f       ms72xx_ctl_inst1/iic_dri/w_r_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.951         ms72xx_ctl_inst1/iic_dri/w_r_1d
                                                                           f       ms72xx_ctl_inst1/iic_dri/w_r_2d/D (GTP_DFF_R)

 Data arrival time                                                   4.951         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043       4.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/w_r_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.164                          
 clock uncertainty                                       0.000       4.164                          

 Hold time                                               0.047       4.211                          

 Data required time                                                  4.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.211                          
 Data arrival time                                                   4.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/D (GTP_DFF_R)
Path Group  : top|pixclk_3_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_3_in                                             0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.000       0.000         pixclk_3_in      
                                                                                   pixclk_3_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_3_in_ibuf/O (GTP_INBUF)
                                   net (fanout=983)      3.204       4.415         clk_out_4        
                                                                           r       u_hdmi_data_in_1/image_brightness_inst/de_r/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_hdmi_data_in_1/image_brightness_inst/de_r/Q (GTP_DFF_C)
                                   net (fanout=30)       0.928       5.672         u_hdmi_data_in_1/brightness_de
                                                                                   u_hdmi_data_in_1/image_brightness_inst/N93[16]/I0 (GTP_LUT4)
                                   td                    0.224       5.896 f       u_hdmi_data_in_1/image_brightness_inst/N93[16]/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       6.654         u_hdmi_data_in_1/brightness_data [16]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.317       6.971 f       u_hdmi_data_in_1/image_contrast_inst/N171.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.971         u_hdmi_data_in_1/image_contrast_inst/N171.co [0]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.001 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.001         u_hdmi_data_in_1/image_contrast_inst/N171.co [2]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.031 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.031         u_hdmi_data_in_1/image_contrast_inst/N171.co [4]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N171.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.061 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771       7.832         u_hdmi_data_in_1/image_contrast_inst/N171_rnmt
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N172/I1 (GTP_LUT2)
                                   td                    0.217       8.049 r       u_hdmi_data_in_1/image_contrast_inst/N172/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.794         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.027 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.027         u_hdmi_data_in_1/image_contrast_inst/_N12507
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.057 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.057         u_hdmi_data_in_1/image_contrast_inst/_N12508
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.087 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.087         u_hdmi_data_in_1/image_contrast_inst/_N12509
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N193_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.323 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.787         u_hdmi_data_in_1/image_contrast_inst/_N19859
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.020 f       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.020         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [1]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.050 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.050         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [2]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.080 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.080         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.110 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.110         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [4]
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.346 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.810         u_hdmi_data_in_1/image_contrast_inst/_N19872
                                                                                   u_hdmi_data_in_1/image_contrast_inst/N310_16[7]/ID (GTP_LUT5M)
                                   td                    0.265      11.075 f       u_hdmi_data_in_1/image_contrast_inst/N310_16[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.075         u_hdmi_data_in_1/image_contrast_inst/N310 [7]
                                                                           f       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/D (GTP_DFF_R)

 Data arrival time                                                  11.075         Logic Levels: 7  
                                                                                   Logic: 2.530ns(37.988%), Route: 4.130ns(62.012%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_3_in                                             0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.000    1000.000         pixclk_3_in      
                                                                                   pixclk_3_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_3_in_ibuf/O (GTP_INBUF)
                                   net (fanout=983)      3.204    1004.415         clk_out_4        
                                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                  11.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_2/image_brightness_inst/de_r/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_data_in_2/image_contrast_inst/r_data_d1[8:0]_1[7]/D (GTP_DFF_R)
Path Group  : top|pixclk_3_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_3_in                                             0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.000       0.000         pixclk_3_in      
                                                                                   pixclk_3_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_3_in_ibuf/O (GTP_INBUF)
                                   net (fanout=983)      3.204       4.415         clk_out_4        
                                                                           r       u_hdmi_data_in_2/image_brightness_inst/de_r/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_hdmi_data_in_2/image_brightness_inst/de_r/Q (GTP_DFF_C)
                                   net (fanout=30)       0.928       5.672         u_hdmi_data_in_2/brightness_de
                                                                                   u_hdmi_data_in_2/image_brightness_inst/N93[0]/I0 (GTP_LUT4)
                                   td                    0.220       5.892 f       u_hdmi_data_in_2/image_brightness_inst/N93[0]/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       6.650         u_hdmi_data_in_2/brightness_data [0]
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N56.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.316       6.966 f       u_hdmi_data_in_2/image_contrast_inst/N56.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.966         u_hdmi_data_in_2/image_contrast_inst/N56.co [0]
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N56.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.996 r       u_hdmi_data_in_2/image_contrast_inst/N56.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.996         u_hdmi_data_in_2/image_contrast_inst/N56.co [2]
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N56.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.026 r       u_hdmi_data_in_2/image_contrast_inst/N56.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.026         u_hdmi_data_in_2/image_contrast_inst/N56.co [4]
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N56.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.056 r       u_hdmi_data_in_2/image_contrast_inst/N56.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771       7.827         u_hdmi_data_in_2/image_contrast_inst/N56
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N172/I0 (GTP_LUT2)
                                   td                    0.216       8.043 r       u_hdmi_data_in_2/image_contrast_inst/N172/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.788         u_hdmi_data_in_2/image_contrast_inst/N172_rnmt
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N193_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.021 f       u_hdmi_data_in_2/image_contrast_inst/N193_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.021         u_hdmi_data_in_2/image_contrast_inst/_N14645
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N193_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.051 r       u_hdmi_data_in_2/image_contrast_inst/N193_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.051         u_hdmi_data_in_2/image_contrast_inst/_N14646
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N193_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.081 r       u_hdmi_data_in_2/image_contrast_inst/N193_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.081         u_hdmi_data_in_2/image_contrast_inst/_N14647
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N193_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.317 r       u_hdmi_data_in_2/image_contrast_inst/N193_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.781         u_hdmi_data_in_2/image_contrast_inst/_N20270
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N155_1.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.014 f       u_hdmi_data_in_2/image_contrast_inst/N155_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.014         u_hdmi_data_in_2/image_contrast_inst/N155_1.co [1]
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N155_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.044 r       u_hdmi_data_in_2/image_contrast_inst/N155_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.044         u_hdmi_data_in_2/image_contrast_inst/N155_1.co [2]
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N155_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.074 r       u_hdmi_data_in_2/image_contrast_inst/N155_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.074         u_hdmi_data_in_2/image_contrast_inst/N155_1.co [3]
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N155_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.104 r       u_hdmi_data_in_2/image_contrast_inst/N155_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.104         u_hdmi_data_in_2/image_contrast_inst/N155_1.co [4]
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N155_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.340 r       u_hdmi_data_in_2/image_contrast_inst/N155_1.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.804         u_hdmi_data_in_2/image_contrast_inst/_N20283
                                                                                   u_hdmi_data_in_2/image_contrast_inst/N310_16[7]/ID (GTP_LUT5M)
                                   td                    0.265      11.069 f       u_hdmi_data_in_2/image_contrast_inst/N310_16[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.069         u_hdmi_data_in_2/image_contrast_inst/N310 [7]
                                                                           f       u_hdmi_data_in_2/image_contrast_inst/r_data_d1[8:0]_1[7]/D (GTP_DFF_R)

 Data arrival time                                                  11.069         Logic Levels: 7  
                                                                                   Logic: 2.524ns(37.932%), Route: 4.130ns(62.068%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_3_in                                             0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.000    1000.000         pixclk_3_in      
                                                                                   pixclk_3_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_3_in_ibuf/O (GTP_INBUF)
                                   net (fanout=983)      3.204    1004.415         clk_out_4        
                                                                           r       u_hdmi_data_in_2/image_contrast_inst/r_data_d1[8:0]_1[7]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                  11.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_3/image_brightness_inst/de_r/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_data_in_3/image_contrast_inst/r_data_d1[8:0]_1[7]/D (GTP_DFF_R)
Path Group  : top|pixclk_3_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_3_in                                             0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.000       0.000         pixclk_3_in      
                                                                                   pixclk_3_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_3_in_ibuf/O (GTP_INBUF)
                                   net (fanout=983)      3.204       4.415         clk_out_4        
                                                                           r       u_hdmi_data_in_3/image_brightness_inst/de_r/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_hdmi_data_in_3/image_brightness_inst/de_r/Q (GTP_DFF_C)
                                   net (fanout=30)       0.928       5.672         u_hdmi_data_in_3/brightness_de
                                                                                   u_hdmi_data_in_3/image_brightness_inst/N93[0]/I0 (GTP_LUT4)
                                   td                    0.220       5.892 f       u_hdmi_data_in_3/image_brightness_inst/N93[0]/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       6.650         u_hdmi_data_in_3/brightness_data [0]
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N56.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.316       6.966 f       u_hdmi_data_in_3/image_contrast_inst/N56.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.966         u_hdmi_data_in_3/image_contrast_inst/N56.co [0]
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N56.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.996 r       u_hdmi_data_in_3/image_contrast_inst/N56.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.996         u_hdmi_data_in_3/image_contrast_inst/N56.co [2]
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N56.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.026 r       u_hdmi_data_in_3/image_contrast_inst/N56.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.026         u_hdmi_data_in_3/image_contrast_inst/N56.co [4]
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N56.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.056 r       u_hdmi_data_in_3/image_contrast_inst/N56.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771       7.827         u_hdmi_data_in_3/image_contrast_inst/N56
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N172/I0 (GTP_LUT2)
                                   td                    0.216       8.043 r       u_hdmi_data_in_3/image_contrast_inst/N172/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.788         u_hdmi_data_in_3/image_contrast_inst/N172_rnmt
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N193_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.021 f       u_hdmi_data_in_3/image_contrast_inst/N193_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.021         u_hdmi_data_in_3/image_contrast_inst/_N12094
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N193_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.051 r       u_hdmi_data_in_3/image_contrast_inst/N193_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.051         u_hdmi_data_in_3/image_contrast_inst/_N12095
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N193_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.081 r       u_hdmi_data_in_3/image_contrast_inst/N193_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.081         u_hdmi_data_in_3/image_contrast_inst/_N12096
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N193_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.317 r       u_hdmi_data_in_3/image_contrast_inst/N193_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.781         u_hdmi_data_in_3/image_contrast_inst/_N18118
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N155_1.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.014 f       u_hdmi_data_in_3/image_contrast_inst/N155_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.014         u_hdmi_data_in_3/image_contrast_inst/N155_1.co [1]
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N155_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.044 r       u_hdmi_data_in_3/image_contrast_inst/N155_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.044         u_hdmi_data_in_3/image_contrast_inst/N155_1.co [2]
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N155_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.074 r       u_hdmi_data_in_3/image_contrast_inst/N155_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.074         u_hdmi_data_in_3/image_contrast_inst/N155_1.co [3]
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N155_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.104 r       u_hdmi_data_in_3/image_contrast_inst/N155_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.104         u_hdmi_data_in_3/image_contrast_inst/N155_1.co [4]
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N155_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.340 r       u_hdmi_data_in_3/image_contrast_inst/N155_1.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.804         u_hdmi_data_in_3/image_contrast_inst/_N18131
                                                                                   u_hdmi_data_in_3/image_contrast_inst/N310_16[7]/ID (GTP_LUT5M)
                                   td                    0.265      11.069 f       u_hdmi_data_in_3/image_contrast_inst/N310_16[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.069         u_hdmi_data_in_3/image_contrast_inst/N310 [7]
                                                                           f       u_hdmi_data_in_3/image_contrast_inst/r_data_d1[8:0]_1[7]/D (GTP_DFF_R)

 Data arrival time                                                  11.069         Logic Levels: 7  
                                                                                   Logic: 2.524ns(37.932%), Route: 4.130ns(62.068%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_3_in                                             0.000    1000.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.000    1000.000         pixclk_3_in      
                                                                                   pixclk_3_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_3_in_ibuf/O (GTP_INBUF)
                                   net (fanout=983)      3.204    1004.415         clk_out_4        
                                                                           r       u_hdmi_data_in_3/image_contrast_inst/r_data_d1[8:0]_1[7]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                  11.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.330                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : top|pixclk_3_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_3_in                                             0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.000       0.000         pixclk_3_in      
                                                                                   pixclk_3_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_3_in_ibuf/O (GTP_INBUF)
                                   net (fanout=983)      3.204       4.415         clk_out_4        
                                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_3_in                                             0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.000       0.000         pixclk_3_in      
                                                                                   pixclk_3_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_3_in_ibuf/O (GTP_INBUF)
                                   net (fanout=983)      3.204       4.415         clk_out_4        
                                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : top|pixclk_3_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_3_in                                             0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.000       0.000         pixclk_3_in      
                                                                                   pixclk_3_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_3_in_ibuf/O (GTP_INBUF)
                                   net (fanout=983)      3.204       4.415         clk_out_4        
                                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_3_in                                             0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.000       0.000         pixclk_3_in      
                                                                                   pixclk_3_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_3_in_ibuf/O (GTP_INBUF)
                                   net (fanout=983)      3.204       4.415         clk_out_4        
                                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : top|pixclk_3_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_3_in                                             0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.000       0.000         pixclk_3_in      
                                                                                   pixclk_3_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_3_in_ibuf/O (GTP_INBUF)
                                   net (fanout=983)      3.204       4.415         clk_out_4        
                                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_3_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_3_in                                             0.000       0.000 r       pixclk_3_in (port)
                                   net (fanout=1)        0.000       0.000         pixclk_3_in      
                                                                                   pixclk_3_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_3_in_ibuf/O (GTP_INBUF)
                                   net (fanout=983)      3.204       4.415         clk_out_4        
                                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : N674_m1/CLK (GTP_APM_E1)
Endpoint    : fft_abs[32]/D (GTP_DFF_R)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.219
  Launch Clock Delay      :  7.733
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.615       7.733         nt_da_clk        
                                                                           r       N674_m1/CLK (GTP_APM_E1)

                                   tco                   2.292      10.025 r       N674_m1/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      10.025         _N10431          
                                                                                   N674_m2/CPI[47] (GTP_APM_E1)
                                   td                    1.523      11.548 r       N674_m2/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      11.548         _N10447          
                                                                                   N674_m3/CPI[47] (GTP_APM_E1)
                                   td                    1.589      13.137 r       N674_m3/P[0] (GTP_APM_E1)
                                   net (fanout=2)        0.992      14.129         N674[18]         
                                                                                   N678_19/I2 (GTP_LUT5CARRY)
                                   td                    0.287      14.416 f       N678_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.416         _N11161          
                                                                                   N678_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.446 r       N678_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.446         _N11162          
                                                                                   N678_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.476 r       N678_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.476         _N11163          
                                                                                   N678_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.506 r       N678_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.506         _N11164          
                                                                                   N678_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.536 r       N678_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.536         _N11165          
                                                                                   N678_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.566 r       N678_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.566         _N11166          
                                                                                   N678_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.596 r       N678_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.596         _N11167          
                                                                                   N678_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.626 r       N678_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.626         _N11168          
                                                                                   N678_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.656 r       N678_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.656         _N11169          
                                                                                   N678_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.686 r       N678_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.686         _N11170          
                                                                                   N678_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.716 r       N678_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.716         _N11171          
                                                                                   N678_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.746 r       N678_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.746         _N11172          
                                                                                   N678_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.776 r       N678_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.776         _N11173          
                                                                                   N678_32/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.806 r       N678_32/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.806         _N11174          
                                                                                   N678_33/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.042 r       N678_33/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.042         N678[32]         
                                                                           r       fft_abs[32]/D (GTP_DFF_R)

 Data arrival time                                                  15.042         Logic Levels: 6  
                                                                                   Logic: 6.317ns(86.428%), Route: 0.992ns(13.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 sys_clk                                                 0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       7.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       8.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      10.719         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      10.810 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101      14.911         nt_da_clk        
                                                                           r       fft_abs[32]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      14.911                          
 clock uncertainty                                      -0.150      14.761                          

 Setup time                                              0.034      14.795                          

 Data required time                                                 14.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.795                          
 Data arrival time                                                  15.042                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.247                          
====================================================================================================

====================================================================================================

Startpoint  : N674_m1/CLK (GTP_APM_E1)
Endpoint    : fft_abs[31]/D (GTP_DFF_R)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.219
  Launch Clock Delay      :  7.733
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.615       7.733         nt_da_clk        
                                                                           r       N674_m1/CLK (GTP_APM_E1)

                                   tco                   2.292      10.025 r       N674_m1/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      10.025         _N10431          
                                                                                   N674_m2/CPI[47] (GTP_APM_E1)
                                   td                    1.523      11.548 r       N674_m2/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      11.548         _N10447          
                                                                                   N674_m3/CPI[47] (GTP_APM_E1)
                                   td                    1.589      13.137 r       N674_m3/P[0] (GTP_APM_E1)
                                   net (fanout=2)        0.992      14.129         N674[18]         
                                                                                   N678_19/I2 (GTP_LUT5CARRY)
                                   td                    0.287      14.416 f       N678_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.416         _N11161          
                                                                                   N678_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.446 r       N678_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.446         _N11162          
                                                                                   N678_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.476 r       N678_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.476         _N11163          
                                                                                   N678_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.506 r       N678_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.506         _N11164          
                                                                                   N678_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.536 r       N678_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.536         _N11165          
                                                                                   N678_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.566 r       N678_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.566         _N11166          
                                                                                   N678_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.596 r       N678_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.596         _N11167          
                                                                                   N678_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.626 r       N678_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.626         _N11168          
                                                                                   N678_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.656 r       N678_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.656         _N11169          
                                                                                   N678_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.686 r       N678_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.686         _N11170          
                                                                                   N678_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.716 r       N678_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.716         _N11171          
                                                                                   N678_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.746 r       N678_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.746         _N11172          
                                                                                   N678_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.776 r       N678_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.776         _N11173          
                                                                                   N678_32/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.012 r       N678_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.012         N678[31]         
                                                                           r       fft_abs[31]/D (GTP_DFF_R)

 Data arrival time                                                  15.012         Logic Levels: 6  
                                                                                   Logic: 6.287ns(86.372%), Route: 0.992ns(13.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 sys_clk                                                 0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       7.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       8.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      10.719         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      10.810 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101      14.911         nt_da_clk        
                                                                           r       fft_abs[31]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      14.911                          
 clock uncertainty                                      -0.150      14.761                          

 Setup time                                              0.034      14.795                          

 Data required time                                                 14.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.795                          
 Data arrival time                                                  15.012                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.217                          
====================================================================================================

====================================================================================================

Startpoint  : N674_m1/CLK (GTP_APM_E1)
Endpoint    : fft_abs[30]/D (GTP_DFF_R)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.219
  Launch Clock Delay      :  7.733
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.615       7.733         nt_da_clk        
                                                                           r       N674_m1/CLK (GTP_APM_E1)

                                   tco                   2.292      10.025 r       N674_m1/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      10.025         _N10431          
                                                                                   N674_m2/CPI[47] (GTP_APM_E1)
                                   td                    1.523      11.548 r       N674_m2/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      11.548         _N10447          
                                                                                   N674_m3/CPI[47] (GTP_APM_E1)
                                   td                    1.589      13.137 r       N674_m3/P[0] (GTP_APM_E1)
                                   net (fanout=2)        0.992      14.129         N674[18]         
                                                                                   N678_19/I2 (GTP_LUT5CARRY)
                                   td                    0.287      14.416 f       N678_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.416         _N11161          
                                                                                   N678_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.446 r       N678_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.446         _N11162          
                                                                                   N678_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.476 r       N678_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.476         _N11163          
                                                                                   N678_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.506 r       N678_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.506         _N11164          
                                                                                   N678_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.536 r       N678_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.536         _N11165          
                                                                                   N678_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.566 r       N678_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.566         _N11166          
                                                                                   N678_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.596 r       N678_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.596         _N11167          
                                                                                   N678_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.626 r       N678_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.626         _N11168          
                                                                                   N678_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.656 r       N678_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.656         _N11169          
                                                                                   N678_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.686 r       N678_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.686         _N11170          
                                                                                   N678_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.716 r       N678_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.716         _N11171          
                                                                                   N678_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.746 r       N678_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.746         _N11172          
                                                                                   N678_31/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.982 r       N678_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.982         N678[30]         
                                                                           r       fft_abs[30]/D (GTP_DFF_R)

 Data arrival time                                                  14.982         Logic Levels: 6  
                                                                                   Logic: 6.257ns(86.315%), Route: 0.992ns(13.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 sys_clk                                                 0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       7.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       8.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      10.719         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      10.810 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101      14.911         nt_da_clk        
                                                                           r       fft_abs[30]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      14.911                          
 clock uncertainty                                      -0.150      14.761                          

 Setup time                                              0.034      14.795                          

 Data required time                                                 14.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.795                          
 Data arrival time                                                  14.982                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.187                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/CLK (GTP_DFF)
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI (GTP_RAM16X1DP)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.219
  Launch Clock Delay      :  7.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101       7.219         nt_da_clk        
                                                                           r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/CLK (GTP_DFF)

                                   tco                   0.323       7.542 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       8.006         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_as_index [0]
                                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.006         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101       7.219         nt_da_clk        
                                                                           r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.219                          
 clock uncertainty                                       0.000       7.219                          

 Hold time                                               0.334       7.553                          

 Data required time                                                  7.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.553                          
 Data arrival time                                                   8.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[1]/CLK (GTP_DFF)
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI (GTP_RAM16X1DP)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.219
  Launch Clock Delay      :  7.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101       7.219         nt_da_clk        
                                                                           r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[1]/CLK (GTP_DFF)

                                   tco                   0.323       7.542 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       8.006         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_as_index [1]
                                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.006         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101       7.219         nt_da_clk        
                                                                           r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.219                          
 clock uncertainty                                       0.000       7.219                          

 Hold time                                               0.334       7.553                          

 Data required time                                                  7.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.553                          
 Data arrival time                                                   8.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[2]/CLK (GTP_DFF)
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/DI (GTP_RAM16X1DP)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.219
  Launch Clock Delay      :  7.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101       7.219         nt_da_clk        
                                                                           r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[2]/CLK (GTP_DFF)

                                   tco                   0.323       7.542 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       8.006         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_as_index [2]
                                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.006         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101       7.219         nt_da_clk        
                                                                           r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.219                          
 clock uncertainty                                       0.000       7.219                          

 Hold time                                               0.334       7.553                          

 Data required time                                                  7.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.553                          
 Data arrival time                                                   8.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.219
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 sys_clk                                                 0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.000     114.284         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     115.495 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     117.311         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     117.400 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948     118.348         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329     118.677 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     119.141         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [0]
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                 119.141         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 sys_clk                                                 0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.000     115.380         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     116.591 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     118.407         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     118.498 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101     122.599         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     122.599                          
 clock uncertainty                                      -0.150     122.449                          

 Setup time                                              0.034     122.483                          

 Data required time                                                122.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.483                          
 Data arrival time                                                 119.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.219
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 sys_clk                                                 0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.000     114.284         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     115.495 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     117.311         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     117.400 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948     118.348         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329     118.677 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     119.141         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [1]
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                 119.141         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 sys_clk                                                 0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.000     115.380         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     116.591 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     118.407         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     118.498 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101     122.599         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     122.599                          
 clock uncertainty                                      -0.150     122.449                          

 Setup time                                              0.034     122.483                          

 Data required time                                                122.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.483                          
 Data arrival time                                                 119.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.219
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 sys_clk                                                 0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.000     114.284         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     115.495 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     117.311         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     117.400 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948     118.348         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329     118.677 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     119.141         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [2]
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                 119.141         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 sys_clk                                                 0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.000     115.380         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     116.591 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     118.407         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     118.498 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101     122.599         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     122.599                          
 clock uncertainty                                      -0.150     122.449                          

 Setup time                                              0.034     122.483                          

 Data required time                                                122.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.483                          
 Data arrival time                                                 119.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.219
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948       4.064         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.387 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.851         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.851         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101       7.219         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.219                          
 clock uncertainty                                       0.150       7.369                          

 Hold time                                               0.047       7.416                          

 Data required time                                                  7.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.416                          
 Data arrival time                                                   4.851                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.219
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948       4.064         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.387 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.851         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.851         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101       7.219         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.219                          
 clock uncertainty                                       0.150       7.369                          

 Hold time                                               0.047       7.416                          

 Data required time                                                  7.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.416                          
 Data arrival time                                                   4.851                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.219
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948       4.064         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.387 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.851         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.851         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101       7.219         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.219                          
 clock uncertainty                                       0.150       7.369                          

 Hold time                                               0.047       7.416                          

 Data required time                                                  7.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.416                          
 Data arrival time                                                   4.851                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.565                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : fft_display_m0/v_data[0]/S (GTP_DFF_S)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.517       4.638         video_clk_adc    
                                                                           r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.662 f       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.565         fft_display_m0/q [0]
                                                                                   fft_display_m0/N31.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.298       7.863 f       fft_display_m0/N31.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.863         fft_display_m0/N31.co [0]
                                                                                   fft_display_m0/N31.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.893 r       fft_display_m0/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.893         fft_display_m0/N31.co [2]
                                                                                   fft_display_m0/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.923 r       fft_display_m0/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.923         fft_display_m0/N31.co [4]
                                                                                   fft_display_m0/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.953 r       fft_display_m0/N31.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.953         fft_display_m0/N31.co [6]
                                                                                   fft_display_m0/N31.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.983 r       fft_display_m0/N31.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.447         fft_display_m0/N32
                                                                                   fft_display_m0/N49/I0 (GTP_LUT2)
                                   td                    0.172       8.619 f       fft_display_m0/N49/Z (GTP_LUT2)
                                   net (fanout=5)        0.553       9.172         fft_display_m0/N49
                                                                           f       fft_display_m0/v_data[0]/S (GTP_DFF_S)

 Data arrival time                                                   9.172         Logic Levels: 3  
                                                                                   Logic: 2.614ns(57.653%), Route: 1.920ns(42.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      18.411         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      18.505 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.003      19.508         video_clk_adc    
                                                                           r       fft_display_m0/v_data[0]/CLK (GTP_DFF_S)
 clock pessimism                                         0.000      19.508                          
 clock uncertainty                                      -0.150      19.358                          

 Setup time                                             -0.346      19.012                          

 Data required time                                                 19.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.012                          
 Data arrival time                                                   9.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.840                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : fft_display_m0/v_data[8]/R (GTP_DFF_R)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.517       4.638         video_clk_adc    
                                                                           r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.662 f       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.565         fft_display_m0/q [0]
                                                                                   fft_display_m0/N31.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.298       7.863 f       fft_display_m0/N31.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.863         fft_display_m0/N31.co [0]
                                                                                   fft_display_m0/N31.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.893 r       fft_display_m0/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.893         fft_display_m0/N31.co [2]
                                                                                   fft_display_m0/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.923 r       fft_display_m0/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.923         fft_display_m0/N31.co [4]
                                                                                   fft_display_m0/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.953 r       fft_display_m0/N31.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.953         fft_display_m0/N31.co [6]
                                                                                   fft_display_m0/N31.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.983 r       fft_display_m0/N31.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.447         fft_display_m0/N32
                                                                                   fft_display_m0/N49/I0 (GTP_LUT2)
                                   td                    0.172       8.619 f       fft_display_m0/N49/Z (GTP_LUT2)
                                   net (fanout=5)        0.553       9.172         fft_display_m0/N49
                                                                           f       fft_display_m0/v_data[8]/R (GTP_DFF_R)

 Data arrival time                                                   9.172         Logic Levels: 3  
                                                                                   Logic: 2.614ns(57.653%), Route: 1.920ns(42.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      18.411         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      18.505 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.003      19.508         video_clk_adc    
                                                                           r       fft_display_m0/v_data[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      19.508                          
 clock uncertainty                                      -0.150      19.358                          

 Setup time                                             -0.346      19.012                          

 Data required time                                                 19.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.012                          
 Data arrival time                                                   9.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.840                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : fft_display_m0/v_data[16]/R (GTP_DFF_R)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.517       4.638         video_clk_adc    
                                                                           r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.662 f       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.565         fft_display_m0/q [0]
                                                                                   fft_display_m0/N31.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.298       7.863 f       fft_display_m0/N31.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.863         fft_display_m0/N31.co [0]
                                                                                   fft_display_m0/N31.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.893 r       fft_display_m0/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.893         fft_display_m0/N31.co [2]
                                                                                   fft_display_m0/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.923 r       fft_display_m0/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.923         fft_display_m0/N31.co [4]
                                                                                   fft_display_m0/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.953 r       fft_display_m0/N31.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.953         fft_display_m0/N31.co [6]
                                                                                   fft_display_m0/N31.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.983 r       fft_display_m0/N31.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.447         fft_display_m0/N32
                                                                                   fft_display_m0/N49/I0 (GTP_LUT2)
                                   td                    0.172       8.619 f       fft_display_m0/N49/Z (GTP_LUT2)
                                   net (fanout=5)        0.553       9.172         fft_display_m0/N49
                                                                           f       fft_display_m0/v_data[16]/R (GTP_DFF_R)

 Data arrival time                                                   9.172         Logic Levels: 3  
                                                                                   Logic: 2.614ns(57.653%), Route: 1.920ns(42.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 sys_clk                                                 0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.000      15.384         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.595 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      18.411         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      18.505 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.003      19.508         video_clk_adc    
                                                                           r       fft_display_m0/v_data[16]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      19.508                          
 clock uncertainty                                      -0.150      19.358                          

 Setup time                                             -0.346      19.012                          

 Data required time                                                 19.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.012                          
 Data arrival time                                                   9.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.840                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/timing_gen_xy_m0/hs_d1/CLK (GTP_DFF)
Endpoint    : fft_display_m0/timing_gen_xy_m0/hs_d0/D (GTP_DFF)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.003       4.124         video_clk_adc    
                                                                           r       wav_display_m0/timing_gen_xy_m0/hs_d1/CLK (GTP_DFF)

                                   tco                   0.323       4.447 f       wav_display_m0/timing_gen_xy_m0/hs_d1/Q (GTP_DFF)
                                   net (fanout=1)        0.464       4.911         wave1_hs         
                                                                           f       fft_display_m0/timing_gen_xy_m0/hs_d0/D (GTP_DFF)

 Data arrival time                                                   4.911         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.003       4.124         video_clk_adc    
                                                                           r       fft_display_m0/timing_gen_xy_m0/hs_d0/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.124                          
 clock uncertainty                                       0.000       4.124                          

 Hold time                                               0.047       4.171                          

 Data required time                                                  4.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.171                          
 Data arrival time                                                   4.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/hs_d0/CLK (GTP_DFF)
Endpoint    : fft_display_m0/timing_gen_xy_m0/hs_d1/D (GTP_DFF)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.003       4.124         video_clk_adc    
                                                                           r       fft_display_m0/timing_gen_xy_m0/hs_d0/CLK (GTP_DFF)

                                   tco                   0.323       4.447 f       fft_display_m0/timing_gen_xy_m0/hs_d0/Q (GTP_DFF)
                                   net (fanout=1)        0.464       4.911         fft_display_m0/timing_gen_xy_m0/hs_d0
                                                                           f       fft_display_m0/timing_gen_xy_m0/hs_d1/D (GTP_DFF)

 Data arrival time                                                   4.911         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.003       4.124         video_clk_adc    
                                                                           r       fft_display_m0/timing_gen_xy_m0/hs_d1/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.124                          
 clock uncertainty                                       0.000       4.124                          

 Hold time                                               0.047       4.171                          

 Data required time                                                  4.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.171                          
 Data arrival time                                                   4.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/v_data[0]/CLK (GTP_DFF)
Endpoint    : fft_display_m0/timing_gen_xy_m0/i_data_d0[0]/D (GTP_DFF)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.003       4.124         video_clk_adc    
                                                                           r       wav_display_m0/v_data[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.447 f       wav_display_m0/v_data[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       4.911         wave1_b[0]       
                                                                           f       fft_display_m0/timing_gen_xy_m0/i_data_d0[0]/D (GTP_DFF)

 Data arrival time                                                   4.911         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.003       4.124         video_clk_adc    
                                                                           r       fft_display_m0/timing_gen_xy_m0/i_data_d0[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.124                          
 clock uncertainty                                       0.000       4.124                          

 Hold time                                               0.047       4.171                          

 Data required time                                                  4.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.171                          
 Data arrival time                                                   4.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.130 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.735         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [11]
                                                                                   video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_3/I3 (GTP_LUT4)
                                   td                    0.275       6.010 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       6.615         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [8]
                                                                                   video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_7/I4 (GTP_LUT5)
                                   td                    0.185       6.800 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       7.405         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [4]
                                                                                   video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_10/I3 (GTP_LUT4)
                                   td                    0.185       7.590 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_10/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.054         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [1]
                                                                                   video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_0/I3 (GTP_LUT5CARRY)
                                   td                    0.233       8.287 f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.287         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [0]
                                                                                   video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.317 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.317         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [2]
                                                                                   video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.347 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.347         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [4]
                                                                                   video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.377 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.377         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [6]
                                                                                   video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.407 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.407         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [8]
                                                                                   video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.437 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.901         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N172
                                                                                   video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N173/I0 (GTP_LUT5)
                                   td                    0.185       9.086 r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N173/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.086         video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/N173
                                                                           r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.086         Logic Levels: 6  
                                                                                   Logic: 1.542ns(35.986%), Route: 2.743ns(64.014%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 sys_clk                                                 0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.000       8.080         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.291 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      11.107         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      11.196 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685      12.881         video_clk        
                                                                           r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.881                          
 clock uncertainty                                      -0.150      12.731                          

 Setup time                                              0.034      12.765                          

 Data required time                                                 12.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.765                          
 Data arrival time                                                   9.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.679                          
====================================================================================================

====================================================================================================

Startpoint  : color_bar_m0/h_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : color_bar_m0/h_cnt[11]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       color_bar_m0/h_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.130 r       color_bar_m0/h_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       5.800         color_bar_m0/h_cnt [0]
                                                                                   color_bar_m0/N107_13/I1 (GTP_LUT2)
                                   td                    0.214       6.014 r       color_bar_m0/N107_13/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       6.567         color_bar_m0/_N90847
                                                                                   color_bar_m0/N156_4/I3 (GTP_LUT5)
                                   td                    0.258       6.825 f       color_bar_m0/N156_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.378         color_bar_m0/_N84748
                                                                                   color_bar_m0/N107_inv/I0 (GTP_LUT4)
                                   td                    0.185       7.563 r       color_bar_m0/N107_inv/Z (GTP_LUT4)
                                   net (fanout=11)       0.771       8.334         color_bar_m0/N107_inv
                                                                                   color_bar_m0/N116_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.567 f       color_bar_m0/N116_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.567         color_bar_m0/_N15633
                                                                                   color_bar_m0/N116_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.597 r       color_bar_m0/N116_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.597         color_bar_m0/_N15634
                                                                                   color_bar_m0/N116_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.627 r       color_bar_m0/N116_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.627         color_bar_m0/_N15635
                                                                                   color_bar_m0/N116_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.657 r       color_bar_m0/N116_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.657         color_bar_m0/_N15636
                                                                                   color_bar_m0/N116_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.687 r       color_bar_m0/N116_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.687         color_bar_m0/_N15637
                                                                                   color_bar_m0/N116_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.717 r       color_bar_m0/N116_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.717         color_bar_m0/_N15638
                                                                                   color_bar_m0/N116_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.747 r       color_bar_m0/N116_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.747         color_bar_m0/_N15639
                                                                                   color_bar_m0/N116_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.777 r       color_bar_m0/N116_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.777         color_bar_m0/_N15640
                                                                                   color_bar_m0/N116_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.807 r       color_bar_m0/N116_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.807         color_bar_m0/_N15641
                                                                                   color_bar_m0/N116_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.837 r       color_bar_m0/N116_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.837         color_bar_m0/_N15642
                                                                                   color_bar_m0/N116_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.073 r       color_bar_m0/N116_1_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.073         color_bar_m0/N655 [11]
                                                                           r       color_bar_m0/h_cnt[11]/D (GTP_DFF_C)

 Data arrival time                                                   9.073         Logic Levels: 6  
                                                                                   Logic: 1.725ns(40.379%), Route: 2.547ns(59.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 sys_clk                                                 0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.000       8.080         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.291 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      11.107         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      11.196 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685      12.881         video_clk        
                                                                           r       color_bar_m0/h_cnt[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.881                          
 clock uncertainty                                      -0.150      12.731                          

 Setup time                                              0.034      12.765                          

 Data required time                                                 12.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.765                          
 Data arrival time                                                   9.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.692                          
====================================================================================================

====================================================================================================

Startpoint  : color_bar_m0/h_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : color_bar_m0/h_cnt[10]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       color_bar_m0/h_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.130 r       color_bar_m0/h_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       5.800         color_bar_m0/h_cnt [0]
                                                                                   color_bar_m0/N107_13/I1 (GTP_LUT2)
                                   td                    0.214       6.014 r       color_bar_m0/N107_13/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       6.567         color_bar_m0/_N90847
                                                                                   color_bar_m0/N156_4/I3 (GTP_LUT5)
                                   td                    0.258       6.825 f       color_bar_m0/N156_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.378         color_bar_m0/_N84748
                                                                                   color_bar_m0/N107_inv/I0 (GTP_LUT4)
                                   td                    0.185       7.563 r       color_bar_m0/N107_inv/Z (GTP_LUT4)
                                   net (fanout=11)       0.771       8.334         color_bar_m0/N107_inv
                                                                                   color_bar_m0/N116_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.567 f       color_bar_m0/N116_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.567         color_bar_m0/_N15633
                                                                                   color_bar_m0/N116_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.597 r       color_bar_m0/N116_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.597         color_bar_m0/_N15634
                                                                                   color_bar_m0/N116_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.627 r       color_bar_m0/N116_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.627         color_bar_m0/_N15635
                                                                                   color_bar_m0/N116_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.657 r       color_bar_m0/N116_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.657         color_bar_m0/_N15636
                                                                                   color_bar_m0/N116_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.687 r       color_bar_m0/N116_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.687         color_bar_m0/_N15637
                                                                                   color_bar_m0/N116_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.717 r       color_bar_m0/N116_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.717         color_bar_m0/_N15638
                                                                                   color_bar_m0/N116_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.747 r       color_bar_m0/N116_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.747         color_bar_m0/_N15639
                                                                                   color_bar_m0/N116_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.777 r       color_bar_m0/N116_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.777         color_bar_m0/_N15640
                                                                                   color_bar_m0/N116_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.807 r       color_bar_m0/N116_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.807         color_bar_m0/_N15641
                                                                                   color_bar_m0/N116_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.043 r       color_bar_m0/N116_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.043         color_bar_m0/N655 [10]
                                                                           r       color_bar_m0/h_cnt[10]/D (GTP_DFF_C)

 Data arrival time                                                   9.043         Logic Levels: 6  
                                                                                   Logic: 1.695ns(39.958%), Route: 2.547ns(60.042%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 sys_clk                                                 0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.000       8.080         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.291 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      11.107         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      11.196 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685      12.881         video_clk        
                                                                           r       color_bar_m0/h_cnt[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.881                          
 clock uncertainty                                      -0.150      12.731                          

 Setup time                                              0.034      12.765                          

 Data required time                                                 12.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.765                          
 Data arrival time                                                   9.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.722                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/vout_data_r[0]/CLK (GTP_DFF_C)
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.316
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       video_rect_read_data_m1/vout_data_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.124 f       video_rect_read_data_m1/vout_data_r[0]/Q (GTP_DFF_C)
                                   net (fanout=2)        1.067       6.191         rgb565_data[0]   
                                                                           f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   6.191         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.237%), Route: 1.067ns(76.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      2.200       5.316         video_clk        
                                                                           r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.316                          
 clock uncertainty                                       0.000       5.316                          

 Hold time                                               0.137       5.453                          

 Data required time                                                  5.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.453                          
 Data arrival time                                                   6.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.738                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/vout_data_r[1]/CLK (GTP_DFF_C)
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.316
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       video_rect_read_data_m1/vout_data_r[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.124 f       video_rect_read_data_m1/vout_data_r[1]/Q (GTP_DFF_C)
                                   net (fanout=2)        1.067       6.191         rgb565_data[1]   
                                                                           f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   6.191         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.237%), Route: 1.067ns(76.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      2.200       5.316         video_clk        
                                                                           r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.316                          
 clock uncertainty                                       0.000       5.316                          

 Hold time                                               0.137       5.453                          

 Data required time                                                  5.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.453                          
 Data arrival time                                                   6.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.738                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/vout_data_r[3]/CLK (GTP_DFF_C)
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.316
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       video_rect_read_data_m1/vout_data_r[3]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.124 f       video_rect_read_data_m1/vout_data_r[3]/Q (GTP_DFF_C)
                                   net (fanout=2)        1.067       6.191         rgb565_data[3]   
                                                                           f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)

 Data arrival time                                                   6.191         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.237%), Route: 1.067ns(76.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      2.200       5.316         video_clk        
                                                                           r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.316                          
 clock uncertainty                                       0.000       5.316                          

 Hold time                                               0.137       5.453                          

 Data required time                                                  5.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.453                          
 Data arrival time                                                   6.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.738                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.595  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.316
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 sys_clk                                                 0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     210.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     211.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008     212.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     212.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     213.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     213.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     213.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     213.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146     216.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.329     217.240 r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      1.487     218.727         frame_read_write_m1/read_fifo_aclr
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                 218.727         Logic Levels: 0  
                                                                                   Logic: 0.329ns(18.117%), Route: 1.487ns(81.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 sys_clk                                                 0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.000     210.080         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     211.291 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     213.107         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     213.196 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      2.200     215.396         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000     215.396                          
 clock uncertainty                                      -0.150     215.246                          

 Setup time                                             -0.026     215.220                          

 Data required time                                                215.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                215.220                          
 Data arrival time                                                 218.727                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.507                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.595  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.316
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 sys_clk                                                 0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     210.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     211.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008     212.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     212.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     213.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     213.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     213.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     213.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146     216.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.329     217.240 r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      1.487     218.727         frame_read_write_m1/read_fifo_aclr
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                 218.727         Logic Levels: 0  
                                                                                   Logic: 0.329ns(18.117%), Route: 1.487ns(81.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 sys_clk                                                 0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.000     210.080         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     211.291 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     213.107         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     213.196 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      2.200     215.396         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000     215.396                          
 clock uncertainty                                      -0.150     215.246                          

 Setup time                                             -0.026     215.220                          

 Data required time                                                215.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                215.220                          
 Data arrival time                                                 218.727                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.507                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.595  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.316
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 sys_clk                                                 0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     210.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     211.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008     212.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     212.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     213.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     213.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     213.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     213.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146     216.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.329     217.240 r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      1.487     218.727         frame_read_write_m1/read_fifo_aclr
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                 218.727         Logic Levels: 0  
                                                                                   Logic: 0.329ns(18.117%), Route: 1.487ns(81.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 sys_clk                                                 0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.000     210.080         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     211.291 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     213.107         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     213.196 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      2.200     215.396         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000     215.396                          
 clock uncertainty                                      -0.150     215.246                          

 Setup time                                             -0.026     215.220                          

 Data required time                                                215.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                215.220                          
 Data arrival time                                                 218.727                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.507                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.801                          
 clock uncertainty                                       0.150       4.951                          

 Hold time                                               0.047       4.998                          

 Data required time                                                  4.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.998                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.700                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.801                          
 clock uncertainty                                       0.150       4.951                          

 Hold time                                               0.047       4.998                          

 Data required time                                                  4.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.998                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.700                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.801                          
 clock uncertainty                                       0.150       4.951                          

 Hold time                                               0.047       4.998                          

 Data required time                                                  4.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.998                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948       4.064         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.393 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.034         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2 [11]
                                                                                   u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_4/I4 (GTP_LUT5)
                                   td                    0.299       5.333 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_4/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       5.938         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [7]
                                                                                   u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_8/I0 (GTP_LUT5)
                                   td                    0.185       6.123 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_8/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.676         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [3]
                                                                                   u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_10/I0 (GTP_LUT3)
                                   td                    0.185       6.861 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_10/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.325         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [1]
                                                                                   u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_0/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.558 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.558         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [0]
                                                                                   u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.588 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.588         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [2]
                                                                                   u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.618 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.618         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [4]
                                                                                   u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.648 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.648         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
                                                                                   u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.678 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.678         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [8]
                                                                                   u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.914 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.378         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167
                                                                                   u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N168/I1 (GTP_LUT5)
                                   td                    0.185       8.563 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N168/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.563         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N168
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.563         Logic Levels: 6  
                                                                                   Logic: 1.772ns(39.387%), Route: 2.727ns(60.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 sys_clk                                                 0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.000      28.571         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.782 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      31.598         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.687 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948      32.635         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      32.635                          
 clock uncertainty                                      -0.150      32.485                          

 Setup time                                              0.034      32.519                          

 Data required time                                                 32.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.519                          
 Data arrival time                                                   8.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.956                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/wait_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : ad9280_sample_m0/state_reg[0]/CE (GTP_DFF_PE)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948       4.064         nt_ad_clk        
                                                                           r       ad9280_sample_m0/wait_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.393 r       ad9280_sample_m0/wait_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       4.998         ad9280_sample_m0/wait_cnt [1]
                                                                                   ad9280_sample_m0/N93_5/I0 (GTP_LUT5)
                                   td                    0.308       5.306 f       ad9280_sample_m0/N93_5/Z (GTP_LUT5)
                                   net (fanout=14)       0.802       6.108         ad9280_sample_m0/_N93729
                                                                                   ad9280_sample_m0/N93_22/I0 (GTP_LUT2)
                                   td                    0.212       6.320 r       ad9280_sample_m0/N93_22/Z (GTP_LUT2)
                                   net (fanout=3)        0.605       6.925         ad9280_sample_m0/_N93746
                                                                                   ad9280_sample_m0/N121/I3 (GTP_LUT5)
                                   td                    0.172       7.097 f       ad9280_sample_m0/N121/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.561         ad9280_sample_m0/N121
                                                                           f       ad9280_sample_m0/state_reg[0]/CE (GTP_DFF_PE)

 Data arrival time                                                   7.561         Logic Levels: 3  
                                                                                   Logic: 1.021ns(29.196%), Route: 2.476ns(70.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 sys_clk                                                 0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.000      28.571         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.782 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      31.598         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.687 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948      32.635         nt_ad_clk        
                                                                           r       ad9280_sample_m0/state_reg[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      32.635                          
 clock uncertainty                                      -0.150      32.485                          

 Setup time                                             -0.542      31.943                          

 Data required time                                                 31.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.943                          
 Data arrival time                                                   7.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.382                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/wait_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : ad9280_sample_m0/state_reg[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948       4.064         nt_ad_clk        
                                                                           r       ad9280_sample_m0/wait_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.393 r       ad9280_sample_m0/wait_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       4.998         ad9280_sample_m0/wait_cnt [1]
                                                                                   ad9280_sample_m0/N93_5/I0 (GTP_LUT5)
                                   td                    0.308       5.306 f       ad9280_sample_m0/N93_5/Z (GTP_LUT5)
                                   net (fanout=14)       0.802       6.108         ad9280_sample_m0/_N93729
                                                                                   ad9280_sample_m0/N93_22/I0 (GTP_LUT2)
                                   td                    0.212       6.320 r       ad9280_sample_m0/N93_22/Z (GTP_LUT2)
                                   net (fanout=3)        0.605       6.925         ad9280_sample_m0/_N93746
                                                                                   ad9280_sample_m0/N121/I3 (GTP_LUT5)
                                   td                    0.172       7.097 f       ad9280_sample_m0/N121/Z (GTP_LUT5)
                                   net (fanout=3)        0.464       7.561         ad9280_sample_m0/N121
                                                                           f       ad9280_sample_m0/state_reg[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.561         Logic Levels: 3  
                                                                                   Logic: 1.021ns(29.196%), Route: 2.476ns(70.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 sys_clk                                                 0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.000      28.571         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.782 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      31.598         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      31.687 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948      32.635         nt_ad_clk        
                                                                           r       ad9280_sample_m0/state_reg[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      32.635                          
 clock uncertainty                                      -0.150      32.485                          

 Setup time                                             -0.542      31.943                          

 Data required time                                                 31.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.943                          
 Data arrival time                                                   7.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/ad_data_in_d1[0]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.578
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948       4.064         nt_ad_clk        
                                                                           r       u_fifo_ctrl/ad_data_in_d1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.387 f       u_fifo_ctrl/ad_data_in_d1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       5.365         u_fifo_ctrl/ad_data_in_d1 [0]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   5.365         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      1.462       4.578         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.578                          
 clock uncertainty                                       0.000       4.578                          

 Hold time                                               0.137       4.715                          

 Data required time                                                  4.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.715                          
 Data arrival time                                                   5.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/ad_data_in_d1[1]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.578
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948       4.064         nt_ad_clk        
                                                                           r       u_fifo_ctrl/ad_data_in_d1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.387 f       u_fifo_ctrl/ad_data_in_d1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       5.365         u_fifo_ctrl/ad_data_in_d1 [1]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   5.365         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      1.462       4.578         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.578                          
 clock uncertainty                                       0.000       4.578                          

 Hold time                                               0.137       4.715                          

 Data required time                                                  4.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.715                          
 Data arrival time                                                   5.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/ad_data_in_d1[2]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.578
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948       4.064         nt_ad_clk        
                                                                           r       u_fifo_ctrl/ad_data_in_d1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.387 f       u_fifo_ctrl/ad_data_in_d1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       5.365         u_fifo_ctrl/ad_data_in_d1 [2]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   5.365         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      1.462       4.578         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.578                          
 clock uncertainty                                       0.000       4.578                          

 Hold time                                               0.137       4.715                          

 Data required time                                                  4.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.715                          
 Data arrival time                                                   5.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_vs_d2/CLK (GTP_DFF_E)
Endpoint    : u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.737  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      3571.360    3571.360 r                        
 sys_clk                                                 0.000    3571.360 r       sys_clk (port)   
                                   net (fanout=1)        0.000    3571.360         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3572.571 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816    3574.387         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    3574.476 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685    3576.161         video_clk        
                                                                           r       video_rect_read_data_m1/pos_vs_d2/CLK (GTP_DFF_E)

                                   tco                   0.329    3576.490 r       video_rect_read_data_m1/pos_vs_d2/Q (GTP_DFF_E)
                                   net (fanout=3)        0.605    3577.095         vs               
                                                                                   N61/I1 (GTP_LUT3)
                                   td                    0.185    3577.280 r       N61/Z (GTP_LUT3) 
                                   net (fanout=2)        0.000    3577.280         nt_vs_out        
                                                                           r       u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)

 Data arrival time                                                3577.280         Logic Levels: 1  
                                                                                   Logic: 0.514ns(45.934%), Route: 0.605ns(54.066%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      3571.375    3571.375 r                        
 sys_clk                                                 0.000    3571.375 r       sys_clk (port)   
                                   net (fanout=1)        0.000    3571.375         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    3572.586 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816    3574.402         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089    3574.491 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948    3575.439         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    3575.439                          
 clock uncertainty                                      -0.150    3575.289                          

 Setup time                                              0.034    3575.323                          

 Data required time                                               3575.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3575.323                          
 Data arrival time                                                3577.280                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.957                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_vs_d2/CLK (GTP_DFF_E)
Endpoint    : u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.737  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13485.520   13485.520 r                        
 sys_clk                                                 0.000   13485.520 r       sys_clk (port)   
                                   net (fanout=1)        0.000   13485.520         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   13486.731 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816   13488.547         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   13488.636 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685   13490.321         video_clk        
                                                                           r       video_rect_read_data_m1/pos_vs_d2/CLK (GTP_DFF_E)

                                   tco                   0.323   13490.644 f       video_rect_read_data_m1/pos_vs_d2/Q (GTP_DFF_E)
                                   net (fanout=3)        0.605   13491.249         vs               
                                                                                   N61/I1 (GTP_LUT3)
                                   td                    0.172   13491.421 f       N61/Z (GTP_LUT3) 
                                   net (fanout=2)        0.000   13491.421         nt_vs_out        
                                                                           f       u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)

 Data arrival time                                               13491.421         Logic Levels: 1  
                                                                                   Logic: 0.495ns(45.000%), Route: 0.605ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13485.512   13485.512 r                        
 sys_clk                                                 0.000   13485.512 r       sys_clk (port)   
                                   net (fanout=1)        0.000   13485.512         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   13486.723 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816   13488.539         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089   13488.628 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948   13489.576         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   13489.576                          
 clock uncertainty                                       0.150   13489.726                          

 Hold time                                               0.047   13489.773                          

 Data required time                                              13489.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                              13489.773                          
 Data arrival time                                               13491.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.648                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/CLK (GTP_DFF)
Endpoint    : u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 sys_clk                                                 0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.000     169.224         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     170.435 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     172.251         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     172.345 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.003     173.348         video_clk_adc    
                                                                           r       fft_display_m0/timing_gen_xy_m0/vs_d1/CLK (GTP_DFF)

                                   tco                   0.329     173.677 r       fft_display_m0/timing_gen_xy_m0/vs_d1/Q (GTP_DFF)
                                   net (fanout=14)       0.802     174.479         wave0_vs         
                                                                                   N61/I2 (GTP_LUT3)
                                   td                    0.258     174.737 f       N61/Z (GTP_LUT3) 
                                   net (fanout=2)        0.000     174.737         nt_vs_out        
                                                                           f       u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)

 Data arrival time                                                 174.737         Logic Levels: 1  
                                                                                   Logic: 0.587ns(42.261%), Route: 0.802ns(57.739%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       171.426     171.426 r                        
 sys_clk                                                 0.000     171.426 r       sys_clk (port)   
                                   net (fanout=1)        0.000     171.426         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     172.637 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     174.453         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     174.542 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948     175.490         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     175.490                          
 clock uncertainty                                      -0.150     175.340                          

 Setup time                                              0.034     175.374                          

 Data required time                                                175.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                175.374                          
 Data arrival time                                                 174.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/CLK (GTP_DFF)
Endpoint    : u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     203.019         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     203.113 r       adda_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=168)      1.003     204.116         video_clk_adc    
                                                                           r       fft_display_m0/timing_gen_xy_m0/vs_d1/CLK (GTP_DFF)

                                   tco                   0.323     204.439 f       fft_display_m0/timing_gen_xy_m0/vs_d1/Q (GTP_DFF)
                                   net (fanout=14)       0.802     205.241         wave0_vs         
                                                                                   N61/I2 (GTP_LUT3)
                                   td                    0.250     205.491 r       N61/Z (GTP_LUT3) 
                                   net (fanout=2)        0.000     205.491         nt_vs_out        
                                                                           r       u_fifo_ctrl/in_vsync_t/D (GTP_DFF_C)

 Data arrival time                                                 205.491         Logic Levels: 1  
                                                                                   Logic: 0.573ns(41.673%), Route: 0.802ns(58.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 sys_clk                                                 0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.997         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.208 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     203.024         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     203.113 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948     204.061         nt_ad_clk        
                                                                           r       u_fifo_ctrl/in_vsync_t/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     204.061                          
 clock uncertainty                                       0.150     204.211                          

 Hold time                                               0.039     204.250                          

 Data required time                                                204.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.250                          
 Data arrival time                                                 205.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  7.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 sys_clk                                                 0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.000      84.612         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      85.823 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      87.639         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      87.730 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101      91.831         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329      92.160 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      92.624         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [0]
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  92.624         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 sys_clk                                                 0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.000      85.713         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      86.924 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      88.740         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      88.829 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948      89.777         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      89.777                          
 clock uncertainty                                      -0.150      89.627                          

 Setup time                                              0.034      89.661                          

 Data required time                                                 89.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 89.661                          
 Data arrival time                                                  92.624                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  7.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 sys_clk                                                 0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.000      84.612         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      85.823 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      87.639         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      87.730 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101      91.831         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      92.160 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      92.624         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  92.624         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 sys_clk                                                 0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.000      85.713         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      86.924 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      88.740         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      88.829 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948      89.777         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      89.777                          
 clock uncertainty                                      -0.150      89.627                          

 Setup time                                              0.034      89.661                          

 Data required time                                                 89.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 89.661                          
 Data arrival time                                                  92.624                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  7.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 sys_clk                                                 0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.000      84.612         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      85.823 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      87.639         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      87.730 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101      91.831         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329      92.160 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      92.624         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  92.624         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 sys_clk                                                 0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.000      85.713         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      86.924 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      88.740         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      88.829 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948      89.777         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      89.777                          
 clock uncertainty                                      -0.150      89.627                          

 Setup time                                              0.034      89.661                          

 Data required time                                                 89.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 89.661                          
 Data arrival time                                                  92.624                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  7.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     203.019         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     203.110 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101     207.211         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323     207.534 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     207.998         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                 207.998         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 sys_clk                                                 0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.997         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.208 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     203.024         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     203.113 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948     204.061         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     204.061                          
 clock uncertainty                                       0.150     204.211                          

 Hold time                                               0.047     204.258                          

 Data required time                                                204.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.258                          
 Data arrival time                                                 207.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  7.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     203.019         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     203.110 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101     207.211         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323     207.534 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     207.998         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                 207.998         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 sys_clk                                                 0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.997         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.208 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     203.024         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     203.113 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948     204.061         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     204.061                          
 clock uncertainty                                       0.150     204.211                          

 Hold time                                               0.047     204.258                          

 Data required time                                                204.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.258                          
 Data arrival time                                                 207.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  7.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 sys_clk                                                 0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.992         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.203 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     203.019         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     203.110 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.101     207.211         nt_da_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323     207.534 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     207.998         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                 207.998         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 sys_clk                                                 0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.000     199.997         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     201.208 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     203.024         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     203.113 r       adda_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=126)      0.948     204.061         nt_ad_clk        
                                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     204.061                          
 clock uncertainty                                       0.150     204.211                          

 Hold time                                               0.047     204.258                          

 Data required time                                                204.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.258                          
 Data arrival time                                                 207.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ips_ddr_top/ddr_rstn
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1681)     2.335       7.079         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.079         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.350%), Route: 2.335ns(87.650%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008      22.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.744                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ips_ddr_top/ddr_rstn
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1681)     2.335       7.079         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.079         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.350%), Route: 2.335ns(87.650%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008      22.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.744                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ips_ddr_top/ddr_rstn
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1681)     2.335       7.079         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.079         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.350%), Route: 2.335ns(87.650%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008      22.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.744                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ips_ddr_top/u_ddrphy_top/logic_rstn
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ips_ddr_top/u_ddrphy_top/logic_rstn
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ips_ddr_top/u_ddrphy_top/logic_rstn
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ips_ddr_top/pll_clkin
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2268)     2.701       9.941         I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                   9.941         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.858%), Route: 2.701ns(89.142%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008      12.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146      16.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.078                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2268)     2.701       9.941         I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                   9.941         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.858%), Route: 2.701ns(89.142%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008      12.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146      16.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.078                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2268)     2.701       9.941         I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                   9.941         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.858%), Route: 2.701ns(89.142%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008      12.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146      16.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.078                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ips_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ips_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ips_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/C (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.164
  Launch Clock Delay      :  4.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043       4.164         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.493 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.046         rstn_1ms[6]      
                                                                                   N770_10/I0 (GTP_LUT4)
                                   td                    0.290       5.336 f       N770_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       5.889         _N90377          
                                                                                   ms72xx_ctl_inst1/N0/I3 (GTP_LUT5)
                                   td                    0.279       6.168 f       ms72xx_ctl_inst1/N0/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.721         ms72xx_ctl_inst1/N0_rnmt
                                                                           f       ms72xx_ctl_inst1/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.721         Logic Levels: 2  
                                                                                   Logic: 0.898ns(35.119%), Route: 1.659ns(64.881%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     103.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043     104.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     104.164                          
 clock uncertainty                                      -0.150     104.014                          

 Recovery time                                          -0.542     103.472                          

 Data required time                                                103.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.472                          
 Data arrival time                                                   6.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.751                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/C (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.164
  Launch Clock Delay      :  4.164
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043       4.164         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.487 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.092         rstn_1ms[13]     
                                                                                   ms72xx_ctl_inst1/N0/I1 (GTP_LUT5)
                                   td                    0.433       5.525 f       ms72xx_ctl_inst1/N0/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.078         ms72xx_ctl_inst1/N0_rnmt
                                                                           f       ms72xx_ctl_inst1/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.078         Logic Levels: 1  
                                                                                   Logic: 0.756ns(39.498%), Route: 1.158ns(60.502%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.121 r       video_pll_m0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=199)      1.043       4.164         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.164                          
 clock uncertainty                                       0.000       4.164                          

 Removal time                                           -0.251       3.913                          

 Data required time                                                  3.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.913                          
 Data arrival time                                                   6.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.165                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 sys_clk                                                 0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     210.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     211.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008     212.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     212.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     213.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     213.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     213.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     213.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146     216.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323     217.234 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973     218.207         frame_read_write_m1/read_fifo_aclr
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                 218.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 sys_clk                                                 0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.000     210.080         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     211.291 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     213.107         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     213.196 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685     214.881         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000     214.881                          
 clock uncertainty                                      -0.150     214.731                          

 Recovery time                                          -0.542     214.189                          

 Data required time                                                214.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.189                          
 Data arrival time                                                 218.207                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.018                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 sys_clk                                                 0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     210.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     211.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008     212.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     212.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     213.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     213.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     213.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     213.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146     216.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323     217.234 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973     218.207         frame_read_write_m1/read_fifo_aclr
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                 218.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 sys_clk                                                 0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.000     210.080         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     211.291 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     213.107         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     213.196 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685     214.881         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     214.881                          
 clock uncertainty                                      -0.150     214.731                          

 Recovery time                                          -0.542     214.189                          

 Data required time                                                214.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.189                          
 Data arrival time                                                 218.207                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.018                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      210.000     210.000 r                        
 sys_clk                                                 0.000     210.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     210.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     211.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008     212.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     212.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847     213.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     213.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605     213.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000     213.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146     216.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323     217.234 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973     218.207         frame_read_write_m1/read_fifo_aclr
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                 218.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       210.080     210.080 r                        
 sys_clk                                                 0.000     210.080 r       sys_clk (port)   
                                   net (fanout=1)        0.000     210.080         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     211.291 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816     213.107         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     213.196 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685     214.881         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     214.881                          
 clock uncertainty                                      -0.150     214.731                          

 Recovery time                                          -0.542     214.189                          

 Data required time                                                214.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                214.189                          
 Data arrival time                                                 218.207                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.018                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973       8.207         frame_read_write_m1/read_fifo_aclr
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   8.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.801                          
 clock uncertainty                                       0.150       4.951                          

 Removal time                                           -0.251       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                   8.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.507                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973       8.207         frame_read_write_m1/read_fifo_aclr
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.801                          
 clock uncertainty                                       0.150       4.951                          

 Removal time                                           -0.251       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                   8.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.507                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/Q (GTP_DFF_C)
                                   net (fanout=103)      0.973       8.207         frame_read_write_m1/read_fifo_aclr
                                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.207         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.923%), Route: 0.973ns(75.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.801                          
 clock uncertainty                                       0.150       4.951                          

 Removal time                                           -0.251       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                   8.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.507                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/CLK (GTP_DFF)
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       video_packet_send_m0/vs_pclk_d1/CLK (GTP_DFF)

                                   tco                   0.329       5.130 r       video_packet_send_m0/vs_pclk_d1/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.683         video_packet_send_m0/vs_pclk_d1
                                                                                   video_packet_send_m0/N5/I0 (GTP_LUT2)
                                   td                    0.204       5.887 f       video_packet_send_m0/N5/Z (GTP_LUT2)
                                   net (fanout=112)      0.948       6.835         video_packet_send_m0/N5
                                                                           f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.835         Logic Levels: 1  
                                                                                   Logic: 0.533ns(26.205%), Route: 1.501ns(73.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 sys_clk                                                 0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.000       8.080         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.291 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      11.107         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      11.196 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685      12.881         video_clk        
                                                                           r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.881                          
 clock uncertainty                                      -0.150      12.731                          

 Recovery time                                          -0.542      12.189                          

 Data required time                                                 12.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.189                          
 Data arrival time                                                   6.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.354                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/CLK (GTP_DFF)
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       video_packet_send_m0/vs_pclk_d1/CLK (GTP_DFF)

                                   tco                   0.329       5.130 r       video_packet_send_m0/vs_pclk_d1/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.683         video_packet_send_m0/vs_pclk_d1
                                                                                   video_packet_send_m0/N5/I0 (GTP_LUT2)
                                   td                    0.204       5.887 f       video_packet_send_m0/N5/Z (GTP_LUT2)
                                   net (fanout=112)      0.948       6.835         video_packet_send_m0/N5
                                                                           f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.835         Logic Levels: 1  
                                                                                   Logic: 0.533ns(26.205%), Route: 1.501ns(73.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 sys_clk                                                 0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.000       8.080         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.291 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      11.107         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      11.196 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685      12.881         video_clk        
                                                                           r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      12.881                          
 clock uncertainty                                      -0.150      12.731                          

 Recovery time                                          -0.542      12.189                          

 Data required time                                                 12.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.189                          
 Data arrival time                                                   6.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.354                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/CLK (GTP_DFF)
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.801
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       video_packet_send_m0/vs_pclk_d1/CLK (GTP_DFF)

                                   tco                   0.329       5.130 r       video_packet_send_m0/vs_pclk_d1/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.683         video_packet_send_m0/vs_pclk_d1
                                                                                   video_packet_send_m0/N5/I0 (GTP_LUT2)
                                   td                    0.204       5.887 f       video_packet_send_m0/N5/Z (GTP_LUT2)
                                   net (fanout=112)      0.948       6.835         video_packet_send_m0/N5
                                                                           f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.835         Logic Levels: 1  
                                                                                   Logic: 0.533ns(26.205%), Route: 1.501ns(73.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         8.080       8.080 r                        
 sys_clk                                                 0.000       8.080 r       sys_clk (port)   
                                   net (fanout=1)        0.000       8.080         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.291 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816      11.107         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      11.196 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685      12.881         video_clk        
                                                                           r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      12.881                          
 clock uncertainty                                      -0.150      12.731                          

 Recovery time                                          -0.542      12.189                          

 Data required time                                                 12.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.189                          
 Data arrival time                                                   6.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.354                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/CLK (GTP_DFF)
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.316
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       video_packet_send_m0/vs_pclk_d2/CLK (GTP_DFF)

                                   tco                   0.323       5.124 f       video_packet_send_m0/vs_pclk_d2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.588         video_packet_send_m0/vs_pclk_d2
                                                                                   video_packet_send_m0/N5/I1 (GTP_LUT2)
                                   td                    0.226       5.814 f       video_packet_send_m0/N5/Z (GTP_LUT2)
                                   net (fanout=112)      1.462       7.276         video_packet_send_m0/N5
                                                                           f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.276         Logic Levels: 1  
                                                                                   Logic: 0.549ns(22.182%), Route: 1.926ns(77.818%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      2.200       5.316         video_clk        
                                                                           r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.316                          
 clock uncertainty                                       0.000       5.316                          

 Removal time                                           -0.053       5.263                          

 Data required time                                                  5.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.263                          
 Data arrival time                                                   7.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.013                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/CLK (GTP_DFF)
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.316
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       video_packet_send_m0/vs_pclk_d2/CLK (GTP_DFF)

                                   tco                   0.323       5.124 f       video_packet_send_m0/vs_pclk_d2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.588         video_packet_send_m0/vs_pclk_d2
                                                                                   video_packet_send_m0/N5/I1 (GTP_LUT2)
                                   td                    0.226       5.814 f       video_packet_send_m0/N5/Z (GTP_LUT2)
                                   net (fanout=112)      1.462       7.276         video_packet_send_m0/N5
                                                                           f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.276         Logic Levels: 1  
                                                                                   Logic: 0.549ns(22.182%), Route: 1.926ns(77.818%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      2.200       5.316         video_clk        
                                                                           r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.316                          
 clock uncertainty                                       0.000       5.316                          

 Removal time                                           -0.053       5.263                          

 Data required time                                                  5.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.263                          
 Data arrival time                                                   7.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.013                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/CLK (GTP_DFF)
Endpoint    : video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.316
  Launch Clock Delay      :  4.801
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      1.685       4.801         video_clk        
                                                                           r       video_packet_send_m0/vs_pclk_d2/CLK (GTP_DFF)

                                   tco                   0.323       5.124 f       video_packet_send_m0/vs_pclk_d2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.588         video_packet_send_m0/vs_pclk_d2
                                                                                   video_packet_send_m0/N5/I1 (GTP_LUT2)
                                   td                    0.226       5.814 f       video_packet_send_m0/N5/Z (GTP_LUT2)
                                   net (fanout=112)      1.462       7.276         video_packet_send_m0/N5
                                                                           f       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.276         Logic Levels: 1  
                                                                                   Logic: 0.549ns(22.182%), Route: 1.926ns(77.818%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   video_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.116 r       video_pll_m0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=634)      2.200       5.316         video_clk        
                                                                           r       video_packet_send_m0/afifo_4096_16i_32o_m0/U_ipml_fifo_afifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.316                          
 clock uncertainty                                       0.000       5.316                          

 Removal time                                           -0.053       5.263                          

 Data required time                                                  5.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.263                          
 Data arrival time                                                   7.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.013                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.008       2.219         nt_sys_clk       
                                                                                   I_ips_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ips_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ips_ddr_top/pll_clkin
                                                                                   I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ips_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ips_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ips_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5339)     3.146       6.911         core_clk         
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1080)     3.824      11.064         I_ips_ddr_top/u_ddrphy_top/calib_done
                                                                                   I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/I0 (GTP_LUT2)
                                   td                    0.172      11.236 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      12.327         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      15.130 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      15.130         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  15.130         Logic Levels: 2  
                                                                                   Logic: 3.304ns(40.200%), Route: 4.915ns(59.800%)
====================================================================================================

====================================================================================================

Startpoint  : da_rom_m0/U_ipml_rom_da_rom/U_ipml_spram_da_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
Endpoint    : da_data_out[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.615       7.733         nt_da_clk        
                                                                           r       da_rom_m0/U_ipml_rom_da_rom/U_ipml_spram_da_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)

                                   tco                   2.063       9.796 f       da_rom_m0/U_ipml_rom_da_rom/U_ipml_spram_da_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOA[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903      10.699         nt_da_data_out[0]
                                                                                   da_data_out_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803      13.502 f       da_data_out_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.502         da_data_out[0]   
 da_data_out[0]                                                            f       da_data_out[0] (port)

 Data arrival time                                                  13.502         Logic Levels: 1  
                                                                                   Logic: 4.866ns(84.347%), Route: 0.903ns(15.653%)
====================================================================================================

====================================================================================================

Startpoint  : da_rom_m0/U_ipml_rom_da_rom/U_ipml_spram_da_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
Endpoint    : da_data_out[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=319)      1.816       3.027         nt_sys_clk       
                                                                                   adda_pll_m0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.118 r       adda_pll_m0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=5509)     4.615       7.733         nt_da_clk        
                                                                           r       da_rom_m0/U_ipml_rom_da_rom/U_ipml_spram_da_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)

                                   tco                   2.063       9.796 f       da_rom_m0/U_ipml_rom_da_rom/U_ipml_spram_da_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOA[1] (GTP_DRM18K)
                                   net (fanout=1)        0.903      10.699         nt_da_data_out[1]
                                                                                   da_data_out_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803      13.502 f       da_data_out_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.502         da_data_out[1]   
 da_data_out[1]                                                            f       da_data_out[1] (port)

 Data arrival time                                                  13.502         Logic Levels: 1  
                                                                                   Logic: 4.866ns(84.347%), Route: 0.903ns(15.653%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_in[0] (port)
Endpoint    : ad9280_sample_m0/adc_data_d0[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 ad_data_in[0]                                           0.000       0.000 r       ad_data_in[0] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_in[0]    
                                                                                   ad_data_in_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ad_data_in_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_ad_data_in[0] 
                                                                           r       ad9280_sample_m0/adc_data_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_in[1] (port)
Endpoint    : ad9280_sample_m0/adc_data_d0[1]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 ad_data_in[1]                                           0.000       0.000 r       ad_data_in[1] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_in[1]    
                                                                                   ad_data_in_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ad_data_in_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_ad_data_in[1] 
                                                                           r       ad9280_sample_m0/adc_data_d0[1]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_in[2] (port)
Endpoint    : ad9280_sample_m0/adc_data_d0[2]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 ad_data_in[2]                                           0.000       0.000 r       ad_data_in[2] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_in[2]    
                                                                                   ad_data_in_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ad_data_in_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_ad_data_in[2] 
                                                                           r       ad9280_sample_m0/adc_data_d0[2]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/CLKB
====================================================================================================

{top|pixclk_3_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           High Pulse Width                          frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.946       3.846           1.900           High Pulse Width                          u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK
 1.946       3.846           1.900           Low Pulse Width                           u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK
 1.946       3.846           1.900           High Pulse Width                          u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/WCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.794       7.692           0.898           High Pulse Width                          fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 6.794       7.692           0.898           Low Pulse Width                           fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 6.794       7.692           0.898           High Pulse Width                          wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.142       4.040           0.898           High Pulse Width                          frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 3.142       4.040           0.898           Low Pulse Width                           frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 3.142       4.040           0.898           High Pulse Width                          frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 13.387      14.285          0.898           High Pulse Width                          u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 13.387      14.285          0.898           High Pulse Width                          wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 13.388      14.286          0.898           Low Pulse Width                           u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/compile/top_comp.adf               
|            | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/ddr3_ov5640_hdmi.fdc               
| Output     | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/synthesize/top_syn.adf             
|            | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/synthesize/top_syn.vm              
|            | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/synthesize/top_controlsets.txt     
|            | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/synthesize/snr.db                  
|            | C:/Users/14861/Desktop/fpga_race/demo/final/HDMI_card/synthesize/top.snr                 
+--------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -dir {} -selected_syn_tool_opt 2 
Peak memory: 814 MB
Total CPU time to synthesize completion : 0h:0m:51s
Process Total CPU time to synthesize completion : 0h:0m:54s
Total real time to synthesize completion : 0h:1m:59s
