#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PGL22G\PDS_win\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.18363
#Hostname: DESKTOP-UGH54P3
Generated by Fabric Compiler (version 2020.3 build 62942) at Sun Oct 30 19:08:36 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling architecture definition.
Compiling technology operator (valence) library.


Process "Compile" started.
Current time: Sun Oct 30 19:47:35 2022
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.009761s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (160.1%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 174)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Elaborating module osd_display
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Elaborating module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Elaborating module ipml_rom_v1_4_osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Elaborating module ipml_spram_v1_4_osd_rom
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 268)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 272)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 276)] Case condition never applies
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 251)] Net cs2_ctrl in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 662)] Net n in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 70)] Net clk_en in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 71)] Net addr_strobe in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 73)] Net rd_oce in module osd_rom does not have a driver, tie it to 0
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 126)] Width mismatch between port addr and signal bound to it for instantiated module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Elaborating module timing_gen_xy
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 57)] Net osd_y in module osd_display does not have a driver, tie it to 0
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 123)] Give initial value 0 for the no drive pin wave_color in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 123)] Give initial value 0 for the no drive pin adc_clk in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 123)] Give initial value 0 for the no drive pin adc_buf_wr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 123)] Give initial value 0 for the no drive pin adc_buf_addr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 123)] Give initial value 0 for the no drive pin adc_buf_data in module instance
Executing : rtl-elaborate successfully.
 0.036052s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (86.7%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.009793s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
Executing : rtl-infer successfully.
 0.209519s wall, 0.109375s user + 0.109375s system = 0.218750s CPU (104.4%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004557s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.026242s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.1%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004284s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N312_1 (bmsWIDEMUX).
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N294_1 (bmsWIDEMUX).
I: Constant propagation done on N271 (bmsWIDEMUX).
I: Constant propagation done on N330_1 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.037791s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (124.0%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.094 sec
Current time: Sun Oct 30 19:47:37 2022
Action compile: Peak memory pool usage is 71,581,696 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Oct 30 19:47:37 2022
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 5.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 5.000} successfully.
Constraint check end.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 1.730769 -6.538462} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 1.730769 -6.538462} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.653846 -17.307692} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.653846 -17.307692} -add successfully.
Start pre-mapping.
I: Constant propagation done on osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
 0.145393s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (107.5%)
Start mod-gen.
W: Public-4008: Instance 'dvi_encoder_m0/encg/dout[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dvi_encoder_m0/encg/dout[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst osd_display_m0/pos_vs_d0 that is redundant to dvi_encoder_m0/encb/c1_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst osd_display_m0/pos_vs_d1 that is redundant to dvi_encoder_m0/encb/c1_reg
W: Register dvi_encoder_m0/encg/c0_q is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_reg is reduced to constant 0.
I: Constant propagation done on dvi_encoder_m0/encg/N173 (bmsWIDEINV).
I: Constant propagation done on dvi_encoder_m0/encg/N176 (bmsREDAND).
I: Constant propagation done on dvi_encoder_m0/encg/N318 (bmsREDOR).
I: Constant propagation done on dvi_encoder_m0/encg/N155 (bmsREDOR).
I: Constant propagation done on dvi_encoder_m0/encg/N156 (bmsWIDEINV).
I: Constant propagation done on dvi_encoder_m0/encg/N303 (bmsWIDEMUX).
I: Constant propagation done on dvi_encoder_m0/encr/N303 (bmsWIDEMUX).
I: Constant propagation done on dvi_encoder_m0/serdes_4b_10to1_m0/N25_bc0 (bmsREDAND).
I: Constant propagation done on dvi_encoder_m0/encb/N91_sum3 (bmsREDXOR).
Executing : mod-gen successfully.
 0.221535s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (98.7%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.385318s wall, 1.250000s user + 0.140625s system = 1.390625s CPU (100.4%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'dvi_encoder_m0/encg/q_m_reg[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dvi_encoder_m0/encg/q_m_reg[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_ram_addr[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_ram_addr[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
I: Removed GTP_DFF inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[4] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]
I: Removed GTP_DFF inst dvi_encoder_m0/encg/n1q_m[0] that is redundant to dvi_encoder_m0/encg/n0q_m[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[1] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[2] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[3] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[4] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[5] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[6] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[7] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[1] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[2] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[3] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[4] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[5] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[6] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[7] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[1] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[2] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[3] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[4] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[5] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[6] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[7] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/n1q_m[0] that is redundant to dvi_encoder_m0/encb/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1q_m[0] that is redundant to dvi_encoder_m0/encr/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[3] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]
Executing : tech-mapping phase 1 successfully.
 0.033779s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.5%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.655198s wall, 1.265625s user + 0.390625s system = 1.656250s CPU (100.1%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.172981s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.4%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.046610s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.6%)

Cell Usage:
GTP_CLKBUFG                   3 uses
GTP_DFF                     182 uses
GTP_DFF_C                    74 uses
GTP_DFF_CE                   39 uses
GTP_DFF_R                    22 uses
GTP_DFF_RE                   14 uses
GTP_DFF_S                     8 uses
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      9 uses
GTP_LUT2                     34 uses
GTP_LUT3                     81 uses
GTP_LUT4                     48 uses
GTP_LUT5                    101 uses
GTP_LUT5CARRY               164 uses
GTP_LUT5M                    41 uses
GTP_MUX2LUT6                  1 use
GTP_OSERDES                   8 uses
GTP_PLL_E1                    1 use

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUFT                 8 uses

Mapping Summary:
Total LUTs: 478 of 17536 (2.73%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 478
Total Registers: 339 of 26304 (1.29%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 48 (2.08%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 10 of 240 (4.17%)


Number of unique control sets : 11
  CLK(video_clk5x)                                 : 38
  CLK(video_clk)                                   : 144
  CLK(video_clk), C(~nt_rst_n)                     : 74
  CLK(video_clk), C(~nt_rst_n), CE(color_bar_m0.N293)    : 3
  CLK(video_clk), C(~nt_rst_n), CE(color_bar_m0.N22)     : 12
  CLK(video_clk), C(~nt_rst_n), CE(color_bar_m0.N232)    : 12
  CLK(video_clk), C(~nt_rst_n), CE(osd_display_m0.timing_gen_xy_m0.N25)    : 12
  CLK(video_clk), R(~osd_display_m0.region_active_d0)    : 3
  CLK(video_clk5x), R(dvi_encoder_m0.serdes_4b_10to1_m0.N99[4])      : 3
  CLK(video_clk), RS(osd_display_m0.N55)           : 24
      CLK(video_clk), R(osd_display_m0.N55)        : 16
      CLK(video_clk), S(osd_display_m0.N55)        : 8
  CLK(video_clk), R(osd_display_m0.N23), CE(osd_display_m0.region_active)  : 14


Number of DFF:CE Signals : 5
  color_bar_m0.N293(from GTP_LUT5:Z)               : 3
  color_bar_m0.N22(from GTP_LUT5:Z)                : 12
  color_bar_m0.N232(from GTP_LUT3:Z)               : 12
  osd_display_m0.timing_gen_xy_m0.N25(from GTP_LUT4:Z)   : 12
  osd_display_m0.region_active(from GTP_DFF:Q)     : 14

Number of DFF:CLK Signals : 2
  video_clk5x(from GTP_CLKBUFG:CLKOUT)             : 41
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 298

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 113

Number of DFF:RS Signals : 4
  dvi_encoder_m0.serdes_4b_10to1_m0.N99[4](from GTP_DFF_R:Q)   : 3
  ~osd_display_m0.region_active_d0(from GTP_INV:Z)       : 3
  osd_display_m0.N23(from GTP_LUT2:Z)              : 14
  osd_display_m0.N55(from GTP_LUT2:Z)              : 24

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom' is overwritten by new value.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 5}          Declared                 0           1  {sys_clk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    300           0  {video_pll_m0/u_pll_e1/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     57           0  {video_pll_m0/u_pll_e1/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     194.326 MHz         13.461          5.146          8.315
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     495.050 MHz          2.692          2.020          0.672
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.315       0.000              0            414
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.672       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.102     -30.856             28             28
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.654       0.000              0            414
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.878       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.730       0.000              0             28
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     5.832       0.000              0            300
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             57
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.136
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.461 r       dvi_encoder_m0/encr/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       6.107         dvi_encoder_m0/encr/cnt [4]
                                                                                   dvi_encoder_m0/encr/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       6.376 r       dvi_encoder_m0/encr/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.746         dvi_encoder_m0/encr/N172
                                                                                   dvi_encoder_m0/encr/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       6.985 f       dvi_encoder_m0/encr/N237_1/Z (GTP_LUT3)
                                   net (fanout=20)       0.676       7.661         dvi_encoder_m0/encr/N228
                                                                                   dvi_encoder_m0/encr/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       7.835 f       dvi_encoder_m0/encr/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.205         dvi_encoder_m0/encr/nb9 [1]
                                                                                   dvi_encoder_m0/encr/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228       8.433 f       dvi_encoder_m0/encr/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.433         dvi_encoder_m0/encr/_N538
                                                                                   dvi_encoder_m0/encr/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.649 f       dvi_encoder_m0/encr/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       9.090         dvi_encoder_m0/encr/nb6 [2]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.318 f       dvi_encoder_m0/encr/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.318         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [3]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.350 r       dvi_encoder_m0/encr/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.350         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.566 f       dvi_encoder_m0/encr/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       9.936         dvi_encoder_m0/encr/nb5 [4]
                                                                                   dvi_encoder_m0/encr/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      10.100 r       dvi_encoder_m0/encr/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.100         dvi_encoder_m0/encr/N243 [4]
                                                                           r       dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  10.100         Logic Levels: 9  
                                                                                   Logic: 2.091ns(42.123%), Route: 2.873ns(57.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370      15.846         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      16.369 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      16.846         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      16.846 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751      18.597         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.597                          
 clock uncertainty                                      -0.150      18.447                          

 Setup time                                             -0.032      18.415                          

 Data required time                                                 18.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.415                          
 Data arrival time                                                 -10.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.315                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.136
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.461 r       dvi_encoder_m0/encg/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       6.107         dvi_encoder_m0/encg/cnt [4]
                                                                                   dvi_encoder_m0/encg/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       6.376 r       dvi_encoder_m0/encg/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.746         dvi_encoder_m0/encg/N172
                                                                                   dvi_encoder_m0/encg/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       6.985 f       dvi_encoder_m0/encg/N237_1/Z (GTP_LUT3)
                                   net (fanout=18)       0.665       7.650         dvi_encoder_m0/encg/N228
                                                                                   dvi_encoder_m0/encg/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       7.824 f       dvi_encoder_m0/encg/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.194         dvi_encoder_m0/encg/nb9 [1]
                                                                                   dvi_encoder_m0/encg/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228       8.422 f       dvi_encoder_m0/encg/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.422         dvi_encoder_m0/encg/_N513
                                                                                   dvi_encoder_m0/encg/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.638 f       dvi_encoder_m0/encg/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       9.079         dvi_encoder_m0/encg/nb6 [2]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.307 f       dvi_encoder_m0/encg/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.307         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [3]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.339 r       dvi_encoder_m0/encg/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.339         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.555 f       dvi_encoder_m0/encg/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       9.925         dvi_encoder_m0/encg/nb5 [4]
                                                                                   dvi_encoder_m0/encg/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      10.089 r       dvi_encoder_m0/encg/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.089         dvi_encoder_m0/encg/N243 [4]
                                                                           r       dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  10.089         Logic Levels: 9  
                                                                                   Logic: 2.091ns(42.217%), Route: 2.862ns(57.783%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370      15.846         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      16.369 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      16.846         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      16.846 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751      18.597         video_clk        
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.597                          
 clock uncertainty                                      -0.150      18.447                          

 Setup time                                             -0.032      18.415                          

 Data required time                                                 18.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.415                          
 Data arrival time                                                 -10.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.326                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encr/cnt[3]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.136
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.461 r       dvi_encoder_m0/encr/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       6.107         dvi_encoder_m0/encr/cnt [4]
                                                                                   dvi_encoder_m0/encr/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       6.376 r       dvi_encoder_m0/encr/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.746         dvi_encoder_m0/encr/N172
                                                                                   dvi_encoder_m0/encr/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       6.985 f       dvi_encoder_m0/encr/N237_1/Z (GTP_LUT3)
                                   net (fanout=20)       0.676       7.661         dvi_encoder_m0/encr/N228
                                                                                   dvi_encoder_m0/encr/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       7.835 f       dvi_encoder_m0/encr/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.205         dvi_encoder_m0/encr/nb9 [1]
                                                                                   dvi_encoder_m0/encr/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228       8.433 f       dvi_encoder_m0/encr/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.433         dvi_encoder_m0/encr/_N538
                                                                                   dvi_encoder_m0/encr/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.649 f       dvi_encoder_m0/encr/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       9.090         dvi_encoder_m0/encr/nb6 [2]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.318 f       dvi_encoder_m0/encr/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.318         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [3]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.534 f       dvi_encoder_m0/encr/N243_5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       9.904         dvi_encoder_m0/encr/nb5 [3]
                                                                                   dvi_encoder_m0/encr/N243_0[3]/I0 (GTP_LUT3)
                                   td                    0.164      10.068 r       dvi_encoder_m0/encr/N243_0[3]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.068         dvi_encoder_m0/encr/N243 [3]
                                                                           r       dvi_encoder_m0/encr/cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                  10.068         Logic Levels: 8  
                                                                                   Logic: 2.059ns(41.748%), Route: 2.873ns(58.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370      15.846         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      16.369 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      16.846         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      16.846 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751      18.597         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.597                          
 clock uncertainty                                      -0.150      18.447                          

 Setup time                                             -0.032      18.415                          

 Data required time                                                 18.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.415                          
 Data arrival time                                                 -10.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.347                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/timing_gen_xy_m0/i_data_d1[8]/CLK (GTP_DFF)
Endpoint    : osd_display_m0/v_data[8]/D (GTP_DFF_R)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.136
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       osd_display_m0/timing_gen_xy_m0/i_data_d1[8]/CLK (GTP_DFF)

                                   tco                   0.317       5.453 f       osd_display_m0/timing_gen_xy_m0/i_data_d1[8]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.823         osd_display_m0/pos_data [8]
                                                                           f       osd_display_m0/v_data[8]/D (GTP_DFF_R)

 Data arrival time                                                   5.823         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       osd_display_m0/v_data[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.136                          
 clock uncertainty                                       0.000       5.136                          

 Hold time                                               0.033       5.169                          

 Data required time                                                  5.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.169                          
 Data arrival time                                                  -5.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/timing_gen_xy_m0/i_data_d0[6]/CLK (GTP_DFF)
Endpoint    : osd_display_m0/timing_gen_xy_m0/i_data_d1[6]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.136
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       osd_display_m0/timing_gen_xy_m0/i_data_d0[6]/CLK (GTP_DFF)

                                   tco                   0.317       5.453 f       osd_display_m0/timing_gen_xy_m0/i_data_d0[6]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.823         osd_display_m0/timing_gen_xy_m0/i_data_d0 [6]
                                                                           f       osd_display_m0/timing_gen_xy_m0/i_data_d1[6]/D (GTP_DFF)

 Data arrival time                                                   5.823         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       osd_display_m0/timing_gen_xy_m0/i_data_d1[6]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.136                          
 clock uncertainty                                       0.000       5.136                          

 Hold time                                               0.033       5.169                          

 Data required time                                                  5.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.169                          
 Data arrival time                                                  -5.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/timing_gen_xy_m0/i_data_d1[19]/CLK (GTP_DFF)
Endpoint    : osd_display_m0/v_data[19]/D (GTP_DFF_S)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.136
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       osd_display_m0/timing_gen_xy_m0/i_data_d1[19]/CLK (GTP_DFF)

                                   tco                   0.317       5.453 f       osd_display_m0/timing_gen_xy_m0/i_data_d1[19]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.823         osd_display_m0/pos_data [19]
                                                                           f       osd_display_m0/v_data[19]/D (GTP_DFF_S)

 Data arrival time                                                   5.823         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       osd_display_m0/v_data[19]/CLK (GTP_DFF_S)
 clock pessimism                                         0.000       5.136                          
 clock uncertainty                                       0.000       5.136                          

 Hold time                                               0.033       5.169                          

 Data required time                                                  5.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.169                          
 Data arrival time                                                  -5.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.134
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)

                                   tco                   0.325       5.459 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       5.900         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N87/I0 (GTP_LUT1)
                                   td                    0.174       6.074 f       dvi_encoder_m0/serdes_4b_10to1_m0/N87/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       6.944         dvi_encoder_m0/serdes_4b_10to1_m0/N87
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)

 Data arrival time                                                   6.944         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       5.077         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.598 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.075         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.075 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.826         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       7.826                          
 clock uncertainty                                      -0.150       7.676                          

 Setup time                                             -0.060       7.616                          

 Data required time                                                  7.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.616                          
 Data arrival time                                                  -6.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.134
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)

                                   tco                   0.325       5.459 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       5.900         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N68/I0 (GTP_LUT1)
                                   td                    0.174       6.074 f       dvi_encoder_m0/serdes_4b_10to1_m0/N68/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       6.944         dvi_encoder_m0/serdes_4b_10to1_m0/N68
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)

 Data arrival time                                                   6.944         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       5.077         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.598 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.075         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.075 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.826         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       7.826                          
 clock uncertainty                                      -0.150       7.676                          

 Setup time                                             -0.060       7.616                          

 Data required time                                                  7.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.616                          
 Data arrival time                                                  -6.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.134
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)

                                   tco                   0.325       5.459 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       5.900         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N86/I0 (GTP_LUT1)
                                   td                    0.174       6.074 f       dvi_encoder_m0/serdes_4b_10to1_m0/N86/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       6.944         dvi_encoder_m0/serdes_4b_10to1_m0/N86
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)

 Data arrival time                                                   6.944         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       5.077         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.598 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.075         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.075 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.826         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       7.826                          
 clock uncertainty                                      -0.150       7.676                          

 Setup time                                             -0.060       7.616                          

 Data required time                                                  7.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.616                          
 Data arrival time                                                  -6.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.134
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/CLK (GTP_DFF)

                                   tco                   0.317       5.451 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.821         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [1]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N97[0]/I0 (GTP_LUT2)
                                   td                    0.214       6.035 r       dvi_encoder_m0/serdes_4b_10to1_m0/N97[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.035         dvi_encoder_m0/serdes_4b_10to1_m0/N97 [0]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/D (GTP_DFF)

 Data arrival time                                                   6.035         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.134                          
 clock uncertainty                                       0.000       5.134                          

 Hold time                                               0.023       5.157                          

 Data required time                                                  5.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.157                          
 Data arrival time                                                  -6.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.134
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF)

                                   tco                   0.317       5.451 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.821         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [1]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N99[0]/I0 (GTP_LUT2)
                                   td                    0.214       6.035 r       dvi_encoder_m0/serdes_4b_10to1_m0/N99[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.035         dvi_encoder_m0/serdes_4b_10to1_m0/N99 [0]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/D (GTP_DFF)

 Data arrival time                                                   6.035         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.134                          
 clock uncertainty                                       0.000       5.134                          

 Hold time                                               0.023       5.157                          

 Data required time                                                  5.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.157                          
 Data arrival time                                                  -6.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.134
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/CLK (GTP_DFF)

                                   tco                   0.317       5.451 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.821         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N99[1]/I0 (GTP_LUT2)
                                   td                    0.214       6.035 r       dvi_encoder_m0/serdes_4b_10to1_m0/N99[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.035         dvi_encoder_m0/serdes_4b_10to1_m0/N99 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/D (GTP_DFF)

 Data arrival time                                                   6.035         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.134                          
 clock uncertainty                                       0.000       5.134                          

 Hold time                                               0.023       5.157                          

 Data required time                                                  5.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.157                          
 Data arrival time                                                  -6.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 sys_clk                                                 0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.551         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.762 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.566         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.566 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370   36225.936         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   36226.459 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36226.936         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36226.936 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751   36228.687         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)

                                   tco                   0.325   36229.012 r       dvi_encoder_m0/encb/dout[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   36229.382         dvi_encoder_m0/blue [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/I0 (GTP_LUT3)
                                   td                    0.239   36229.621 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   36229.621         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [0]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)

 Data arrival time                                               36229.621         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 sys_clk                                                 0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.552         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.763 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.567         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.567 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370   36225.937         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   36226.458 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36226.935         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36226.935 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   36228.686         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000   36228.686                          
 clock uncertainty                                      -0.150   36228.536                          

 Setup time                                             -0.017   36228.519                          

 Data required time                                              36228.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.519                          
 Data arrival time                                              -36229.621                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.102                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 sys_clk                                                 0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.551         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.762 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.566         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.566 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370   36225.936         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   36226.459 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36226.936         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36226.936 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751   36228.687         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.325   36229.012 r       dvi_encoder_m0/encb/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   36229.382         dvi_encoder_m0/blue [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/I0 (GTP_LUT3)
                                   td                    0.239   36229.621 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   36229.621         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [1]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)

 Data arrival time                                               36229.621         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 sys_clk                                                 0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.552         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.763 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.567         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.567 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370   36225.937         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   36226.458 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36226.935         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36226.935 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   36228.686         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000   36228.686                          
 clock uncertainty                                      -0.150   36228.536                          

 Setup time                                             -0.017   36228.519                          

 Data required time                                              36228.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.519                          
 Data arrival time                                              -36229.621                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.102                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 sys_clk                                                 0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.551         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.762 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.566         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.566 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370   36225.936         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   36226.459 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36226.936         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36226.936 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751   36228.687         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)

                                   tco                   0.325   36229.012 r       dvi_encoder_m0/encb/dout[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   36229.382         dvi_encoder_m0/blue [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/I0 (GTP_LUT3)
                                   td                    0.239   36229.621 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   36229.621         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [2]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)

 Data arrival time                                               36229.621         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 sys_clk                                                 0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.552         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.763 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.567         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.567 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370   36225.937         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   36226.458 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36226.935         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36226.935 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   36228.686         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000   36228.686                          
 clock uncertainty                                      -0.150   36228.536                          

 Setup time                                             -0.017   36228.519                          

 Data required time                                              36228.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.519                          
 Data arrival time                                              -36229.621                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.102                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.453 f       dvi_encoder_m0/encb/dout[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.823         dvi_encoder_m0/blue [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/I0 (GTP_LUT3)
                                   td                    0.214       6.037 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.037         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [0]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)

 Data arrival time                                                   6.037         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.134                          
 clock uncertainty                                       0.150       5.284                          

 Hold time                                               0.023       5.307                          

 Data required time                                                  5.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.307                          
 Data arrival time                                                  -6.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.453 f       dvi_encoder_m0/encb/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.823         dvi_encoder_m0/blue [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/I0 (GTP_LUT3)
                                   td                    0.214       6.037 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.037         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)

 Data arrival time                                                   6.037         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.134                          
 clock uncertainty                                       0.150       5.284                          

 Hold time                                               0.023       5.307                          

 Data required time                                                  5.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.307                          
 Data arrival time                                                  -6.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.453 f       dvi_encoder_m0/encb/dout[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.823         dvi_encoder_m0/blue [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/I0 (GTP_LUT3)
                                   td                    0.214       6.037 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.037         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [2]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)

 Data arrival time                                                   6.037         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.134                          
 clock uncertainty                                       0.150       5.284                          

 Hold time                                               0.023       5.307                          

 Data required time                                                  5.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.307                          
 Data arrival time                                                  -6.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.486         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.007 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.484         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.484 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.235         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.917 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       6.787         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_n [3]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/I (GTP_OUTBUFT)
                                   td                    2.409       9.196 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.196         tmds_clk_n       
 tmds_clk_n                                                                f       tmds_clk_n (port)

 Data arrival time                                                   9.196         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr0/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.486         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.007 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.484         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.484 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.235         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr0/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.917 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr0/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       6.787         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_p [3]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/I (GTP_OUTBUFT)
                                   td                    2.409       9.196 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.196         tmds_clk_p       
 tmds_clk_p                                                                f       tmds_clk_p (port)

 Data arrival time                                                   9.196         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.486         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.007 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.484         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.484 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.235         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.917 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       6.787         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_n [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/I (GTP_OUTBUFT)
                                   td                    2.409       9.196 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.196         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            f       tmds_data_n[0] (port)

 Data arrival time                                                   9.196         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : dvi_encoder_m0/encb/dout[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_n         
                                                                                   N3/I (GTP_INV)   
                                   td                    0.000       1.211 f       N3/Z (GTP_INV)   
                                   net (fanout=113)      1.572       2.783         N3               
                                                                           f       dvi_encoder_m0/encb/dout[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.783         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.514%), Route: 1.572ns(56.486%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : osd_display_m0/timing_gen_xy_m0/y_cnt[9]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_n         
                                                                                   N3/I (GTP_INV)   
                                   td                    0.000       1.211 f       N3/Z (GTP_INV)   
                                   net (fanout=113)      1.572       2.783         N3               
                                                                           f       osd_display_m0/timing_gen_xy_m0/y_cnt[9]/C (GTP_DFF_CE)

 Data arrival time                                                   2.783         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.514%), Route: 1.572ns(56.486%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : osd_display_m0/timing_gen_xy_m0/y_cnt[8]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_n         
                                                                                   N3/I (GTP_INV)   
                                   td                    0.000       1.211 f       N3/Z (GTP_INV)   
                                   net (fanout=113)      1.572       2.783         N3               
                                                                           f       osd_display_m0/timing_gen_xy_m0/y_cnt[8]/C (GTP_DFF_CE)

 Data arrival time                                                   2.783         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.514%), Route: 1.572ns(56.486%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 5.984 sec
Current time: Sun Oct 30 19:47:44 2022
Action synthesize: Peak memory pool usage is 195,182,592 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Oct 30 19:47:44 2022
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top'
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom' is overwritten by new value.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/N31_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/N31_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_x[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[0]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[1]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[2]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[3]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[4]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[5]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[6]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[7]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[8]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[10]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[11]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[12]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[13]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_x[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_x[2]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/region_active/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[1]/opit_0_inv_A2Q1' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[0]/opit_0_inv_A2Q20' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
Device mapping done.
Total device mapping takes 0.203125 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 339      | 26304         | 2                   
| LUT                   | 478      | 17536         | 3                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 1        | 48            | 3                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 10       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 3        | 20            | 15                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/top.pcf has been covered.
Action dev_map: Real time elapsed is 5.000 sec
Action dev_map: CPU time elapsed is 2.984 sec
Current time: Sun Oct 30 19:47:48 2022
Action dev_map: Peak memory pool usage is 171,253,760 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Oct 30 19:47:48 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/top.pcf}
Executing : def_port tmds_clk_n -LOC A16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port tmds_clk_n -LOC A16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port tmds_clk_p -LOC B16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port tmds_clk_p -LOC B16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[0]} -LOC A14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[0]} -LOC A14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[1]} -LOC A11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[1]} -LOC A11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[2]} -LOC A10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[2]} -LOC A10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[0]} -LOC B14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[0]} -LOC B14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[1]} -LOC B11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[1]} -LOC B11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[2]} -LOC B10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[2]} -LOC B10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port rst_n -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER NONE
Executing : def_port rst_n -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER NONE successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER NONE
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER NONE successfully.
Executing : apply_constraint -f {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/top.pcf} successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance video_pll_m0/u_pll_e1/goppll to PLL_82_51.
Mapping instance video_clk5xbufg/gopclkbufg to USCM_74_105.
Mapping instance video_clkbufg/gopclkbufg to USCM_74_106.
Mapping instance sys_clkbufg/gopclkbufg to USCM_74_104.
Pre global placement takes 2.69 sec.
Run super clustering :
	Initial slack -1876.
	2 iterations finished.
	Final slack -887.
Super clustering done.
Design Utilization : 3%.
Global placement takes 1.52 sec.
Wirelength after global placement is 2108.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL on IOL_151_298.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL on IOL_151_350.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL on IOL_151_338.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL on IOL_151_322.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL on IOL_151_297.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL on IOL_151_349.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL on IOL_151_337.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL on IOL_151_321.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance sys_clkbufg/gopclkbufg on USCM_74_104.
Placed fixed instance video_clk5xbufg/gopclkbufg on USCM_74_105.
Placed fixed instance video_clkbufg/gopclkbufg on USCM_74_106.
Placed fixed instance video_pll_m0/u_pll_e1/goppll on PLL_82_51.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2244.
Macro cell placement takes 0.02 sec.
Run super clustering :
	Initial slack -1876.
	2 iterations finished.
	Final slack -887.
Super clustering done.
Design Utilization : 3%.
Wirelength after post global placement is 1995.
Post global placement takes 1.77 sec.
Wirelength after legalization is 2415.
Legalization takes 0.08 sec.
Worst slack before Replication Place is -1036.
Wirelength after replication placement is 2415.
Legalized cost -1036.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2457.
Timing-driven detailed placement takes 0.63 sec.
Placement done.
Total placement takes 6.80 sec.
Finished placement. (CPU time elapsed 0h:00m:07s)

Routing started.
Building routing graph takes 0.97 sec.
Worst slack is -1117.
Processing design graph takes 0.14 sec.
Total memory for routing:
	47.176476 M.
Total nets for routing : 693.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 75 nets, it takes 0.00 sec.
Unrouted nets 139 at the end of iteration 0.
Unrouted nets 89 at the end of iteration 1.
Unrouted nets 32 at the end of iteration 2.
Unrouted nets 14 at the end of iteration 3.
Unrouted nets 8 at the end of iteration 4.
Unrouted nets 6 at the end of iteration 5.
Unrouted nets 4 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 0 at the end of iteration 11.
Global Routing step 2 processed 244 nets, it takes 0.55 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 3 nets, it takes 0.03 sec.
Global routing takes 0.58 sec.
Total 714 subnets.
    forward max bucket size 82 , backward 18.
        Unrouted nets 381 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 55 , backward 37.
        Unrouted nets 299 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 27 , backward 40.
        Unrouted nets 258 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 22 , backward 45.
        Unrouted nets 193 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 43.
        Unrouted nets 121 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 39.
        Unrouted nets 63 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 45.
        Unrouted nets 40 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 20.
        Unrouted nets 20 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 17.
        Unrouted nets 17 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 26.
        Unrouted nets 16 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 48.
        Unrouted nets 10 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 30.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.28 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.17 sec.
The timing paths of the clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred have hold violation, the worst slack : -59.
All timing paths hold violation have been fixed.
Hold fix iterated 24 times
The hold violation of the clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred has been fixed successfully, the finally worst slack: , 33(fast).
Hold violation fix takes 3.81 sec.
Used srb routing arc is 5934.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 6.27 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 3        | 6             | 50                  
| Use of CLMA              | 144      | 3274          | 4                   
|   FF                     | 286      | 19644         | 1                   
|   LUT                    | 395      | 13096         | 3                   
|   LUT-FF pairs           | 126      | 13096         | 1                   
| Use of CLMS              | 40       | 1110          | 4                   
|   FF                     | 53       | 6660          | 1                   
|   LUT                    | 97       | 4440          | 2                   
|   LUT-FF pairs           | 23       | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 1        | 48            | 2                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 10       | 240           | 4                   
|   IOBD                   | 6        | 120           | 5                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 4        | 114           | 4                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 10       | 240           | 4                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 3        | 20            | 15                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:13s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 18.000 sec
Action pnr: CPU time elapsed is 16.734 sec
Current time: Sun Oct 30 19:48:05 2022
Action pnr: Peak memory pool usage is 402,866,176 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:13s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Oct 30 19:48:06 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Sun Oct 30 19:48:10 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 5}          Declared                 0           1  {sys_clk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    262           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     49           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     154.991 MHz         13.461          6.452          7.009
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     560.852 MHz          2.692          1.783          0.909
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     7.009       0.000              0            835
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.909       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.024     -47.616             28             28
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.264       0.000              0            835
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.448       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.035      -0.088              3             28
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     5.807       0.000              0            262
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.196      -1.568              8             49
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.312       0.000              0            835
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     1.253       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.544     -36.539             28             28
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.281       0.000              0            835
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.390       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.033       0.000              0             28
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.139       0.000              0            262
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.217      -1.736              8             49
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.258
  Launch Clock Delay      :  7.369
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.799       7.369         video_clk        
 CLMA_118_313/CLK                                                          r       dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_118_313/Q3                   tco                   0.261       7.630 r       dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.757       8.387         dvi_encoder_m0/encg/n0q_m [3]
 CLMA_114_296/Y1                   td                    0.464       8.851 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.516       9.367         _N3              
 CLMA_114_304/Y1                   td                    0.169       9.536 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.625      10.161         dvi_encoder_m0/encg/N228
 CLMA_106_297/Y0                   td                    0.164      10.325 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.595      10.920         dvi_encoder_m0/encg/nb9 [1]
                                                         0.387      11.307 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000      11.307         dvi_encoder_m0/encg/_N513
 CLMS_102_313/Y3                   td                    0.380      11.687 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.618      12.305         dvi_encoder_m0/encg/nb6 [3]
 CLMS_102_289/COUT                 td                    0.431      12.736 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.736         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
 CLMS_102_293/Y0                   td                    0.198      12.934 r       dvi_encoder_m0/encg/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.514      13.448         dvi_encoder_m0/encg/nb5 [4]
 CLMA_106_312/A0                                                           r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  13.448         Logic Levels: 6  
                                                                                   Logic: 2.454ns(40.368%), Route: 3.625ns(59.632%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      18.192 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.527      19.719         video_clk        
 CLMA_106_312/CLK                                                          r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      20.787                          
 clock uncertainty                                      -0.150      20.637                          

 Setup time                                             -0.180      20.457                          

 Data required time                                                 20.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.457                          
 Data arrival time                                                 -13.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.009                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.263
  Launch Clock Delay      :  7.369
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.799       7.369         video_clk        
 CLMA_118_313/CLK                                                          r       dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_118_313/Q3                   tco                   0.261       7.630 r       dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.757       8.387         dvi_encoder_m0/encg/n0q_m [3]
 CLMA_114_296/Y1                   td                    0.464       8.851 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.516       9.367         _N3              
 CLMA_114_304/Y1                   td                    0.169       9.536 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.625      10.161         dvi_encoder_m0/encg/N228
 CLMA_106_297/Y0                   td                    0.164      10.325 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.595      10.920         dvi_encoder_m0/encg/nb9 [1]
                                                         0.387      11.307 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000      11.307         dvi_encoder_m0/encg/_N513
 CLMS_102_313/Y2                   td                    0.198      11.505 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.618      12.123         dvi_encoder_m0/encg/nb6 [2]
 CLMS_102_289/Y3                   td                    0.571      12.694 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.594      13.288         dvi_encoder_m0/encg/nb5 [3]
 CLMA_106_300/B4                                                           r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.288         Logic Levels: 5  
                                                                                   Logic: 2.214ns(37.405%), Route: 3.705ns(62.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      18.192 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.532      19.724         video_clk        
 CLMA_106_300/CLK                                                          r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      20.792                          
 clock uncertainty                                      -0.150      20.642                          

 Setup time                                             -0.133      20.509                          

 Data required time                                                 20.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.509                          
 Data arrival time                                                 -13.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.221                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.273
  Launch Clock Delay      :  7.400
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.830       7.400         video_clk        
 CLMA_126_284/CLK                                                          r       dvi_encoder_m0/encb/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_126_284/Q2                   tco                   0.261       7.661 r       dvi_encoder_m0/encb/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.671       8.332         dvi_encoder_m0/encb/n1q_m [1]
 CLMA_118_281/Y1                   td                    0.524       8.856 r       dvi_encoder_m0/encb/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.587       9.443         _N0              
 CLMS_114_281/Y0                   td                    0.164       9.607 r       dvi_encoder_m0/encb/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.436      10.043         dvi_encoder_m0/encb/N228
 CLMA_118_284/Y3                   td                    0.169      10.212 r       dvi_encoder_m0/encb/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.571      10.783         dvi_encoder_m0/encb/nb9 [1]
                                                         0.387      11.170 r       dvi_encoder_m0/encb/N243_8_1/gateop_A2/Cout
                                                         0.000      11.170         dvi_encoder_m0/encb/_N488
 CLMS_114_293/Y3                   td                    0.380      11.550 r       dvi_encoder_m0/encb/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.428      11.978         dvi_encoder_m0/encb/nb6 [3]
 CLMS_114_285/COUT                 td                    0.431      12.409 r       dvi_encoder_m0/encb/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.409         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4]
 CLMS_114_289/Y0                   td                    0.198      12.607 r       dvi_encoder_m0/encb/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.524      13.131         dvi_encoder_m0/encb/nb5 [4]
 CLMA_106_293/B4                                                           r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.131         Logic Levels: 6  
                                                                                   Logic: 2.514ns(43.867%), Route: 3.217ns(56.133%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      18.192 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.542      19.734         video_clk        
 CLMA_106_293/CLK                                                          r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      20.802                          
 clock uncertainty                                      -0.150      20.652                          

 Setup time                                             -0.133      20.519                          

 Data required time                                                 20.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.519                          
 Data arrival time                                                 -13.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.388                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/CLK
Endpoint    : osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.402
  Launch Clock Delay      :  6.289
  Clock Pessimism Removal :  -1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.558       6.289         video_clk        
 CLMA_118_273/CLK                                                          r       osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/CLK

 CLMA_118_273/Q1                   tco                   0.223       6.512 f       osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.228       6.740         osd_display_m0/osd_ram_addr [9]
 DRM_122_268/ADA0[9]                                                       f       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   6.740         Logic Levels: 0  
                                                                                   Logic: 0.223ns(49.446%), Route: 0.228ns(50.554%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.832       7.402         video_clk        
 DRM_122_268/CLKA[0]                                                       r       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.068       6.334                          
 clock uncertainty                                       0.000       6.334                          

 Hold time                                               0.142       6.476                          

 Data required time                                                  6.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.476                          
 Data arrival time                                                  -6.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/osd_ram_addr[13]/opit_0_A2Q21/CLK
Endpoint    : osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.402
  Launch Clock Delay      :  6.284
  Clock Pessimism Removal :  -1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.553       6.284         video_clk        
 CLMA_118_277/CLK                                                          r       osd_display_m0/osd_ram_addr[13]/opit_0_A2Q21/CLK

 CLMA_118_277/Q0                   tco                   0.223       6.507 f       osd_display_m0/osd_ram_addr[13]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.244       6.751         osd_display_m0/osd_ram_addr [12]
 DRM_122_268/ADA0[12]                                                      f       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   6.751         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.832       7.402         video_clk        
 DRM_122_268/CLKA[0]                                                       r       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.068       6.334                          
 clock uncertainty                                       0.000       6.334                          

 Hold time                                               0.142       6.476                          

 Data required time                                                  6.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.476                          
 Data arrival time                                                  -6.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/osd_ram_addr[11]/opit_0_A2Q21/CLK
Endpoint    : osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[11]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.402
  Launch Clock Delay      :  6.289
  Clock Pessimism Removal :  -1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.558       6.289         video_clk        
 CLMA_118_273/CLK                                                          r       osd_display_m0/osd_ram_addr[11]/opit_0_A2Q21/CLK

 CLMA_118_273/Q3                   tco                   0.223       6.512 f       osd_display_m0/osd_ram_addr[11]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.258       6.770         osd_display_m0/osd_ram_addr [11]
 DRM_122_268/ADA0[11]                                                      f       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[11]

 Data arrival time                                                   6.770         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.832       7.402         video_clk        
 DRM_122_268/CLKA[0]                                                       r       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.068       6.334                          
 clock uncertainty                                       0.000       6.334                          

 Hold time                                               0.142       6.476                          

 Data required time                                                  6.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.476                          
 Data arrival time                                                  -6.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.388
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.820       7.388         video_clk5x      
 CLMA_146_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK

 CLMA_146_304/Q2                   tco                   0.261       7.649 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/Q
                                   net (fanout=2)        0.594       8.243         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
 CLMA_146_321/Y1                   td                    0.169       8.412 r       dvi_encoder_m0/serdes_4b_10to1_m0/N87/gateop_perm/Z
                                   net (fanout=1)        0.414       8.826         dvi_encoder_m0/serdes_4b_10to1_m0/N87
 IOL_151_321/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]

 Data arrival time                                                   8.826         Logic Levels: 1  
                                                                                   Logic: 0.430ns(29.903%), Route: 1.008ns(70.097%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       7.421 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.552       8.973         video_clk5x      
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.041                          
 clock uncertainty                                      -0.150       9.891                          

 Setup time                                             -0.156       9.735                          

 Data required time                                                  9.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.735                          
 Data arrival time                                                  -8.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.909                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.316
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.840       7.408         video_clk5x      
 CLMA_146_328/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK

 CLMA_146_328/Q1                   tco                   0.261       7.669 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.737       8.406         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0]
 CLMA_146_353/Y0                   td                    0.164       8.570 r       dvi_encoder_m0/serdes_4b_10to1_m0/N69/gateop_perm/Z
                                   net (fanout=1)        0.284       8.854         dvi_encoder_m0/serdes_4b_10to1_m0/N69
 IOL_151_349/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]

 Data arrival time                                                   8.854         Logic Levels: 1  
                                                                                   Logic: 0.425ns(29.391%), Route: 1.021ns(70.609%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       7.421 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.587       9.008         video_clk5x      
 IOL_151_349/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.076                          
 clock uncertainty                                      -0.150       9.926                          

 Setup time                                             -0.156       9.770                          

 Data required time                                                  9.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.770                          
 Data arrival time                                                  -8.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.916                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.316
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.840       7.408         video_clk5x      
 CLMA_146_328/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK

 CLMA_146_328/Q0                   tco                   0.261       7.669 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.600       8.269         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0]
 CLMA_146_353/Y1                   td                    0.169       8.438 r       dvi_encoder_m0/serdes_4b_10to1_m0/N68/gateop_perm/Z
                                   net (fanout=1)        0.415       8.853         dvi_encoder_m0/serdes_4b_10to1_m0/N68
 IOL_151_349/TX_DATA[1]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[1]

 Data arrival time                                                   8.853         Logic Levels: 1  
                                                                                   Logic: 0.430ns(29.758%), Route: 1.015ns(70.242%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       7.421 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.587       9.008         video_clk5x      
 IOL_151_349/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.076                          
 clock uncertainty                                      -0.150       9.926                          

 Setup time                                             -0.156       9.770                          

 Data required time                                                  9.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.770                          
 Data arrival time                                                  -8.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.729 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.533       6.262         video_clk5x      
 CLMA_138_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_312/Q0                   tco                   0.223       6.485 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.629         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_312/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.629         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.814       7.382         video_clk5x      
 CLMA_138_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.262                          
 clock uncertainty                                       0.000       6.262                          

 Hold time                                              -0.081       6.181                          

 Data required time                                                  6.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.181                          
 Data arrival time                                                  -6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.729 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.533       6.262         video_clk5x      
 CLMA_138_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_312/Q0                   tco                   0.223       6.485 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.629         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_312/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.629         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.814       7.382         video_clk5x      
 CLMA_138_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.262                          
 clock uncertainty                                       0.000       6.262                          

 Hold time                                              -0.082       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                  -6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.729 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.533       6.262         video_clk5x      
 CLMA_138_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_312/Q0                   tco                   0.223       6.485 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.629         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_312/B4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.629         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.814       7.382         video_clk5x      
 CLMA_138_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.262                          
 clock uncertainty                                       0.000       6.262                          

 Hold time                                              -0.084       6.178                          

 Data required time                                                  6.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.178                          
 Data arrival time                                                  -6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.451                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.268
  Launch Clock Delay      :  7.390
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36229.121 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.820   36230.941         video_clk        
 CLMS_126_293/CLK                                                          r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_293/Q0                   tco                   0.261   36231.202 r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.050   36232.252         dvi_encoder_m0/blue [7]
 CLMA_126_292/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q/L4

 Data arrival time                                               36232.252         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.908%), Route: 1.050ns(80.092%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36228.281 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.539   36229.820         video_clk5x      
 CLMA_126_292/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q/CLK
 clock pessimism                                         0.688   36230.508                          
 clock uncertainty                                      -0.150   36230.358                          

 Setup time                                             -0.130   36230.228                          

 Data required time                                              36230.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.228                          
 Data arrival time                                              -36232.252                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.024                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.268
  Launch Clock Delay      :  7.390
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36229.121 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.820   36230.941         video_clk        
 CLMS_126_293/CLK                                                          r       dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_293/Q1                   tco                   0.261   36231.202 r       dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.021   36232.223         dvi_encoder_m0/blue [5]
 CLMA_126_292/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q_perm/L4

 Data arrival time                                               36232.223         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.359%), Route: 1.021ns(79.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36228.281 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.539   36229.820         video_clk5x      
 CLMA_126_292/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.688   36230.508                          
 clock uncertainty                                      -0.150   36230.358                          

 Setup time                                             -0.133   36230.225                          

 Data required time                                              36230.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.225                          
 Data arrival time                                              -36232.223                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.998                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.256
  Launch Clock Delay      :  7.378
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36229.121 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.808   36230.929         video_clk        
 CLMA_130_312/CLK                                                          r       dvi_encoder_m0/encg/dout[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_312/Q0                   tco                   0.261   36231.190 r       dvi_encoder_m0/encg/dout[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.916   36232.106         dvi_encoder_m0/red [2]
 CLMA_130_313/D4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/L4

 Data arrival time                                               36232.106         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.175%), Route: 0.916ns(77.825%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36228.281 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.527   36229.808         video_clk5x      
 CLMA_130_313/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.688   36230.496                          
 clock uncertainty                                      -0.150   36230.346                          

 Setup time                                             -0.132   36230.214                          

 Data required time                                              36230.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.214                          
 Data arrival time                                              -36232.106                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.892                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.386
  Launch Clock Delay      :  6.265
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.534       6.265         video_clk        
 CLMS_126_297/CLK                                                          r       dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_297/Q0                   tco                   0.223       6.488 f       dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.244       6.732         dvi_encoder_m0/blue [3]
 CLMA_130_297/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.732         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.818       7.386         video_clk5x      
 CLMA_130_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.698                          
 clock uncertainty                                       0.150       6.848                          

 Hold time                                              -0.081       6.767                          

 Data required time                                                  6.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.767                          
 Data arrival time                                                  -6.732                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.035                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.393
  Launch Clock Delay      :  6.272
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.541       6.272         video_clk        
 CLMS_142_317/CLK                                                          r       dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_317/Q1                   tco                   0.223       6.495 f       dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.244       6.739         dvi_encoder_m0/green [1]
 CLMA_146_317/B4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.739         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.825       7.393         video_clk5x      
 CLMA_146_317/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.705                          
 clock uncertainty                                       0.150       6.855                          

 Hold time                                              -0.084       6.771                          

 Data required time                                                  6.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.771                          
 Data arrival time                                                  -6.739                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.032                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.393
  Launch Clock Delay      :  6.272
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.541       6.272         video_clk        
 CLMS_142_317/CLK                                                          r       dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_317/Q0                   tco                   0.223       6.495 f       dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.258       6.753         dvi_encoder_m0/green [0]
 CLMA_146_317/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.753         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.825       7.393         video_clk5x      
 CLMA_146_317/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.705                          
 clock uncertainty                                       0.150       6.855                          

 Hold time                                              -0.081       6.774                          

 Data required time                                                  6.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.774                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.021                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.531         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.463       7.994 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.994         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.104      10.098 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096      10.194         nt_tmds_data_n[2]
 A10                                                                       r       tmds_data_n[2] (port)

 Data arrival time                                                  10.194         Logic Levels: 1  
                                                                                   Logic: 2.567ns(96.395%), Route: 0.096ns(3.605%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.531         video_clk5x      
 IOL_151_350/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.463       7.994 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.994         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    2.104      10.098 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092      10.190         nt_tmds_data_p[2]
 B10                                                                       r       tmds_data_p[2] (port)

 Data arrival time                                                  10.190         Logic Levels: 1  
                                                                                   Logic: 2.567ns(96.540%), Route: 0.092ns(3.460%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.820       7.516         video_clk5x      
 IOL_151_337/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK

 IOL_151_337/DO                    tco                   0.463       7.979 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.979         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntO
 IOBS_152_337/PAD                  td                    2.104      10.083 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_0/O
                                   net (fanout=1)        0.095      10.178         nt_tmds_data_n[1]
 A11                                                                       r       tmds_data_n[1] (port)

 Data arrival time                                                  10.178         Logic Levels: 1  
                                                                                   Logic: 2.567ns(96.431%), Route: 0.095ns(3.569%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/active_x[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=55)       1.530       2.704         nt_rst_n         
 CLMA_130_249/RS                                                           r       color_bar_m0/active_x[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.704         Logic Levels: 2  
                                                                                   Logic: 1.029ns(38.055%), Route: 1.675ns(61.945%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/active_x[0]/opit_0_inv_A2Q20/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=55)       1.530       2.704         nt_rst_n         
 CLMA_130_249/RS                                                           r       color_bar_m0/active_x[0]/opit_0_inv_A2Q20/RS

 Data arrival time                                                   2.704         Logic Levels: 2  
                                                                                   Logic: 1.029ns(38.055%), Route: 1.675ns(61.945%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    1.020       1.165 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.095       1.260 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=55)       1.535       2.795         nt_rst_n         
 CLMA_118_249/RS                                                           f       color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.795         Logic Levels: 2  
                                                                                   Logic: 1.115ns(39.893%), Route: 1.680ns(60.107%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.166
  Launch Clock Delay      :  5.938
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.462       5.938         video_clk        
 CLMA_118_313/CLK                                                          r       dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_118_313/Q3                   tco                   0.209       6.147 r       dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.584       6.731         dvi_encoder_m0/encg/n0q_m [3]
 CLMA_114_296/Y1                   td                    0.372       7.103 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.405       7.508         _N3              
 CLMA_114_304/Y1                   td                    0.135       7.643 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.515       8.158         dvi_encoder_m0/encg/N228
 CLMA_106_297/Y0                   td                    0.131       8.289 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.486       8.775         dvi_encoder_m0/encg/nb9 [1]
                                                         0.310       9.085 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000       9.085         dvi_encoder_m0/encg/_N513
 CLMS_102_313/Y3                   td                    0.305       9.390 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.503       9.893         dvi_encoder_m0/encg/nb6 [3]
 CLMS_102_289/COUT                 td                    0.346      10.239 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.239         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
 CLMS_102_293/Y0                   td                    0.173      10.412 f       dvi_encoder_m0/encg/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.377      10.789         dvi_encoder_m0/encg/nb5 [4]
 CLMA_106_312/A0                                                           f       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.789         Logic Levels: 6  
                                                                                   Logic: 1.981ns(40.837%), Route: 2.870ns(59.163%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      17.354 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.273      18.627         video_clk        
 CLMA_106_312/CLK                                                          r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.372                          
 clock uncertainty                                      -0.150      19.222                          

 Setup time                                             -0.121      19.101                          

 Data required time                                                 19.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.101                          
 Data arrival time                                                 -10.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.312                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.170
  Launch Clock Delay      :  5.938
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.462       5.938         video_clk        
 CLMA_118_313/CLK                                                          r       dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_118_313/Q3                   tco                   0.209       6.147 r       dvi_encoder_m0/encg/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.584       6.731         dvi_encoder_m0/encg/n0q_m [3]
 CLMA_114_296/Y1                   td                    0.372       7.103 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.405       7.508         _N3              
 CLMA_114_304/Y1                   td                    0.135       7.643 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.515       8.158         dvi_encoder_m0/encg/N228
 CLMA_106_297/Y0                   td                    0.131       8.289 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.486       8.775         dvi_encoder_m0/encg/nb9 [1]
                                                         0.310       9.085 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000       9.085         dvi_encoder_m0/encg/_N513
 CLMS_102_313/Y2                   td                    0.158       9.243 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.503       9.746         dvi_encoder_m0/encg/nb6 [2]
 CLMS_102_289/Y3                   td                    0.458      10.204 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.458      10.662         dvi_encoder_m0/encg/nb5 [3]
 CLMA_106_300/B4                                                           r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.662         Logic Levels: 5  
                                                                                   Logic: 1.773ns(37.532%), Route: 2.951ns(62.468%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      17.354 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.277      18.631         video_clk        
 CLMA_106_300/CLK                                                          r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.376                          
 clock uncertainty                                      -0.150      19.226                          

 Setup time                                             -0.073      19.153                          

 Data required time                                                 19.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.153                          
 Data arrival time                                                 -10.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.491                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.179
  Launch Clock Delay      :  5.968
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.492       5.968         video_clk        
 CLMA_126_284/CLK                                                          r       dvi_encoder_m0/encb/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_126_284/Q2                   tco                   0.209       6.177 r       dvi_encoder_m0/encb/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.543       6.720         dvi_encoder_m0/encb/n1q_m [1]
 CLMA_118_281/Y1                   td                    0.420       7.140 r       dvi_encoder_m0/encb/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.434       7.574         _N0              
 CLMS_114_281/Y0                   td                    0.131       7.705 r       dvi_encoder_m0/encb/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.375       8.080         dvi_encoder_m0/encb/N228
 CLMA_118_284/Y3                   td                    0.135       8.215 r       dvi_encoder_m0/encb/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.446       8.661         dvi_encoder_m0/encb/nb9 [1]
                                                         0.310       8.971 r       dvi_encoder_m0/encb/N243_8_1/gateop_A2/Cout
                                                         0.000       8.971         dvi_encoder_m0/encb/_N488
 CLMS_114_293/Y3                   td                    0.305       9.276 r       dvi_encoder_m0/encb/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.364       9.640         dvi_encoder_m0/encb/nb6 [3]
 CLMS_114_285/COUT                 td                    0.346       9.986 r       dvi_encoder_m0/encb/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.986         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4]
 CLMS_114_289/Y0                   td                    0.158      10.144 r       dvi_encoder_m0/encb/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.409      10.553         dvi_encoder_m0/encb/nb5 [4]
 CLMA_106_293/B4                                                           r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.553         Logic Levels: 6  
                                                                                   Logic: 2.014ns(43.926%), Route: 2.571ns(56.074%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      17.354 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.286      18.640         video_clk        
 CLMA_106_293/CLK                                                          r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.385                          
 clock uncertainty                                      -0.150      19.235                          

 Setup time                                             -0.073      19.162                          

 Data required time                                                 19.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.162                          
 Data arrival time                                                 -10.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.609                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/timing_gen_xy_m0/i_data_d0[5]/opit_0/CLK
Endpoint    : osd_display_m0/timing_gen_xy_m0/i_data_d1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.982
  Launch Clock Delay      :  5.199
  Clock Pessimism Removal :  -0.756

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.306       5.199         video_clk        
 CLMS_126_273/CLK                                                          r       osd_display_m0/timing_gen_xy_m0/i_data_d0[5]/opit_0/CLK

 CLMS_126_273/Q0                   tco                   0.197       5.396 f       osd_display_m0/timing_gen_xy_m0/i_data_d0[5]/opit_0/Q
                                   net (fanout=1)        0.138       5.534         osd_display_m0/timing_gen_xy_m0/i_data_d0 [5]
 CLMA_126_272/CD                                                           f       osd_display_m0/timing_gen_xy_m0/i_data_d1[5]/opit_0/D

 Data arrival time                                                   5.534         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.506       5.982         video_clk        
 CLMA_126_272/CLK                                                          r       osd_display_m0/timing_gen_xy_m0/i_data_d1[5]/opit_0/CLK
 clock pessimism                                        -0.756       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.027       5.253                          

 Data required time                                                  5.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.253                          
 Data arrival time                                                  -5.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/timing_gen_xy_m0/i_data_d0[21]/opit_0/CLK
Endpoint    : osd_display_m0/timing_gen_xy_m0/i_data_d1[21]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  5.162
  Clock Pessimism Removal :  -0.756

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.269       5.162         video_clk        
 CLMA_126_304/CLK                                                          r       osd_display_m0/timing_gen_xy_m0/i_data_d0[21]/opit_0/CLK

 CLMA_126_304/Q2                   tco                   0.198       5.360 r       osd_display_m0/timing_gen_xy_m0/i_data_d0[21]/opit_0/Q
                                   net (fanout=1)        0.142       5.502         osd_display_m0/timing_gen_xy_m0/i_data_d0 [21]
 CLMS_126_305/M2                                                           r       osd_display_m0/timing_gen_xy_m0/i_data_d1[21]/opit_0/D

 Data arrival time                                                   5.502         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.469       5.945         video_clk        
 CLMS_126_305/CLK                                                          r       osd_display_m0/timing_gen_xy_m0/i_data_d1[21]/opit_0/CLK
 clock pessimism                                        -0.756       5.189                          
 clock uncertainty                                       0.000       5.189                          

 Hold time                                              -0.003       5.186                          

 Data required time                                                  5.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.186                          
 Data arrival time                                                  -5.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/v_data[22]/opit_0/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.938
  Launch Clock Delay      :  5.155
  Clock Pessimism Removal :  -0.756

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.262       5.155         video_clk        
 CLMA_118_305/CLK                                                          r       osd_display_m0/v_data[22]/opit_0/CLK

 CLMA_118_305/Q1                   tco                   0.198       5.353 r       osd_display_m0/v_data[22]/opit_0/Q
                                   net (fanout=3)        0.142       5.495         osd_r[6]         
 CLMA_118_304/M0                                                           r       dvi_encoder_m0/encg/din_q[6]/opit_0/D

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.462       5.938         video_clk        
 CLMA_118_304/CLK                                                          r       dvi_encoder_m0/encg/din_q[6]/opit_0/CLK
 clock pessimism                                        -0.756       5.182                          
 clock uncertainty                                       0.000       5.182                          

 Hold time                                              -0.003       5.179                          

 Data required time                                                  5.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.179                          
 Data arrival time                                                  -5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.191
  Launch Clock Delay      :  5.961
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.486       5.961         video_clk5x      
 CLMA_146_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/CLK

 CLMA_146_304/Q2                   tco                   0.209       6.170 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q/Q
                                   net (fanout=2)        0.487       6.657         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
 CLMA_146_321/Y1                   td                    0.135       6.792 r       dvi_encoder_m0/serdes_4b_10to1_m0/N87/gateop_perm/Z
                                   net (fanout=1)        0.351       7.143         dvi_encoder_m0/serdes_4b_10to1_m0/N87
 IOL_151_321/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]

 Data arrival time                                                   7.143         Logic Levels: 1  
                                                                                   Logic: 0.344ns(29.103%), Route: 0.838ns(70.897%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       6.584 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.299       7.883         video_clk5x      
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       8.628                          
 clock uncertainty                                      -0.150       8.478                          

 Setup time                                             -0.082       8.396                          

 Data required time                                                  8.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.396                          
 Data arrival time                                                  -7.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.253                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.223
  Launch Clock Delay      :  5.980
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.505       5.980         video_clk5x      
 CLMA_146_328/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK

 CLMA_146_328/Q0                   tco                   0.209       6.189 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.491       6.680         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0]
 CLMA_146_353/Y1                   td                    0.135       6.815 r       dvi_encoder_m0/serdes_4b_10to1_m0/N68/gateop_perm/Z
                                   net (fanout=1)        0.354       7.169         dvi_encoder_m0/serdes_4b_10to1_m0/N68
 IOL_151_349/TX_DATA[1]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[1]

 Data arrival time                                                   7.169         Logic Levels: 1  
                                                                                   Logic: 0.344ns(28.932%), Route: 0.845ns(71.068%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       6.584 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.331       7.915         video_clk5x      
 IOL_151_349/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       8.660                          
 clock uncertainty                                      -0.150       8.510                          

 Setup time                                             -0.082       8.428                          

 Data required time                                                  8.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.428                          
 Data arrival time                                                  -7.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.259                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.223
  Launch Clock Delay      :  5.980
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.505       5.980         video_clk5x      
 CLMA_146_328/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK

 CLMA_146_328/Q1                   tco                   0.209       6.189 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.591       6.780         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0]
 CLMA_146_353/Y0                   td                    0.131       6.911 r       dvi_encoder_m0/serdes_4b_10to1_m0/N69/gateop_perm/Z
                                   net (fanout=1)        0.232       7.143         dvi_encoder_m0/serdes_4b_10to1_m0/N69
 IOL_151_349/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]

 Data arrival time                                                   7.143         Logic Levels: 1  
                                                                                   Logic: 0.340ns(29.235%), Route: 0.823ns(70.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       6.584 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.331       7.915         video_clk5x      
 IOL_151_349/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       8.660                          
 clock uncertainty                                      -0.150       8.510                          

 Setup time                                             -0.082       8.428                          

 Data required time                                                  8.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.428                          
 Data arrival time                                                  -7.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.285                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.784

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       3.892 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.279       5.171         video_clk5x      
 CLMA_138_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_312/Q0                   tco                   0.197       5.368 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.506         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_312/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.506         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.480       5.955         video_clk5x      
 CLMA_138_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.784       5.171                          
 clock uncertainty                                       0.000       5.171                          

 Hold time                                              -0.055       5.116                          

 Data required time                                                  5.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.116                          
 Data arrival time                                                  -5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       3.892 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.279       5.171         video_clk5x      
 CLMA_138_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_312/Q0                   tco                   0.197       5.368 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.506         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_312/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.506         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.480       5.955         video_clk5x      
 CLMA_138_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.172                          
 clock uncertainty                                       0.000       5.172                          

 Hold time                                              -0.056       5.116                          

 Data required time                                                  5.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.116                          
 Data arrival time                                                  -5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       3.892 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.279       5.171         video_clk5x      
 CLMA_138_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_312/Q0                   tco                   0.197       5.368 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.506         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_312/B4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.506         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.480       5.955         video_clk5x      
 CLMA_138_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.172                          
 clock uncertainty                                       0.000       5.172                          

 Hold time                                              -0.057       5.115                          

 Data required time                                                  5.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.115                          
 Data arrival time                                                  -5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.175
  Launch Clock Delay      :  5.959
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36228.027 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.483   36229.510         video_clk        
 CLMS_126_293/CLK                                                          r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_293/Q0                   tco                   0.209   36229.719 r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.815   36230.534         dvi_encoder_m0/blue [7]
 CLMA_126_292/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q/L4

 Data arrival time                                               36230.534         Logic Levels: 0  
                                                                                   Logic: 0.209ns(20.410%), Route: 0.815ns(79.590%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36227.444 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.283   36228.727         video_clk5x      
 CLMA_126_292/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q/CLK
 clock pessimism                                         0.484   36229.211                          
 clock uncertainty                                      -0.150   36229.061                          

 Setup time                                             -0.071   36228.990                          

 Data required time                                              36228.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.990                          
 Data arrival time                                              -36230.534                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.544                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.175
  Launch Clock Delay      :  5.959
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36228.027 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.483   36229.510         video_clk        
 CLMS_126_293/CLK                                                          r       dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_293/Q1                   tco                   0.209   36229.719 r       dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.797   36230.516         dvi_encoder_m0/blue [5]
 CLMA_126_292/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q_perm/L4

 Data arrival time                                               36230.516         Logic Levels: 0  
                                                                                   Logic: 0.209ns(20.775%), Route: 0.797ns(79.225%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36227.444 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.283   36228.727         video_clk5x      
 CLMA_126_292/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.484   36229.211                          
 clock uncertainty                                      -0.150   36229.061                          

 Setup time                                             -0.073   36228.988                          

 Data required time                                              36228.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.988                          
 Data arrival time                                              -36230.516                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.528                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.165
  Launch Clock Delay      :  5.949
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36228.027 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.473   36229.500         video_clk        
 CLMA_130_312/CLK                                                          r       dvi_encoder_m0/encg/dout[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_312/Q0                   tco                   0.209   36229.709 r       dvi_encoder_m0/encg/dout[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.724   36230.433         dvi_encoder_m0/red [2]
 CLMA_130_313/D4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/L4

 Data arrival time                                               36230.433         Logic Levels: 0  
                                                                                   Logic: 0.209ns(22.401%), Route: 0.724ns(77.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36227.444 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.273   36228.717         video_clk5x      
 CLMA_130_313/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.484   36229.201                          
 clock uncertainty                                      -0.150   36229.051                          

 Setup time                                             -0.073   36228.978                          

 Data required time                                              36228.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.978                          
 Data arrival time                                              -36230.433                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.455                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.957
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.278       5.171         video_clk        
 CLMS_126_297/CLK                                                          r       dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_297/Q0                   tco                   0.197       5.368 f       dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.233       5.601         dvi_encoder_m0/blue [3]
 CLMA_130_297/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.601         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.814%), Route: 0.233ns(54.186%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.482       5.957         video_clk5x      
 CLMA_130_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.473                          
 clock uncertainty                                       0.150       5.623                          

 Hold time                                              -0.055       5.568                          

 Data required time                                                  5.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.568                          
 Data arrival time                                                  -5.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.033                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.966
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.288       5.181         video_clk        
 CLMS_142_317/CLK                                                          r       dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_317/Q1                   tco                   0.197       5.378 f       dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.234       5.612         dvi_encoder_m0/green [1]
 CLMA_146_317/B4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.612         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.491       5.966         video_clk5x      
 CLMA_146_317/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.482                          
 clock uncertainty                                       0.150       5.632                          

 Hold time                                              -0.057       5.575                          

 Data required time                                                  5.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.575                          
 Data arrival time                                                  -5.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.037                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.966
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.288       5.181         video_clk        
 CLMS_142_317/CLK                                                          r       dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_317/Q0                   tco                   0.197       5.378 f       dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.247       5.625         dvi_encoder_m0/green [0]
 CLMA_146_317/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.625         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.491       5.966         video_clk5x      
 CLMA_146_317/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.482                          
 clock uncertainty                                       0.150       5.632                          

 Hold time                                              -0.055       5.577                          

 Data required time                                                  5.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.577                          
 Data arrival time                                                  -5.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.048                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.164 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.532         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.532 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       6.017         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.336       6.353 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.353         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.896       8.249 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       8.345         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   8.345         Logic Levels: 1  
                                                                                   Logic: 2.232ns(95.876%), Route: 0.096ns(4.124%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.164 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.532         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.532 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       6.017         video_clk5x      
 IOL_151_350/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.336       6.353 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.353         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    1.896       8.249 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092       8.341         nt_tmds_data_p[2]
 B10                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                   8.341         Logic Levels: 1  
                                                                                   Logic: 2.232ns(96.041%), Route: 0.092ns(3.959%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.164 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.532         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.532 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.472       6.004         video_clk5x      
 IOL_151_337/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK

 IOL_151_337/DO                    tco                   0.336       6.340 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.340         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntO
 IOBS_152_337/PAD                  td                    1.896       8.236 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_0/O
                                   net (fanout=1)        0.095       8.331         nt_tmds_data_n[1]
 A11                                                                       f       tmds_data_n[1] (port)

 Data arrival time                                                   8.331         Logic Levels: 1  
                                                                                   Logic: 2.232ns(95.917%), Route: 0.095ns(4.083%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/active_x[0]/opit_0_inv_A2Q20/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=55)       1.262       2.259         nt_rst_n         
 CLMA_130_249/RS                                                           r       color_bar_m0/active_x[0]/opit_0_inv_A2Q20/RS

 Data arrival time                                                   2.259         Logic Levels: 2  
                                                                                   Logic: 0.852ns(37.716%), Route: 1.407ns(62.284%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/active_x[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=55)       1.262       2.259         nt_rst_n         
 CLMA_130_249/RS                                                           r       color_bar_m0/active_x[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.259         Logic Levels: 2  
                                                                                   Logic: 0.852ns(37.716%), Route: 1.407ns(62.284%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=55)       1.344       2.341         nt_rst_n         
 CLMA_118_249/RS                                                           r       color_bar_m0/v_cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.341         Logic Levels: 2  
                                                                                   Logic: 0.852ns(36.395%), Route: 1.489ns(63.605%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 4.375 sec
Current time: Sun Oct 30 19:48:10 2022
Action report_timing: Peak memory pool usage is 285,908,992 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Oct 30 19:48:11 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.265625 sec.
Generating architecture configuration.
The bitstream file is "D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/generate_bitstream/top.sbit"
Generate programming file takes 4.218750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 9.000 sec
Action gen_bit_stream: CPU time elapsed is 7.359 sec
Current time: Sun Oct 30 19:48:19 2022
Action gen_bit_stream: Peak memory pool usage is 296,493,056 bytes
Process "Generate Bitstream" done.
I: Flow-6004: Design file modified: "D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v". 
Compiling architecture definition.
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 32)] Syntax error near output
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 74)] Syntax error near assign
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 84)] Syntax error near (
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 89)] Syntax error near (
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 94)] Syntax error near (
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 99)] Syntax error near (
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 111)] Syntax error near (
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 120)] Syntax error near (
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Syntax error near (
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 155)] Syntax error near }
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 159)] Syntax error near }
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Sun Oct 30 20:00:03 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.009317s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.7%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 174)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
E: Verilog-4072: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 137)] uart_recv is referenced to undefined module
Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:02:58 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.009953s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 174)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
E: Verilog-4072: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 137)] uart_recv is referenced to undefined module
Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:14:47 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.009444s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 174)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Elaborating module osd_display
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Elaborating module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Elaborating module ipml_rom_v1_4_osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Elaborating module ipml_spram_v1_4_osd_rom
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 268)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 272)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 276)] Case condition never applies
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 251)] Net cs2_ctrl in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 662)] Net n in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 70)] Net clk_en in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 71)] Net addr_strobe in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 73)] Net rd_oce in module osd_rom does not have a driver, tie it to 0
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 126)] Width mismatch between port addr and signal bound to it for instantiated module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Elaborating module timing_gen_xy
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 57)] Net osd_y in module osd_display does not have a driver, tie it to 0
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 148)] Give initial value 0 for the no drive pin wave_color in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 148)] Give initial value 0 for the no drive pin adc_clk in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 148)] Give initial value 0 for the no drive pin adc_buf_wr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 148)] Give initial value 0 for the no drive pin adc_buf_addr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 148)] Give initial value 0 for the no drive pin adc_buf_data in module instance
W: Verilog-2024: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Give an initial value for the no drive output pin data_RGB in graph of sdm module top
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 43)] Net uart_recv_done in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 44)] Net uart_recv_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 45)] Net uart_send_en in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 46)] Net uart_send_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 47)] Net uart_tx_busy in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 48)] Net uart_data in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.029177s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.1%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.010611s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.3%)
Start rtl-infer.
Executing : rtl-infer successfully.
 0.189017s wall, 0.078125s user + 0.109375s system = 0.187500s CPU (99.2%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004529s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.025601s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.1%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004453s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N312_1 (bmsWIDEMUX).
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N294_1 (bmsWIDEMUX).
I: Constant propagation done on N271 (bmsWIDEMUX).
I: Constant propagation done on N330_1 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.036832s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.8%)
Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.188 sec
Current time: Sun Oct 30 20:14:48 2022
Action compile: Peak memory pool usage is 71,417,856 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Oct 30 20:14:48 2022
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 5.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20 -waveform {0.000 5.000} successfully.
W: ConstraintEditor-4019: Port 'data_RGB' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rxd' unspecified I/O constraint.
Constraint check end.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 1.730769 -6.538462} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 1.730769 -6.538462} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0
Executing : get_pins video_pll_m0/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.653846 -17.307692} -add
Executing : create_generated_clock -name sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins video_pll_m0/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -3.653846 -17.307692} -add successfully.
Start pre-mapping.
I: Constant propagation done on osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
 0.141854s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (99.1%)
Start mod-gen.
W: Public-4008: Instance 'dvi_encoder_m0/encg/dout[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dvi_encoder_m0/encg/dout[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_q that is redundant to dvi_encoder_m0/encg/c0_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_q that is redundant to dvi_encoder_m0/encb/de_q
I: Removed bmsWIDEDFFRSE inst osd_display_m0/pos_vs_d0 that is redundant to dvi_encoder_m0/encb/c1_q
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/de_reg that is redundant to dvi_encoder_m0/encb/de_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encg/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c0_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst dvi_encoder_m0/encr/c1_reg that is redundant to dvi_encoder_m0/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst osd_display_m0/pos_vs_d1 that is redundant to dvi_encoder_m0/encb/c1_reg
W: Register dvi_encoder_m0/encg/c0_q is reduced to constant 0.
W: Register dvi_encoder_m0/encg/c0_reg is reduced to constant 0.
I: Constant propagation done on dvi_encoder_m0/encg/N173 (bmsWIDEINV).
I: Constant propagation done on dvi_encoder_m0/encg/N176 (bmsREDAND).
I: Constant propagation done on dvi_encoder_m0/encg/N318 (bmsREDOR).
I: Constant propagation done on dvi_encoder_m0/encg/N155 (bmsREDOR).
I: Constant propagation done on dvi_encoder_m0/encg/N156 (bmsWIDEINV).
I: Constant propagation done on dvi_encoder_m0/encg/N303 (bmsWIDEMUX).
I: Constant propagation done on dvi_encoder_m0/encr/N303 (bmsWIDEMUX).
I: Constant propagation done on dvi_encoder_m0/serdes_4b_10to1_m0/N25_bc0 (bmsREDAND).
I: Constant propagation done on dvi_encoder_m0/encb/N91_sum3 (bmsREDXOR).
Executing : mod-gen successfully.
 0.210384s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.5%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.371463s wall, 1.265625s user + 0.109375s system = 1.375000s CPU (100.3%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'dvi_encoder_m0/encg/q_m_reg[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dvi_encoder_m0/encg/q_m_reg[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_ram_addr[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_ram_addr[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'osd_display_m0/osd_x[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
I: Removed GTP_DFF inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[4] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]
I: Removed GTP_DFF inst dvi_encoder_m0/encg/n1q_m[0] that is redundant to dvi_encoder_m0/encg/n0q_m[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[1] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[2] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[3] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[4] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[5] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[6] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_b_reg[7] that is redundant to color_bar_m0/rgb_b_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[1] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[2] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[3] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[4] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[5] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[6] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_g_reg[7] that is redundant to color_bar_m0/rgb_g_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[1] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[2] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[3] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[4] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[5] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[6] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF_CE inst color_bar_m0/rgb_r_reg[7] that is redundant to color_bar_m0/rgb_r_reg[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encb/n1q_m[0] that is redundant to dvi_encoder_m0/encb/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/encr/n1q_m[0] that is redundant to dvi_encoder_m0/encr/n0q_m[0]
I: Removed GTP_DFF inst dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[3] that is redundant to dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]
Executing : tech-mapping phase 1 successfully.
 0.034377s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.9%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.640052s wall, 1.218750s user + 0.421875s system = 1.640625s CPU (100.0%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.163009s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.4%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.043832s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (71.3%)

Cell Usage:
GTP_CLKBUFG                   3 uses
GTP_DFF                     182 uses
GTP_DFF_C                    74 uses
GTP_DFF_CE                   39 uses
GTP_DFF_R                    22 uses
GTP_DFF_RE                   14 uses
GTP_DFF_S                     8 uses
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      9 uses
GTP_LUT2                     34 uses
GTP_LUT3                     81 uses
GTP_LUT4                     48 uses
GTP_LUT5                    101 uses
GTP_LUT5CARRY               164 uses
GTP_LUT5M                    41 uses
GTP_MUX2LUT6                  1 use
GTP_OSERDES                   8 uses
GTP_PLL_E1                    1 use

I/O ports: 11
GTP_INBUF                   2 uses
GTP_OUTBUFT                 9 uses

Mapping Summary:
Total LUTs: 478 of 17536 (2.73%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 478
Total Registers: 339 of 26304 (1.29%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 48 (2.08%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 11 of 240 (4.58%)


Number of unique control sets : 11
  CLK(video_clk5x)                                 : 38
  CLK(video_clk)                                   : 144
  CLK(video_clk), C(~nt_rst_n)                     : 74
  CLK(video_clk), C(~nt_rst_n), CE(color_bar_m0.N293)    : 3
  CLK(video_clk), C(~nt_rst_n), CE(color_bar_m0.N22)     : 12
  CLK(video_clk), C(~nt_rst_n), CE(color_bar_m0.N232)    : 12
  CLK(video_clk), C(~nt_rst_n), CE(osd_display_m0.timing_gen_xy_m0.N25)    : 12
  CLK(video_clk), R(~osd_display_m0.region_active_d0)    : 3
  CLK(video_clk5x), R(dvi_encoder_m0.serdes_4b_10to1_m0.N99[4])      : 3
  CLK(video_clk), RS(osd_display_m0.N55)           : 24
      CLK(video_clk), R(osd_display_m0.N55)        : 16
      CLK(video_clk), S(osd_display_m0.N55)        : 8
  CLK(video_clk), R(osd_display_m0.N23), CE(osd_display_m0.region_active)  : 14


Number of DFF:CE Signals : 5
  color_bar_m0.N293(from GTP_LUT5:Z)               : 3
  color_bar_m0.N22(from GTP_LUT5:Z)                : 12
  color_bar_m0.N232(from GTP_LUT3:Z)               : 12
  osd_display_m0.timing_gen_xy_m0.N25(from GTP_LUT4:Z)   : 12
  osd_display_m0.region_active(from GTP_DFF:Q)     : 14

Number of DFF:CLK Signals : 2
  video_clk5x(from GTP_CLKBUFG:CLKOUT)             : 41
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 298

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 113

Number of DFF:RS Signals : 4
  dvi_encoder_m0.serdes_4b_10to1_m0.N99[4](from GTP_DFF_R:Q)   : 3
  ~osd_display_m0.region_active_d0(from GTP_INV:Z)       : 3
  osd_display_m0.N23(from GTP_LUT2:Z)              : 14
  osd_display_m0.N55(from GTP_LUT2:Z)              : 24

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom' is overwritten by new value.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4087: Port 'data_RGB' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rxd' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 5}          Declared                 0           1  {sys_clk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    300           0  {video_pll_m0/u_pll_e1/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     57           0  {video_pll_m0/u_pll_e1/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     194.326 MHz         13.461          5.146          8.315
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     495.050 MHz          2.692          2.020          0.672
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.315       0.000              0            414
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.672       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.102     -30.856             28             28
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.654       0.000              0            414
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.878       0.000              0             60
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.730       0.000              0             28
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     5.832       0.000              0            300
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             57
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.136
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.461 r       dvi_encoder_m0/encr/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       6.107         dvi_encoder_m0/encr/cnt [4]
                                                                                   dvi_encoder_m0/encr/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       6.376 r       dvi_encoder_m0/encr/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.746         dvi_encoder_m0/encr/N172
                                                                                   dvi_encoder_m0/encr/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       6.985 f       dvi_encoder_m0/encr/N237_1/Z (GTP_LUT3)
                                   net (fanout=20)       0.676       7.661         dvi_encoder_m0/encr/N228
                                                                                   dvi_encoder_m0/encr/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       7.835 f       dvi_encoder_m0/encr/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.205         dvi_encoder_m0/encr/nb9 [1]
                                                                                   dvi_encoder_m0/encr/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228       8.433 f       dvi_encoder_m0/encr/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.433         dvi_encoder_m0/encr/_N538
                                                                                   dvi_encoder_m0/encr/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.649 f       dvi_encoder_m0/encr/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       9.090         dvi_encoder_m0/encr/nb6 [2]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.318 f       dvi_encoder_m0/encr/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.318         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [3]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.350 r       dvi_encoder_m0/encr/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.350         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.566 f       dvi_encoder_m0/encr/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       9.936         dvi_encoder_m0/encr/nb5 [4]
                                                                                   dvi_encoder_m0/encr/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      10.100 r       dvi_encoder_m0/encr/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.100         dvi_encoder_m0/encr/N243 [4]
                                                                           r       dvi_encoder_m0/encr/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  10.100         Logic Levels: 9  
                                                                                   Logic: 2.091ns(42.123%), Route: 2.873ns(57.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370      15.846         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      16.369 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      16.846         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      16.846 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751      18.597         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.597                          
 clock uncertainty                                      -0.150      18.447                          

 Setup time                                             -0.032      18.415                          

 Data required time                                                 18.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.415                          
 Data arrival time                                                 -10.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.315                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.136
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.461 r       dvi_encoder_m0/encg/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       6.107         dvi_encoder_m0/encg/cnt [4]
                                                                                   dvi_encoder_m0/encg/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       6.376 r       dvi_encoder_m0/encg/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.746         dvi_encoder_m0/encg/N172
                                                                                   dvi_encoder_m0/encg/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       6.985 f       dvi_encoder_m0/encg/N237_1/Z (GTP_LUT3)
                                   net (fanout=18)       0.665       7.650         dvi_encoder_m0/encg/N228
                                                                                   dvi_encoder_m0/encg/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       7.824 f       dvi_encoder_m0/encg/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.194         dvi_encoder_m0/encg/nb9 [1]
                                                                                   dvi_encoder_m0/encg/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228       8.422 f       dvi_encoder_m0/encg/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.422         dvi_encoder_m0/encg/_N513
                                                                                   dvi_encoder_m0/encg/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.638 f       dvi_encoder_m0/encg/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       9.079         dvi_encoder_m0/encg/nb6 [2]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.307 f       dvi_encoder_m0/encg/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.307         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [3]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       9.339 r       dvi_encoder_m0/encg/N243_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.339         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
                                                                                   dvi_encoder_m0/encg/N243_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.555 f       dvi_encoder_m0/encg/N243_5.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       9.925         dvi_encoder_m0/encg/nb5 [4]
                                                                                   dvi_encoder_m0/encg/N243_0[4]/I0 (GTP_LUT3)
                                   td                    0.164      10.089 r       dvi_encoder_m0/encg/N243_0[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.089         dvi_encoder_m0/encg/N243 [4]
                                                                           r       dvi_encoder_m0/encg/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                  10.089         Logic Levels: 9  
                                                                                   Logic: 2.091ns(42.217%), Route: 2.862ns(57.783%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370      15.846         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      16.369 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      16.846         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      16.846 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751      18.597         video_clk        
                                                                           r       dvi_encoder_m0/encg/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.597                          
 clock uncertainty                                      -0.150      18.447                          

 Setup time                                             -0.032      18.415                          

 Data required time                                                 18.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.415                          
 Data arrival time                                                 -10.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.326                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/encr/cnt[3]/D (GTP_DFF_C)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.136
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.461 r       dvi_encoder_m0/encr/cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=15)       0.646       6.107         dvi_encoder_m0/encr/cnt [4]
                                                                                   dvi_encoder_m0/encr/N172_5/I0 (GTP_LUT5)
                                   td                    0.269       6.376 r       dvi_encoder_m0/encr/N172_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       6.746         dvi_encoder_m0/encr/N172
                                                                                   dvi_encoder_m0/encr/N237_1/I2 (GTP_LUT3)
                                   td                    0.239       6.985 f       dvi_encoder_m0/encr/N237_1/Z (GTP_LUT3)
                                   net (fanout=20)       0.676       7.661         dvi_encoder_m0/encr/N228
                                                                                   dvi_encoder_m0/encr/N243_7[1]/I3 (GTP_LUT4)
                                   td                    0.174       7.835 f       dvi_encoder_m0/encr/N243_7[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       8.205         dvi_encoder_m0/encr/nb9 [1]
                                                                                   dvi_encoder_m0/encr/N243_8_2/I2 (GTP_LUT5CARRY)
                                   td                    0.228       8.433 f       dvi_encoder_m0/encr/N243_8_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.433         dvi_encoder_m0/encr/_N538
                                                                                   dvi_encoder_m0/encr/N243_8_3/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.649 f       dvi_encoder_m0/encr/N243_8_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.441       9.090         dvi_encoder_m0/encr/nb6 [2]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.228       9.318 f       dvi_encoder_m0/encr/N243_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.318         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [3]
                                                                                   dvi_encoder_m0/encr/N243_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216       9.534 f       dvi_encoder_m0/encr/N243_5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       9.904         dvi_encoder_m0/encr/nb5 [3]
                                                                                   dvi_encoder_m0/encr/N243_0[3]/I0 (GTP_LUT3)
                                   td                    0.164      10.068 r       dvi_encoder_m0/encr/N243_0[3]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.068         dvi_encoder_m0/encr/N243 [3]
                                                                           r       dvi_encoder_m0/encr/cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                  10.068         Logic Levels: 8  
                                                                                   Logic: 2.059ns(41.748%), Route: 2.873ns(58.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 sys_clk                                                 0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.461         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.672 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804      15.476         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      15.476 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370      15.846         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      16.369 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477      16.846         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      16.846 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751      18.597         video_clk        
                                                                           r       dvi_encoder_m0/encr/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.597                          
 clock uncertainty                                      -0.150      18.447                          

 Setup time                                             -0.032      18.415                          

 Data required time                                                 18.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.415                          
 Data arrival time                                                 -10.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.347                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/timing_gen_xy_m0/i_data_d1[8]/CLK (GTP_DFF)
Endpoint    : osd_display_m0/v_data[8]/D (GTP_DFF_R)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.136
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       osd_display_m0/timing_gen_xy_m0/i_data_d1[8]/CLK (GTP_DFF)

                                   tco                   0.317       5.453 f       osd_display_m0/timing_gen_xy_m0/i_data_d1[8]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.823         osd_display_m0/pos_data [8]
                                                                           f       osd_display_m0/v_data[8]/D (GTP_DFF_R)

 Data arrival time                                                   5.823         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       osd_display_m0/v_data[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.136                          
 clock uncertainty                                       0.000       5.136                          

 Hold time                                               0.033       5.169                          

 Data required time                                                  5.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.169                          
 Data arrival time                                                  -5.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/timing_gen_xy_m0/i_data_d0[6]/CLK (GTP_DFF)
Endpoint    : osd_display_m0/timing_gen_xy_m0/i_data_d1[6]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.136
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       osd_display_m0/timing_gen_xy_m0/i_data_d0[6]/CLK (GTP_DFF)

                                   tco                   0.317       5.453 f       osd_display_m0/timing_gen_xy_m0/i_data_d0[6]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.823         osd_display_m0/timing_gen_xy_m0/i_data_d0 [6]
                                                                           f       osd_display_m0/timing_gen_xy_m0/i_data_d1[6]/D (GTP_DFF)

 Data arrival time                                                   5.823         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       osd_display_m0/timing_gen_xy_m0/i_data_d1[6]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.136                          
 clock uncertainty                                       0.000       5.136                          

 Hold time                                               0.033       5.169                          

 Data required time                                                  5.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.169                          
 Data arrival time                                                  -5.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/timing_gen_xy_m0/i_data_d1[19]/CLK (GTP_DFF)
Endpoint    : osd_display_m0/v_data[19]/D (GTP_DFF_S)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.136
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       osd_display_m0/timing_gen_xy_m0/i_data_d1[19]/CLK (GTP_DFF)

                                   tco                   0.317       5.453 f       osd_display_m0/timing_gen_xy_m0/i_data_d1[19]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.823         osd_display_m0/pos_data [19]
                                                                           f       osd_display_m0/v_data[19]/D (GTP_DFF_S)

 Data arrival time                                                   5.823         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       osd_display_m0/v_data[19]/CLK (GTP_DFF_S)
 clock pessimism                                         0.000       5.136                          
 clock uncertainty                                       0.000       5.136                          

 Hold time                                               0.033       5.169                          

 Data required time                                                  5.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.169                          
 Data arrival time                                                  -5.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.134
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)

                                   tco                   0.325       5.459 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       5.900         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N87/I0 (GTP_LUT1)
                                   td                    0.174       6.074 f       dvi_encoder_m0/serdes_4b_10to1_m0/N87/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       6.944         dvi_encoder_m0/serdes_4b_10to1_m0/N87
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[0] (GTP_OSERDES)

 Data arrival time                                                   6.944         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       5.077         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.598 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.075         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.075 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.826         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       7.826                          
 clock uncertainty                                      -0.150       7.676                          

 Setup time                                             -0.060       7.616                          

 Data required time                                                  7.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.616                          
 Data arrival time                                                  -6.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.134
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/CLK (GTP_DFF)

                                   tco                   0.325       5.459 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       5.900         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N68/I0 (GTP_LUT1)
                                   td                    0.174       6.074 f       dvi_encoder_m0/serdes_4b_10to1_m0/N68/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       6.944         dvi_encoder_m0/serdes_4b_10to1_m0/N68
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/DI[1] (GTP_OSERDES)

 Data arrival time                                                   6.944         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       5.077         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.598 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.075         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.075 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.826         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr5/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       7.826                          
 clock uncertainty                                      -0.150       7.676                          

 Setup time                                             -0.060       7.616                          

 Data required time                                                  7.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.616                          
 Data arrival time                                                  -6.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.134
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/CLK (GTP_DFF)

                                   tco                   0.325       5.459 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.441       5.900         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N86/I0 (GTP_LUT1)
                                   td                    0.174       6.074 f       dvi_encoder_m0/serdes_4b_10to1_m0/N86/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       6.944         dvi_encoder_m0/serdes_4b_10to1_m0/N86
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DI[1] (GTP_OSERDES)

 Data arrival time                                                   6.944         Logic Levels: 1  
                                                                                   Logic: 0.499ns(27.569%), Route: 1.311ns(72.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 sys_clk                                                 0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.692         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.903 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       4.707         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.707 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       5.077         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.598 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       6.075         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.075 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       7.826         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       7.826                          
 clock uncertainty                                      -0.150       7.676                          

 Setup time                                             -0.060       7.616                          

 Data required time                                                  7.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.616                          
 Data arrival time                                                  -6.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.672                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.134
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/CLK (GTP_DFF)

                                   tco                   0.317       5.451 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.821         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [1]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N97[0]/I0 (GTP_LUT2)
                                   td                    0.214       6.035 r       dvi_encoder_m0/serdes_4b_10to1_m0/N97[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.035         dvi_encoder_m0/serdes_4b_10to1_m0/N97 [0]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/D (GTP_DFF)

 Data arrival time                                                   6.035         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.134                          
 clock uncertainty                                       0.000       5.134                          

 Hold time                                               0.023       5.157                          

 Data required time                                                  5.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.157                          
 Data arrival time                                                  -6.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.134
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF)

                                   tco                   0.317       5.451 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.821         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [1]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N99[0]/I0 (GTP_LUT2)
                                   td                    0.214       6.035 r       dvi_encoder_m0/serdes_4b_10to1_m0/N99[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.035         dvi_encoder_m0/serdes_4b_10to1_m0/N99 [0]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/D (GTP_DFF)

 Data arrival time                                                   6.035         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.134                          
 clock uncertainty                                       0.000       5.134                          

 Hold time                                               0.023       5.157                          

 Data required time                                                  5.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.157                          
 Data arrival time                                                  -6.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/CLK (GTP_DFF)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.134
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/CLK (GTP_DFF)

                                   tco                   0.317       5.451 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.370       5.821         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N99[1]/I0 (GTP_LUT2)
                                   td                    0.214       6.035 r       dvi_encoder_m0/serdes_4b_10to1_m0/N99[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.035         dvi_encoder_m0/serdes_4b_10to1_m0/N99 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/D (GTP_DFF)

 Data arrival time                                                   6.035         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.134                          
 clock uncertainty                                       0.000       5.134                          

 Hold time                                               0.023       5.157                          

 Data required time                                                  5.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.157                          
 Data arrival time                                                  -6.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.878                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 sys_clk                                                 0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.551         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.762 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.566         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.566 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370   36225.936         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   36226.459 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36226.936         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36226.936 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751   36228.687         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)

                                   tco                   0.325   36229.012 r       dvi_encoder_m0/encb/dout[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   36229.382         dvi_encoder_m0/blue [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/I0 (GTP_LUT3)
                                   td                    0.239   36229.621 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   36229.621         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [0]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)

 Data arrival time                                               36229.621         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 sys_clk                                                 0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.552         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.763 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.567         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.567 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370   36225.937         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   36226.458 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36226.935         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36226.935 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   36228.686         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000   36228.686                          
 clock uncertainty                                      -0.150   36228.536                          

 Setup time                                             -0.017   36228.519                          

 Data required time                                              36228.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.519                          
 Data arrival time                                              -36229.621                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.102                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 sys_clk                                                 0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.551         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.762 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.566         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.566 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370   36225.936         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   36226.459 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36226.936         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36226.936 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751   36228.687         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.325   36229.012 r       dvi_encoder_m0/encb/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   36229.382         dvi_encoder_m0/blue [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/I0 (GTP_LUT3)
                                   td                    0.239   36229.621 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   36229.621         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [1]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)

 Data arrival time                                               36229.621         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 sys_clk                                                 0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.552         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.763 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.567         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.567 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370   36225.937         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   36226.458 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36226.935         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36226.935 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   36228.686         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000   36228.686                          
 clock uncertainty                                      -0.150   36228.536                          

 Setup time                                             -0.017   36228.519                          

 Data required time                                              36228.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.519                          
 Data arrival time                                              -36229.621                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.102                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 sys_clk                                                 0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.551         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.762 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.566         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.566 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370   36225.936         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523   36226.459 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36226.936         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36226.936 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751   36228.687         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)

                                   tco                   0.325   36229.012 r       dvi_encoder_m0/encb/dout[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370   36229.382         dvi_encoder_m0/blue [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/I0 (GTP_LUT3)
                                   td                    0.239   36229.621 f       dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000   36229.621         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [2]
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)

 Data arrival time                                               36229.621         Logic Levels: 1  
                                                                                   Logic: 0.564ns(60.385%), Route: 0.370ns(39.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 sys_clk                                                 0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.000   36223.552         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211   36224.763 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804   36225.567         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36225.567 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370   36225.937         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521   36226.458 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477   36226.935         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000   36226.935 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751   36228.686         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000   36228.686                          
 clock uncertainty                                      -0.150   36228.536                          

 Setup time                                             -0.017   36228.519                          

 Data required time                                              36228.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.519                          
 Data arrival time                                              -36229.621                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.102                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.453 f       dvi_encoder_m0/encb/dout[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.823         dvi_encoder_m0/blue [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/I0 (GTP_LUT3)
                                   td                    0.214       6.037 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.037         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [0]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/D (GTP_DFF)

 Data arrival time                                                   6.037         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.134                          
 clock uncertainty                                       0.150       5.284                          

 Hold time                                               0.023       5.307                          

 Data required time                                                  5.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.307                          
 Data arrival time                                                  -6.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.453 f       dvi_encoder_m0/encb/dout[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.823         dvi_encoder_m0/blue [2]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/I0 (GTP_LUT3)
                                   td                    0.214       6.037 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.037         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [1]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/D (GTP_DFF)

 Data arrival time                                                   6.037         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.134                          
 clock uncertainty                                       0.150       5.284                          

 Hold time                                               0.023       5.307                          

 Data required time                                                  5.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.307                          
 Data arrival time                                                  -6.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.134
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.908 r       video_pll_m0/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.385         video_clk_w      
                                                                                   video_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.385 r       video_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=300)      1.751       5.136         video_clk        
                                                                           r       dvi_encoder_m0/encb/dout[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.453 f       dvi_encoder_m0/encb/dout[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.823         dvi_encoder_m0/blue [4]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/I0 (GTP_LUT3)
                                   td                    0.214       6.037 r       dvi_encoder_m0/serdes_4b_10to1_m0/N93[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       6.037         dvi_encoder_m0/serdes_4b_10to1_m0/N93 [2]
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/D (GTP_DFF)

 Data arrival time                                                   6.037         Logic Levels: 1  
                                                                                   Logic: 0.531ns(58.935%), Route: 0.370ns(41.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.385         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.906 r       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.383         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.383 r       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.134         video_clk5x      
                                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.134                          
 clock uncertainty                                       0.150       5.284                          

 Hold time                                               0.023       5.307                          

 Data required time                                                  5.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.307                          
 Data arrival time                                                  -6.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.486         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.007 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.484         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.484 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.235         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.917 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr4/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       6.787         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_n [3]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/I (GTP_OUTBUFT)
                                   td                    2.409       9.196 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.196         tmds_clk_n       
 tmds_clk_n                                                                f       tmds_clk_n (port)

 Data arrival time                                                   9.196         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr0/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.486         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.007 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.484         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.484 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.235         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr0/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.917 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr0/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       6.787         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_p [3]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/I (GTP_OUTBUFT)
                                   td                    2.409       9.196 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.196         tmds_clk_p       
 tmds_clk_p                                                                f       tmds_clk_p (port)

 Data arrival time                                                   9.196         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.804       2.116         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.116 f       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        0.370       2.486         sys_clk_g        
                                                                                   video_pll_m0/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       3.007 f       video_pll_m0/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=1)        0.477       3.484         video_clk5x_w    
                                                                                   video_clk5xbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.484 f       video_clk5xbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=57)       1.751       5.235         video_clk5x      
                                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.917 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr7/DO (GTP_OSERDES)
                                   net (fanout=1)        0.870       6.787         dvi_encoder_m0/serdes_4b_10to1_m0/stxd_rgm_n [0]
                                                                                   dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/I (GTP_OUTBUFT)
                                   td                    2.409       9.196 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.196         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            f       tmds_data_n[0] (port)

 Data arrival time                                                   9.196         Logic Levels: 1  
                                                                                   Logic: 3.091ns(78.036%), Route: 0.870ns(21.964%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : dvi_encoder_m0/encb/dout[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_n         
                                                                                   N3/I (GTP_INV)   
                                   td                    0.000       1.211 f       N3/Z (GTP_INV)   
                                   net (fanout=113)      1.572       2.783         N3               
                                                                           f       dvi_encoder_m0/encb/dout[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.783         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.514%), Route: 1.572ns(56.486%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : osd_display_m0/timing_gen_xy_m0/y_cnt[9]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_n         
                                                                                   N3/I (GTP_INV)   
                                   td                    0.000       1.211 f       N3/Z (GTP_INV)   
                                   net (fanout=113)      1.572       2.783         N3               
                                                                           f       osd_display_m0/timing_gen_xy_m0/y_cnt[9]/C (GTP_DFF_CE)

 Data arrival time                                                   2.783         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.514%), Route: 1.572ns(56.486%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : osd_display_m0/timing_gen_xy_m0/y_cnt[8]/C (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_n         
                                                                                   N3/I (GTP_INV)   
                                   td                    0.000       1.211 f       N3/Z (GTP_INV)   
                                   net (fanout=113)      1.572       2.783         N3               
                                                                           f       osd_display_m0/timing_gen_xy_m0/y_cnt[8]/C (GTP_DFF_CE)

 Data arrival time                                                   2.783         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.514%), Route: 1.572ns(56.486%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 5.797 sec
Current time: Sun Oct 30 20:14:55 2022
Action synthesize: Peak memory pool usage is 195,624,960 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Oct 30 20:14:56 2022
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top'
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom' is overwritten by new value.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/N31_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/N31_7_muxf6' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_x[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[0]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[1]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[2]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[3]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[4]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[5]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[6]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[7]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[8]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[10]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[11]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[12]/opit_0_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_ram_addr[13]/opit_0_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_x[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/osd_x[2]/opit_0_inv_AQ' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/region_active/opit_0_L5Q' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[1]/opit_0_inv_A2Q1' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[0]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[1]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[2]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[3]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[4]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[5]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[6]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[7]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[8]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[9]/opit_0_inv_A2Q21' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/x_cnt[0]/opit_0_inv_A2Q20' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[10]/opit_0_inv_A2Q0' is overwritten by new value.
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'osd_display_m0/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21' is overwritten by new value.
Device mapping done.
Total device mapping takes 0.187500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 339      | 26304         | 2                   
| LUT                   | 478      | 17536         | 3                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 1        | 48            | 3                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 11       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 3        | 20            | 15                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/top.pcf has been covered.
Action dev_map: Real time elapsed is 4.000 sec
Action dev_map: CPU time elapsed is 2.844 sec
Current time: Sun Oct 30 20:14:59 2022
Action dev_map: Peak memory pool usage is 171,016,192 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Oct 30 20:14:59 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/top.pcf}
Executing : def_port tmds_clk_n -LOC A16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port tmds_clk_n -LOC A16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port tmds_clk_p -LOC B16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port tmds_clk_p -LOC B16 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[0]} -LOC A14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[0]} -LOC A14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[1]} -LOC A11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[1]} -LOC A11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_n[2]} -LOC A10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port {tmds_data_n[2]} -LOC A10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[0]} -LOC B14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[0]} -LOC B14 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[1]} -LOC B11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[1]} -LOC B11 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port {tmds_data_p[2]} -LOC B10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF
Executing : def_port {tmds_data_p[2]} -LOC B10 -IOSTANDARD LVTTL33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 12 -SLEW SLOW -OPEN_DRAIN OFF successfully.
Executing : def_port rst_n -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER NONE
Executing : def_port rst_n -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER NONE successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER NONE
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER NONE successfully.
W: ConstraintEditor-4019: Port 'data_RGB' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rxd' unspecified I/O constraint.
Executing : apply_constraint -f {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/top.pcf} successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance video_pll_m0/u_pll_e1/goppll to PLL_82_51.
Mapping instance video_clk5xbufg/gopclkbufg to USCM_74_105.
Mapping instance video_clkbufg/gopclkbufg to USCM_74_106.
Mapping instance sys_clkbufg/gopclkbufg to USCM_74_104.
Pre global placement takes 2.66 sec.
Run super clustering :
	Initial slack -1876.
	2 iterations finished.
	Final slack -887.
Super clustering done.
Design Utilization : 3%.
Global placement takes 1.50 sec.
Wirelength after global placement is 2155.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL on IOL_151_298.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL on IOL_151_350.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL on IOL_151_338.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL on IOL_151_322.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL on IOL_151_297.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL on IOL_151_349.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL on IOL_151_337.
Placed fixed group with base inst dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL on IOL_151_321.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance sys_clkbufg/gopclkbufg on USCM_74_104.
Placed fixed instance video_clk5xbufg/gopclkbufg on USCM_74_105.
Placed fixed instance video_clkbufg/gopclkbufg on USCM_74_106.
Placed fixed instance video_pll_m0/u_pll_e1/goppll on PLL_82_51.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2345.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack -1876.
	2 iterations finished.
	Final slack -887.
Super clustering done.
Design Utilization : 3%.
Wirelength after post global placement is 2124.
Post global placement takes 1.75 sec.
Wirelength after legalization is 2535.
Legalization takes 0.06 sec.
Worst slack before Replication Place is -1036.
Wirelength after replication placement is 2535.
Legalized cost -1036.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2533.
Timing-driven detailed placement takes 0.64 sec.
Placement done.
Total placement takes 6.75 sec.
Finished placement. (CPU time elapsed 0h:00m:07s)

Routing started.
Building routing graph takes 0.89 sec.
Worst slack is -1006.
Processing design graph takes 0.14 sec.
Total memory for routing:
	47.176720 M.
Total nets for routing : 693.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 85 nets, it takes 0.00 sec.
Unrouted nets 158 at the end of iteration 0.
Unrouted nets 90 at the end of iteration 1.
Unrouted nets 39 at the end of iteration 2.
Unrouted nets 17 at the end of iteration 3.
Unrouted nets 6 at the end of iteration 4.
Unrouted nets 4 at the end of iteration 5.
Unrouted nets 5 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 0 at the end of iteration 12.
Global Routing step 2 processed 246 nets, it takes 0.56 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.02 sec.
Global routing takes 0.59 sec.
Total 695 subnets.
    forward max bucket size 104 , backward 262.
        Unrouted nets 368 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.093750 sec.
    forward max bucket size 54 , backward 54.
        Unrouted nets 313 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 31 , backward 41.
        Unrouted nets 226 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 38 , backward 62.
        Unrouted nets 154 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 79 , backward 247.
        Unrouted nets 117 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 79.
        Unrouted nets 76 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 25.
        Unrouted nets 58 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 261.
        Unrouted nets 40 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 28.
        Unrouted nets 25 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 21.
        Unrouted nets 14 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 26.
        Unrouted nets 8 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 27.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.30 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.17 sec.
The timing paths of the clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred have hold violation, the worst slack : -58.
All timing paths hold violation have been fixed.
Hold fix iterated 23 times
The hold violation of the clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred has been fixed successfully, the finally worst slack: , 42(fast).
Hold violation fix takes 3.81 sec.
Used srb routing arc is 5970.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 6.20 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 3        | 6             | 50                  
| Use of CLMA              | 144      | 3274          | 4                   
|   FF                     | 267      | 19644         | 1                   
|   LUT                    | 381      | 13096         | 3                   
|   LUT-FF pairs           | 104      | 13096         | 1                   
| Use of CLMS              | 44       | 1110          | 4                   
|   FF                     | 72       | 6660          | 1                   
|   LUT                    | 111      | 4440          | 3                   
|   LUT-FF pairs           | 45       | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 1        | 48            | 2                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 11       | 240           | 5                   
|   IOBD                   | 6        | 120           | 5                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 5        | 114           | 4                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 11       | 240           | 5                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 3        | 20            | 15                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:13s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 18.000 sec
Action pnr: CPU time elapsed is 16.547 sec
Current time: Sun Oct 30 20:15:16 2022
Action pnr: Peak memory pool usage is 401,997,824 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:13s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Oct 30 20:15:17 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4087: Port 'data_RGB' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rxd' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Sun Oct 30 20:15:21 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 5}          Declared                 0           1  {sys_clk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    262           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     49           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     155.690 MHz         13.461          6.423          7.038
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     519.751 MHz          2.692          1.924          0.768
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     7.038       0.000              0            835
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.768       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.862     -46.521             28             28
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.226       0.000              0            835
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.448       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.029      -0.084              3             28
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     5.807       0.000              0            262
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.196      -1.568              8             49
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.382       0.000              0            835
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     1.155       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.431     -35.652             28             28
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.261       0.000              0            835
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.390       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.042       0.000              0             28
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.139       0.000              0            262
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.217      -1.736              8             49
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.269
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.802       7.372         video_clk        
 CLMA_114_304/CLK                                                          r       dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK

 CLMA_114_304/Q1                   tco                   0.261       7.633 r       dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.796       8.429         dvi_encoder_m0/encg/nb9 [0]
 CLMS_102_301/Y1                   td                    0.416       8.845 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.581       9.426         _N3              
 CLMA_106_296/Y0                   td                    0.164       9.590 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.463      10.053         dvi_encoder_m0/encg/N228
 CLMA_98_297/Y0                    td                    0.164      10.217 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.603      10.820         dvi_encoder_m0/encg/nb9 [1]
                                                         0.387      11.207 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000      11.207         dvi_encoder_m0/encg/_N513
 CLMA_98_289/Y3                    td                    0.380      11.587 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.669      12.256         dvi_encoder_m0/encg/nb6 [3]
 CLMS_94_313/COUT                  td                    0.431      12.687 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.687         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
 CLMS_94_317/Y0                    td                    0.198      12.885 r       dvi_encoder_m0/encg/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.593      13.478         dvi_encoder_m0/encg/nb5 [4]
 CLMA_98_300/D4                                                            r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.478         Logic Levels: 6  
                                                                                   Logic: 2.401ns(39.322%), Route: 3.705ns(60.678%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      18.192 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.538      19.730         video_clk        
 CLMA_98_300/CLK                                                           r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      20.798                          
 clock uncertainty                                      -0.150      20.648                          

 Setup time                                             -0.132      20.516                          

 Data required time                                                 20.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.516                          
 Data arrival time                                                 -13.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.038                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.269
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.802       7.372         video_clk        
 CLMA_114_304/CLK                                                          r       dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK

 CLMA_114_304/Q1                   tco                   0.261       7.633 r       dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.796       8.429         dvi_encoder_m0/encg/nb9 [0]
 CLMS_102_301/Y1                   td                    0.416       8.845 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.581       9.426         _N3              
 CLMA_106_296/Y0                   td                    0.164       9.590 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.463      10.053         dvi_encoder_m0/encg/N228
 CLMA_98_297/Y0                    td                    0.164      10.217 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.603      10.820         dvi_encoder_m0/encg/nb9 [1]
                                                         0.387      11.207 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000      11.207         dvi_encoder_m0/encg/_N513
 CLMA_98_289/Y3                    td                    0.380      11.587 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.669      12.256         dvi_encoder_m0/encg/nb6 [3]
 CLMS_94_313/Y3                    td                    0.381      12.637 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.593      13.230         dvi_encoder_m0/encg/nb5 [3]
 CLMA_98_300/B4                                                            r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.230         Logic Levels: 5  
                                                                                   Logic: 2.153ns(36.753%), Route: 3.705ns(63.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      18.192 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.538      19.730         video_clk        
 CLMA_98_300/CLK                                                           r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      20.798                          
 clock uncertainty                                      -0.150      20.648                          

 Setup time                                             -0.133      20.515                          

 Data required time                                                 20.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.515                          
 Data arrival time                                                 -13.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.285                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.269
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.802       7.372         video_clk        
 CLMA_114_304/CLK                                                          r       dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK

 CLMA_114_304/Q1                   tco                   0.261       7.633 r       dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.796       8.429         dvi_encoder_m0/encg/nb9 [0]
 CLMS_102_301/Y1                   td                    0.416       8.845 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.581       9.426         _N3              
 CLMA_106_296/Y0                   td                    0.164       9.590 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.463      10.053         dvi_encoder_m0/encg/N228
 CLMA_98_297/Y0                    td                    0.164      10.217 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.603      10.820         dvi_encoder_m0/encg/nb9 [1]
                                                         0.387      11.207 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000      11.207         dvi_encoder_m0/encg/_N513
 CLMA_98_289/Y2                    td                    0.198      11.405 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.627      12.032         dvi_encoder_m0/encg/nb6 [2]
 CLMS_94_313/Y2                    td                    0.389      12.421 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.588      13.009         dvi_encoder_m0/encg/nb5 [2]
 CLMA_98_300/A4                                                            r       dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.009         Logic Levels: 5  
                                                                                   Logic: 1.979ns(35.107%), Route: 3.658ns(64.893%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      14.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      14.545 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      15.653         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.653 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690      17.343         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444      17.787 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      18.192         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      18.192 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.538      19.730         video_clk        
 CLMA_98_300/CLK                                                           r       dvi_encoder_m0/encg/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.068      20.798                          
 clock uncertainty                                      -0.150      20.648                          

 Setup time                                             -0.130      20.518                          

 Data required time                                                 20.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.518                          
 Data arrival time                                                 -13.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.509                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/CLK
Endpoint    : osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.377
  Launch Clock Delay      :  6.264
  Clock Pessimism Removal :  -1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.533       6.264         video_clk        
 CLMA_118_292/CLK                                                          r       osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/CLK

 CLMA_118_292/Q1                   tco                   0.223       6.487 f       osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.190       6.677         osd_display_m0/osd_ram_addr [9]
 DRM_122_288/ADA0[9]                                                       f       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   6.677         Logic Levels: 0  
                                                                                   Logic: 0.223ns(53.995%), Route: 0.190ns(46.005%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.807       7.377         video_clk        
 DRM_122_288/CLKA[0]                                                       r       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.068       6.309                          
 clock uncertainty                                       0.000       6.309                          

 Hold time                                               0.142       6.451                          

 Data required time                                                  6.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.451                          
 Data arrival time                                                  -6.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/osd_ram_addr[13]/opit_0_A2Q21/CLK
Endpoint    : osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.377
  Launch Clock Delay      :  6.259
  Clock Pessimism Removal :  -1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.528       6.259         video_clk        
 CLMA_118_296/CLK                                                          r       osd_display_m0/osd_ram_addr[13]/opit_0_A2Q21/CLK

 CLMA_118_296/Q0                   tco                   0.223       6.482 f       osd_display_m0/osd_ram_addr[13]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.244       6.726         osd_display_m0/osd_ram_addr [12]
 DRM_122_288/ADA0[12]                                                      f       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[12]

 Data arrival time                                                   6.726         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.807       7.377         video_clk        
 DRM_122_288/CLKA[0]                                                       r       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.068       6.309                          
 clock uncertainty                                       0.000       6.309                          

 Hold time                                               0.142       6.451                          

 Data required time                                                  6.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.451                          
 Data arrival time                                                  -6.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/timing_gen_xy_m0/i_data_d0[13]/opit_0/CLK
Endpoint    : osd_display_m0/timing_gen_xy_m0/i_data_d1[13]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.410
  Launch Clock Delay      :  6.300
  Clock Pessimism Removal :  -1.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.569       6.300         video_clk        
 CLMA_126_268/CLK                                                          r       osd_display_m0/timing_gen_xy_m0/i_data_d0[13]/opit_0/CLK

 CLMA_126_268/Q0                   tco                   0.223       6.523 f       osd_display_m0/timing_gen_xy_m0/i_data_d0[13]/opit_0/Q
                                   net (fanout=1)        0.114       6.637         osd_display_m0/timing_gen_xy_m0/i_data_d0 [13]
 CLMS_126_277/AD                                                           f       osd_display_m0/timing_gen_xy_m0/i_data_d1[13]/opit_0/D

 Data arrival time                                                   6.637         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.840       7.410         video_clk        
 CLMS_126_277/CLK                                                          r       osd_display_m0/timing_gen_xy_m0/i_data_d1[13]/opit_0/CLK
 clock pessimism                                        -1.087       6.323                          
 clock uncertainty                                       0.000       6.323                          

 Hold time                                               0.033       6.356                          

 Data required time                                                  6.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.356                          
 Data arrival time                                                  -6.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.316
  Launch Clock Delay      :  7.405
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.837       7.405         video_clk5x      
 CLMA_142_328/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK

 CLMA_142_328/Q0                   tco                   0.261       7.666 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.750       8.416         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0]
 CLMA_146_353/Y1                   td                    0.169       8.585 r       dvi_encoder_m0/serdes_4b_10to1_m0/N69/gateop_perm/Z
                                   net (fanout=1)        0.417       9.002         dvi_encoder_m0/serdes_4b_10to1_m0/N69
 IOL_151_349/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]

 Data arrival time                                                   9.002         Logic Levels: 1  
                                                                                   Logic: 0.430ns(26.925%), Route: 1.167ns(73.075%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       7.421 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.587       9.008         video_clk5x      
 IOL_151_349/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.076                          
 clock uncertainty                                      -0.150       9.926                          

 Setup time                                             -0.156       9.770                          

 Data required time                                                  9.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.770                          
 Data arrival time                                                  -9.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.768                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.824       7.392         video_clk5x      
 CLMA_138_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/CLK

 CLMA_138_297/Q0                   tco                   0.261       7.653 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.582       8.235         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [0]
 CLMA_146_300/Y2                   td                    0.165       8.400 r       dvi_encoder_m0/serdes_4b_10to1_m0/N60/gateop_perm/Z
                                   net (fanout=1)        0.418       8.818         dvi_encoder_m0/serdes_4b_10to1_m0/N60
 IOL_151_297/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[0]

 Data arrival time                                                   8.818         Logic Levels: 1  
                                                                                   Logic: 0.426ns(29.874%), Route: 1.000ns(70.126%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       7.421 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.552       8.973         video_clk5x      
 IOL_151_297/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.041                          
 clock uncertainty                                      -0.150       9.891                          

 Setup time                                             -0.156       9.735                          

 Data required time                                                  9.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.735                          
 Data arrival time                                                  -8.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.379
  Clock Pessimism Removal :  1.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.811       7.379         video_clk5x      
 CLMS_134_313/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK

 CLMS_134_313/Q0                   tco                   0.261       7.640 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.596       8.236         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l [0]
 CLMA_146_321/Y0                   td                    0.164       8.400 r       dvi_encoder_m0/serdes_4b_10to1_m0/N86/gateop_perm/Z
                                   net (fanout=1)        0.414       8.814         dvi_encoder_m0/serdes_4b_10to1_m0/N86
 IOL_151_321/TX_DATA[1]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[1]

 Data arrival time                                                   8.814         Logic Levels: 1  
                                                                                   Logic: 0.425ns(29.617%), Route: 1.010ns(70.383%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.720 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.720         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.776 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.884         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.884 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       6.574         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       7.016 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       7.421         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       7.421 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.552       8.973         video_clk5x      
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         1.068      10.041                          
 clock uncertainty                                      -0.150       9.891                          

 Setup time                                             -0.156       9.735                          

 Data required time                                                  9.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.735                          
 Data arrival time                                                  -8.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.921                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.729 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.533       6.262         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_304/Q0                   tco                   0.223       6.485 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.629         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_304/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.629         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.814       7.382         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.262                          
 clock uncertainty                                       0.000       6.262                          

 Hold time                                              -0.081       6.181                          

 Data required time                                                  6.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.181                          
 Data arrival time                                                  -6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.729 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.533       6.262         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_304/Q0                   tco                   0.223       6.485 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.629         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_304/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.629         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.814       7.382         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.262                          
 clock uncertainty                                       0.000       6.262                          

 Hold time                                              -0.082       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                  -6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -1.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.729 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.533       6.262         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_304/Q0                   tco                   0.223       6.485 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.144       6.629         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_304/B4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.629         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.814       7.382         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.120       6.262                          
 clock uncertainty                                       0.000       6.262                          

 Hold time                                              -0.084       6.178                          

 Data required time                                                  6.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.178                          
 Data arrival time                                                  -6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.451                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.253
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36229.121 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.805   36230.926         video_clk        
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_305/Q0                   tco                   0.261   36231.187 r       dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.888   36232.075         dvi_encoder_m0/blue [9]
 CLMA_126_304/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q_perm/L4

 Data arrival time                                               36232.075         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.715%), Route: 0.888ns(77.285%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36228.281 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.524   36229.805         video_clk5x      
 CLMA_126_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.688   36230.493                          
 clock uncertainty                                      -0.150   36230.343                          

 Setup time                                             -0.130   36230.213                          

 Data required time                                              36230.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.213                          
 Data arrival time                                              -36232.075                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.862                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.259
  Launch Clock Delay      :  7.381
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36229.121 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.811   36230.932         video_clk        
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_134_305/Q2                   tco                   0.261   36231.193 r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.884   36232.077         dvi_encoder_m0/blue [2]
 CLMA_134_304/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4

 Data arrival time                                               36232.077         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.795%), Route: 0.884ns(77.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36228.281 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.530   36229.811         video_clk5x      
 CLMA_134_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.688   36230.499                          
 clock uncertainty                                      -0.150   36230.349                          

 Setup time                                             -0.133   36230.216                          

 Data required time                                              36230.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.216                          
 Data arrival time                                              -36232.077                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.861                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.247
  Launch Clock Delay      :  7.369
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   36224.744 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.744         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   36224.811 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   36226.115         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36226.115 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006   36228.121         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523   36228.644 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477   36229.121         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36229.121 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.799   36230.920         video_clk        
 CLMA_118_305/CLK                                                          r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_305/Q2                   tco                   0.261   36231.181 r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.884   36232.065         dvi_encoder_m0/red [7]
 CLMA_118_304/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L4

 Data arrival time                                               36232.065         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.795%), Route: 0.884ns(77.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   36224.580 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.580         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   36224.636 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   36225.744         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.744 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690   36227.434         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   36227.876 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   36228.281         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36228.281 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.518   36229.799         video_clk5x      
 CLMA_118_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.688   36230.487                          
 clock uncertainty                                      -0.150   36230.337                          

 Setup time                                             -0.133   36230.204                          

 Data required time                                              36230.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36230.204                          
 Data arrival time                                              -36232.065                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.861                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.377
  Launch Clock Delay      :  6.262
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.531       6.262         video_clk        
 CLMS_114_297/CLK                                                          r       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_297/Q0                   tco                   0.223       6.485 f       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.244       6.729         dvi_encoder_m0/red [4]
 CLMA_118_297/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.729         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.809       7.377         video_clk5x      
 CLMA_118_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.689                          
 clock uncertainty                                       0.150       6.839                          

 Hold time                                              -0.081       6.758                          

 Data required time                                                  6.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.758                          
 Data arrival time                                                  -6.729                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.029                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  6.277
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.546       6.277         video_clk        
 CLMS_114_285/CLK                                                          r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_114_285/Q0                   tco                   0.223       6.500 f       dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.245       6.745         dvi_encoder_m0/green [9]
 CLMA_118_285/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.745         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.824       7.392         video_clk5x      
 CLMA_118_285/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.688       6.704                          
 clock uncertainty                                       0.150       6.854                          

 Hold time                                              -0.081       6.773                          

 Data required time                                                  6.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.773                          
 Data arrival time                                                  -6.745                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.028                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.258
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.444       4.326 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.527       6.258         video_clk        
 CLMA_130_312/CLK                                                          r       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_312/Q3                   tco                   0.223       6.481 f       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.244       6.725         dvi_encoder_m0/red [3]
 CLMA_126_312/D4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/L4

 Data arrival time                                                   6.725         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.805       7.373         video_clk5x      
 CLMA_126_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/CLK
 clock pessimism                                        -0.688       6.685                          
 clock uncertainty                                       0.150       6.835                          

 Hold time                                              -0.083       6.752                          

 Data required time                                                  6.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.752                          
 Data arrival time                                                  -6.725                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.027                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.531         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.463       7.994 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.994         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.104      10.098 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096      10.194         nt_tmds_data_n[2]
 A10                                                                       r       tmds_data_n[2] (port)

 Data arrival time                                                  10.194         Logic Levels: 1  
                                                                                   Logic: 2.567ns(96.395%), Route: 0.096ns(3.605%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.531         video_clk5x      
 IOL_151_350/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.463       7.994 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.994         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    2.104      10.098 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092      10.190         nt_tmds_data_p[2]
 B10                                                                       r       tmds_data_p[2] (port)

 Data arrival time                                                  10.190         Logic Levels: 1  
                                                                                   Logic: 2.567ns(96.540%), Route: 0.092ns(3.460%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.820       7.516         video_clk5x      
 IOL_151_337/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK

 IOL_151_337/DO                    tco                   0.463       7.979 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.979         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntO
 IOBS_152_337/PAD                  td                    2.104      10.083 r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_0/O
                                   net (fanout=1)        0.095      10.178         nt_tmds_data_n[1]
 A11                                                                       r       tmds_data_n[1] (port)

 Data arrival time                                                  10.178         Logic Levels: 1  
                                                                                   Logic: 2.567ns(96.431%), Route: 0.095ns(3.569%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/h_cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    1.020       1.165 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.095       1.260 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=53)       1.741       3.001         nt_rst_n         
 CLMA_126_252/RS                                                           f       color_bar_m0/h_cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.001         Logic Levels: 2  
                                                                                   Logic: 1.115ns(37.154%), Route: 1.886ns(62.846%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/h_cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    1.020       1.165 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.095       1.260 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=53)       1.741       3.001         nt_rst_n         
 CLMA_126_252/RS                                                           f       color_bar_m0/h_cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.001         Logic Levels: 2  
                                                                                   Logic: 1.115ns(37.154%), Route: 1.886ns(62.846%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/h_active/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    1.020       1.165 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.095       1.260 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=53)       1.838       3.098         nt_rst_n         
 CLMS_126_257/RS                                                           f       color_bar_m0/h_active/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.098         Logic Levels: 2  
                                                                                   Logic: 1.115ns(35.991%), Route: 1.983ns(64.009%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.177
  Launch Clock Delay      :  5.943
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.467       5.943         video_clk        
 CLMA_118_300/CLK                                                          r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_118_300/Q2                   tco                   0.209       6.152 r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.523       6.675         dvi_encoder_m0/encg/n1q_m [1]
 CLMS_102_301/Y1                   td                    0.420       7.095 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.471       7.566         _N3              
 CLMA_106_296/Y0                   td                    0.131       7.697 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.364       8.061         dvi_encoder_m0/encg/N228
 CLMA_98_297/Y0                    td                    0.131       8.192 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.468       8.660         dvi_encoder_m0/encg/nb9 [1]
                                                         0.310       8.970 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000       8.970         dvi_encoder_m0/encg/_N513
 CLMA_98_289/Y3                    td                    0.305       9.275 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.515       9.790         dvi_encoder_m0/encg/nb6 [3]
 CLMS_94_313/COUT                  td                    0.346      10.136 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.136         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [4]
 CLMS_94_317/Y0                    td                    0.158      10.294 r       dvi_encoder_m0/encg/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.484      10.778         dvi_encoder_m0/encg/nb5 [4]
 CLMA_98_300/D4                                                            r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.778         Logic Levels: 6  
                                                                                   Logic: 2.010ns(41.572%), Route: 2.825ns(58.428%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      17.354 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.284      18.638         video_clk        
 CLMA_98_300/CLK                                                           r       dvi_encoder_m0/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.383                          
 clock uncertainty                                      -0.150      19.233                          

 Setup time                                             -0.073      19.160                          

 Data required time                                                 19.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.160                          
 Data arrival time                                                 -10.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.382                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.177
  Launch Clock Delay      :  5.943
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.467       5.943         video_clk        
 CLMA_118_300/CLK                                                          r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_118_300/Q2                   tco                   0.209       6.152 r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.523       6.675         dvi_encoder_m0/encg/n1q_m [1]
 CLMS_102_301/Y1                   td                    0.420       7.095 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.471       7.566         _N3              
 CLMA_106_296/Y0                   td                    0.131       7.697 r       dvi_encoder_m0/encg/N237_1/gateop_perm/Z
                                   net (fanout=18)       0.364       8.061         dvi_encoder_m0/encg/N228
 CLMA_98_297/Y0                    td                    0.131       8.192 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.468       8.660         dvi_encoder_m0/encg/nb9 [1]
                                                         0.310       8.970 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Cout
                                                         0.000       8.970         dvi_encoder_m0/encg/_N513
 CLMA_98_289/Y3                    td                    0.305       9.275 r       dvi_encoder_m0/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.515       9.790         dvi_encoder_m0/encg/nb6 [3]
 CLMS_94_313/Y3                    td                    0.305      10.095 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.459      10.554         dvi_encoder_m0/encg/nb5 [3]
 CLMA_98_300/B4                                                            r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.554         Logic Levels: 5  
                                                                                   Logic: 1.811ns(39.276%), Route: 2.800ns(60.724%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      17.354 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.284      18.638         video_clk        
 CLMA_98_300/CLK                                                           r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.383                          
 clock uncertainty                                      -0.150      19.233                          

 Setup time                                             -0.073      19.160                          

 Data required time                                                 19.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.160                          
 Data arrival time                                                 -10.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.606                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.189
  Launch Clock Delay      :  5.973
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.497       5.973         video_clk        
 CLMA_126_280/CLK                                                          r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_126_280/Q2                   tco                   0.209       6.182 r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.484       6.666         dvi_encoder_m0/encr/n1q_m [1]
 CLMA_118_277/Y1                   td                    0.420       7.086 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.355       7.441         _N6              
 CLMA_114_276/Y0                   td                    0.131       7.572 r       dvi_encoder_m0/encr/N237_1/gateop_perm/Z
                                   net (fanout=20)       0.252       7.824         dvi_encoder_m0/encr/N228
 CLMA_114_276/Y2                   td                    0.132       7.956 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.479       8.435         dvi_encoder_m0/encr/nb9 [1]
 CLMA_114_288/Y1                   td                    0.307       8.742 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Y1
                                   net (fanout=1)        0.533       9.275         dvi_encoder_m0/encr/nb6 [1]
                                                         0.307       9.582 r       dvi_encoder_m0/encr/N243_5.fsub_1/gateop_A2/Cout
                                                         0.000       9.582         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [2]
 CLMA_106_289/Y3                   td                    0.305       9.887 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.578      10.465         dvi_encoder_m0/encr/nb5 [3]
 CLMA_106_285/C4                                                           r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.465         Logic Levels: 5  
                                                                                   Logic: 1.811ns(40.316%), Route: 2.681ns(59.684%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      14.335 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.335         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      14.376 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      15.270         _N9              
 USCM_74_104/CLK_USCM              td                    0.000      15.270 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425      16.695         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340      17.035 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      17.354         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000      17.354 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.296      18.650         video_clk        
 CLMA_106_285/CLK                                                          r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.745      19.395                          
 clock uncertainty                                      -0.150      19.245                          

 Setup time                                             -0.073      19.172                          

 Data required time                                                 19.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.172                          
 Data arrival time                                                 -10.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.707                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/timing_gen_xy_m0/i_data_d0[13]/opit_0/CLK
Endpoint    : osd_display_m0/timing_gen_xy_m0/i_data_d1[13]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.977
  Launch Clock Delay      :  5.204
  Clock Pessimism Removal :  -0.756

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.311       5.204         video_clk        
 CLMA_126_268/CLK                                                          r       osd_display_m0/timing_gen_xy_m0/i_data_d0[13]/opit_0/CLK

 CLMA_126_268/Q0                   tco                   0.197       5.401 f       osd_display_m0/timing_gen_xy_m0/i_data_d0[13]/opit_0/Q
                                   net (fanout=1)        0.109       5.510         osd_display_m0/timing_gen_xy_m0/i_data_d0 [13]
 CLMS_126_277/AD                                                           f       osd_display_m0/timing_gen_xy_m0/i_data_d1[13]/opit_0/D

 Data arrival time                                                   5.510         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.501       5.977         video_clk        
 CLMS_126_277/CLK                                                          r       osd_display_m0/timing_gen_xy_m0/i_data_d1[13]/opit_0/CLK
 clock pessimism                                        -0.756       5.221                          
 clock uncertainty                                       0.000       5.221                          

 Hold time                                               0.028       5.249                          

 Data required time                                                  5.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.249                          
 Data arrival time                                                  -5.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/CLK
Endpoint    : osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.946
  Launch Clock Delay      :  5.169
  Clock Pessimism Removal :  -0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.276       5.169         video_clk        
 CLMA_118_292/CLK                                                          r       osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/CLK

 CLMA_118_292/Q1                   tco                   0.197       5.366 f       osd_display_m0/osd_ram_addr[9]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.182       5.548         osd_display_m0/osd_ram_addr [9]
 DRM_122_288/ADA0[9]                                                       f       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   5.548         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.470       5.946         video_clk        
 DRM_122_288/CLKA[0]                                                       r       osd_display_m0/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.745       5.201                          
 clock uncertainty                                       0.000       5.201                          

 Hold time                                               0.063       5.264                          

 Data required time                                                  5.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.264                          
 Data arrival time                                                  -5.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c0_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/c0_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.278       5.171         video_clk        
 CLMA_126_296/CLK                                                          r       dvi_encoder_m0/encb/c0_q/opit_0/CLK

 CLMA_126_296/Q3                   tco                   0.197       5.368 f       dvi_encoder_m0/encb/c0_q/opit_0/Q
                                   net (fanout=1)        0.139       5.507         dvi_encoder_m0/encb/c0_q
 CLMA_126_296/CD                                                           f       dvi_encoder_m0/encb/c0_reg/opit_0/D

 Data arrival time                                                   5.507         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390       4.108 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.478       5.954         video_clk        
 CLMA_126_296/CLK                                                          r       dvi_encoder_m0/encb/c0_reg/opit_0/CLK
 clock pessimism                                        -0.783       5.171                          
 clock uncertainty                                       0.000       5.171                          

 Hold time                                               0.027       5.198                          

 Data required time                                                  5.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.198                          
 Data arrival time                                                  -5.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.223
  Launch Clock Delay      :  5.976
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.501       5.976         video_clk5x      
 CLMA_142_328/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK

 CLMA_142_328/Q0                   tco                   0.209       6.185 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.598       6.783         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0]
 CLMA_146_353/Y1                   td                    0.135       6.918 r       dvi_encoder_m0/serdes_4b_10to1_m0/N69/gateop_perm/Z
                                   net (fanout=1)        0.355       7.273         dvi_encoder_m0/serdes_4b_10to1_m0/N69
 IOL_151_349/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]

 Data arrival time                                                   7.273         Logic Levels: 1  
                                                                                   Logic: 0.344ns(26.523%), Route: 0.953ns(73.477%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       6.584 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.331       7.915         video_clk5x      
 IOL_151_349/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       8.660                          
 clock uncertainty                                      -0.150       8.510                          

 Setup time                                             -0.082       8.428                          

 Data required time                                                  8.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.428                          
 Data arrival time                                                  -7.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.155                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.191
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.489       5.964         video_clk5x      
 CLMA_138_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/CLK

 CLMA_138_297/Q0                   tco                   0.209       6.173 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.473       6.646         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [0]
 CLMA_146_300/Y2                   td                    0.132       6.778 r       dvi_encoder_m0/serdes_4b_10to1_m0/N60/gateop_perm/Z
                                   net (fanout=1)        0.357       7.135         dvi_encoder_m0/serdes_4b_10to1_m0/N60
 IOL_151_297/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[0]

 Data arrival time                                                   7.135         Logic Levels: 1  
                                                                                   Logic: 0.341ns(29.120%), Route: 0.830ns(70.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       6.584 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.299       7.883         video_clk5x      
 IOL_151_297/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       8.628                          
 clock uncertainty                                      -0.150       8.478                          

 Setup time                                             -0.082       8.396                          

 Data required time                                                  8.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.396                          
 Data arrival time                                                  -7.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.261                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.209
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.745

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.492       5.967         video_clk5x      
 CLMS_142_321/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMS_142_321/Q1                   tco                   0.209       6.176 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.485       6.661         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 CLMA_146_337/Y1                   td                    0.135       6.796 r       dvi_encoder_m0/serdes_4b_10to1_m0/N78/gateop_perm/Z
                                   net (fanout=1)        0.351       7.147         dvi_encoder_m0/serdes_4b_10to1_m0/N78
 IOL_151_337/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

 Data arrival time                                                   7.147         Logic Levels: 1  
                                                                                   Logic: 0.344ns(29.153%), Route: 0.836ns(70.847%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.566 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.566         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.607 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.501         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       4.501 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       5.926         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       6.265 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       6.584         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       6.584 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.317       7.901         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         0.745       8.646                          
 clock uncertainty                                      -0.150       8.496                          

 Setup time                                             -0.082       8.414                          

 Data required time                                                  8.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.414                          
 Data arrival time                                                  -7.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.267                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.784

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       3.892 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.279       5.171         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_304/Q0                   tco                   0.197       5.368 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.506         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_304/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.506         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.480       5.955         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.784       5.171                          
 clock uncertainty                                       0.000       5.171                          

 Hold time                                              -0.055       5.116                          

 Data required time                                                  5.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.116                          
 Data arrival time                                                  -5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       3.892 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.279       5.171         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_304/Q0                   tco                   0.197       5.368 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.506         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_304/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.506         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.480       5.955         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.172                          
 clock uncertainty                                       0.000       5.172                          

 Hold time                                              -0.056       5.116                          

 Data required time                                                  5.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.116                          
 Data arrival time                                                  -5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.955
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       3.892 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.279       5.171         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_138_304/Q0                   tco                   0.197       5.368 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.138       5.506         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_138_304/B4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.506         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.480       5.955         video_clk5x      
 CLMA_138_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.783       5.172                          
 clock uncertainty                                       0.000       5.172                          

 Hold time                                              -0.057       5.115                          

 Data required time                                                  5.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.115                          
 Data arrival time                                                  -5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.168
  Launch Clock Delay      :  5.952
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36228.027 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.476   36229.503         video_clk        
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_134_305/Q2                   tco                   0.209   36229.712 r       dvi_encoder_m0/encb/dout[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.700   36230.412         dvi_encoder_m0/blue [2]
 CLMA_134_304/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/L4

 Data arrival time                                               36230.412         Logic Levels: 0  
                                                                                   Logic: 0.209ns(22.992%), Route: 0.700ns(77.008%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36227.444 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.276   36228.720         video_clk5x      
 CLMA_134_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.484   36229.204                          
 clock uncertainty                                      -0.150   36229.054                          

 Setup time                                             -0.073   36228.981                          

 Data required time                                              36228.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.981                          
 Data arrival time                                              -36230.412                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.431                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.154
  Launch Clock Delay      :  5.938
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36228.027 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.462   36229.489         video_clk        
 CLMA_118_305/CLK                                                          r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_305/Q2                   tco                   0.209   36229.698 r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.695   36230.393         dvi_encoder_m0/red [7]
 CLMA_118_304/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L4

 Data arrival time                                               36230.393         Logic Levels: 0  
                                                                                   Logic: 0.209ns(23.119%), Route: 0.695ns(76.881%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36227.444 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.262   36228.706         video_clk5x      
 CLMA_118_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.484   36229.190                          
 clock uncertainty                                      -0.150   36229.040                          

 Setup time                                             -0.073   36228.967                          

 Data required time                                              36228.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.967                          
 Data arrival time                                              -36230.393                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.426                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.161
  Launch Clock Delay      :  5.945
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                     36223.551   36223.551 r                        
 B5                                                      0.000   36223.551 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.644         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   36224.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.542         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   36224.589 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   36225.618         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.618 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651   36227.269         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.390   36227.659 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368   36228.027         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000   36228.027 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.469   36229.496         video_clk        
 CLMS_126_305/CLK                                                          r       dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_305/Q0                   tco                   0.209   36229.705 r       dvi_encoder_m0/encb/dout[9]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.693   36230.398         dvi_encoder_m0/blue [9]
 CLMA_126_304/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q_perm/L4

 Data arrival time                                               36230.398         Logic Levels: 0  
                                                                                   Logic: 0.209ns(23.171%), Route: 0.693ns(76.829%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     36223.552   36223.552 r                        
 B5                                                      0.000   36223.552 r       sys_clk (port)   
                                   net (fanout=1)        0.093   36223.645         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   36224.426 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   36224.426         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   36224.467 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   36225.361         _N9              
 USCM_74_104/CLK_USCM              td                    0.000   36225.361 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425   36226.786         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   36227.125 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   36227.444         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000   36227.444 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.269   36228.713         video_clk5x      
 CLMA_126_304/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.484   36229.197                          
 clock uncertainty                                      -0.150   36229.047                          

 Setup time                                             -0.071   36228.976                          

 Data required time                                              36228.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                              36228.976                          
 Data arrival time                                              -36230.398                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.422                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.275       5.168         video_clk        
 CLMS_114_297/CLK                                                          r       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_297/Q0                   tco                   0.197       5.365 f       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.235       5.600         dvi_encoder_m0/red [4]
 CLMA_118_297/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.600         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.472       5.947         video_clk5x      
 CLMA_118_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.463                          
 clock uncertainty                                       0.150       5.613                          

 Hold time                                              -0.055       5.558                          

 Data required time                                                  5.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.558                          
 Data arrival time                                                  -5.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.042                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.273       5.166         video_clk        
 CLMA_130_312/CLK                                                          r       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_312/Q3                   tco                   0.197       5.363 f       dvi_encoder_m0/encg/dout[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.233       5.596         dvi_encoder_m0/red [3]
 CLMA_126_312/D4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/L4

 Data arrival time                                                   5.596         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.814%), Route: 0.233ns(54.186%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.469       5.944         video_clk5x      
 CLMA_126_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q/CLK
 clock pessimism                                        -0.484       5.460                          
 clock uncertainty                                       0.150       5.610                          

 Hold time                                              -0.056       5.554                          

 Data required time                                                  5.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.554                          
 Data arrival time                                                  -5.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.042                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.960
  Launch Clock Delay      :  5.182
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.340       3.574 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         video_clk_w      
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.289       5.182         video_clk        
 CLMS_114_285/CLK                                                          r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_114_285/Q0                   tco                   0.197       5.379 f       dvi_encoder_m0/encr/dout[9]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.235       5.614         dvi_encoder_m0/green [9]
 CLMA_118_285/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.614         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.475 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       5.960         video_clk5x      
 CLMA_118_285/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.476                          
 clock uncertainty                                       0.150       5.626                          

 Hold time                                              -0.055       5.571                          

 Data required time                                                  5.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.571                          
 Data arrival time                                                  -5.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.043                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.164 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.532         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.532 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       6.017         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.336       6.353 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.353         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.896       8.249 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       8.345         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   8.345         Logic Levels: 1  
                                                                                   Logic: 2.232ns(95.876%), Route: 0.096ns(4.124%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.164 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.532         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.532 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.485       6.017         video_clk5x      
 IOL_151_350/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.336       6.353 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.353         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    1.896       8.249 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092       8.341         nt_tmds_data_p[2]
 B10                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                   8.341         Logic Levels: 1  
                                                                                   Logic: 2.232ns(96.041%), Route: 0.092ns(3.959%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.959       1.052 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.052         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.099 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.023       2.122         _N9              
 USCM_74_104/CLK_USCM              td                    0.000       2.122 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.653       3.775         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.164 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.532         video_clk5x_w    
 USCM_74_105/CLK_USCM              td                    0.000       4.532 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.472       6.004         video_clk5x      
 IOL_151_337/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK

 IOL_151_337/DO                    tco                   0.336       6.340 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.340         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/ntO
 IOBS_152_337/PAD                  td                    1.896       8.236 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_0/O
                                   net (fanout=1)        0.095       8.331         nt_tmds_data_n[1]
 A11                                                                       f       tmds_data_n[1] (port)

 Data arrival time                                                   8.331         Logic Levels: 1  
                                                                                   Logic: 2.232ns(95.917%), Route: 0.095ns(4.083%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/h_cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=53)       1.528       2.525         nt_rst_n         
 CLMA_126_252/RS                                                           r       color_bar_m0/h_cnt[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.525         Logic Levels: 2  
                                                                                   Logic: 0.852ns(33.743%), Route: 1.673ns(66.257%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/h_cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=53)       1.528       2.525         nt_rst_n         
 CLMA_126_252/RS                                                           r       color_bar_m0/h_cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.525         Logic Levels: 2  
                                                                                   Logic: 0.852ns(33.743%), Route: 1.673ns(66.257%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : color_bar_m0/h_active/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=53)       1.620       2.617         nt_rst_n         
 CLMS_126_257/RS                                                           r       color_bar_m0/h_active/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.617         Logic Levels: 2  
                                                                                   Logic: 0.852ns(32.556%), Route: 1.765ns(67.444%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 4.109 sec
Current time: Sun Oct 30 20:15:21 2022
Action report_timing: Peak memory pool usage is 285,605,888 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Oct 30 20:15:22 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.250000 sec.
Generating architecture configuration.
The bitstream file is "D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/generate_bitstream/top.sbit"
Generate programming file takes 3.953125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 9.000 sec
Action gen_bit_stream: CPU time elapsed is 6.906 sec
Current time: Sun Oct 30 20:15:30 2022
Action gen_bit_stream: Peak memory pool usage is 296,046,592 bytes
Process "Generate Bitstream" done.


Process "Compile" started.
Current time: Sun Oct 30 20:21:58 2022
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 101)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 103)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 104)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 105)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 106)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 107)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 108)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 109)] Syntax error near )
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 137)] Syntax error near 
E: Parsing ERROR.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 101)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 103)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 104)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 105)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 106)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 107)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 108)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 109)] Syntax error near )
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 137)] Syntax error near 
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:22:20 2022
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 101)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 103)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 104)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 105)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 106)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 107)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 108)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 109)] Syntax error near )
E: Parsing ERROR.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 101)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 103)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 104)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 105)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 106)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 107)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 108)] Syntax error near .
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 109)] Syntax error near )
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:23:05 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.009455s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 174)] Net active_y in module color_bar does not have a driver, tie it to 0
E: Verilog-4119: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 99)] Referenced port name 'uart_data' was not defined in module 'color_bar'
Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:24:35 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.009476s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 175)] Net active_y in module color_bar does not have a driver, tie it to 0
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 99)] Width mismatch between port uart_data and signal bound to it for instantiated module color_bar
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
E: Verilog-4072: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 138)] uart_recv is referenced to undefined module
Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:26:45 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.008995s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 175)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
E: Verilog-4072: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 138)] uart_recv is referenced to undefined module
Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:30:45 2022
Compiling architecture definition.
Compiling architecture definition.
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 140)] Syntax error near ;
E: Verilog-4039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 138)] Identifier uart_recv is not declared
E: Parsing ERROR.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
E: Verilog-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 140)] Syntax error near ;
E: Verilog-4039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 138)] Identifier uart_recv is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
Program Error Out.
I: Flow-6004: Design file modified: "D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Sun Oct 30 20:33:25 2022
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.010014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 175)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
E: Verilog-4072: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 138)] uart_recv is referenced to undefined module
Program Error Out.
File "D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v" has been added to project successfully. 
File "D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v" has been added to project successfully. 
File "D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v" has been added to project successfully. 
File "D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v" has been added to project successfully. 
Compiling architecture definition.
E: Verilog-4109: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] Declarations is not allowed in unnamed block
E: Parsing ERROR.
Compiling architecture definition.
E: Verilog-4109: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] Declarations is not allowed in unnamed block
E: Parsing ERROR.


Process "Compile" started.
Current time: Sun Oct 30 20:35:37 2022
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Analyzing module average (library work)
E: Verilog-4109: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] Declarations is not allowed in unnamed block
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v} successfully.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:44:34 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
E: Verilog-4109: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] Declarations is not allowed in unnamed block
E: Parsing ERROR.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Analyzing module average (library work)
E: Verilog-4109: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] Declarations is not allowed in unnamed block
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v} successfully.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:45:18 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Analyzing module average (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 1)] Analyzing module RGB_Control1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v(line number: 4)] Analyzing module RZ_Code (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v(line number: 1)] Analyzing module uart_recv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.011181s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 175)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v(line number: 1)] Elaborating module uart_recv
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Elaborating module osd_display
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Elaborating module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Elaborating module ipml_rom_v1_4_osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Elaborating module ipml_spram_v1_4_osd_rom
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 268)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 272)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 276)] Case condition never applies
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 251)] Net cs2_ctrl in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 662)] Net n in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 70)] Net clk_en in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 71)] Net addr_strobe in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 73)] Net rd_oce in module osd_rom does not have a driver, tie it to 0
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 126)] Width mismatch between port addr and signal bound to it for instantiated module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Elaborating module timing_gen_xy
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 57)] Net osd_y in module osd_display does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Elaborating module average
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 1)] Elaborating module RGB_Control1
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 176)] Width mismatch between port RGB and signal bound to it for instantiated module RGB_Control1
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v(line number: 4)] Elaborating module RZ_Code
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 185)] Width mismatch between port RGB and signal bound to it for instantiated module RZ_Code
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin wave_color in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_clk in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_wr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_addr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_data in module instance
W: Verilog-2036: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 162)] Net pixel_xpos_w connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 162)] Net pixel_ypos_w connected to input port of module instance has no driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 44)] Net uart_recv_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 45)] Net uart_send_en in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 46)] Net uart_send_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 47)] Net uart_tx_busy in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.065817s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (118.7%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.027098s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.7%)
Start rtl-infer.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 34)] The net 'accumulator[60]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[23]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[47]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[71]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[95]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[119]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[143]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[167]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[191]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[215]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[239]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[263]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[287]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[311]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[335]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[359]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[383]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[407]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[431]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[455]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[479]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[503]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[527]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[551]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[575]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[599]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[623]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[647]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[671]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[695]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[719]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[743]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[767]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[791]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[815]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[839]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[863]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[887]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[911]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[935]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[959]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[983]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1007]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1031]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1055]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1079]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1103]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1127]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1151]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1175]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1199]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1223]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1247]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1271]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1295]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1319]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1343]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1367]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1391]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1415]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1439]' in top.u_average is un-driven.
E: Sdm-4005: Logic for a_framebuffer[0] does not match a standard flip-flop.
Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:46:49 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Analyzing module average (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 1)] Analyzing module RGB_Control1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v(line number: 4)] Analyzing module RZ_Code (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v(line number: 1)] Analyzing module uart_recv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.011019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 175)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v(line number: 1)] Elaborating module uart_recv
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Elaborating module osd_display
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Elaborating module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Elaborating module ipml_rom_v1_4_osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Elaborating module ipml_spram_v1_4_osd_rom
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 268)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 272)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 276)] Case condition never applies
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 251)] Net cs2_ctrl in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 662)] Net n in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 70)] Net clk_en in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 71)] Net addr_strobe in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 73)] Net rd_oce in module osd_rom does not have a driver, tie it to 0
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 126)] Width mismatch between port addr and signal bound to it for instantiated module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Elaborating module timing_gen_xy
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 57)] Net osd_y in module osd_display does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Elaborating module average
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 1)] Elaborating module RGB_Control1
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 176)] Width mismatch between port RGB and signal bound to it for instantiated module RGB_Control1
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v(line number: 4)] Elaborating module RZ_Code
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 185)] Width mismatch between port RGB and signal bound to it for instantiated module RZ_Code
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin wave_color in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_clk in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_wr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_addr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_data in module instance
W: Verilog-2036: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 162)] Net pixel_xpos_w connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 162)] Net pixel_ypos_w connected to input port of module instance has no driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 44)] Net uart_recv_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 45)] Net uart_send_en in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 46)] Net uart_send_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 47)] Net uart_tx_busy in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.075742s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (103.1%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.029264s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.8%)
Start rtl-infer.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 34)] The net 'accumulator[60]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[23]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[47]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[71]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[95]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[119]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[143]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[167]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[191]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[215]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[239]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[263]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[287]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[311]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[335]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[359]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[383]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[407]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[431]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[455]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[479]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[503]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[527]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[551]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[575]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[599]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[623]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[647]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[671]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[695]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[719]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[743]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[767]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[791]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[815]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[839]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[863]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[887]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[911]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[935]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[959]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[983]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1007]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1031]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1055]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1079]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1103]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1127]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1151]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1175]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1199]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1223]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1247]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1271]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1295]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1319]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1343]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1367]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1391]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1415]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1439]' in top.u_average is un-driven.
E: Sdm-4005: Logic for a_framebuffer[0] does not match a standard flip-flop.
Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:47:47 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Analyzing module average (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 1)] Analyzing module RGB_Control1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v(line number: 4)] Analyzing module RZ_Code (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v(line number: 1)] Analyzing module uart_recv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.011710s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.4%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 175)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v(line number: 1)] Elaborating module uart_recv
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Elaborating module osd_display
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Elaborating module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Elaborating module ipml_rom_v1_4_osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Elaborating module ipml_spram_v1_4_osd_rom
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 268)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 272)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 276)] Case condition never applies
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 251)] Net cs2_ctrl in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 662)] Net n in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 70)] Net clk_en in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 71)] Net addr_strobe in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 73)] Net rd_oce in module osd_rom does not have a driver, tie it to 0
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 126)] Width mismatch between port addr and signal bound to it for instantiated module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Elaborating module timing_gen_xy
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 57)] Net osd_y in module osd_display does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Elaborating module average
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 1)] Elaborating module RGB_Control1
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 176)] Width mismatch between port RGB and signal bound to it for instantiated module RGB_Control1
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v(line number: 4)] Elaborating module RZ_Code
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 185)] Width mismatch between port RGB and signal bound to it for instantiated module RZ_Code
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin wave_color in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_clk in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_wr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_addr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_data in module instance
W: Verilog-2036: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 162)] Net pixel_xpos_w connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 162)] Net pixel_ypos_w connected to input port of module instance has no driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 44)] Net uart_recv_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 45)] Net uart_send_en in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 46)] Net uart_send_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 47)] Net uart_tx_busy in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.085781s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (109.3%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.026567s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.8%)
Start rtl-infer.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 34)] The net 'accumulator[60]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[23]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[47]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[71]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[95]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[119]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[143]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[167]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[191]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[215]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[239]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[263]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[287]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[311]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[335]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[359]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[383]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[407]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[431]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[455]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[479]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[503]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[527]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[551]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[575]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[599]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[623]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[647]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[671]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[695]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[719]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[743]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[767]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[791]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[815]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[839]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[863]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[887]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[911]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[935]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[959]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[983]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1007]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1031]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1055]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1079]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1103]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1127]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1151]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1175]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1199]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1223]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1247]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1271]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1295]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1319]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1343]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1367]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1391]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1415]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1439]' in top.u_average is un-driven.
E: Sdm-4005: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 28)] Logic for a_brg does not match a standard flip-flop.
Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:48:31 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Analyzing module average (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 1)] Analyzing module RGB_Control1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v(line number: 4)] Analyzing module RZ_Code (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v(line number: 1)] Analyzing module uart_recv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.010472s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 175)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v(line number: 1)] Elaborating module uart_recv
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Elaborating module osd_display
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Elaborating module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Elaborating module ipml_rom_v1_4_osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Elaborating module ipml_spram_v1_4_osd_rom
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 268)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 272)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 276)] Case condition never applies
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 251)] Net cs2_ctrl in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 662)] Net n in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 70)] Net clk_en in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 71)] Net addr_strobe in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 73)] Net rd_oce in module osd_rom does not have a driver, tie it to 0
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 126)] Width mismatch between port addr and signal bound to it for instantiated module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Elaborating module timing_gen_xy
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 57)] Net osd_y in module osd_display does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Elaborating module average
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 1)] Elaborating module RGB_Control1
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 176)] Width mismatch between port RGB and signal bound to it for instantiated module RGB_Control1
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v(line number: 4)] Elaborating module RZ_Code
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 185)] Width mismatch between port RGB and signal bound to it for instantiated module RZ_Code
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin wave_color in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_clk in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_wr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_addr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_data in module instance
W: Verilog-2036: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 162)] Net pixel_xpos_w connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 162)] Net pixel_ypos_w connected to input port of module instance has no driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 44)] Net uart_recv_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 45)] Net uart_send_en in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 46)] Net uart_send_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 47)] Net uart_tx_busy in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.079317s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (98.5%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.028136s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.1%)
Start rtl-infer.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 34)] The net 'accumulator[60]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[23]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[47]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[71]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[95]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[119]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[143]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[167]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[191]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[215]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[239]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[263]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[287]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[311]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[335]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[359]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[383]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[407]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[431]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[455]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[479]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[503]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[527]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[551]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[575]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[599]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[623]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[647]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[671]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[695]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[719]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[743]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[767]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[791]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[815]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[839]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[863]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[887]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[911]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[935]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[959]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[983]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1007]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1031]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1055]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1079]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1103]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1127]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1151]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1175]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1199]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1223]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1247]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1271]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1295]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1319]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1343]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1367]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1391]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1415]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1439]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[8]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[9]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[10]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[11]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[12]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[13]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[14]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[15]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[16]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[17]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[18]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[19]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[20]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[21]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[22]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[23]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[24]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[25]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[26]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[27]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[28]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[29]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[30]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[31]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[32]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[33]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[34]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[35]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[36]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[37]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[38]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[39]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[40]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[41]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[42]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[43]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[44]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[45]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[46]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[47]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[48]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[49]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[50]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[51]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[52]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[53]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[54]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[55]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[56]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[57]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[58]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[59]' in top.u_RGB_Control1 is un-driven.
Executing : rtl-infer successfully.
 5.970030s wall, 3.156250s user + 2.812500s system = 5.968750s CPU (100.0%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.033224s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.1%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.224621s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (104.3%)
Start FSM inference.
Executing : FSM inference successfully.
 0.027706s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.4%)
Start sdm2adm.
I: Constant propagation done on N154 (bmsWIDEMUX).
I: Constant propagation done on N161 (bmsWIDEMUX).
I: Constant propagation done on N168 (bmsWIDEMUX).
I: Constant propagation done on N175 (bmsWIDEMUX).
I: Constant propagation done on N182 (bmsWIDEMUX).
I: Constant propagation done on N189 (bmsWIDEMUX).
I: Constant propagation done on N196 (bmsWIDEMUX).
I: Constant propagation done on N145 (bmsWIDEMUX).
I: Constant propagation done on N312_1 (bmsWIDEMUX).
I: Constant propagation done on N264 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.444583s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (101.9%)
Saving design to DB.
E: Net _$$_GND_$$_ [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:1)] has multiple drivers in module average.
    module 'bmsGND' inst '_$$_GND_$$_ [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:1)]' out pin 'Z'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'

Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:49:19 2022
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Analyzing module average (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 1)] Analyzing module RGB_Control1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v(line number: 4)] Analyzing module RZ_Code (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v(line number: 1)] Analyzing module uart_recv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.010541s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 175)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v(line number: 1)] Elaborating module uart_recv
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Elaborating module osd_display
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Elaborating module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Elaborating module ipml_rom_v1_4_osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Elaborating module ipml_spram_v1_4_osd_rom
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 268)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 272)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 276)] Case condition never applies
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 251)] Net cs2_ctrl in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 662)] Net n in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 70)] Net clk_en in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 71)] Net addr_strobe in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 73)] Net rd_oce in module osd_rom does not have a driver, tie it to 0
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 126)] Width mismatch between port addr and signal bound to it for instantiated module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Elaborating module timing_gen_xy
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 57)] Net osd_y in module osd_display does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Elaborating module average
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 1)] Elaborating module RGB_Control1
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 176)] Width mismatch between port RGB and signal bound to it for instantiated module RGB_Control1
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v(line number: 4)] Elaborating module RZ_Code
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 185)] Width mismatch between port RGB and signal bound to it for instantiated module RZ_Code
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin wave_color in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_clk in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_wr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_addr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_data in module instance
W: Verilog-2036: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 162)] Net pixel_xpos_w connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 162)] Net pixel_ypos_w connected to input port of module instance has no driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 44)] Net uart_recv_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 45)] Net uart_send_en in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 46)] Net uart_send_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 47)] Net uart_tx_busy in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.062429s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (100.1%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.027389s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.1%)
Start rtl-infer.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 34)] The net 'accumulator[60]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[23]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[47]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[71]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[95]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[119]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[143]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[167]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[191]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[215]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[239]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[263]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[287]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[311]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[335]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[359]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[383]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[407]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[431]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[455]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[479]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[503]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[527]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[551]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[575]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[599]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[623]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[647]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[671]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[695]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[719]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[743]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[767]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[791]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[815]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[839]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[863]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[887]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[911]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[935]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[959]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[983]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1007]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1031]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1055]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1079]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1103]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1127]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1151]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1175]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1199]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1223]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1247]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1271]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1295]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1319]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1343]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1367]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1391]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1415]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1439]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[8]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[9]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[10]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[11]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[12]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[13]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[14]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[15]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[16]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[17]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[18]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[19]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[20]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[21]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[22]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[23]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[24]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[25]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[26]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[27]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[28]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[29]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[30]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[31]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[32]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[33]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[34]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[35]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[36]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[37]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[38]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[39]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[40]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[41]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[42]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[43]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[44]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[45]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[46]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[47]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[48]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[49]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[50]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[51]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[52]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[53]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[54]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[55]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[56]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[57]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[58]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[59]' in top.u_RGB_Control1 is un-driven.
Executing : rtl-infer successfully.
 5.928229s wall, 2.859375s user + 3.046875s system = 5.906250s CPU (99.6%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.030741s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.7%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.224354s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (104.5%)
Start FSM inference.
Executing : FSM inference successfully.
 0.028139s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.1%)
Start sdm2adm.
I: Constant propagation done on N154 (bmsWIDEMUX).
I: Constant propagation done on N161 (bmsWIDEMUX).
I: Constant propagation done on N168 (bmsWIDEMUX).
I: Constant propagation done on N175 (bmsWIDEMUX).
I: Constant propagation done on N182 (bmsWIDEMUX).
I: Constant propagation done on N189 (bmsWIDEMUX).
I: Constant propagation done on N196 (bmsWIDEMUX).
I: Constant propagation done on N145 (bmsWIDEMUX).
I: Constant propagation done on N312_1 (bmsWIDEMUX).
I: Constant propagation done on N264 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.442496s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (98.9%)
Saving design to DB.
E: Net _$$_GND_$$_ [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:1)] has multiple drivers in module average.
    module 'bmsGND' inst '_$$_GND_$$_ [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:1)]' out pin 'Z'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'

Program Error Out.


Process "Compile" started.
Current time: Sun Oct 30 20:49:45 2022
Compiling architecture definition.
Analyzing project file 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/hdmi_test.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v} successfully.
W: Public-4030: File 'D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/video_define.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Analyzing module osd_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Analyzing module timing_gen_xy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Analyzing module average (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 1)] Analyzing module RGB_Control1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v(line number: 4)] Analyzing module RZ_Code (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v(line number: 1)] Analyzing module uart_recv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Analyzing module osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Analyzing module ipml_rom_v1_4_osd_rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v} successfully.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v}
I: Verilog-0001: Analyzing file D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v
I: Verilog-0002: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Analyzing module ipml_spram_v1_4_osd_rom (library work)
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 142)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 146)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 150)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 151)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 154)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 155)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 158)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 159)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 162)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 163)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 166)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 167)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 170)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 171)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 174)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 175)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 178)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 179)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 182)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 183)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 186)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 187)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 190)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 191)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 194)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 195)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 199)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 200)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 203)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 204)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 208)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 209)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 216)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 217)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {{D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char}} {D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v} successfully.
 0.011707s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.5%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 27)] Elaborating module top
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 33)] Elaborating module color_bar
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/color_bar.v(line number: 175)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 120)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 123)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 124)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 125)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 131)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 132)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 151)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 152)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 153)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 154)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 155)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 156)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 158)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/ipcore/video_pll/video_pll.v(line number: 159)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/uart_recv.v(line number: 1)] Elaborating module uart_recv
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 29)] Elaborating module osd_display
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 18)] Elaborating module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 20)] Elaborating module ipml_rom_v1_4_osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 19)] Elaborating module ipml_spram_v1_4_osd_rom
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 268)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 272)] Case condition never applies
W: Verilog-2038: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 276)] Case condition never applies
I: Verilog-0003: [D:/PDS/PGL22G/PDS_win/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 251)] Net cs2_ctrl in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 425)] Net DA_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[8] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[9] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[10] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[11] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[12] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[13] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[14] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[15] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[16] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2020: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 426)] Net DB_bus[17] in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_spram_v1_4_osd_rom.v(line number: 662)] Net n in module ipml_spram_v1_4_osd_rom does not have a driver, tie it to 0
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/rtl/ipml_rom_v1_4_osd_rom.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 70)] Net clk_en in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 71)] Net addr_strobe in module osd_rom does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/example_ziguang/hdmi_test _char/ipcore/osd_rom/osd_rom.v(line number: 73)] Net rd_oce in module osd_rom does not have a driver, tie it to 0
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 126)] Width mismatch between port addr and signal bound to it for instantiated module osd_rom
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/timing_gen_xy.v(line number: 29)] Elaborating module timing_gen_xy
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/src/osd_display.v(line number: 57)] Net osd_y in module osd_display does not have a driver, tie it to 0
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 1)] Elaborating module average
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 1)] Elaborating module RGB_Control1
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 176)] Width mismatch between port RGB and signal bound to it for instantiated module RGB_Control1
I: Verilog-0003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RZ_Code.v(line number: 4)] Elaborating module RZ_Code
W: Verilog-2019: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 185)] Width mismatch between port RGB and signal bound to it for instantiated module RZ_Code
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin wave_color in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_clk in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_wr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_addr in module instance
W: Verilog-2023: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 149)] Give initial value 0 for the no drive pin adc_buf_data in module instance
W: Verilog-2036: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 162)] Net pixel_xpos_w connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 162)] Net pixel_ypos_w connected to input port of module instance has no driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 44)] Net uart_recv_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 45)] Net uart_send_en in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 46)] Net uart_send_data in module top does not have a driver, tie it to 0
W: Verilog-2021: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/top.v(line number: 47)] Net uart_tx_busy in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.075580s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (103.4%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.030881s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.2%)
Start rtl-infer.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 34)] The net 'accumulator[60]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[23]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[47]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[71]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[95]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[119]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[143]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[167]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[191]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[215]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[239]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[263]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[287]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[311]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[335]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[359]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[383]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[407]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[431]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[455]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[479]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[503]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[527]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[551]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[575]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[599]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[623]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[647]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[671]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[695]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[719]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[743]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[767]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[791]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[815]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[839]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[863]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[887]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[911]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[935]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[959]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[983]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1007]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1031]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1055]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1079]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1103]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1127]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1151]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1175]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1199]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1223]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1247]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1271]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1295]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1319]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1343]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1367]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1391]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1415]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v(line number: 50)] The net 'a_framebuffer[1439]' in top.u_average is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[8]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[9]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[10]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[11]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[12]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[13]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[14]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[15]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[16]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[17]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[18]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[19]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[20]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[21]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[22]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[23]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[24]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[25]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[26]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[27]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[28]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[29]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[30]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[31]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[32]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[33]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[34]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[35]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[36]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[37]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[38]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[39]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[40]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[41]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[42]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[43]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[44]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[45]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[46]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[47]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[48]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[49]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[50]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[51]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[52]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[53]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[54]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[55]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[56]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[57]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[58]' in top.u_RGB_Control1 is un-driven.
W: Sdm-2003: [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/RGB_Control1.v(line number: 12)] The net 'RGB_reg[59]' in top.u_RGB_Control1 is un-driven.
Executing : rtl-infer successfully.
 6.592548s wall, 3.312500s user + 3.281250s system = 6.593750s CPU (100.0%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.033483s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.3%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.234510s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.9%)
Start FSM inference.
Executing : FSM inference successfully.
 0.030115s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.8%)
Start sdm2adm.
I: Constant propagation done on N154 (bmsWIDEMUX).
I: Constant propagation done on N161 (bmsWIDEMUX).
I: Constant propagation done on N168 (bmsWIDEMUX).
I: Constant propagation done on N175 (bmsWIDEMUX).
I: Constant propagation done on N182 (bmsWIDEMUX).
I: Constant propagation done on N189 (bmsWIDEMUX).
I: Constant propagation done on N196 (bmsWIDEMUX).
I: Constant propagation done on N145 (bmsWIDEMUX).
I: Constant propagation done on N312_1 (bmsWIDEMUX).
I: Constant propagation done on N264 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.468224s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.1%)
Saving design to DB.
E: Net _$$_GND_$$_ [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:1)] has multiple drivers in module average.
    module 'bmsGND' inst '_$$_GND_$$_ [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:1)]' out pin 'Z'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[0][33:0] [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[1][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[2][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[3][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[4][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[5][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[6][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[7][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[8][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[9][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[10][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[11][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[12][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[13][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[14][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[15][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[16][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[17][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[18][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[19][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[20][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[21][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[22][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[23][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[24][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[25][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[26][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[27][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[28][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[29][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[30][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[31][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[32][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[33][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[34][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[35][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[36][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[37][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[38][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[39][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[40][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[41][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[42][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[43][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[44][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[45][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[46][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[47][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[48][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[49][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[50][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[51][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[52][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[53][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[54][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[55][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[56][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[57][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[58][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[10]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[0]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[1]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[2]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[3]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[4]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[5]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[6]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[7]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[8]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[9]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[11]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[12]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[13]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[14]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[15]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[16]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[17]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[18]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[19]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[20]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[21]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[22]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[23]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[24]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[25]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[26]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[27]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[28]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[29]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[30]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[31]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[32]'
    module 'bmsWIDEDFFRSE' inst 'accumulator[59][33:0]1 [D:/PDS/PGL22G/CD_20210223/CD_20210223/demo/12_1_hdmi_test _char/source/source/average.v (line number:34)]' out pin 'Q[33]'

Program Error Out.
