
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
Options:	-nowin -init run_invs.tcl 
Date:		Mon Apr 28 17:45:39 2025
Host:		ieng6-ece-08.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "run_invs.tcl" ...
<CMD> set init_pwr_net vdd
<CMD> set init_gnd_net gnd
<CMD> set init_verilog ../../gate/jpeg_encoder.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell jpeg_encoder
<CMD> set init_lef_file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $libworst
<CMD> create_library_set -name BC_LIB -timing $libworst
<CMD> create_rc_corner -name Cmax -cap_table $captblworst -T 125
<CMD> create_rc_corner -name Cmin -cap_table $captblworst -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Apr 28 17:46:01 2025
viaInitial ends at Mon Apr 28 17:46:01 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/cs241asp25/public/data/libraries/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
*** End library_loading (cpu=0.02min, real=0.03min, mem=24.0M, fe_cpu=0.37min, fe_real=0.40min, fe_mem=760.6M) ***
#% Begin Load netlist data ... (date=04/28 17:46:03, mem=581.8M)
*** Begin netlist parsing (mem=760.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../gate/jpeg_encoder.v'

*** Memory Usage v#1 (Current mem = 772.598M, initial mem = 316.801M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=772.6M) ***
#% End Load netlist data ... (date=04/28 17:46:03, total cpu=0:00:00.4, real=0:00:00.0, peak res=605.6M, current mem=605.6M)
Set top cell to jpeg_encoder.
Hooked 811 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell jpeg_encoder ...
*** Netlist is unique.
** info: there are 847 modules.
** info: there are 32557 stdCell insts.

*** Memory Usage v#1 (Current mem = 837.023M, initial mem = 316.801M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/cs241asp25/public/data/libraries/techfiles/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../gate/jpeg_encoder.sdc' ...
Current (total cpu=0:00:23.9, real=0:00:26.0, peak res=894.2M, current mem=894.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../gate/jpeg_encoder.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../../gate/jpeg_encoder.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=913.0M, current mem=913.0M)
Current (total cpu=0:00:24.0, real=0:00:26.0, peak res=913.0M, current mem=913.0M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.6 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true
<CMD> place_opt_design
**INFO: User settings:
setDesignMode -process             65
setExtractRCMode -coupling_c_th    0.1
setExtractRCMode -relative_c_th    1
setExtractRCMode -total_c_th       0
setDelayCalMode -engine            aae
setOptMode -effort                 high
setOptMode -fixFanoutLoad          true
setOptMode -leakageToDynamicRatio  0.5
setOptMode -powerEffort            high

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:24.4/0:00:25.1 (1.0), mem = 1136.1M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Estimated cell power/ground rail width = 0.225 um
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:24.6/0:00:25.4 (1.0), mem = 1152.6M
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 126 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.4) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    gnd
           0.9V	    vdd
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


clk(500MHz) 
Starting Levelizing
2025-Apr-28 17:46:12 (2025-Apr-29 00:46:12 GMT)
2025-Apr-28 17:46:12 (2025-Apr-29 00:46:12 GMT): 10%
2025-Apr-28 17:46:12 (2025-Apr-29 00:46:12 GMT): 20%
2025-Apr-28 17:46:12 (2025-Apr-29 00:46:12 GMT): 30%
2025-Apr-28 17:46:13 (2025-Apr-29 00:46:13 GMT): 40%
2025-Apr-28 17:46:13 (2025-Apr-29 00:46:13 GMT): 50%
2025-Apr-28 17:46:13 (2025-Apr-29 00:46:13 GMT): 60%
2025-Apr-28 17:46:13 (2025-Apr-29 00:46:13 GMT): 70%
2025-Apr-28 17:46:13 (2025-Apr-29 00:46:13 GMT): 80%
2025-Apr-28 17:46:13 (2025-Apr-29 00:46:13 GMT): 90%

Finished Levelizing
2025-Apr-28 17:46:13 (2025-Apr-29 00:46:13 GMT)

Starting Activity Propagation
2025-Apr-28 17:46:13 (2025-Apr-29 00:46:13 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Apr-28 17:46:13 (2025-Apr-29 00:46:13 GMT): 10%
2025-Apr-28 17:46:13 (2025-Apr-29 00:46:13 GMT): 20%

Finished Activity Propagation
2025-Apr-28 17:46:14 (2025-Apr-29 00:46:14 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
No user-set net weight.
Net fanout histogram:
2		: 19123 (54.5%) nets
3		: 13791 (39.3%) nets
4     -	14	: 2120 (6.0%) nets
15    -	39	: 36 (0.1%) nets
40    -	79	: 15 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 7 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 2 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=32440 (0 fixed + 32440 movable) #buf cell=0 #inv cell=3489 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=35097 #term=115054 #term/net=3.28, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=47
stdCell: 32440 single + 0 double + 0 multi
Total standard cell length = 70.8930 (mm), area = 0.1276 (mm^2)
Average module density = 0.598.
Density for the design = 0.598.
       = stdcell_area 354465 sites (127607 um^2) / alloc_area 592384 sites (213258 um^2).
Pin Density = 0.1942.
            = total # of pins 115054 / total area 592384.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.845e-08 (0.00e+00 4.85e-08)
              Est.  stn bbox = 5.022e-08 (0.00e+00 5.02e-08)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1217.3M
Iteration  2: Total net bbox = 4.845e-08 (0.00e+00 4.85e-08)
              Est.  stn bbox = 5.022e-08 (0.00e+00 5.02e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1217.3M
*** Finished SKP initialization (cpu=0:00:10.7, real=0:00:11.0)***
Iteration  3: Total net bbox = 9.583e+03 (4.84e+03 4.74e+03)
              Est.  stn bbox = 1.048e+04 (5.31e+03 5.18e+03)
              cpu = 0:00:13.5 real = 0:00:14.0 mem = 1465.3M
Iteration  4: Total net bbox = 2.402e+05 (1.17e+05 1.23e+05)
              Est.  stn bbox = 2.963e+05 (1.43e+05 1.53e+05)
              cpu = 0:00:14.3 real = 0:00:14.0 mem = 1542.6M
Iteration  5: Total net bbox = 2.402e+05 (1.17e+05 1.23e+05)
              Est.  stn bbox = 2.963e+05 (1.43e+05 1.53e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1542.6M
Iteration  6: Total net bbox = 2.527e+05 (1.22e+05 1.30e+05)
              Est.  stn bbox = 3.102e+05 (1.49e+05 1.61e+05)
              cpu = 0:00:17.1 real = 0:00:17.0 mem = 1471.1M
Iteration  7: Total net bbox = 2.949e+05 (1.54e+05 1.41e+05)
              Est.  stn bbox = 3.568e+05 (1.83e+05 1.74e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1471.7M
Iteration  8: Total net bbox = 2.949e+05 (1.54e+05 1.41e+05)
              Est.  stn bbox = 3.568e+05 (1.83e+05 1.74e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1471.7M
Iteration  9: Total net bbox = 3.198e+05 (1.64e+05 1.56e+05)
              Est.  stn bbox = 3.837e+05 (1.94e+05 1.90e+05)
              cpu = 0:00:19.4 real = 0:00:20.0 mem = 1458.2M
Iteration 10: Total net bbox = 3.198e+05 (1.64e+05 1.56e+05)
              Est.  stn bbox = 3.837e+05 (1.94e+05 1.90e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1458.2M
Iteration 11: Total net bbox = 3.229e+05 (1.66e+05 1.57e+05)
              Est.  stn bbox = 3.860e+05 (1.95e+05 1.91e+05)
              cpu = 0:00:10.7 real = 0:00:10.0 mem = 1459.4M
Iteration 12: Total net bbox = 3.229e+05 (1.66e+05 1.57e+05)
              Est.  stn bbox = 3.860e+05 (1.95e+05 1.91e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1459.4M
Iteration 13: Total net bbox = 3.435e+05 (1.81e+05 1.62e+05)
              Est.  stn bbox = 4.050e+05 (2.10e+05 1.95e+05)
              cpu = 0:00:43.0 real = 0:00:43.0 mem = 1473.0M
Iteration 14: Total net bbox = 3.435e+05 (1.81e+05 1.62e+05)
              Est.  stn bbox = 4.050e+05 (2.10e+05 1.95e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1473.0M
Finished Global Placement (cpu=0:02:01, real=0:02:02, mem=1473.0M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:35 mem=1489.0M) ***
Total net bbox length = 3.435e+05 (1.812e+05 1.623e+05) (ext = 1.383e+04)
Move report: Detail placement moves 32439 insts, mean move: 0.59 um, max move: 36.18 um 
	Max move on inst (U10856): (302.05, 222.57) --> (309.60, 251.20)
	Runtime: CPU: 0:00:05.8 REAL: 0:00:06.0 MEM: 1503.0MB
Summary Report:
Instances move: 32439 (out of 32440 movable)
Instances flipped: 1
Mean displacement: 0.59 um
Max displacement: 36.18 um (Instance: U10856) (302.05, 222.573) -> (309.6, 251.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.095e+05 (1.466e+05 1.629e+05) (ext = 1.367e+04)
Runtime: CPU: 0:00:05.9 REAL: 0:00:06.0 MEM: 1503.0MB
*** Finished refinePlace (0:02:41 mem=1503.0M) ***
*** Finished Initial Placement (cpu=0:02:07, real=0:02:08, mem=1425.0M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 35060 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35060
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35060 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.855348e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         5( 0.01%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.81 seconds, mem = 1469.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0  114970 
[NR-eGR]  M2  (2V)        171855  153993 
[NR-eGR]  M3  (3H)        183318    4108 
[NR-eGR]  M4  (4V)         34925    1008 
[NR-eGR]  M5  (5H)          7902     226 
[NR-eGR]  M6  (6V)          3837       6 
[NR-eGR]  M7  (7H)            68       6 
[NR-eGR]  M8  (8V)            18       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       401921  274317 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 309453um
[NR-eGR] Total length: 401921um, number of vias: 274317
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 20008um, number of vias: 14353
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.88 seconds, mem = 1459.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.9, real=0:00:02.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 2:19, real = 0: 2:19, mem = 1310.7M **
AAE DB initialization (MEM=1325.06 CPU=0:00:00.1 REAL=0:00:00.0) 
*** GlobalPlace #1 [finish] : cpu/real = 0:02:19.7/0:02:20.6 (1.0), totSession cpu/real = 0:02:44.3/0:02:46.0 (1.0), mem = 1325.1M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1098.0M, totSessionCpu=0:02:44 **
**WARN: (IMPOPT-576):	47 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:02:44.4/0:02:46.1 (1.0), mem = 1325.1M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ena : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	dstrb : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE DB initialization (MEM=1340.08 CPU=0:00:00.1 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2025-Apr-28 17:48:32 (2025-Apr-29 00:48:32 GMT)
2025-Apr-28 17:48:32 (2025-Apr-29 00:48:32 GMT): 10%
2025-Apr-28 17:48:32 (2025-Apr-29 00:48:32 GMT): 20%
2025-Apr-28 17:48:32 (2025-Apr-29 00:48:32 GMT): 30%
2025-Apr-28 17:48:32 (2025-Apr-29 00:48:32 GMT): 40%
2025-Apr-28 17:48:32 (2025-Apr-29 00:48:32 GMT): 50%
2025-Apr-28 17:48:32 (2025-Apr-29 00:48:32 GMT): 60%
2025-Apr-28 17:48:32 (2025-Apr-29 00:48:32 GMT): 70%
2025-Apr-28 17:48:32 (2025-Apr-29 00:48:32 GMT): 80%
2025-Apr-28 17:48:32 (2025-Apr-29 00:48:32 GMT): 90%

Finished Levelizing
2025-Apr-28 17:48:32 (2025-Apr-29 00:48:32 GMT)

Starting Activity Propagation
2025-Apr-28 17:48:32 (2025-Apr-29 00:48:32 GMT)
2025-Apr-28 17:48:33 (2025-Apr-29 00:48:33 GMT): 10%
2025-Apr-28 17:48:33 (2025-Apr-29 00:48:33 GMT): 20%

Finished Activity Propagation
2025-Apr-28 17:48:34 (2025-Apr-29 00:48:34 GMT)
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1163.0M, totSessionCpu=0:02:58 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1380.15 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 35060 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35060
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35060 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.914820e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        10( 0.01%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        11( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0  114970 
[NR-eGR]  M2  (2V)        172923  153908 
[NR-eGR]  M3  (3H)        185865    4334 
[NR-eGR]  M4  (4V)         36567    1057 
[NR-eGR]  M5  (5H)          8683     219 
[NR-eGR]  M6  (6V)          3457      17 
[NR-eGR]  M7  (7H)           397      14 
[NR-eGR]  M8  (8V)           387       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       408278  274519 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 309453um
[NR-eGR] Total length: 408278um, number of vias: 274519
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 21191um, number of vias: 14432
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.75 sec, Real: 1.76 sec, Curr Mem: 1420.94 MB )
Extraction called for design 'jpeg_encoder' of instances=32440 and nets=35102 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1399.941M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1422.73)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 35105
End delay calculation. (MEM=1543.34 CPU=0:00:05.7 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1525.8 CPU=0:00:07.1 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:09.0 totSessionCpu=0:03:10 mem=1525.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -10.373 |
|           TNS (ns):|-15842.9 |
|    Violating Paths:|  2703   |
|          All Paths:|  10163  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     77 (77)      |   -2.593   |     77 (77)      |
|   max_tran     |    448 (5482)    |  -15.869   |    448 (5524)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.837%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1239.8M, totSessionCpu=0:03:11 **
*** InitOpt #1 [finish] : cpu/real = 0:00:26.7/0:00:26.7 (1.0), totSession cpu/real = 0:03:11.1/0:03:12.8 (1.0), mem = 1499.1M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1499.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1499.1M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:03:11.7/0:03:13.4 (1.0), mem = 1499.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:12.0/0:03:13.7 (1.0), mem = 1631.9M
End: GigaOpt Route Type Constraints Refinement
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1303.80MB/2926.27MB/1329.13MB)

Begin Processing Timing Window Data for Power Calculation

clk(500MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1303.82MB/2926.27MB/1329.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1303.82MB/2926.27MB/1329.13MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-28 17:48:56 (2025-Apr-29 00:48:56 GMT)
2025-Apr-28 17:48:56 (2025-Apr-29 00:48:56 GMT): 10%
2025-Apr-28 17:48:56 (2025-Apr-29 00:48:56 GMT): 20%
2025-Apr-28 17:48:56 (2025-Apr-29 00:48:56 GMT): 30%
2025-Apr-28 17:48:56 (2025-Apr-29 00:48:56 GMT): 40%
2025-Apr-28 17:48:56 (2025-Apr-29 00:48:56 GMT): 50%
2025-Apr-28 17:48:56 (2025-Apr-29 00:48:56 GMT): 60%
2025-Apr-28 17:48:56 (2025-Apr-29 00:48:56 GMT): 70%
2025-Apr-28 17:48:56 (2025-Apr-29 00:48:56 GMT): 80%
2025-Apr-28 17:48:56 (2025-Apr-29 00:48:56 GMT): 90%

Finished Levelizing
2025-Apr-28 17:48:56 (2025-Apr-29 00:48:56 GMT)

Starting Activity Propagation
2025-Apr-28 17:48:56 (2025-Apr-29 00:48:56 GMT)
2025-Apr-28 17:48:57 (2025-Apr-29 00:48:57 GMT): 10%
2025-Apr-28 17:48:57 (2025-Apr-29 00:48:57 GMT): 20%

Finished Activity Propagation
2025-Apr-28 17:48:58 (2025-Apr-29 00:48:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1304.91MB/2926.27MB/1329.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-28 17:48:58 (2025-Apr-29 00:48:58 GMT)
 ... Calculating switching power
  instance FE_DBTC8_fdct_zigzag_dct_mod_sample_cnt_1 is not connected to
any rail
  instance FE_DBTC7_fdct_zigzag_dct_mod_sample_cnt_2 is not connected to
any rail
  instance FE_DBTC6_fdct_zigzag_dct_mod_sample_cnt_4 is not connected to
any rail
  instance FE_DBTC5_fdct_zigzag_dct_mod_sample_cnt_5 is not connected to
any rail
  instance FE_DBTC4_n3540 is not connected to any rail
  only first five unconnected instances are listed...
2025-Apr-28 17:48:58 (2025-Apr-29 00:48:58 GMT): 10%
2025-Apr-28 17:48:58 (2025-Apr-29 00:48:58 GMT): 20%
2025-Apr-28 17:48:58 (2025-Apr-29 00:48:58 GMT): 30%
2025-Apr-28 17:48:58 (2025-Apr-29 00:48:58 GMT): 40%
2025-Apr-28 17:48:58 (2025-Apr-29 00:48:58 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-28 17:48:59 (2025-Apr-29 00:48:59 GMT): 60%
2025-Apr-28 17:49:00 (2025-Apr-29 00:49:00 GMT): 70%
2025-Apr-28 17:49:00 (2025-Apr-29 00:49:00 GMT): 80%
2025-Apr-28 17:49:01 (2025-Apr-29 00:49:01 GMT): 90%

Finished Calculating power
2025-Apr-28 17:49:01 (2025-Apr-29 00:49:01 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1305.32MB/2926.27MB/1329.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1305.33MB/2926.27MB/1329.13MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=1305.38MB/2926.27MB/1329.13MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1305.39MB/2926.27MB/1329.13MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-28 17:49:01 (2025-Apr-29 00:49:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: jpeg_encoder
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       38.79382446 	   79.7564%
Total Switching Power:       8.77881858 	   18.0484%
Total Leakage Power:         1.06774175 	    2.1952%
Total Power:                48.64038507
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.34       1.702      0.2866       25.33       52.07
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   2.995e-06
Combinational                      15.45       7.077      0.7812       23.31       47.93
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              38.79       8.779       1.068       48.64         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      38.79       8.779       1.068       48.64         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: fdct_zigzag_dct_mod_ddgo_reg (EDFCNQD1):           0.1135
*              Highest Leakage Power:             mult_x_63_U97 (CMPE42D1):        0.0002433
*                Total Cap:      1.43476e-10 F
*                Total instances in design: 32440
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1313.31MB/2926.27MB/1329.13MB)

 Design has 35077 nets in selected transition density range, driven by 19515 HVT insts, 0 MVT insts and 15562 LVT insts
Begin: Forced Downsizing 
** Forced Downsizing WNS Slack -10.373  TNS Slack -15842.913  Density 59.837 
(I,S,L,T): WC_VIEW: 37.3111, 10.6233, 1.04972, 48.9841
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|   59.84%|        -| -10.373|-15842.913|   0:00:00.0| 1647.9M|
|   59.83%|        6| -10.373|-15843.433|   0:00:02.0| 1667.0M|
+---------+---------+--------+----------+------------+--------+
Change summary: 0 (0/0/0) / 6 (0/6/0) sequential/combinational (up/down/same) sizing moves committed. 
** Forced Downsizing WNS Slack -10.373  TNS Slack -15843.433  Density 59.833 
End: Forced Downsizing 
The useful skew maximum allowed delay is: 0.3
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:03:24.8/0:03:26.5 (1.0), mem = 1584.0M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): WC_VIEW: 37.3011, 10.6211, 1.04935, 48.9716

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: SO is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 37.3011, 10.6211, 1.04935, 48.9716
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 0:03:30.0/0:03:31.7 (1.0), mem = 1588.4M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:03:30.8/0:03:32.4 (1.0), mem = 1588.4M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): WC_VIEW: 37.3011, 10.6211, 1.04935, 48.9716
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|   59.83%|        -| -10.373|-15843.433|   0:00:00.0| 1648.6M|
|   59.97%|       89|  -7.876| -9298.687|   0:00:02.0| 1709.7M|
+---------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=1709.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

(I,S,L,T): WC_VIEW: 37.2337, 10.6678, 1.05484, 48.9563
*** DrvOpt #1 [finish] : cpu/real = 0:00:08.7/0:00:08.7 (1.0), totSession cpu/real = 0:03:39.5/0:03:41.2 (1.0), mem = 1626.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:03:39.5/0:03:41.2 (1.0), mem = 1626.7M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): WC_VIEW: 37.2337, 10.6678, 1.05484, 48.9563
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   259|  4600|   -11.53|   110|   110|    -1.35|     0|     0|     0|     0|    -7.88| -9298.69|       0|       0|       0| 59.97%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.97| -1186.48|      70|     108|      83| 60.11%| 0:00:07.0|  1712.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.97| -1186.48|       0|       0|       0| 60.11%| 0:00:00.0|  1712.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:07.6 real=0:00:08.0 mem=1712.5M) ***

(I,S,L,T): WC_VIEW: 36.7628, 10.6836, 1.05842, 48.5048
*** DrvOpt #2 [finish] : cpu/real = 0:00:11.9/0:00:11.9 (1.0), totSession cpu/real = 0:03:51.4/0:03:53.1 (1.0), mem = 1629.4M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:07, real = 0:01:07, mem = 1344.7M, totSessionCpu=0:03:51 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:03:51.9/0:03:53.6 (1.0), mem = 1667.6M
(I,S,L,T): WC_VIEW: 36.7628, 10.6836, 1.05842, 48.5048
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.968  TNS Slack -1186.478 
+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.968|-1186.478|   60.11%|   0:00:01.0| 1686.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_mu |
|        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.704| -250.186|   60.15%|   0:00:19.0| 1792.2M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_mu |
|        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.639| -180.357|   60.23%|   0:00:09.0| 1792.2M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_mu |
|        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.639| -180.357|   60.23%|   0:00:02.0| 1792.2M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_mu |
|        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.369|  -79.682|   60.96%|   0:00:29.0| 1792.2M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_mu |
|        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.332|  -60.580|   60.98%|   0:00:13.0| 1860.5M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_1_dct_unit_5_macu_mu |
|        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.282|  -48.835|   61.03%|   0:00:06.0| 1860.5M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_mu |
|        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.282|  -48.835|   61.03%|   0:00:01.0| 1860.5M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_mu |
|        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.257|  -43.023|   61.09%|   0:00:06.0| 1860.5M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_mu |
|        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.257|  -39.865|   61.08%|   0:00:08.0| 1860.5M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_3_dct_unit_0_macu_mu |
|        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.235|  -33.739|   61.11%|   0:00:04.0| 1858.5M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.235|  -33.739|   61.11%|   0:00:01.0| 1858.5M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.223|  -29.405|   61.12%|   0:00:03.0| 1858.5M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.223|  -29.114|   61.13%|   0:00:08.0| 1896.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.223|  -27.541|   61.15%|   0:00:03.0| 1896.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.223|  -27.541|   61.15%|   0:00:01.0| 1896.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.213|  -23.984|   61.16%|   0:00:02.0| 1896.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.213|  -23.887|   61.16%|   0:00:06.0| 1896.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.213|  -23.479|   61.16%|   0:00:03.0| 1896.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.213|  -23.479|   61.16%|   0:00:01.0| 1896.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.209|  -20.943|   61.17%|   0:00:02.0| 1896.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.209|  -20.944|   61.17%|   0:00:06.0| 1896.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.209|  -20.269|   61.18%|   0:00:02.0| 1896.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.209|  -20.269|   61.18%|   0:00:01.0| 1896.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.209|  -19.456|   61.19%|   0:00:01.0| 1896.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.209|  -18.331|   61.18%|   0:00:07.0| 1896.7M|   WC_VIEW|  default| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |         |            |        |          |         | sult_reg_21_/D                                     |
+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:25 real=0:02:25 mem=1896.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:25 real=0:02:25 mem=1896.7M) ***
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |         20 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.209  TNS Slack -18.331 
(I,S,L,T): WC_VIEW: 37.2001, 11.0281, 1.11371, 49.3419
*** GlobalOpt #1 [finish] : cpu/real = 0:02:31.5/0:02:31.3 (1.0), totSession cpu/real = 0:06:23.3/0:06:24.9 (1.0), mem = 1696.6M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -0.209
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
Info: 1 clock net  excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:06:24.0/0:06:25.5 (1.0), mem = 1753.8M
(I,S,L,T): WC_VIEW: 37.2001, 11.0281, 1.11371, 49.3419
Reclaim Optimization WNS Slack -0.209  TNS Slack -18.331 Density 61.18
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.18%|        -|  -0.209| -18.331|   0:00:00.0| 1755.9M|
|   61.16%|      135|  -0.202| -17.511|   0:00:07.0| 1776.4M|
|   61.16%|        0|  -0.202| -17.511|   0:00:00.0| 1776.4M|
|   61.15%|       14|  -0.202| -17.484|   0:00:01.0| 1781.0M|
|   61.08%|      300|  -0.202| -17.585|   0:00:08.0| 1781.0M|
|   61.07%|       35|  -0.202| -17.564|   0:00:01.0| 1781.0M|
|   61.07%|       14|  -0.202| -17.554|   0:00:01.0| 1781.0M|
|   61.07%|        0|  -0.202| -17.554|   0:00:00.0| 1781.0M|
|   61.07%|       46|  -0.202| -17.554|   0:00:08.0| 1793.8M|
|   61.07%|        0|  -0.202| -17.554|   0:00:00.0| 1793.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.202  TNS Slack -17.554 Density 61.07
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |         20 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:29.8) (real = 0:00:29.0) **
(I,S,L,T): WC_VIEW: 37.1813, 10.999, 1.10946, 49.2897
*** AreaOpt #1 [finish] : cpu/real = 0:00:30.1/0:00:30.1 (1.0), totSession cpu/real = 0:06:54.1/0:06:55.6 (1.0), mem = 1793.8M
End: Area Reclaim Optimization (cpu=0:00:30, real=0:00:30, mem=1698.68M, totSessionCpu=0:06:54).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:06:54.7/0:06:56.2 (1.0), mem = 1698.7M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 35338 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35335
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.876600e+03um
[NR-eGR] Layer group 2: route 35315 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.950370e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         8( 0.01%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         7( 0.01%)   ( 0.01%) 
[NR-eGR]      M8 ( 8)         4( 0.01%)   ( 0.01%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        23( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.66 seconds, mem = 1738.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:04.8, real=0:00:04.0)***
Iteration  7: Total net bbox = 2.843e+05 (1.40e+05 1.45e+05)
              Est.  stn bbox = 3.507e+05 (1.72e+05 1.79e+05)
              cpu = 0:00:09.1 real = 0:00:10.0 mem = 1932.4M
Iteration  8: Total net bbox = 3.013e+05 (1.46e+05 1.55e+05)
              Est.  stn bbox = 3.680e+05 (1.79e+05 1.89e+05)
              cpu = 0:00:17.9 real = 0:00:18.0 mem = 1909.4M
Iteration  9: Total net bbox = 3.023e+05 (1.47e+05 1.56e+05)
              Est.  stn bbox = 3.684e+05 (1.79e+05 1.89e+05)
              cpu = 0:00:27.0 real = 0:00:27.0 mem = 1910.2M
Iteration 10: Total net bbox = 3.268e+05 (1.59e+05 1.68e+05)
              Est.  stn bbox = 3.935e+05 (1.92e+05 2.02e+05)
              cpu = 0:00:32.8 real = 0:00:33.0 mem = 1933.1M
Iteration 11: Total net bbox = 3.252e+05 (1.60e+05 1.65e+05)
              Est.  stn bbox = 3.907e+05 (1.92e+05 1.99e+05)
              cpu = 0:00:12.5 real = 0:00:13.0 mem = 1930.1M
Move report: Timing Driven Placement moves 32718 insts, mean move: 8.38 um, max move: 164.93 um 
	Max move on inst (FE_OFC362_n3529): (314.80, 272.80) --> (362.73, 389.80)

Finished Incremental Placement (cpu=0:01:48, real=0:01:48, mem=1930.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:08:45 mem=1930.9M) ***
Total net bbox length = 3.644e+05 (1.881e+05 1.763e+05) (ext = 1.383e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32718 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 32718 insts, mean move: 0.40 um, max move: 33.09 um 
	Max move on inst (FE_OFC412_n61): (321.31, 276.40) --> (354.40, 276.40)
	Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 1930.9MB
Summary Report:
Instances move: 32718 (out of 32718 movable)
Instances flipped: 0
Mean displacement: 0.40 um
Max displacement: 33.09 um (Instance: FE_OFC412_n61) (321.315, 276.403) -> (354.4, 276.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 3.295e+05 (1.531e+05 1.764e+05) (ext = 1.373e+04)
Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 1930.9MB
*** Finished refinePlace (0:08:49 mem=1930.9M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 35338 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35338
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.759600e+03um
[NR-eGR] Layer group 2: route 35318 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.813498e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        11( 0.02%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        19( 0.03%)   ( 0.03%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         5( 0.01%)   ( 0.01%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        40( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.78 seconds, mem = 1895.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0  115525 
[NR-eGR]  M2  (2V)        165904  152134 
[NR-eGR]  M3  (3H)        171368    4990 
[NR-eGR]  M4  (4V)         36706    1853 
[NR-eGR]  M5  (5H)          8332    1271 
[NR-eGR]  M6  (6V)          3985     966 
[NR-eGR]  M7  (7H)          5138    1370 
[NR-eGR]  M8  (8V)          5928       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       397361  278109 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 329496um
[NR-eGR] Total length: 397361um, number of vias: 278109
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 18737um, number of vias: 13705
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.81 seconds, mem = 1864.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:56, real=0:01:56)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1726.8M)
Extraction called for design 'jpeg_encoder' of instances=32718 and nets=35380 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1729.270M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:06:08, real = 0:06:08, mem = 1366.4M, totSessionCpu=0:08:53 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1732.89)
Total number of fetched objects 35383
End delay calculation. (MEM=1760.09 CPU=0:00:05.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1760.09 CPU=0:00:06.7 REAL=0:00:06.0)
*** IncrReplace #1 [finish] : cpu/real = 0:02:07.2/0:02:06.8 (1.0), totSession cpu/real = 0:09:01.9/0:09:03.0 (1.0), mem = 1760.1M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:09:03.2/0:09:04.4 (1.0), mem = 1776.1M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): WC_VIEW: 37.1783, 10.9027, 1.10946, 49.1905
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     2|    -0.14|     1|     1|    -0.00|     0|     0|     0|     0|    -0.22|   -24.00|       0|       0|       0| 61.07%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.22|   -24.00|       0|       0|       1| 61.07%| 0:00:00.0|  1846.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.22|   -24.00|       0|       0|       0| 61.07%| 0:00:00.0|  1846.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |         20 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1846.3M) ***

(I,S,L,T): WC_VIEW: 37.1784, 10.9027, 1.10947, 49.1906
*** DrvOpt #3 [finish] : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 0:09:10.6/0:09:11.7 (1.0), mem = 1745.2M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:06:26, real = 0:06:26, mem = 1419.5M, totSessionCpu=0:09:11 **
*** Timing NOT met, worst failing slack is -0.216
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] : totSession cpu/real = 0:09:13.2/0:09:14.3 (1.0), mem = 1745.2M
(I,S,L,T): WC_VIEW: 37.1784, 10.9027, 1.10947, 49.1906
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.216 TNS Slack -23.996 Density 61.07
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 1.030|  0.000|
|reg2reg   |-0.216|-23.996|
|HEPG      |-0.216|-23.996|
|All Paths |-0.216|-23.996|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.216|   -0.216| -23.996|  -23.996|   61.07%|   0:00:00.0| 1802.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.193|   -0.193| -21.991|  -21.991|   61.08%|   0:00:09.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.183|   -0.183| -21.518|  -21.518|   61.08%|   0:00:04.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.183|   -0.183| -21.505|  -21.505|   61.08%|   0:00:01.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.184|   -0.184| -20.588|  -20.588|   61.09%|   0:00:01.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.184|   -0.184| -19.291|  -19.291|   61.09%|   0:00:05.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.181|   -0.181| -18.267|  -18.267|   61.11%|   0:00:02.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.181|   -0.181| -17.831|  -17.831|   61.11%|   0:00:03.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_0_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.167|   -0.167| -16.237|  -16.237|   61.13%|   0:00:02.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.152|   -0.152| -14.088|  -14.088|   61.15%|   0:00:02.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.152|   -0.152| -13.578|  -13.578|   61.15%|   0:00:01.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.152|   -0.152| -13.483|  -13.483|   61.15%|   0:00:01.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.152|   -0.152| -12.021|  -12.021|   61.17%|   0:00:01.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.152|   -0.152| -11.977|  -11.977|   61.17%|   0:00:01.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_5_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.152|   -0.152| -11.097|  -11.097|   61.19%|   0:00:02.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.152|   -0.152| -11.084|  -11.084|   61.19%|   0:00:00.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.152|   -0.152| -11.058|  -11.058|   61.19%|   0:00:01.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_7_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.152|   -0.152| -10.091|  -10.091|   61.20%|   0:00:04.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.152|   -0.152| -10.031|  -10.031|   61.20%|   0:00:01.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.152|   -0.152|  -9.349|   -9.349|   61.22%|   0:00:05.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_1_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.152|   -0.152|  -9.114|   -9.114|   61.22%|   0:00:06.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.152|   -0.152|  -9.108|   -9.108|   61.22%|   0:00:00.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.152|   -0.152|  -8.693|   -8.693|   61.23%|   0:00:06.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.152|   -0.152|  -8.667|   -8.667|   61.23%|   0:00:00.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.152|   -0.152|  -8.642|   -8.642|   61.23%|   0:00:00.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.152|   -0.152|  -8.624|   -8.624|   61.23%|   0:00:01.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_2_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.152|   -0.152|  -8.492|   -8.492|   61.24%|   0:00:03.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_4_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.152|   -0.152|  -8.449|   -8.449|   61.24%|   0:00:03.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.151|   -0.151|  -8.449|   -8.449|   61.24%|   0:00:01.0| 2185.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:07 real=0:01:06 mem=2185.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:07 real=0:01:06 mem=2185.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.030| 0.000|
|reg2reg   |-0.151|-8.449|
|HEPG      |-0.151|-8.449|
|All Paths |-0.151|-8.449|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.151 TNS Slack -8.449 Density 61.24
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.030| 0.000|
|reg2reg   |-0.151|-8.449|
|HEPG      |-0.151|-8.449|
|All Paths |-0.151|-8.449|
+----------+------+------+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |         19 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:01:08 real=0:01:08 mem=2185.4M) ***

(I,S,L,T): WC_VIEW: 37.2433, 10.9527, 1.11719, 49.3132
*** TnsOpt #1 [finish] : cpu/real = 0:01:13.6/0:01:13.5 (1.0), totSession cpu/real = 0:10:26.8/0:10:27.9 (1.0), mem = 1823.3M
End: GigaOpt Optimization in TNS mode
*** IncrReplace #2 [begin] : totSession cpu/real = 0:10:27.6/0:10:28.7 (1.0), mem = 1821.3M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 35371 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35371
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 9.495000e+03um
[NR-eGR] Layer group 2: route 35352 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.822516e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        11( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        16( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        35( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.67 seconds, mem = 1859.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:05.5, real=0:00:06.0)***
Iteration  7: Total net bbox = 2.845e+05 (1.39e+05 1.45e+05)
              Est.  stn bbox = 3.493e+05 (1.71e+05 1.78e+05)
              cpu = 0:00:07.3 real = 0:00:07.0 mem = 2014.5M
Iteration  8: Total net bbox = 3.029e+05 (1.47e+05 1.56e+05)
              Est.  stn bbox = 3.685e+05 (1.79e+05 1.90e+05)
              cpu = 0:00:14.1 real = 0:00:14.0 mem = 1999.5M
Iteration  9: Total net bbox = 3.029e+05 (1.46e+05 1.56e+05)
              Est.  stn bbox = 3.679e+05 (1.78e+05 1.89e+05)
              cpu = 0:00:27.8 real = 0:00:28.0 mem = 2002.2M
Iteration 10: Total net bbox = 3.267e+05 (1.59e+05 1.68e+05)
              Est.  stn bbox = 3.921e+05 (1.91e+05 2.01e+05)
              cpu = 0:00:42.0 real = 0:00:42.0 mem = 2007.8M
Iteration 11: Total net bbox = 3.261e+05 (1.60e+05 1.66e+05)
              Est.  stn bbox = 3.904e+05 (1.92e+05 1.99e+05)
              cpu = 0:00:12.1 real = 0:00:12.0 mem = 2011.8M
Move report: Timing Driven Placement moves 32751 insts, mean move: 4.12 um, max move: 107.22 um 
	Max move on inst (FE_OFC507_fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_N127): (263.60, 283.60) --> (260.67, 387.89)

Finished Incremental Placement (cpu=0:01:53, real=0:01:52, mem=2011.8M)
*** Starting refinePlace (0:12:22 mem=2011.8M) ***
Total net bbox length = 3.655e+05 (1.885e+05 1.771e+05) (ext = 1.393e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32751 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 32748 insts, mean move: 0.40 um, max move: 20.20 um 
	Max move on inst (FE_OFC592_qnr_divider_divider_s_pipe_1__24): (82.42, 233.22) --> (102.60, 233.20)
	Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 2011.8MB
Summary Report:
Instances move: 32748 (out of 32751 movable)
Instances flipped: 3
Mean displacement: 0.40 um
Max displacement: 20.20 um (Instance: FE_OFC592_qnr_divider_divider_s_pipe_1__24) (82.425, 233.221) -> (102.6, 233.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 3.306e+05 (1.534e+05 1.773e+05) (ext = 1.380e+04)
Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 2011.8MB
*** Finished refinePlace (0:12:26 mem=2011.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 35371 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35371
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.433800e+03um
[NR-eGR] Layer group 2: route 35352 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.818430e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        15( 0.02%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        10( 0.01%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        27( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.71 seconds, mem = 1971.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0  115593 
[NR-eGR]  M2  (2V)        165095  151941 
[NR-eGR]  M3  (3H)        173441    5019 
[NR-eGR]  M4  (4V)         37629    1791 
[NR-eGR]  M5  (5H)          7014    1175 
[NR-eGR]  M6  (6V)          4231     903 
[NR-eGR]  M7  (7H)          4992    1344 
[NR-eGR]  M8  (8V)          5633       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       398035  277766 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 330632um
[NR-eGR] Total length: 398035um, number of vias: 277766
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 18665um, number of vias: 13767
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.84 seconds, mem = 1949.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:00, real=0:02:00)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1807.6M)
Extraction called for design 'jpeg_encoder' of instances=32751 and nets=35413 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1807.629M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:09:46, real = 0:09:45, mem = 1407.6M, totSessionCpu=0:12:30 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1813.25)
Total number of fetched objects 35416
End delay calculation. (MEM=1840.45 CPU=0:00:05.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1840.45 CPU=0:00:06.7 REAL=0:00:06.0)
*** IncrReplace #2 [finish] : cpu/real = 0:02:11.7/0:02:11.4 (1.0), totSession cpu/real = 0:12:39.2/0:12:40.0 (1.0), mem = 1840.5M
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.152
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:12:41.0/0:12:41.8 (1.0), mem = 1856.5M
(I,S,L,T): WC_VIEW: 37.2437, 10.9636, 1.11719, 49.3244
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.151 TNS Slack -9.373 Density 61.24
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.009| 0.000|
|reg2reg   |-0.151|-9.373|
|HEPG      |-0.151|-9.373|
|All Paths |-0.151|-9.373|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.151|   -0.151|  -9.373|   -9.373|   61.24%|   0:00:00.0| 1907.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.130|   -0.130|  -8.900|   -8.900|   61.24%|   0:00:23.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.121|   -0.121|  -8.962|   -8.962|   61.25%|   0:00:00.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.116|   -0.116|  -8.561|   -8.561|   61.25%|   0:00:03.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.116|   -0.116|  -8.414|   -8.414|   61.25%|   0:00:06.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.108|   -0.108|  -8.306|   -8.306|   61.25%|   0:00:03.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.104|   -0.104|  -7.881|   -7.881|   61.25%|   0:00:06.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.104|   -0.104|  -7.837|   -7.837|   61.25%|   0:00:08.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.096|   -0.096|  -7.758|   -7.758|   61.25%|   0:00:00.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.096|   -0.096|  -7.577|   -7.577|   61.25%|   0:00:07.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_7_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.086|   -0.086|  -7.456|   -7.456|   61.26%|   0:00:00.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.087|   -0.087|  -7.436|   -7.436|   61.25%|   0:00:17.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.079|   -0.079|  -7.131|   -7.131|   61.26%|   0:00:00.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.079|   -0.079|  -7.056|   -7.056|   61.26%|   0:00:02.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_1_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.071|   -0.071|  -6.509|   -6.509|   61.27%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.072|   -0.072|  -6.448|   -6.448|   61.27%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.072|   -0.072|  -6.436|   -6.436|   61.27%|   0:00:00.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.065|   -0.065|  -6.112|   -6.112|   61.28%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.065|   -0.065|  -5.890|   -5.890|   61.28%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.058|   -0.058|  -5.485|   -5.485|   61.30%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.057|   -0.057|  -5.283|   -5.283|   61.30%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.049|   -0.049|  -4.898|   -4.898|   61.32%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.049|   -0.049|  -4.716|   -4.716|   61.33%|   0:00:02.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_3_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.042|   -0.042|  -4.049|   -4.049|   61.35%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.042|   -0.042|  -3.810|   -3.810|   61.35%|   0:00:02.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.039|   -0.039|  -3.271|   -3.271|   61.38%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.037|   -0.037|  -3.195|   -3.195|   61.38%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.037|   -0.037|  -3.172|   -3.172|   61.38%|   0:00:00.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_2_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.034|   -0.034|  -2.733|   -2.733|   61.40%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.034|   -0.034|  -2.687|   -2.687|   61.40%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.030|   -0.030|  -2.325|   -2.325|   61.43%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.030|   -0.030|  -2.254|   -2.254|   61.43%|   0:00:00.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.024|   -0.024|  -1.861|   -1.861|   61.45%|   0:00:03.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.024|   -0.024|  -1.699|   -1.699|   61.46%|   0:00:14.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.016|   -0.016|  -0.861|   -0.861|   61.51%|   0:00:02.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.017|   -0.017|  -0.816|   -0.816|   61.51%|   0:00:06.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|  -0.014|   -0.014|  -0.464|   -0.464|   61.54%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.014|   -0.014|  -0.424|   -0.424|   61.54%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_3_dct_unit_7_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.011|   -0.011|  -0.210|   -0.210|   61.56%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.011|   -0.011|  -0.189|   -0.189|   61.56%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.006|   -0.006|  -0.060|   -0.060|   61.58%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.006|   -0.006|  -0.056|   -0.056|   61.58%|   0:00:03.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.006|   -0.006|  -0.054|   -0.054|   61.58%|   0:00:01.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.000|    0.000|   0.000|    0.000|   61.62%|   0:00:04.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_6_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|   0.004|    0.004|   0.000|    0.000|   61.67%|   0:00:06.0| 2166.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.008|    0.008|   0.000|    0.000|   61.71%|   0:00:18.0| 2162.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_2_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.012|    0.012|   0.000|    0.000|   61.73%|   0:00:02.0| 2162.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.017|    0.017|   0.000|    0.000|   61.77%|   0:00:03.0| 2141.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.017|    0.017|   0.000|    0.000|   61.77%|   0:00:00.0| 2141.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:39 real=0:02:39 mem=2141.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:39 real=0:02:39 mem=2141.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.009|0.000|
|reg2reg   |0.017|0.000|
|HEPG      |0.017|0.000|
|All Paths |0.017|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 61.77
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:15:26.2/0:15:26.7 (1.0), mem = 2141.6M
(I,S,L,T): WC_VIEW: 37.4598, 11.1386, 1.13174, 49.7301
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.77
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.77%|        -|   0.000|   0.000|   0:00:00.0| 2141.6M|
|   61.70%|       99|   0.000|   0.000|   0:00:02.0| 2141.6M|
|   61.57%|      323|   0.000|   0.000|   0:00:06.0| 2141.6M|
|   61.57%|        0|   0.000|   0.000|   0:00:00.0| 2141.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 61.57
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |         20 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:10.1) (real = 0:00:10.0) **
(I,S,L,T): WC_VIEW: 37.3732, 11.0863, 1.12558, 49.5851
*** AreaOpt #2 [finish] : cpu/real = 0:00:10.5/0:00:10.4 (1.0), totSession cpu/real = 0:15:36.6/0:15:37.2 (1.0), mem = 2141.6M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1953.64M, totSessionCpu=0:15:37).
*** Starting refinePlace (0:15:37 mem=1953.6M) ***
Total net bbox length = 3.327e+05 (1.546e+05 1.781e+05) (ext = 1.380e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32754 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1953.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1186 insts, mean move: 0.42 um, max move: 3.20 um 
	Max move on inst (FE_OCPC1093_FE_OFN157_fdct_zigzag_dct_mod_ddin_6): (424.20, 380.80) --> (425.60, 379.00)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1960.4MB
Summary Report:
Instances move: 1186 (out of 32754 movable)
Instances flipped: 0
Mean displacement: 0.42 um
Max displacement: 3.20 um (Instance: FE_OCPC1093_FE_OFN157_fdct_zigzag_dct_mod_ddin_6) (424.2, 380.8) -> (425.6, 379)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
Total net bbox length = 3.329e+05 (1.547e+05 1.782e+05) (ext = 1.380e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 1960.4MB
*** Finished refinePlace (0:15:39 mem=1960.4M) ***
*** maximum move = 3.20 um ***
*** Finished re-routing un-routed nets (1954.4M) ***

*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=1954.4M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.57
OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.009|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|   61.57%|   0:00:00.0| 1954.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_3_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.002|    0.002|   0.000|    0.000|   61.59%|   0:02:35.0| 2259.2M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_1_dct_unit_2_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.003|    0.003|   0.000|    0.000|   61.59%|   0:01:43.0| 2255.2M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_6_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.009|    0.009|   0.000|    0.000|   61.64%|   0:00:40.0| 2252.2M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.011|    0.011|   0.000|    0.000|   61.65%|   0:02:40.0| 2247.2M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_3_dct_unit_3_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.012|    0.012|   0.000|    0.000|   61.71%|   0:00:59.0| 2244.2M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.020|    0.020|   0.000|    0.000|   61.72%|   0:00:26.0| 2244.2M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
|   0.019|    0.019|   0.000|    0.000|   61.72%|   0:00:00.0| 2244.2M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_6_macu_re |
|        |         |        |         |         |            |        |          |         | sult_reg_21_/D                                     |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:04 real=0:09:03 mem=2244.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:04 real=0:09:03 mem=2244.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.009|0.000|
|reg2reg   |0.019|0.000|
|HEPG      |0.019|0.000|
|All Paths |0.019|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.019 TNS Slack 0.000 Density 61.72
*** Starting refinePlace (0:24:45 mem=1975.2M) ***
Total net bbox length = 3.333e+05 (1.550e+05 1.783e+05) (ext = 1.380e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32770 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1975.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 402 insts, mean move: 0.38 um, max move: 2.20 um 
	Max move on inst (mult_x_31_U186): (295.60, 407.80) --> (296.00, 409.60)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1982.0MB
Summary Report:
Instances move: 402 (out of 32770 movable)
Instances flipped: 0
Mean displacement: 0.38 um
Max displacement: 2.20 um (Instance: mult_x_31_U186) (295.6, 407.8) -> (296, 409.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
Total net bbox length = 3.333e+05 (1.551e+05 1.783e+05) (ext = 1.380e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1982.0MB
*** Finished refinePlace (0:24:47 mem=1982.0M) ***
*** maximum move = 2.20 um ***
*** Finished re-routing un-routed nets (1975.0M) ***

*** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=1975.0M) ***
** GigaOpt Optimizer WNS Slack 0.019 TNS Slack 0.000 Density 61.72
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.009|0.000|
|reg2reg   |0.019|0.000|
|HEPG      |0.019|0.000|
|All Paths |0.019|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |         24 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:12:02 real=0:12:01 mem=1975.0M) ***

(I,S,L,T): WC_VIEW: 37.4423, 11.1436, 1.13041, 49.7164
*** WnsOpt #1 [finish] : cpu/real = 0:12:07.1/0:12:06.1 (1.0), totSession cpu/real = 0:24:48.1/0:24:47.9 (1.0), mem = 1874.9M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:24:49.0/0:24:48.8 (1.0), mem = 1932.1M
(I,S,L,T): WC_VIEW: 37.4423, 11.1436, 1.13041, 49.7164
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.72
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.72%|        -|   0.000|   0.000|   0:00:00.0| 1932.1M|
|   61.72%|       13|   0.000|   0.000|   0:00:01.0| 1955.7M|
|   61.71%|       13|   0.000|   0.000|   0:00:02.0| 1955.7M|
|   61.50%|      492|   0.000|   0.000|   0:00:08.0| 1955.7M|
|   61.49%|        7|   0.000|   0.000|   0:00:01.0| 1955.7M|
|   61.49%|        0|   0.000|   0.000|   0:00:00.0| 1955.7M|
|   61.49%|       53|   0.000|   0.000|   0:00:09.0| 1973.6M|
|   61.49%|        0|   0.000|   0.000|   0:00:01.0| 1973.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 61.49
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |         11 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:23.8) (real = 0:00:24.0) **
(I,S,L,T): WC_VIEW: 37.3654, 11.0851, 1.1226, 49.5731
*** AreaOpt #3 [finish] : cpu/real = 0:00:24.1/0:00:24.1 (1.0), totSession cpu/real = 0:25:13.1/0:25:12.9 (1.0), mem = 1973.6M
End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:24, mem=1875.57M, totSessionCpu=0:25:13).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:25:13.5/0:25:13.3 (1.0), mem = 1875.6M
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): WC_VIEW: 37.3654, 11.0851, 1.1226, 49.5731
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7|    21|    -0.08|     4|     4|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 61.49%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       4|       0|       4| 61.50%| 0:00:00.0|  1956.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 61.50%| 0:00:00.0|  1956.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |         11 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1956.4M) ***

(I,S,L,T): WC_VIEW: 37.3657, 11.0854, 1.12266, 49.5738
*** DrvOpt #4 [finish] : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:25:19.5/0:25:19.3 (1.0), mem = 1873.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:25:20 mem=1873.3M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32760 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1873.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 8 insts, mean move: 1.43 um, max move: 4.00 um 
	Max move on inst (U8662): (283.40, 215.20) --> (287.40, 215.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1880.1MB
Summary Report:
Instances move: 8 (out of 32760 movable)
Instances flipped: 0
Mean displacement: 1.43 um
Max displacement: 4.00 um (Instance: U8662) (283.4, 215.2) -> (287.4, 215.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1880.1MB
*** Finished refinePlace (0:25:21 mem=1880.1M) ***
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco TNS optimization
**optDesign ... cpu = 0:22:39, real = 0:22:37, mem = 1521.0M, totSessionCpu=0:25:23 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  1.009  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.499%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------------
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1522.16MB/3216.93MB/1863.11MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1522.16MB/3216.93MB/1863.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1522.16MB/3216.93MB/1863.11MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-28 18:11:05 (2025-Apr-29 01:11:05 GMT)
2025-Apr-28 18:11:05 (2025-Apr-29 01:11:05 GMT): 10%
2025-Apr-28 18:11:05 (2025-Apr-29 01:11:05 GMT): 20%
2025-Apr-28 18:11:05 (2025-Apr-29 01:11:05 GMT): 30%
2025-Apr-28 18:11:05 (2025-Apr-29 01:11:05 GMT): 40%
2025-Apr-28 18:11:05 (2025-Apr-29 01:11:05 GMT): 50%
2025-Apr-28 18:11:05 (2025-Apr-29 01:11:05 GMT): 60%
2025-Apr-28 18:11:05 (2025-Apr-29 01:11:05 GMT): 70%
2025-Apr-28 18:11:05 (2025-Apr-29 01:11:05 GMT): 80%
2025-Apr-28 18:11:05 (2025-Apr-29 01:11:05 GMT): 90%

Finished Levelizing
2025-Apr-28 18:11:06 (2025-Apr-29 01:11:06 GMT)

Starting Activity Propagation
2025-Apr-28 18:11:06 (2025-Apr-29 01:11:06 GMT)
2025-Apr-28 18:11:06 (2025-Apr-29 01:11:06 GMT): 10%
2025-Apr-28 18:11:06 (2025-Apr-29 01:11:06 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:11:07 (2025-Apr-29 01:11:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1522.90MB/3216.93MB/1863.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-28 18:11:07 (2025-Apr-29 01:11:07 GMT)
 ... Calculating switching power
2025-Apr-28 18:11:07 (2025-Apr-29 01:11:07 GMT): 10%
2025-Apr-28 18:11:07 (2025-Apr-29 01:11:07 GMT): 20%
2025-Apr-28 18:11:07 (2025-Apr-29 01:11:07 GMT): 30%
2025-Apr-28 18:11:07 (2025-Apr-29 01:11:07 GMT): 40%
2025-Apr-28 18:11:07 (2025-Apr-29 01:11:07 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-28 18:11:07 (2025-Apr-29 01:11:07 GMT): 60%
2025-Apr-28 18:11:09 (2025-Apr-29 01:11:09 GMT): 70%
2025-Apr-28 18:11:09 (2025-Apr-29 01:11:09 GMT): 80%
2025-Apr-28 18:11:10 (2025-Apr-29 01:11:10 GMT): 90%

Finished Calculating power
2025-Apr-28 18:11:10 (2025-Apr-29 01:11:10 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1522.90MB/3216.93MB/1863.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1522.90MB/3216.93MB/1863.11MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1522.90MB/3216.93MB/1863.11MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1522.90MB/3216.93MB/1863.11MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-28 18:11:10 (2025-Apr-29 01:11:10 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: jpeg_encoder
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       36.59884893 	   77.9023%
Total Switching Power:       9.23579775 	   19.6588%
Total Leakage Power:         1.14578706 	    2.4389%
Total Power:                46.98043407
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          23.3       1.004      0.2889       24.59       52.34
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   3.101e-06
Combinational                       13.3       8.232      0.8569       22.39       47.66
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               36.6       9.236       1.146       46.98         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9       36.6       9.236       1.146       46.98         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: FE_OFC989_fdct_zigzag_dct_mod_ddin_8 (CKND16):          0.01227
*              Highest Leakage Power: FE_OFC687_fdct_zigzag_dct_mod_ddgo (BUFFD16):        0.0002474
*                Total Cap:      1.49664e-10 F
*                Total instances in design: 32760
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1535.53MB/3216.93MB/1863.11MB)

OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.009|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+


Phase 1 finished in (cpu = 0:00:23.1) (real = 0:00:23.0) **

Phase 2 finished in (cpu = 0:00:10.4) (real = 0:00:10.0) **
Finished Timing Update in (cpu = 0:00:36.9) (real = 0:00:37.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
GigaOpt: Skipping post-eco TNS optimization
*** Starting refinePlace (0:26:20 mem=1947.2M) ***
Total net bbox length = 3.333e+05 (1.552e+05 1.781e+05) (ext = 1.380e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32760 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 25 insts, mean move: 1.32 um, max move: 3.00 um 
	Max move on inst (mult_x_14_U167): (297.00, 96.40) --> (298.20, 98.20)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1950.3MB
Summary Report:
Instances move: 25 (out of 32760 movable)
Instances flipped: 0
Mean displacement: 1.32 um
Max displacement: 3.00 um (Instance: mult_x_14_U167) (297, 96.4) -> (298.2, 98.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
Total net bbox length = 3.333e+05 (1.552e+05 1.781e+05) (ext = 1.380e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1950.3MB
*** Finished refinePlace (0:26:21 mem=1950.3M) ***
*** maximum move = 3.00 um ***
*** Finished re-routing un-routed nets (1947.3M) ***
Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt #2 [begin] : totSession cpu/real = 0:26:22.4/0:26:22.2 (1.0), mem = 1966.4M
(I,S,L,T): WC_VIEW: 36.7131, 10.844, 1.06693, 48.624
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.42
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.42%|        -|   0.000|   0.000|   0:00:00.0| 1966.4M|
|   61.42%|       70|   0.000|   0.000|   0:00:05.0| 1994.5M|
|   61.36%|      335|   0.000|   0.000|   0:00:07.0| 1994.5M|
|   61.36%|        6|   0.000|   0.000|   0:00:01.0| 1994.5M|
|   61.36%|        4|   0.000|   0.000|   0:00:00.0| 1994.5M|
|   61.36%|        1|   0.000|   0.000|   0:00:00.0| 1994.5M|
|   61.36%|        1|   0.000|   0.000|   0:00:01.0| 1994.5M|
|   61.36%|     1514|  -0.000|  -0.000|   0:00:13.0| 2006.0M|
|   61.36%|     3886|  -0.001|  -0.001|   0:00:26.0| 2014.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 61.36
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |   OPT_LA   |   Rule   |
+-----------+------------+----------+
| M7 (z=7)  |         11 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:57.1) (real = 0:00:57.0) **
(I,S,L,T): WC_VIEW: 36.4639, 10.643, 1.0225, 48.1294
*** PowerOpt #2 [finish] : cpu/real = 0:00:57.5/0:00:57.4 (1.0), totSession cpu/real = 0:27:19.9/0:27:19.5 (1.0), mem = 2014.3M
*** Starting refinePlace (0:27:20 mem=1998.3M) ***
Total net bbox length = 3.333e+05 (1.553e+05 1.780e+05) (ext = 1.380e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32413 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 161 insts, mean move: 1.10 um, max move: 3.80 um 
	Max move on inst (U7399): (142.00, 197.20) --> (141.80, 200.80)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2001.4MB
Summary Report:
Instances move: 161 (out of 32413 movable)
Instances flipped: 0
Mean displacement: 1.10 um
Max displacement: 3.80 um (Instance: U7399) (142, 197.2) -> (141.8, 200.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 3.334e+05 (1.553e+05 1.781e+05) (ext = 1.380e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2001.4MB
*** Finished refinePlace (0:27:21 mem=2001.4M) ***
*** maximum move = 3.80 um ***
*** Finished re-routing un-routed nets (1998.4M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=1998.4M) ***
Checking setup slack degradation ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1539.13MB/3293.34MB/1863.11MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1539.13MB/3293.34MB/1863.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1539.13MB/3293.34MB/1863.11MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-28 18:13:03 (2025-Apr-29 01:13:03 GMT)
2025-Apr-28 18:13:03 (2025-Apr-29 01:13:03 GMT): 10%
2025-Apr-28 18:13:03 (2025-Apr-29 01:13:03 GMT): 20%
2025-Apr-28 18:13:04 (2025-Apr-29 01:13:04 GMT): 30%
2025-Apr-28 18:13:04 (2025-Apr-29 01:13:04 GMT): 40%
2025-Apr-28 18:13:04 (2025-Apr-29 01:13:04 GMT): 50%
2025-Apr-28 18:13:04 (2025-Apr-29 01:13:04 GMT): 60%
2025-Apr-28 18:13:04 (2025-Apr-29 01:13:04 GMT): 70%
2025-Apr-28 18:13:04 (2025-Apr-29 01:13:04 GMT): 80%
2025-Apr-28 18:13:04 (2025-Apr-29 01:13:04 GMT): 90%

Finished Levelizing
2025-Apr-28 18:13:04 (2025-Apr-29 01:13:04 GMT)

Starting Activity Propagation
2025-Apr-28 18:13:04 (2025-Apr-29 01:13:04 GMT)
2025-Apr-28 18:13:04 (2025-Apr-29 01:13:04 GMT): 10%
2025-Apr-28 18:13:04 (2025-Apr-29 01:13:04 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:13:05 (2025-Apr-29 01:13:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1540.09MB/3293.34MB/1863.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-28 18:13:05 (2025-Apr-29 01:13:05 GMT)
 ... Calculating switching power
2025-Apr-28 18:13:05 (2025-Apr-29 01:13:05 GMT): 10%
2025-Apr-28 18:13:05 (2025-Apr-29 01:13:05 GMT): 20%
2025-Apr-28 18:13:05 (2025-Apr-29 01:13:05 GMT): 30%
2025-Apr-28 18:13:05 (2025-Apr-29 01:13:05 GMT): 40%
2025-Apr-28 18:13:05 (2025-Apr-29 01:13:05 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-28 18:13:06 (2025-Apr-29 01:13:06 GMT): 60%
2025-Apr-28 18:13:07 (2025-Apr-29 01:13:07 GMT): 70%
2025-Apr-28 18:13:08 (2025-Apr-29 01:13:08 GMT): 80%
2025-Apr-28 18:13:08 (2025-Apr-29 01:13:08 GMT): 90%

Finished Calculating power
2025-Apr-28 18:13:09 (2025-Apr-29 01:13:09 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1540.09MB/3293.34MB/1863.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1540.09MB/3293.34MB/1863.11MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1540.09MB/3293.34MB/1863.11MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1540.09MB/3293.34MB/1863.11MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-28 18:13:09 (2025-Apr-29 01:13:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: jpeg_encoder
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       35.76127310 	   78.4259%
Total Switching Power:       8.79710408 	   19.2924%
Total Leakage Power:         1.04040493 	    2.2817%
Total Power:                45.59878246
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.29      0.9421      0.2889       24.52       53.78
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   3.195e-06
Combinational                      12.47       7.855      0.7515       21.08       46.22
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              35.76       8.797        1.04        45.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      35.76       8.797        1.04        45.6         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: FE_OFC989_fdct_zigzag_dct_mod_ddin_8 (CKND16):          0.01227
*              Highest Leakage Power: FE_OFC687_fdct_zigzag_dct_mod_ddgo (BUFFD16):        0.0002474
*                Total Cap:      1.42344e-10 F
*                Total instances in design: 32413
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1550.14MB/3296.84MB/1863.11MB)

OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.009| 0.000|
|reg2reg   |-0.000|-0.000|
|HEPG      |-0.000|-0.000|
|All Paths |-0.000|-0.000|
+----------+------+------+

End: Power Optimization (cpu=0:01:58, real=0:01:58, mem=1879.80M, totSessionCpu=0:27:30).
**optDesign ... cpu = 0:24:45, real = 0:24:44, mem = 1520.0M, totSessionCpu=0:27:30 **
Register exp ratio and priority group on 11 nets on 35070 nets : 
z=7 : 11 nets

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'jpeg_encoder' of instances=32413 and nets=35075 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1853.438M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1862.45)
Total number of fetched objects 35078
End delay calculation. (MEM=1889.66 CPU=0:00:05.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1889.66 CPU=0:00:06.6 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:08.0 totSessionCpu=0:27:41 mem=1889.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 35033 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35033
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.403400e+03um
[NR-eGR] Layer group 2: route 35022 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.842946e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        10( 0.01%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)        10( 0.01%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        22( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.70 sec, Real: 0.69 sec, Curr Mem: 1897.66 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:24:57, real = 0:24:55, mem = 1514.6M, totSessionCpu=0:27:41 **
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1508.77MB/3140.63MB/1863.11MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1508.77MB/3140.63MB/1863.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1508.77MB/3140.63MB/1863.11MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT)
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT): 10%
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT): 20%
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT): 30%
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT): 40%
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT): 50%
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT): 60%
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT): 70%
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT): 80%
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT): 90%

Finished Levelizing
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT)

Starting Activity Propagation
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT)
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT): 10%
2025-Apr-28 18:13:23 (2025-Apr-29 01:13:23 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:13:24 (2025-Apr-29 01:13:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1510.16MB/3140.63MB/1863.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-28 18:13:24 (2025-Apr-29 01:13:24 GMT)
 ... Calculating switching power
2025-Apr-28 18:13:24 (2025-Apr-29 01:13:24 GMT): 10%
2025-Apr-28 18:13:24 (2025-Apr-29 01:13:24 GMT): 20%
2025-Apr-28 18:13:24 (2025-Apr-29 01:13:24 GMT): 30%
2025-Apr-28 18:13:24 (2025-Apr-29 01:13:24 GMT): 40%
2025-Apr-28 18:13:24 (2025-Apr-29 01:13:24 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-28 18:13:25 (2025-Apr-29 01:13:25 GMT): 60%
2025-Apr-28 18:13:26 (2025-Apr-29 01:13:26 GMT): 70%
2025-Apr-28 18:13:26 (2025-Apr-29 01:13:26 GMT): 80%
2025-Apr-28 18:13:27 (2025-Apr-29 01:13:27 GMT): 90%

Finished Calculating power
2025-Apr-28 18:13:27 (2025-Apr-29 01:13:27 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=1510.16MB/3140.63MB/1863.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1510.16MB/3140.63MB/1863.11MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:05, mem(process/total/peak)=1510.16MB/3140.63MB/1863.11MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1510.16MB/3140.63MB/1863.11MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-28 18:13:27 (2025-Apr-29 01:13:27 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: jpeg_encoder

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/jpeg_encoder_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       35.76132964 	   78.4260%
Total Switching Power:       8.79710408 	   19.2924%
Total Leakage Power:         1.04040493 	    2.2816%
Total Power:                45.59883900
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.29      0.9421      0.2889       24.52       53.78
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   3.195e-06
Combinational                      12.47       7.855      0.7515       21.08       46.22
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              35.76       8.797        1.04        45.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      35.76       8.797        1.04        45.6         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1519.96MB/3144.13MB/1863.11MB)


Output file is ./timingReports/jpeg_encoder_preCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.009  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.356%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:25:05, real = 0:25:04, mem = 1511.6M, totSessionCpu=0:27:49 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Disable CTE adjustment.
**place_opt_design ... cpu = 0:27:25, real = 0:27:25, mem = 1795.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPSP-5140           7  Global net connect rules have not been c...
WARNING   IMPSP-315            7  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665          47  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 72 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:27:25.2/0:27:24.9 (1.0), totSession cpu/real = 0:27:49.5/0:27:50.1 (1.0), mem = 1795.6M
<CMD> report_power -outfile ./invs_report/place_power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1434.88MB/3090.55MB/1863.11MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1434.88MB/3090.55MB/1863.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1434.88MB/3090.55MB/1863.11MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Apr-28 18:13:32 (2025-Apr-29 01:13:32 GMT)
2025-Apr-28 18:13:32 (2025-Apr-29 01:13:32 GMT): 10%
2025-Apr-28 18:13:33 (2025-Apr-29 01:13:33 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:13:33 (2025-Apr-29 01:13:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1435.93MB/3090.55MB/1863.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-28 18:13:33 (2025-Apr-29 01:13:33 GMT)
 ... Calculating switching power
2025-Apr-28 18:13:33 (2025-Apr-29 01:13:33 GMT): 10%
2025-Apr-28 18:13:33 (2025-Apr-29 01:13:33 GMT): 20%
2025-Apr-28 18:13:33 (2025-Apr-29 01:13:33 GMT): 30%
2025-Apr-28 18:13:34 (2025-Apr-29 01:13:34 GMT): 40%
2025-Apr-28 18:13:34 (2025-Apr-29 01:13:34 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-28 18:13:34 (2025-Apr-29 01:13:34 GMT): 60%
2025-Apr-28 18:13:35 (2025-Apr-29 01:13:35 GMT): 70%
2025-Apr-28 18:13:36 (2025-Apr-29 01:13:36 GMT): 80%
2025-Apr-28 18:13:36 (2025-Apr-29 01:13:36 GMT): 90%

Finished Calculating power
2025-Apr-28 18:13:36 (2025-Apr-29 01:13:36 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1435.93MB/3090.55MB/1863.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1435.93MB/3090.55MB/1863.11MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:05, mem(process/total/peak)=1435.93MB/3090.55MB/1863.11MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1435.93MB/3090.55MB/1863.11MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       35.76132964 	   78.4260%
Total Switching Power:       8.79710408 	   19.2924%
Total Leakage Power:         1.04040493 	    2.2816%
Total Power:                45.59883900
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1445.97MB/3094.05MB/1863.11MB)


Output file is ./invs_report/place_power.rpt.
<CMD> summaryReport -noHtml -outfile ./invs_report/place_summary.rpt
Start to collect the design information.
Build netlist information for Cell jpeg_encoder.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ./invs_report/place_summary.rpt
<CMD> saveDesign jpeg_encoder_placed.enc
#% Begin save design ... (date=04/28 18:13:37, mem=1439.5M)
% Begin Save ccopt configuration ... (date=04/28 18:13:37, mem=1439.5M)
% End Save ccopt configuration ... (date=04/28 18:13:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1440.4M, current mem=1440.4M)
% Begin Save netlist data ... (date=04/28 18:13:37, mem=1440.4M)
Writing Binary DB to jpeg_encoder_placed.enc.dat/jpeg_encoder.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/28 18:13:38, total cpu=0:00:00.1, real=0:00:01.0, peak res=1440.5M, current mem=1440.5M)
Saving symbol-table file ...
Saving congestion map file jpeg_encoder_placed.enc.dat/jpeg_encoder.route.congmap.gz ...
% Begin Save AAE data ... (date=04/28 18:13:38, mem=1441.2M)
Saving AAE Data ...
% End Save AAE data ... (date=04/28 18:13:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1441.2M, current mem=1441.2M)
Saving preference file jpeg_encoder_placed.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/28 18:13:39, mem=1442.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/28 18:13:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1442.2M, current mem=1442.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/28 18:13:39, mem=1442.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/28 18:13:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1442.2M, current mem=1442.2M)
% Begin Save routing data ... (date=04/28 18:13:39, mem=1442.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1805.4M) ***
% End Save routing data ... (date=04/28 18:13:39, total cpu=0:00:00.3, real=0:00:00.0, peak res=1443.0M, current mem=1443.0M)
Saving property file jpeg_encoder_placed.enc.dat/jpeg_encoder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1808.4M) ***
Saving rc congestion map jpeg_encoder_placed.enc.dat/jpeg_encoder.congmap.gz ...
% Begin Save power constraints data ... (date=04/28 18:13:40, mem=1443.5M)
% End Save power constraints data ... (date=04/28 18:13:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1443.5M, current mem=1443.5M)
Cmin Cmax
Generated self-contained design jpeg_encoder_placed.enc.dat
#% End save design ... (date=04/28 18:13:40, total cpu=0:00:01.6, real=0:00:03.0, peak res=1447.3M, current mem=1447.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 5067 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 5067 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=04/28 18:13:43, mem=1412.0M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:28:01.0/0:28:03.0 (1.0), mem = 1812.4M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          14.7
setDesignMode -process                         65
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { BC_VIEW }
setOptMode -activeSetupViews                   { WC_VIEW }
setOptMode -autoSetupViews                     { WC_VIEW}
setOptMode -autoTDGRSetupViews                 { WC_VIEW}
setOptMode -drcMargin                          0
setOptMode -effort                             high
setOptMode -fixDrc                             true
setOptMode -fixFanoutLoad                      true
setOptMode -leakageToDynamicRatio              0.5
setOptMode -optimizeFF                         true
setOptMode -powerEffort                        high
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1812.4M, init mem=1812.4M)
*info: Placed = 32413         
*info: Unplaced = 0           
Placement Density:61.36%(130846/213258)
Placement Density (including fixed std cells):61.36%(130846/213258)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=1812.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.5)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.5)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 5067 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 5067 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1846.02 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 35033 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35033
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.403400e+03um
[NR-eGR] Layer group 2: route 35022 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.842946e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        10( 0.01%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)        10( 0.01%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        22( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0  114945 
[NR-eGR]  M2  (2V)        165885  152726 
[NR-eGR]  M3  (3H)        175203    4859 
[NR-eGR]  M4  (4V)         38760    1610 
[NR-eGR]  M5  (5H)          7921     953 
[NR-eGR]  M6  (6V)          4691     688 
[NR-eGR]  M7  (7H)          4021    1050 
[NR-eGR]  M8  (8V)          4179       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       400660  276831 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 333412um
[NR-eGR] Total length: 400660um, number of vias: 276831
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 18650um, number of vias: 13805
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.42 sec, Real: 1.42 sec, Curr Mem: 1867.55 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.5 real=0:00:01.5)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    update_io_latency: 0 (default: true)
  Private non-default CCOpt properties:
    cloning_copy_activity: 1 (default: false)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 213258.240um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       5067
  Delay constrained sinks:     5067
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
Primary reporting skew groups are:
skew_group clk/CON with 5067 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.0 real=0:00:04.0)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for WC:setup.late...
          Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=58, i=0, icg=0, nicg=0, l=0, total=58
      misc counts      : r=1, pp=0
      cell areas       : b=584.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=584.640um^2
      hp wire lengths  : top=0.000um, trunk=1444.600um, leaf=6311.000um, total=7755.600um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 58 
    Bottom-up phase done. (took cpu=0:00:01.8 real=0:00:01.8)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:28:08 mem=1856.2M) ***
Total net bbox length = 3.405e+05 (1.589e+05 1.817e+05) (ext = 1.407e+04)
Move report: Detail placement moves 527 insts, mean move: 1.14 um, max move: 4.60 um 
	Max move on inst (fdct_zigzag_dct_mod_dct_block_3_dct_unit_1_macu_mult_res_reg_1_): (268.80, 128.80) --> (266.00, 130.60)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1865.9MB
Summary Report:
Instances move: 527 (out of 32471 movable)
Instances flipped: 0
Mean displacement: 1.14 um
Max displacement: 4.60 um (Instance: fdct_zigzag_dct_mod_dct_block_3_dct_unit_1_macu_mult_res_reg_1_) (268.8, 128.8) -> (266, 130.6)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 3.408e+05 (1.590e+05 1.818e+05) (ext = 1.406e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1865.9MB
*** Finished refinePlace (0:28:10 mem=1865.9M) ***
    ClockRefiner summary
    All clock instances: Moved 154, flipped 70 and cell swapped 0 (out of a total of 5125).
    The largest move was 4.6 um for qnr_divider_divider_d_pipe_reg_4__10_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.2 real=0:00:02.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [3,3.3)                 2
    [3.3,3.6)               6
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         3.6         (56.000,260.200)     (56.000,256.600)     CTS_ccl_a_buf_00049 (a lib_cell CKBD16) at (56.000,256.600), in power domain auto-default
         3.6         (115.200,177.400)    (115.200,181.000)    CTS_ccl_a_buf_00017 (a lib_cell CKBD16) at (115.200,181.000), in power domain auto-default
         3.6         (175.400,285.400)    (175.400,281.800)    CTS_ccl_a_buf_00033 (a lib_cell CKBD16) at (175.400,281.800), in power domain auto-default
         3.6         (111.600,260.200)    (111.600,256.600)    CTS_ccl_a_buf_00056 (a lib_cell CKBD16) at (111.600,256.600), in power domain auto-default
         3.6         (267.800,278.200)    (267.800,274.600)    CTS_ccl_a_buf_00053 (a lib_cell CKBD16) at (267.800,274.600), in power domain auto-default
         3.6         (111.600,177.400)    (111.600,173.800)    CTS_ccl_buf_00058 (a lib_cell CKBD16) at (111.600,173.800), in power domain auto-default
         3           (275.800,62.200)     (278.800,62.200)     CTS_ccl_a_buf_00026 (a lib_cell CKBD16) at (278.800,62.200), in power domain auto-default
         3           (112.800,260.200)    (115.800,260.200)    CTS_ccl_a_buf_00034 (a lib_cell CKBD16) at (115.800,260.200), in power domain auto-default
         0           (270.308,275.317)    (270.308,275.317)    CTS_ccl_a_buf_00053 (a lib_cell CKBD16) at (267.800,274.600), in power domain auto-default
         0           (114.108,174.518)    (114.108,174.518)    CTS_ccl_buf_00058 (a lib_cell CKBD16) at (111.600,173.800), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:02.7 real=0:00:02.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=58, i=0, icg=0, nicg=0, l=0, total=58
      misc counts      : r=1, pp=0
      cell areas       : b=584.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=584.640um^2
      cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.319pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.321pF, leaf=3.258pF, total=3.578pF
      wire lengths     : top=0.000um, trunk=2198.380um, leaf=20286.849um, total=22485.229um
      hp wire lengths  : top=0.000um, trunk=1462.000um, leaf=6319.000um, total=7781.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=7 avg=0.060ns sd=0.030ns min=0.004ns max=0.091ns {3 <= 0.063ns, 2 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.094ns sd=0.003ns min=0.088ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 33 <= 0.094ns, 18 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 58 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.218, max=0.270, avg=0.245, sd=0.014], skew [0.052 vs 0.057], 100% {0.218, 0.270} (wid=0.032 ws=0.029) (gid=0.241 gs=0.037)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.218, max=0.270, avg=0.245, sd=0.014], skew [0.052 vs 0.057], 100% {0.218, 0.270} (wid=0.032 ws=0.029) (gid=0.241 gs=0.037)
    Legalizer API calls during this step: 809 succeeded with high effort: 809 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:04.8 real=0:00:04.8)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        59 (unrouted=59, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 35074 (unrouted=42, trialRouted=35032, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 59 nets for routing of which 59 have one or more fixed wires.
(ccopt eGR): Start to route 59 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 35090 nets ( ignored 35032 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 58 clock nets ( 58 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.179980e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 14 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.694060e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 14 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.213360e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 14 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.253400e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0  115060 
[NR-eGR]  M2  (2V)        160756  149828 
[NR-eGR]  M3  (3H)        176455    7562 
[NR-eGR]  M4  (4V)         46206    1663 
[NR-eGR]  M5  (5H)          8112     953 
[NR-eGR]  M6  (6V)          4691     688 
[NR-eGR]  M7  (7H)          4021    1050 
[NR-eGR]  M8  (8V)          4179       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       404420  276804 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 340838um
[NR-eGR] Total length: 404420um, number of vias: 276804
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 22410um, number of vias: 13778
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   5182 
[NR-eGR]  M2  (2V)          4154   5723 
[NR-eGR]  M3  (3H)         10589   2820 
[NR-eGR]  M4  (4V)          7476     53 
[NR-eGR]  M5  (5H)           191      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  M7  (7H)             0      0 
[NR-eGR]  M8  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        22411  13778 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7800um
[NR-eGR] Total length: 22411um, number of vias: 13778
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 22410um, number of vias: 13778
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.72 sec, Curr Mem: 1855.34 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.8 real=0:00:00.8)
    Routing using eGR only done.
Net route status summary:
  Clock:        59 (unrouted=1, trialRouted=0, noStatus=0, routed=58, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 35074 (unrouted=42, trialRouted=35032, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #3 [begin] : totSession cpu/real = 0:28:12.0/0:28:14.0 (1.0), mem = 1855.3M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 58  Num Prerouted Wires = 13752
[NR-eGR] Read 35090 nets ( ignored 58 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 35032
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.401600e+03um
[NR-eGR] Layer group 2: route 35021 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.669372e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        10( 0.01%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)        10( 0.01%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        22( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.65 seconds, mem = 1895.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0  115060 
[NR-eGR]  M2  (2V)        157875  149270 
[NR-eGR]  M3  (3H)        175079    7980 
[NR-eGR]  M4  (4V)         48792    1780 
[NR-eGR]  M5  (5H)          9628     963 
[NR-eGR]  M6  (6V)          4946     700 
[NR-eGR]  M7  (7H)          4016    1059 
[NR-eGR]  M8  (8V)          4362       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       404699  276812 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 340838um
[NR-eGR] Total length: 404699um, number of vias: 276812
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.74 seconds, mem = 1875.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.4, real=0:00:02.0)
*** IncrReplace #3 [finish] : cpu/real = 0:00:01.5/0:00:01.4 (1.0), totSession cpu/real = 0:28:13.5/0:28:15.4 (1.0), mem = 1875.4M
    Congestion Repair done. (took cpu=0:00:01.5 real=0:00:01.5)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.7 real=0:00:02.7)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'jpeg_encoder' of instances=32471 and nets=35133 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1875.371M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=58, i=0, icg=0, nicg=0, l=0, total=58
    misc counts      : r=1, pp=0
    cell areas       : b=584.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=584.640um^2
    cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.319pF
    sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.327pF, leaf=3.334pF, total=3.661pF
    wire lengths     : top=0.000um, trunk=2198.380um, leaf=20286.849um, total=22485.229um
    hp wire lengths  : top=0.000um, trunk=1462.000um, leaf=6319.000um, total=7781.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=7 avg=0.061ns sd=0.031ns min=0.004ns max=0.092ns {3 <= 0.063ns, 2 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 26 <= 0.094ns, 25 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 58 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.219, max=0.272, avg=0.247, sd=0.014], skew [0.052 vs 0.057], 100% {0.219, 0.272} (wid=0.032 ws=0.029) (gid=0.243 gs=0.037)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.219, max=0.272, avg=0.247, sd=0.014], skew [0.052 vs 0.057], 100% {0.219, 0.272} (wid=0.032 ws=0.029) (gid=0.243 gs=0.037)
  CongRepair After Initial Clustering done. (took cpu=0:00:03.8 real=0:00:03.8)
  Stage::Clustering done. (took cpu=0:00:08.6 real=0:00:08.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=58, i=0, icg=0, nicg=0, l=0, total=58
      misc counts      : r=1, pp=0
      cell areas       : b=584.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=584.640um^2
      cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.319pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.327pF, leaf=3.334pF, total=3.661pF
      wire lengths     : top=0.000um, trunk=2198.380um, leaf=20286.849um, total=22485.229um
      hp wire lengths  : top=0.000um, trunk=1462.000um, leaf=6319.000um, total=7781.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=7 avg=0.061ns sd=0.031ns min=0.004ns max=0.092ns {3 <= 0.063ns, 2 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 26 <= 0.094ns, 25 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 58 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.219, max=0.272], skew [0.052 vs 0.057]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.219, max=0.272], skew [0.052 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=58, i=0, icg=0, nicg=0, l=0, total=58
      misc counts      : r=1, pp=0
      cell areas       : b=584.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=584.640um^2
      cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.319pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.327pF, leaf=3.334pF, total=3.661pF
      wire lengths     : top=0.000um, trunk=2198.380um, leaf=20286.849um, total=22485.229um
      hp wire lengths  : top=0.000um, trunk=1462.000um, leaf=6319.000um, total=7781.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=7 avg=0.061ns sd=0.031ns min=0.004ns max=0.092ns {3 <= 0.063ns, 2 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 26 <= 0.094ns, 25 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 58 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.219, max=0.272, avg=0.247, sd=0.014], skew [0.052 vs 0.057], 100% {0.219, 0.272} (wid=0.032 ws=0.029) (gid=0.243 gs=0.037)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.219, max=0.272, avg=0.247, sd=0.014], skew [0.052 vs 0.057], 100% {0.219, 0.272} (wid=0.032 ws=0.029) (gid=0.243 gs=0.037)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=572.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=572.400um^2
      cell capacitance : b=0.312pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.312pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.366pF, leaf=3.334pF, total=3.700pF
      wire lengths     : top=0.000um, trunk=2464.135um, leaf=20286.849um, total=22750.984um
      hp wire lengths  : top=0.000um, trunk=1483.600um, leaf=6319.000um, total=7802.600um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=6 avg=0.076ns sd=0.034ns min=0.022ns max=0.104ns {2 <= 0.063ns, 1 <= 0.084ns, 0 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 26 <= 0.094ns, 25 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 56 CKBD12: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.141, max=0.209], skew [0.068 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.141, max=0.209], skew [0.068 vs 0.057*]
    Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=572.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=572.400um^2
      cell capacitance : b=0.312pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.312pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.366pF, leaf=3.334pF, total=3.700pF
      wire lengths     : top=0.000um, trunk=2464.135um, leaf=20286.849um, total=22750.984um
      hp wire lengths  : top=0.000um, trunk=1483.600um, leaf=6319.000um, total=7802.600um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=6 avg=0.076ns sd=0.034ns min=0.022ns max=0.104ns {2 <= 0.063ns, 1 <= 0.084ns, 0 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 26 <= 0.094ns, 25 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 56 CKBD12: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.141, max=0.209], skew [0.068 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.141, max=0.209], skew [0.068 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=572.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=572.400um^2
      cell capacitance : b=0.312pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.312pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.366pF, leaf=3.334pF, total=3.700pF
      wire lengths     : top=0.000um, trunk=2464.135um, leaf=20286.849um, total=22750.984um
      hp wire lengths  : top=0.000um, trunk=1483.600um, leaf=6319.000um, total=7802.600um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=6 avg=0.076ns sd=0.034ns min=0.022ns max=0.104ns {2 <= 0.063ns, 1 <= 0.084ns, 0 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 26 <= 0.094ns, 25 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 56 CKBD12: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.141, max=0.209], skew [0.068 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.141, max=0.209], skew [0.068 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.6 real=0:00:00.6)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=572.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=572.400um^2
      cell capacitance : b=0.312pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.312pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.366pF, leaf=3.334pF, total=3.700pF
      wire lengths     : top=0.000um, trunk=2464.135um, leaf=20286.849um, total=22750.984um
      hp wire lengths  : top=0.000um, trunk=1483.600um, leaf=6319.000um, total=7802.600um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=6 avg=0.076ns sd=0.034ns min=0.022ns max=0.104ns {2 <= 0.063ns, 1 <= 0.084ns, 0 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 26 <= 0.094ns, 25 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 56 CKBD12: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.141, max=0.209], skew [0.068 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.141, max=0.209], skew [0.068 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=572.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=572.400um^2
      cell capacitance : b=0.312pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.312pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.360pF, leaf=3.340pF, total=3.700pF
      wire lengths     : top=0.000um, trunk=2443.582um, leaf=20321.054um, total=22764.635um
      hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=6 avg=0.073ns sd=0.034ns min=0.015ns max=0.104ns {2 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 56 CKBD12: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.143, max=0.196, avg=0.182, sd=0.013], skew [0.053 vs 0.057], 100% {0.143, 0.196} (wid=0.037 ws=0.031) (gid=0.173 gs=0.039)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.143, max=0.196, avg=0.182, sd=0.013], skew [0.053 vs 0.057], 100% {0.143, 0.196} (wid=0.037 ws=0.031) (gid=0.173 gs=0.039)
    Legalizer API calls during this step: 300 succeeded with high effort: 300 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:04.7 real=0:00:04.7)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:06.2 real=0:00:06.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:15.1 real=0:00:15.1)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=572.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=572.400um^2
      cell capacitance : b=0.312pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.312pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.358pF, leaf=3.340pF, total=3.698pF
      wire lengths     : top=0.000um, trunk=2429.280um, leaf=20321.054um, total=22750.333um
      hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=6 avg=0.072ns sd=0.034ns min=0.015ns max=0.104ns {2 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 56 CKBD12: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.143, max=0.196], skew [0.053 vs 0.057]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.143, max=0.196], skew [0.053 vs 0.057]
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
      cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
      wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
      hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
      cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
      wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
      hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
    Legalizer API calls during this step: 229 succeeded with high effort: 229 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.3 real=0:00:01.3)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
      cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
      wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
      hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196, avg=0.187, sd=0.004], skew [0.023 vs 0.057], 100% {0.173, 0.196} (wid=0.037 ws=0.031) (gid=0.183 gs=0.027)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196, avg=0.187, sd=0.004], skew [0.023 vs 0.057], 100% {0.173, 0.196} (wid=0.037 ws=0.031) (gid=0.183 gs=0.027)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Reducing Power done. (took cpu=0:00:01.8 real=0:00:01.8)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 59 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
          misc counts      : r=1, pp=0
          cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
          cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
          sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
          wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
          hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
          misc counts      : r=1, pp=0
          cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
          cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
          sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
          wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
          hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.6 real=0:00:00.6)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
          misc counts      : r=1, pp=0
          cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
          cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
          sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
          wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
          hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
      cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
      wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
      hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.4 real=0:00:01.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
    misc counts      : r=1, pp=0
    cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
    cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
    sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
    wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
    hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
      cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
      wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
      hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
          misc counts      : r=1, pp=0
          cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
          cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
          sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
          wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
          hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
      cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
      wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
      hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
      cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
      wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
      hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
      cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
      wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
      hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196, avg=0.187, sd=0.004], skew [0.023 vs 0.057], 100% {0.173, 0.196} (wid=0.037 ws=0.031) (gid=0.183 gs=0.027)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196, avg=0.187, sd=0.004], skew [0.023 vs 0.057], 100% {0.173, 0.196} (wid=0.037 ws=0.031) (gid=0.183 gs=0.027)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:02.3 real=0:00:02.3)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats before polishing:
    cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
    misc counts      : r=1, pp=0
    cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
    cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
    sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
    wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
    hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
  Primary reporting skew groups before polishing:
    skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
  Skew group summary before polishing:
    skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
  Merging balancing drivers for power...
    Tried: 59 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
      cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
      wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
      hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196], skew [0.023 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
      cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.359pF, leaf=3.340pF, total=3.699pF
      wire lengths     : top=0.000um, trunk=2430.880um, leaf=20321.054um, total=22751.933um
      hp wire lengths  : top=0.000um, trunk=1437.400um, leaf=6344.200um, total=7781.600um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=6 avg=0.081ns sd=0.033ns min=0.015ns max=0.104ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 26 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196, avg=0.187, sd=0.005], skew [0.023 vs 0.057], 100% {0.173, 0.196} (wid=0.037 ws=0.031) (gid=0.182 gs=0.027)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.173, max=0.196, avg=0.187, sd=0.005], skew [0.023 vs 0.057], 100% {0.173, 0.196} (wid=0.037 ws=0.031) (gid=0.182 gs=0.027)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 375 succeeded with high effort: 375 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:02.0 real=0:00:02.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 798 succeeded with high effort: 798 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:04.6 real=0:00:04.6)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 327 succeeded with high effort: 327 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:01.0 real=0:00:01.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 798 succeeded with high effort: 798 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:03.3 real=0:00:03.3)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=566.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=566.640um^2
      cell capacitance : b=0.309pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.309pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.311pF, leaf=3.283pF, total=3.595pF
      wire lengths     : top=0.000um, trunk=2115.981um, leaf=19928.661um, total=22044.643um
      hp wire lengths  : top=0.000um, trunk=1276.600um, leaf=6367.400um, total=7644.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.105ns count=6 avg=0.074ns sd=0.032ns min=0.013ns max=0.096ns {1 <= 0.063ns, 2 <= 0.084ns, 1 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.094ns sd=0.003ns min=0.090ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 23 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CKBD16: 55 CKBD12: 1 CKBD6: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/CON: insertion delay [min=0.161, max=0.192, avg=0.180, sd=0.007], skew [0.031 vs 0.057], 100% {0.161, 0.192} (wid=0.028 ws=0.024) (gid=0.179 gs=0.029)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/CON: insertion delay [min=0.161, max=0.192, avg=0.180, sd=0.007], skew [0.031 vs 0.057], 100% {0.161, 0.192} (wid=0.028 ws=0.024) (gid=0.179 gs=0.029)
    Legalizer API calls during this step: 2298 succeeded with high effort: 2298 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:11.3 real=0:00:11.3)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Initial gate capacitance is (rise=4.867pF fall=4.855pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4.865pF fall=4.853pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
      cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.311pF, leaf=3.283pF, total=3.595pF
      wire lengths     : top=0.000um, trunk=2116.782um, leaf=19928.661um, total=22045.443um
      hp wire lengths  : top=0.000um, trunk=1276.600um, leaf=6367.400um, total=7644.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=6 avg=0.081ns sd=0.034ns min=0.013ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.094ns sd=0.003ns min=0.090ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 23 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.167, max=0.205, avg=0.187, sd=0.008], skew [0.037 vs 0.057], 100% {0.167, 0.205} (wid=0.028 ws=0.024) (gid=0.183 gs=0.026)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.167, max=0.205, avg=0.187, sd=0.008], skew [0.037 vs 0.057], 100% {0.167, 0.205} (wid=0.028 ws=0.024) (gid=0.183 gs=0.026)
    Legalizer API calls during this step: 116 succeeded with high effort: 116 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.9 real=0:00:00.9)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
      cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.311pF, leaf=3.283pF, total=3.595pF
      wire lengths     : top=0.000um, trunk=2116.782um, leaf=19928.661um, total=22045.443um
      hp wire lengths  : top=0.000um, trunk=1276.600um, leaf=6367.400um, total=7644.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=6 avg=0.081ns sd=0.034ns min=0.013ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.094ns sd=0.003ns min=0.090ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 23 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.167, max=0.205, avg=0.187, sd=0.008], skew [0.037 vs 0.057], 100% {0.167, 0.205} (wid=0.028 ws=0.024) (gid=0.183 gs=0.026)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.167, max=0.205, avg=0.187, sd=0.008], skew [0.037 vs 0.057], 100% {0.167, 0.205} (wid=0.028 ws=0.024) (gid=0.183 gs=0.026)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=58, filtered=58, permitted=57, cannotCompute=3, computed=54, moveTooSmall=56, resolved=0, predictFail=12, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=15, ignoredLeafDriver=0, worse=189, accepted=7
        Max accepted move=112.400um, total accepted move=210.400um, average move=30.057um
        Move for wirelength. considered=58, filtered=58, permitted=57, cannotCompute=2, computed=55, moveTooSmall=54, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=17, ignoredLeafDriver=0, worse=205, accepted=3
        Max accepted move=15.000um, total accepted move=30.800um, average move=10.267um
        Move for wirelength. considered=58, filtered=58, permitted=57, cannotCompute=2, computed=55, moveTooSmall=56, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=17, ignoredLeafDriver=0, worse=201, accepted=1
        Max accepted move=9.200um, total accepted move=9.200um, average move=9.200um
        Legalizer API calls during this step: 694 succeeded with high effort: 694 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:02.9 real=0:00:02.9)
      Global shorten wires A1...
        Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=58, filtered=58, permitted=57, cannotCompute=49, computed=8, moveTooSmall=90, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=8, accepted=1
        Max accepted move=7.200um, total accepted move=7.200um, average move=7.200um
        Move for wirelength. considered=58, filtered=58, permitted=57, cannotCompute=50, computed=7, moveTooSmall=91, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=8, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires B...
        Legalizer API calls during this step: 245 succeeded with high effort: 245 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.5 real=0:00:00.5)
      Move For Wirelength - branch...
        Move for wirelength. considered=58, filtered=58, permitted=57, cannotCompute=0, computed=57, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=63, accepted=2
        Max accepted move=0.600um, total accepted move=0.800um, average move=0.400um
        Move for wirelength. considered=58, filtered=58, permitted=57, cannotCompute=55, computed=2, moveTooSmall=0, resolved=0, predictFail=101, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.3 real=0:00:00.3)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
        misc counts      : r=1, pp=0
        cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
        cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
        sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.294pF, leaf=3.288pF, total=3.583pF
        wire lengths     : top=0.000um, trunk=1996.981um, leaf=19961.360um, total=21958.342um
        hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6375.300um, total=7618.500um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.011ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
        Leaf  : target=0.105ns count=52 avg=0.094ns sd=0.003ns min=0.090ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 23 <= 0.100ns, 1 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.167, max=0.203, avg=0.184, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.203} (wid=0.029 ws=0.025) (gid=0.182 gs=0.026)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.167, max=0.203, avg=0.184, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.203} (wid=0.029 ws=0.025) (gid=0.182 gs=0.026)
      Legalizer API calls during this step: 1077 succeeded with high effort: 1077 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:04.2 real=0:00:04.2)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 59 , Succeeded = 4 , Constraints Broken = 53 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.2 real=0:00:00.2)
    Optimizing orientation done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
      cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.294pF, leaf=3.288pF, total=3.582pF
      wire lengths     : top=0.000um, trunk=1992.582um, leaf=19959.160um, total=21951.742um
      hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6375.300um, total=7618.500um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.011ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.094ns sd=0.003ns min=0.090ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 23 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.167, max=0.203, avg=0.184, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.203} (wid=0.029 ws=0.025) (gid=0.182 gs=0.026)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.167, max=0.203, avg=0.184, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.203} (wid=0.029 ws=0.025) (gid=0.182 gs=0.026)
    Legalizer API calls during this step: 1077 succeeded with high effort: 1077 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:04.8 real=0:00:04.8)
  Total capacitance is (rise=8.447pF fall=8.435pF), of which (rise=3.582pF fall=3.582pF) is wire, and (rise=4.865pF fall=4.853pF) is gate.
  Stage::Polishing done. (took cpu=0:00:17.7 real=0:00:17.7)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 57 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:28:43 mem=1856.5M) ***
Total net bbox length = 3.408e+05 (1.590e+05 1.819e+05) (ext = 1.403e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1856.5MB
Summary Report:
Instances move: 0 (out of 32470 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.408e+05 (1.590e+05 1.819e+05) (ext = 1.403e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1856.5MB
*** Finished refinePlace (0:28:43 mem=1856.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5124).
  Restoring pStatusCts on 57 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Implementation done. (took cpu=0:00:22.2 real=0:00:22.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        58 (unrouted=58, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 35074 (unrouted=42, trialRouted=35032, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 58 nets for routing of which 58 have one or more fixed wires.
(ccopt eGR): Start to route 58 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 35090 nets ( ignored 35032 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 58 clock nets ( 58 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.157660e+04um
[NR-eGR] Create a new net group with 17 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 17 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.783160e+04um
[NR-eGR] Create a new net group with 17 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 17 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.416760e+04um
[NR-eGR] Create a new net group with 17 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 17 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.686120e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0  115059 
[NR-eGR]  M2  (2V)        157800  149296 
[NR-eGR]  M3  (3H)        175037    8033 
[NR-eGR]  M4  (4V)         48603    1782 
[NR-eGR]  M5  (5H)          9623     963 
[NR-eGR]  M6  (6V)          4946     700 
[NR-eGR]  M7  (7H)          4016    1059 
[NR-eGR]  M8  (8V)          4362       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       404388  276892 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 340840um
[NR-eGR] Total length: 404388um, number of vias: 276892
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 22099um, number of vias: 13858
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   5181 
[NR-eGR]  M2  (2V)          4079   5749 
[NR-eGR]  M3  (3H)         10548   2873 
[NR-eGR]  M4  (4V)          7286     55 
[NR-eGR]  M5  (5H)           186      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  M7  (7H)             0      0 
[NR-eGR]  M8  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        22099  13858 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7832um
[NR-eGR] Total length: 22099um, number of vias: 13858
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 22099um, number of vias: 13858
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.72 sec, Curr Mem: 1857.40 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.8 real=0:00:00.8)
      Routing using eGR only done.
Net route status summary:
  Clock:        58 (unrouted=0, trialRouted=0, noStatus=0, routed=58, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 35074 (unrouted=42, trialRouted=35032, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'jpeg_encoder' of instances=32470 and nets=35132 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1857.402M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.2)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
          misc counts      : r=1, pp=0
          cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
          cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
          sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.293pF, leaf=3.286pF, total=3.579pF
          wire lengths     : top=0.000um, trunk=1987.181um, leaf=20045.800um, total=22032.982um
          hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6375.300um, total=7618.500um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.010ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=52 avg=0.094ns sd=0.002ns min=0.089ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 24 <= 0.100ns, 0 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.165, max=0.202, avg=0.184, sd=0.008], skew [0.037 vs 0.057], 100% {0.165, 0.202} (wid=0.028 ws=0.024) (gid=0.183 gs=0.027)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.165, max=0.202, avg=0.184, sd=0.008], skew [0.037 vs 0.057], 100% {0.165, 0.202} (wid=0.028 ws=0.024) (gid=0.183 gs=0.027)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
            misc counts      : r=1, pp=0
            cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
            cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
            sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.293pF, leaf=3.286pF, total=3.579pF
            wire lengths     : top=0.000um, trunk=1987.181um, leaf=20045.800um, total=22032.982um
            hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6375.300um, total=7618.500um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.010ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
            Leaf  : target=0.105ns count=52 avg=0.094ns sd=0.002ns min=0.089ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 24 <= 0.100ns, 0 <= 0.105ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/CON: insertion delay [min=0.165, max=0.202], skew [0.037 vs 0.057]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/CON: insertion delay [min=0.165, max=0.202], skew [0.037 vs 0.057]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 190 long paths. The largest offset applied was 0.002ns.
            
            
            Skew Group Offsets:
            
            ----------------------------------------------------------------------------------------
            Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                          Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            ----------------------------------------------------------------------------------------
            clk/CON       5067       190        3.750%      0.002ns       0.202ns         0.200ns
            ----------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        13
              0.000      and above     177
            -------------------------------
            
            Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...**ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 56, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
            misc counts      : r=1, pp=0
            cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
            cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
            sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.293pF, leaf=3.286pF, total=3.579pF
            wire lengths     : top=0.000um, trunk=1987.181um, leaf=20045.800um, total=22032.982um
            hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6375.300um, total=7618.500um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.010ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
            Leaf  : target=0.105ns count=52 avg=0.094ns sd=0.002ns min=0.089ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 24 <= 0.100ns, 0 <= 0.105ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/CON: insertion delay [min=0.165, max=0.202], skew [0.037 vs 0.057]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/CON: insertion delay [min=0.165, max=0.202], skew [0.037 vs 0.057]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.3 real=0:00:00.3)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 58, tested: 58, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
            misc counts      : r=1, pp=0
            cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
            cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
            sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.293pF, leaf=3.286pF, total=3.579pF
            wire lengths     : top=0.000um, trunk=1987.181um, leaf=20045.800um, total=22032.982um
            hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6375.300um, total=7618.500um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.010ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
            Leaf  : target=0.105ns count=52 avg=0.094ns sd=0.002ns min=0.089ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 24 <= 0.100ns, 0 <= 0.105ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/CON: insertion delay [min=0.165, max=0.202], skew [0.037 vs 0.057]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/CON: insertion delay [min=0.165, max=0.202], skew [0.037 vs 0.057]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
          misc counts      : r=1, pp=0
          cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
          cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
          sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.293pF, leaf=3.286pF, total=3.579pF
          wire lengths     : top=0.000um, trunk=1987.181um, leaf=20045.800um, total=22032.982um
          hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6375.300um, total=7618.500um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.010ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=52 avg=0.094ns sd=0.002ns min=0.089ns max=0.099ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 24 <= 0.100ns, 0 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.165, max=0.202, avg=0.184, sd=0.008], skew [0.037 vs 0.057], 100% {0.165, 0.202} (wid=0.028 ws=0.024) (gid=0.183 gs=0.027)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.165, max=0.202, avg=0.184, sd=0.008], skew [0.037 vs 0.057], 100% {0.165, 0.202} (wid=0.028 ws=0.024) (gid=0.183 gs=0.027)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 57 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:28:46 mem=1857.6M) ***
Total net bbox length = 3.408e+05 (1.590e+05 1.819e+05) (ext = 1.403e+04)
Move report: Detail placement moves 394 insts, mean move: 1.04 um, max move: 4.20 um 
	Max move on inst (mult_x_21_U116): (265.20, 65.80) --> (262.80, 64.00)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1864.2MB
Summary Report:
Instances move: 394 (out of 32470 movable)
Instances flipped: 0
Mean displacement: 1.04 um
Max displacement: 4.20 um (Instance: mult_x_21_U116) (265.2, 65.8) -> (262.8, 64)
	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 3.411e+05 (1.591e+05 1.820e+05) (ext = 1.403e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 1864.2MB
*** Finished refinePlace (0:28:48 mem=1864.2M) ***
  ClockRefiner summary
  All clock instances: Moved 55, flipped 3 and cell swapped 0 (out of a total of 5124).
  The largest move was 2.4 um for fdct_zigzag_dct_mod_dct_block_4_dct_unit_4_macu_result_reg_17_.
  Restoring pStatusCts on 57 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.1 real=0:00:02.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:05.0 real=0:00:05.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        58 (unrouted=0, trialRouted=0, noStatus=0, routed=58, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 35074 (unrouted=42, trialRouted=35032, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 58 nets for routing of which 58 have one or more fixed wires.
(ccopt eGR): Start to route 58 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 35090 nets ( ignored 35032 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 58 clock nets ( 58 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 58 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.159280e+04um
[NR-eGR] Create a new net group with 19 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 19 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.858940e+04um
[NR-eGR] Create a new net group with 19 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 19 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.566520e+04um
[NR-eGR] Create a new net group with 19 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 19 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.985100e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0  115059 
[NR-eGR]  M2  (2V)        157829  149321 
[NR-eGR]  M3  (3H)        175082    7999 
[NR-eGR]  M4  (4V)         48551    1783 
[NR-eGR]  M5  (5H)          9621     963 
[NR-eGR]  M6  (6V)          4946     700 
[NR-eGR]  M7  (7H)          4016    1059 
[NR-eGR]  M8  (8V)          4362       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       404407  276884 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 341083um
[NR-eGR] Total length: 404407um, number of vias: 276884
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 22119um, number of vias: 13850
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   5181 
[NR-eGR]  M2  (2V)          4108   5774 
[NR-eGR]  M3  (3H)         10592   2839 
[NR-eGR]  M4  (4V)          7234     56 
[NR-eGR]  M5  (5H)           184      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  M7  (7H)             0      0 
[NR-eGR]  M8  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        22119  13850 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7833um
[NR-eGR] Total length: 22119um, number of vias: 13850
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 22119um, number of vias: 13850
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.69 sec, Real: 0.69 sec, Curr Mem: 1856.98 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.8 real=0:00:00.8)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 58 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/28 18:14:31, mem=1496.1M)

globalDetailRoute

#Start globalDetailRoute on Mon Apr 28 18:14:32 2025
#
#num needed restored net=0
#need_extraction net=0 (total=35132)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 58
#Total wire length = 22119 um.
#Total half perimeter of net bounding box = 7909 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 4108 um.
#Total wire length on LAYER M3 = 10592 um.
#Total wire length on LAYER M4 = 7234 um.
#Total wire length on LAYER M5 = 184 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13850
#Up-Via Summary (total 13850):
#           
#-----------------------
# M1               5181
# M2               5774
# M3               2839
# M4                 56
#-----------------------
#                 13850 
#
#Start routing data preparation on Mon Apr 28 18:14:32 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 35130 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 0.900] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1506.50 (MB), peak = 1864.92 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1510.45 (MB), peak = 1864.92 (MB)
#Data initialization: cpu:00:00:18, real:00:00:18, mem:1.5 GB, peak:1.8 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#Largest net has 4959 pins
#        2 ( 0         pin),      3 ( 1         pin),  18771 ( 2         pin),
#    13848 ( 3         pin),    707 ( 4         pin),    198 ( 5         pin),
#       60 ( 6         pin),     49 ( 7         pin),     36 ( 8         pin),
#       27 ( 9         pin),   1218 (10-19      pin),     63 (20-29      pin),
#       22 (30-39      pin),     26 (40-49      pin),     22 (50-59      pin),
#       18 (60-69      pin),      9 (70-79      pin),     30 (90-99      pin),
#       22 (100-199    pin),      1 (>=2000     pin).
#Total: 35132 nets, 58 fully global routed, 58 clocks, 58 nets have extra space,
#       58 nets have layer range, 58 nets have weight, 58 nets have avoid detour,
#       58 nets have priority.
#
#Nets in 1 layer range:
#   (M3, M4) :       58 ( 0.2%)
#
#Nets in 1 priority group:
#  clock:       58 ( 0.2%)
#
#58 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.8 GB
#
#Net length summary:
#Layer   H-Len   V-Len         Total       #Up-Via
#-------------------------------------------------
#   M1       0       0       0(  0%)    5181( 37%)
#   M2       0    4108    4108( 19%)    5774( 42%)
#   M3   10592       0   10592( 48%)    2839( 20%)
#   M4       0    7234    7234( 33%)      56(  0%)
#   M5     184       0     184(  1%)       0(  0%)
#   M6       0       0       0(  0%)       0(  0%)
#   M7       0       0       0(  0%)       0(  0%)
#   M8       0       0       0(  0%)       0(  0%)
#-------------------------------------------------
#        10776   11342   22118         13850      
#
#Net length and overlap summary:
#Layer   H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#---------------------------------------------------------------------------------------------
#   M1      48       0      48(  0%)    5181( 41%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M2       0    4803    4803( 21%)    5322( 42%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M3   10541       0   10541( 47%)    2197( 17%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M4       0    6798    6798( 30%)      40(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M5     164       0     164(  1%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M7       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#   M8       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#---------------------------------------------------------------------------------------------
#        10754   11602   22356         12740             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.97 (MB)
#Total memory = 1512.16 (MB)
#Peak memory = 1864.92 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.8 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 3029
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 3029 (100.0%)
#  Total number of shifted segments     =   91 (  3.0%)
#  Average movement of shifted segments =    6.84 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 58
#Total wire length = 21336 um.
#Total half perimeter of net bounding box = 7909 um.
#Total wire length on LAYER M1 = 18 um.
#Total wire length on LAYER M2 = 3813 um.
#Total wire length on LAYER M3 = 10541 um.
#Total wire length on LAYER M4 = 6799 um.
#Total wire length on LAYER M5 = 165 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12740
#Up-Via Summary (total 12740):
#           
#-----------------------
# M1               5181
# M2               5322
# M3               2197
# M4                 40
#-----------------------
#                 12740 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 13.03 (MB)
#Total memory = 1510.66 (MB)
#Peak memory = 1864.92 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1514.43 (MB), peak = 1864.92 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 58
#Total wire length = 23154 um.
#Total half perimeter of net bounding box = 7909 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2673 um.
#Total wire length on LAYER M3 = 12132 um.
#Total wire length on LAYER M4 = 8184 um.
#Total wire length on LAYER M5 = 165 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13169
#Total number of multi-cut vias = 57 (  0.4%)
#Total number of single cut vias = 13112 ( 99.6%)
#Up-Via Summary (total 13169):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              5124 ( 98.9%)        57 (  1.1%)       5181
# M2              4705 (100.0%)         0 (  0.0%)       4705
# M3              3246 (100.0%)         0 (  0.0%)       3246
# M4                37 (100.0%)         0 (  0.0%)         37
#-----------------------------------------------------------
#                13112 ( 99.6%)        57 (  0.4%)      13169 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 3.80 (MB)
#Total memory = 1514.46 (MB)
#Peak memory = 1864.92 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 3.81 (MB)
#Total memory = 1514.47 (MB)
#Peak memory = 1864.92 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = 26.73 (MB)
#Total memory = 1522.94 (MB)
#Peak memory = 1864.92 (MB)
#Number of warnings = 1
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr 28 18:15:24 2025
#
% End globalDetailRoute (date=04/28 18:15:24, total cpu=0:00:52.8, real=0:00:52.0, peak res=1544.5M, current mem=1522.8M)
        NanoRoute done. (took cpu=0:00:52.8 real=0:00:52.7)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 58 net(s)
Set FIXED placed status on 57 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1881.79 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 58  Num Prerouted Wires = 12713
[NR-eGR] Read 35090 nets ( ignored 58 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 35032
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.408800e+03um
[NR-eGR] Layer group 2: route 35021 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.671856e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        10( 0.01%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)         8( 0.01%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        21( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0  115059 
[NR-eGR]  M2  (2V)        157139  148527 
[NR-eGR]  M3  (3H)        175741    8366 
[NR-eGR]  M4  (4V)         49189    1805 
[NR-eGR]  M5  (5H)         10548     954 
[NR-eGR]  M6  (6V)          4777     698 
[NR-eGR]  M7  (7H)          4046    1060 
[NR-eGR]  M8  (8V)          4319       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       405759  276469 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 341083um
[NR-eGR] Total length: 405759um, number of vias: 276469
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.36 sec, Real: 1.36 sec, Curr Mem: 1900.82 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.4 real=0:00:01.4)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        58 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=58, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 35074 (unrouted=42, trialRouted=35032, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:55.2 real=0:00:55.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'jpeg_encoder' of instances=32470 and nets=35132 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1881.820M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
    misc counts      : r=1, pp=0
    cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
    cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
    sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.297pF, leaf=3.452pF, total=3.750pF
    wire lengths     : top=0.000um, trunk=1998.182um, leaf=21089.400um, total=23087.582um
    hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6376.100um, total=7619.300um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.011ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.089ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 24 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.167, max=0.204, avg=0.185, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.204} (wid=0.027 ws=0.023) (gid=0.184 gs=0.024)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.167, max=0.204, avg=0.185, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.204} (wid=0.027 ws=0.023) (gid=0.184 gs=0.024)
  CCOpt::Phase::Routing done. (took cpu=0:00:56.3 real=0:00:56.3)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 58, tested: 58, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
        misc counts      : r=1, pp=0
        cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
        cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
        sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.297pF, leaf=3.452pF, total=3.750pF
        wire lengths     : top=0.000um, trunk=1998.182um, leaf=21089.400um, total=23087.582um
        hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6376.100um, total=7619.300um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.011ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
        Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.089ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 24 <= 0.100ns, 3 <= 0.105ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/CON: insertion delay [min=0.167, max=0.204], skew [0.036 vs 0.057]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/CON: insertion delay [min=0.167, max=0.204], skew [0.036 vs 0.057]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 58, tested: 58, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
        misc counts      : r=1, pp=0
        cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
        cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
        sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.297pF, leaf=3.452pF, total=3.750pF
        wire lengths     : top=0.000um, trunk=1998.182um, leaf=21089.400um, total=23087.582um
        hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6376.100um, total=7619.300um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.011ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
        Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.089ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 24 <= 0.100ns, 3 <= 0.105ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/CON: insertion delay [min=0.167, max=0.204], skew [0.036 vs 0.057]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/CON: insertion delay [min=0.167, max=0.204], skew [0.036 vs 0.057]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 58, nets tested: 58, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
      misc counts      : r=1, pp=0
      cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
      cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.297pF, leaf=3.452pF, total=3.750pF
      wire lengths     : top=0.000um, trunk=1998.182um, leaf=21089.400um, total=23087.582um
      hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6376.100um, total=7619.300um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.011ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.089ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 24 <= 0.100ns, 3 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.167, max=0.204, avg=0.185, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.204} (wid=0.027 ws=0.023) (gid=0.184 gs=0.024)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.167, max=0.204, avg=0.185, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.204} (wid=0.027 ws=0.023) (gid=0.184 gs=0.024)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
        misc counts      : r=1, pp=0
        cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
        cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
        sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.297pF, leaf=3.452pF, total=3.750pF
        wire lengths     : top=0.000um, trunk=1998.182um, leaf=21089.400um, total=23087.582um
        hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6376.100um, total=7619.300um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.011ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
        Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.089ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 24 <= 0.100ns, 3 <= 0.105ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/CON: insertion delay [min=0.167, max=0.204, avg=0.185, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.204} (wid=0.027 ws=0.023) (gid=0.184 gs=0.024)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/CON: insertion delay [min=0.167, max=0.204, avg=0.185, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.204} (wid=0.027 ws=0.023) (gid=0.184 gs=0.024)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        58 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=58, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 35074 (unrouted=42, trialRouted=35032, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after post-conditioning:
    cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
    misc counts      : r=1, pp=0
    cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
    cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
    sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.297pF, leaf=3.452pF, total=3.750pF
    wire lengths     : top=0.000um, trunk=1998.182um, leaf=21089.400um, total=23087.582um
    hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6376.100um, total=7619.300um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.011ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.089ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 24 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.167, max=0.204, avg=0.185, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.204} (wid=0.027 ws=0.023) (gid=0.184 gs=0.024)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.167, max=0.204, avg=0.185, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.204} (wid=0.027 ws=0.023) (gid=0.184 gs=0.024)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.3 real=0:00:01.3)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        57      562.320       0.307
  Inverters                       0        0.000       0.000
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                            57      562.320       0.307
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      1998.182
  Leaf      21089.400
  Total     23087.582
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1243.200
  Leaf        6376.100
  Total       7619.300
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.307    0.297    0.604
  Leaf     4.558    3.452    8.010
  Total    4.865    3.750    8.615
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5067     4.558     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       6       0.079       0.034      0.011    0.103    {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}           -
  Leaf        0.105      52       0.095       0.003      0.089    0.100    {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 24 <= 0.100ns, 3 <= 0.105ns}         -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     54       544.320
  CKBD12    buffer      1         7.920
  CKBD8     buffer      1         5.760
  CKBD6     buffer      1         4.320
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.167     0.204     0.036       0.057         0.023           0.011           0.185        0.008     100% {0.167, 0.204}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.167     0.204     0.036       0.057         0.023           0.011           0.185        0.008     100% {0.167, 0.204}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.3 real=0:00:01.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=57, i=0, icg=0, nicg=0, l=0, total=57
  misc counts      : r=1, pp=0
  cell areas       : b=562.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=562.320um^2
  cell capacitance : b=0.307pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.307pF
  sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.297pF, leaf=3.452pF, total=3.750pF
  wire lengths     : top=0.000um, trunk=1998.182um, leaf=21089.400um, total=23087.582um
  hp wire lengths  : top=0.000um, trunk=1243.200um, leaf=6376.100um, total=7619.300um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=6 avg=0.079ns sd=0.034ns min=0.011ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
  Leaf  : target=0.105ns count=52 avg=0.095ns sd=0.003ns min=0.089ns max=0.100ns {0 <= 0.063ns, 0 <= 0.084ns, 25 <= 0.094ns, 24 <= 0.100ns, 3 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 54 CKBD12: 1 CKBD8: 1 CKBD6: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.167, max=0.204, avg=0.185, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.204} (wid=0.027 ws=0.023) (gid=0.184 gs=0.024)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.167, max=0.204, avg=0.185, sd=0.008], skew [0.036 vs 0.057], 100% {0.167, 0.204} (wid=0.027 ws=0.023) (gid=0.184 gs=0.024)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.5 real=0:00:01.5)
Runtime done. (took cpu=0:01:47 real=0:01:47)
Runtime Summary
===============
Clock Runtime:  (36%) Core CTS          38.63 (Init 2.64, Construction 9.56, Implementation 21.92, eGRPC 1.46, PostConditioning 1.27, Other 1.79)
Clock Runtime:  (57%) CTS services      61.35 (RefinePlace 4.58, EarlyGlobalClock 2.02, NanoRoute 52.73, ExtractRC 2.01, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          6.18 (Init 2.02, CongRepair/EGR-DP 2.86, TimingUpdate 1.31, Other 0.00)
Clock Runtime: (100%) Total            106.16

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1533.8M, totSessionCpu=0:29:48 **
**WARN: (IMPOPT-576):	47 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #2 [begin] : totSession cpu/real = 0:29:47.9/0:29:49.8 (1.0), mem = 1889.0M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ena : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	dstrb : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2025-Apr-28 18:15:35 (2025-Apr-29 01:15:35 GMT)
2025-Apr-28 18:15:35 (2025-Apr-29 01:15:35 GMT): 10%
2025-Apr-28 18:15:35 (2025-Apr-29 01:15:35 GMT): 20%
2025-Apr-28 18:15:35 (2025-Apr-29 01:15:35 GMT): 30%
2025-Apr-28 18:15:35 (2025-Apr-29 01:15:35 GMT): 40%
2025-Apr-28 18:15:35 (2025-Apr-29 01:15:35 GMT): 50%
2025-Apr-28 18:15:35 (2025-Apr-29 01:15:35 GMT): 60%
2025-Apr-28 18:15:35 (2025-Apr-29 01:15:35 GMT): 70%
2025-Apr-28 18:15:36 (2025-Apr-29 01:15:36 GMT): 80%
2025-Apr-28 18:15:36 (2025-Apr-29 01:15:36 GMT): 90%

Finished Levelizing
2025-Apr-28 18:15:36 (2025-Apr-29 01:15:36 GMT)

Starting Activity Propagation
2025-Apr-28 18:15:36 (2025-Apr-29 01:15:36 GMT)
2025-Apr-28 18:15:36 (2025-Apr-29 01:15:36 GMT): 10%
2025-Apr-28 18:15:36 (2025-Apr-29 01:15:36 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:15:37 (2025-Apr-29 01:15:37 GMT)
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1517.0M, totSessionCpu=0:30:00 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1880.1M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2024.14)
Total number of fetched objects 35135
End delay calculation. (MEM=2003.64 CPU=0:00:05.6 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2003.64 CPU=0:00:06.7 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:09.2 real=0:00:10.0 totSessionCpu=0:30:11 mem=2003.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.028  | -0.028  |  1.194  |
|           TNS (ns):| -0.323  | -0.323  |  0.000  |
|    Violating Paths:|   42    |   42    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.619%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:23, mem = 1621.0M, totSessionCpu=0:30:11 **
*** InitOpt #2 [finish] : cpu/real = 0:00:23.5/0:00:23.4 (1.0), totSession cpu/real = 0:30:11.5/0:30:13.2 (1.0), mem = 1949.9M
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 32470

Instance distribution across the VT partitions:

 LVT : inst = 8305 (25.6%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 8305 (25.6%)

 HVT : inst = 24165 (74.4%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 24165 (74.4%)

Reporting took 0 sec
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:30:12.7/0:30:14.4 (1.0), mem = 1949.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         58 | default  |
| M7 (z=7)  |         11 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:30:12.8/0:30:14.6 (1.0), mem = 1949.9M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1949.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1949.9M) ***
*** Starting optimizing excluded clock nets MEM= 1949.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1949.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:30:12.9/0:30:14.6 (1.0), mem = 1949.9M
Info: 58 nets with fixed/cover wires excluded.
Info: 58 clock nets excluded from IPO operation.
(I,S,L,T): WC_VIEW: 36.2204, 8.84551, 1.0225, 46.0884
(I,S,L) ClockInsts: WC_VIEW: 0.94523, 3.45978, 0.0123918
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.62%|        -|  -0.028|  -0.323|   0:00:00.0| 2023.1M|
|   61.62%|        -|  -0.028|  -0.323|   0:00:00.0| 2023.1M|
+---------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2023.1M) ***
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         58 | default  |
| M7 (z=7)  |         11 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

(I,S,L,T): WC_VIEW: 36.2204, 8.84551, 1.0225, 46.0884
(I,S,L) ClockInsts: WC_VIEW: 0.94523, 3.45978, 0.0123918
*** DrvOpt #5 [finish] : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 0:30:18.1/0:30:19.8 (1.0), mem = 1966.1M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 58 nets with fixed/cover wires excluded.
Info: 58 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:30:19.2/0:30:20.9 (1.0), mem = 1966.1M
(I,S,L,T): WC_VIEW: 36.2204, 8.84551, 1.0225, 46.0884
(I,S,L) ClockInsts: WC_VIEW: 0.94523, 3.45978, 0.0123918
*info: 58 clock nets excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
*info: 58 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.028  TNS Slack -0.323 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.028|  -0.323|   61.62%|   0:00:00.0| 2023.3M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.028|  -0.320|   61.62%|   0:00:02.0| 2053.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.028|  -0.320|   61.62%|   0:00:02.0| 2053.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.028|  -0.320|   61.62%|   0:00:00.0| 2053.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.025|  -0.243|   61.62%|   0:00:01.0| 2053.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.025|  -0.238|   61.62%|   0:00:03.0| 2110.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.025|  -0.238|   61.62%|   0:00:00.0| 2110.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.025|  -0.238|   61.62%|   0:00:00.0| 2110.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.025|  -0.238|   61.62%|   0:00:00.0| 2110.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.025|  -0.238|   61.62%|   0:00:03.0| 2110.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.025|  -0.238|   61.62%|   0:00:00.0| 2110.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.025|  -0.238|   61.62%|   0:00:00.0| 2110.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.025|  -0.230|   61.62%|   0:00:00.0| 2110.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.025|  -0.230|   61.62%|   0:00:03.0| 2110.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.025|  -0.230|   61.62%|   0:00:00.0| 2110.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.025|  -0.230|   61.62%|   0:00:00.0| 2110.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.025|  -0.230|   61.62%|   0:00:00.0| 2110.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.025|  -0.230|   61.62%|   0:00:03.0| 2110.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |        |         |            |        |          |         | lt_res_reg_18_/D                                   |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:16.9 real=0:00:17.0 mem=2110.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:16.9 real=0:00:17.0 mem=2110.7M) ***
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         58 | default  |
| M7 (z=7)  |         11 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.025  TNS Slack -0.230 
(I,S,L,T): WC_VIEW: 36.222, 8.84712, 1.0225, 46.0916
(I,S,L) ClockInsts: WC_VIEW: 0.94523, 3.45978, 0.0123918
*** GlobalOpt #2 [finish] : cpu/real = 0:00:23.1/0:00:23.1 (1.0), totSession cpu/real = 0:30:42.3/0:30:44.0 (1.0), mem = 1968.6M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -0.025
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
Info: 58 nets with fixed/cover wires excluded.
Info: 58 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:30:42.9/0:30:44.6 (1.0), mem = 2025.8M
(I,S,L,T): WC_VIEW: 36.222, 8.84712, 1.0225, 46.0916
(I,S,L) ClockInsts: WC_VIEW: 0.94523, 3.45978, 0.0123918
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.025  TNS Slack -0.230 Density 61.62
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.62%|        -|  -0.025|  -0.230|   0:00:00.0| 2027.9M|
|   61.62%|       10|  -0.025|  -0.230|   0:00:05.0| 2051.5M|
|   61.62%|        0|  -0.025|  -0.230|   0:00:01.0| 2051.5M|
|   61.62%|        0|  -0.025|  -0.230|   0:00:01.0| 2051.5M|
|   61.61%|       15|  -0.025|  -0.230|   0:00:03.0| 2051.5M|
|   61.61%|        0|  -0.025|  -0.230|   0:00:00.0| 2051.5M|
|   61.61%|        0|  -0.025|  -0.230|   0:00:07.0| 2057.2M|
|   61.61%|        0|  -0.025|  -0.230|   0:00:00.0| 2057.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.025  TNS Slack -0.230 Density 61.61
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         58 | default  |
| M7 (z=7)  |         11 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:20.4) (real = 0:00:20.0) **
(I,S,L,T): WC_VIEW: 36.2231, 8.84617, 1.02252, 46.0918
(I,S,L) ClockInsts: WC_VIEW: 0.94523, 3.45978, 0.0123918
*** AreaOpt #4 [finish] : cpu/real = 0:00:20.8/0:00:20.7 (1.0), totSession cpu/real = 0:31:03.7/0:31:05.3 (1.0), mem = 2057.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:21, mem=1973.16M, totSessionCpu=0:31:04).
skipped the cell partition in DRV
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
Begin: GigaOpt Optimization in WNS mode
Info: 58 nets with fixed/cover wires excluded.
Info: 58 clock nets excluded from IPO operation.
*** WnsOpt #3 [begin] : totSession cpu/real = 0:31:04.9/0:31:06.6 (1.0), mem = 1973.2M
(I,S,L,T): WC_VIEW: 36.2231, 8.84617, 1.02252, 46.0918
(I,S,L) ClockInsts: WC_VIEW: 0.94523, 3.45978, 0.0123918
*info: 58 clock nets excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
*info: 58 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.025 TNS Slack -0.230 Density 61.61
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.194| 0.000|
|reg2reg   |-0.025|-0.230|
|HEPG      |-0.025|-0.230|
|All Paths |-0.025|-0.230|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.025ns TNS -0.230ns; HEPG WNS -0.025ns TNS -0.230ns; all paths WNS -0.025ns TNS -0.230ns; Real time 0:03:09
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.025|   -0.025|  -0.230|   -0.230|   61.61%|   0:00:00.0| 2030.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_7_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.003|    0.003|   0.000|    0.000|   61.64%|   0:03:42.0| 2343.6M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.008|    0.008|   0.000|    0.000|   61.68%|   0:04:14.0| 2436.1M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_3_dct_unit_2_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.012|    0.012|   0.000|    0.000|   61.72%|   0:03:12.0| 2419.1M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_2_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.016|    0.016|   0.000|    0.000|   61.74%|   0:01:09.0| 2419.1M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.017|    0.017|   0.000|    0.000|   61.74%|   0:00:00.0| 2419.1M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:12:19 real=0:12:17 mem=2419.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:12:19 real=0:12:17 mem=2419.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.194|0.000|
|reg2reg   |0.017|0.000|
|HEPG      |0.017|0.000|
|All Paths |0.017|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.016ns TNS 0.000ns; HEPG WNS 0.016ns TNS 0.000ns; all paths WNS 0.016ns TNS 0.000ns; Real time 0:15:28
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 61.74
*** Starting refinePlace (0:43:30 mem=2223.1M) ***
Total net bbox length = 3.411e+05 (1.591e+05 1.820e+05) (ext = 1.403e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32465 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 14.833%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2223.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 262 insts, mean move: 0.33 um, max move: 2.20 um 
	Max move on inst (U3079): (141.80, 208.00) --> (142.20, 209.80)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2229.8MB
Summary Report:
Instances move: 262 (out of 32408 movable)
Instances flipped: 0
Mean displacement: 0.33 um
Max displacement: 2.20 um (Instance: U3079) (141.8, 208) -> (142.2, 209.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: INR3D0
Total net bbox length = 3.411e+05 (1.591e+05 1.820e+05) (ext = 1.403e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2229.8MB
*** Finished refinePlace (0:43:32 mem=2229.8M) ***
*** maximum move = 2.20 um ***
*** Finished re-routing un-routed nets (2223.8M) ***

*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=2223.8M) ***
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 61.74
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.194|0.000|
|reg2reg   |0.017|0.000|
|HEPG      |0.017|0.000|
|All Paths |0.017|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         58 | default  |
| M7 (z=7)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:12:23 real=0:12:22 mem=2223.8M) ***

(I,S,L,T): WC_VIEW: 36.2874, 8.8987, 1.02719, 46.2133
(I,S,L) ClockInsts: WC_VIEW: 0.94523, 3.45978, 0.0123918
*** WnsOpt #3 [finish] : cpu/real = 0:12:28.6/0:12:27.6 (1.0), totSession cpu/real = 0:43:33.5/0:43:34.2 (1.0), mem = 2117.7M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
GigaOpt: target slack met, skip TNS optimization
Info: 58 nets with fixed/cover wires excluded.
Info: 58 clock nets excluded from IPO operation.

Begin: Area Power Optimization
Begin: Area Power Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:43:34.5/0:43:35.1 (1.0), mem = 2167.9M
(I,S,L,T): WC_VIEW: 36.2874, 8.8987, 1.02719, 46.2133
(I,S,L) ClockInsts: WC_VIEW: 0.94523, 3.45978, 0.0123918
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack 0.017  TNS Slack 0.000 Density 61.74
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.74%|        -|   0.017|   0.000|   0:00:00.0| 2173.9M|
|   61.74%|        0|   0.016|   0.000|   0:00:02.0| 2193.0M|
|   61.74%|        0|   0.016|   0.000|   0:00:00.0| 2193.0M|
|   61.74%|        0|   0.016|   0.000|   0:00:02.0| 2193.0M|
|   61.73%|       43|   0.017|   0.000|   0:00:03.0| 2197.5M|
|   61.73%|        0|   0.017|   0.000|   0:00:00.0| 2197.5M|
|   61.73%|        3|   0.017|   0.000|   0:00:08.0| 2204.3M|
|   61.73%|        0|   0.017|   0.000|   0:00:00.0| 2204.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.017  TNS Slack 0.000 Density 61.73
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         58 | default  |
| M7 (z=7)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:19.0) (real = 0:00:19.0) **
*** Starting refinePlace (0:43:54 mem=2200.3M) ***
Total net bbox length = 3.411e+05 (1.591e+05 1.820e+05) (ext = 1.403e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32465 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2200.3MB
Summary Report:
Instances move: 0 (out of 32408 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.411e+05 (1.591e+05 1.820e+05) (ext = 1.403e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2200.3MB
*** Finished refinePlace (0:43:55 mem=2200.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2200.3M) ***

*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=2200.3M) ***
(I,S,L,T): WC_VIEW: 36.2826, 8.89536, 1.02663, 46.2046
(I,S,L) ClockInsts: WC_VIEW: 0.94523, 3.45978, 0.0123918
*** AreaOpt #5 [finish] : cpu/real = 0:00:21.2/0:00:21.2 (1.0), totSession cpu/real = 0:43:55.7/0:43:56.3 (1.0), mem = 2200.3M
End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:22, mem=2114.27M, totSessionCpu=0:43:56).
**optDesign ... cpu = 0:14:08, real = 0:14:07, mem = 1733.5M, totSessionCpu=0:43:56 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.017  |  1.194  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.727%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 58 nets with fixed/cover wires excluded.
Info: 58 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1734.62MB/3464.00MB/2051.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1734.62MB/3464.00MB/2051.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1734.62MB/3464.00MB/2051.90MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-28 18:29:39 (2025-Apr-29 01:29:39 GMT)
2025-Apr-28 18:29:39 (2025-Apr-29 01:29:39 GMT): 10%
2025-Apr-28 18:29:39 (2025-Apr-29 01:29:39 GMT): 20%
2025-Apr-28 18:29:39 (2025-Apr-29 01:29:39 GMT): 30%
2025-Apr-28 18:29:39 (2025-Apr-29 01:29:39 GMT): 40%
2025-Apr-28 18:29:39 (2025-Apr-29 01:29:39 GMT): 50%
2025-Apr-28 18:29:39 (2025-Apr-29 01:29:39 GMT): 60%
2025-Apr-28 18:29:39 (2025-Apr-29 01:29:39 GMT): 70%
2025-Apr-28 18:29:39 (2025-Apr-29 01:29:39 GMT): 80%
2025-Apr-28 18:29:39 (2025-Apr-29 01:29:39 GMT): 90%

Finished Levelizing
2025-Apr-28 18:29:39 (2025-Apr-29 01:29:39 GMT)

Starting Activity Propagation
2025-Apr-28 18:29:39 (2025-Apr-29 01:29:39 GMT)
2025-Apr-28 18:29:40 (2025-Apr-29 01:29:40 GMT): 10%
2025-Apr-28 18:29:40 (2025-Apr-29 01:29:40 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:29:40 (2025-Apr-29 01:29:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1735.37MB/3464.00MB/2051.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-28 18:29:40 (2025-Apr-29 01:29:40 GMT)
 ... Calculating switching power
2025-Apr-28 18:29:41 (2025-Apr-29 01:29:41 GMT): 10%
2025-Apr-28 18:29:41 (2025-Apr-29 01:29:41 GMT): 20%
2025-Apr-28 18:29:41 (2025-Apr-29 01:29:41 GMT): 30%
2025-Apr-28 18:29:41 (2025-Apr-29 01:29:41 GMT): 40%
2025-Apr-28 18:29:41 (2025-Apr-29 01:29:41 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-28 18:29:41 (2025-Apr-29 01:29:41 GMT): 60%
2025-Apr-28 18:29:43 (2025-Apr-29 01:29:43 GMT): 70%
2025-Apr-28 18:29:43 (2025-Apr-29 01:29:43 GMT): 80%
2025-Apr-28 18:29:44 (2025-Apr-29 01:29:44 GMT): 90%

Finished Calculating power
2025-Apr-28 18:29:44 (2025-Apr-29 01:29:44 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1735.37MB/3464.00MB/2051.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1735.37MB/3464.00MB/2051.90MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1735.37MB/3464.00MB/2051.90MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1735.37MB/3464.00MB/2051.90MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-28 18:29:44 (2025-Apr-29 01:29:44 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: jpeg_encoder
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       36.51714864 	   73.1376%
Total Switching Power:      12.35473032 	   24.7444%
Total Leakage Power:         1.05747344 	    2.1179%
Total Power:                49.92935271
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.04      0.9478       0.289       24.28       48.63
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   2.918e-06
Combinational                      12.53       7.947      0.7561       21.23       42.53
Clock (Combinational)             0.9423        3.46     0.01239       4.414       8.841
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              36.52       12.35       1.057       49.93         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      36.52       12.35       1.057       49.93         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.9423        3.46     0.01239       4.414       8.841
-----------------------------------------------------------------------------------------
Total                             0.9423        3.46     0.01239       4.414       8.841
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.002000 usec 
Clock Toggle Rate:  1000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00001 (CKBD16):          0.08324
*              Highest Leakage Power: FE_OFC687_fdct_zigzag_dct_mod_ddgo (BUFFD16):        0.0002474
*                Total Cap:      1.52289e-10 F
*                Total instances in design: 32465
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1743.34MB/3464.00MB/2051.90MB)

OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.194|0.000|
|reg2reg   |0.017|0.000|
|HEPG      |0.017|0.000|
|All Paths |0.017|0.000|
+----------+-----+-----+


Phase 1 finished in (cpu = 0:00:25.0) (real = 0:00:25.0) **
Finished Timing Update in (cpu = 0:00:28.7) (real = 0:00:28.0) **
OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.194| 0.000|
|reg2reg   |-0.079|-7.822|
|HEPG      |-0.079|-7.822|
|All Paths |-0.079|-7.822|
+----------+------+------+

End: Power Optimization (cpu=0:00:29, real=0:00:29, mem=2115.48M, totSessionCpu=0:44:34).
**optDesign ... cpu = 0:14:46, real = 0:14:45, mem = 1722.8M, totSessionCpu=0:44:34 **
Starting local wire reclaim
*** Starting refinePlace (0:44:34 mem=2115.5M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32465 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] ena
**WARN: [IO pin not placed] rst
**WARN: [IO pin not placed] dstrb
**WARN: [IO pin not placed] din[7]
**WARN: [IO pin not placed] din[6]
**WARN: [IO pin not placed] din[5]
**WARN: [IO pin not placed] din[4]
**WARN: [IO pin not placed] din[3]
**WARN: [IO pin not placed] din[2]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 50 / 50 = 100.00%
*** Finished SKP initialization (cpu=0:00:03.0, real=0:00:03.0)***
Timing cost in AAE based: 1878988.4073887832928449
Move report: Detail placement moves 4190 insts, mean move: 2.23 um, max move: 35.60 um 
	Max move on inst (FE_OFC375_n2951): (299.40, 260.20) --> (300.80, 226.00)
	Runtime: CPU: 0:00:24.8 REAL: 0:00:25.0 MEM: 2209.9MB
Summary Report:
Instances move: 4190 (out of 32408 movable)
Instances flipped: 0
Mean displacement: 2.23 um
Max displacement: 35.60 um (Instance: FE_OFC375_n2951) (299.4, 260.2) -> (300.8, 226)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Runtime: CPU: 0:00:24.8 REAL: 0:00:25.0 MEM: 2209.9MB
*** Finished refinePlace (0:44:59 mem=2209.9M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 58  Num Prerouted Wires = 12713
[NR-eGR] Read 35085 nets ( ignored 58 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35027
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.750800e+03um
[NR-eGR] Layer group 2: route 35015 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.666888e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        10( 0.01%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)         9( 0.01%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        19( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)             0  115068 
[NR-eGR]  M2  (2V)        155801  147183 
[NR-eGR]  M3  (3H)        174465    8639 
[NR-eGR]  M4  (4V)         49818    1870 
[NR-eGR]  M5  (5H)         10851    1004 
[NR-eGR]  M6  (6V)          5156     703 
[NR-eGR]  M7  (7H)          4246    1077 
[NR-eGR]  M8  (8V)          4635       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       404972  275544 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 339836um
[NR-eGR] Total length: 404972um, number of vias: 275544
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.74 sec, Real: 1.74 sec, Curr Mem: 2111.46 MB )
Extraction called for design 'jpeg_encoder' of instances=32465 and nets=35127 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2090.461M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:45:02.2/0:45:02.7 (1.0), mem = 2109.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         58 | default  |
| M7 (z=7)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.2/0:00:00.1 (1.0), totSession cpu/real = 0:45:02.4/0:45:02.9 (1.0), mem = 2109.5M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2099.54)
Total number of fetched objects 35130
End delay calculation. (MEM=2127.48 CPU=0:00:05.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2127.48 CPU=0:00:06.6 REAL=0:00:06.0)
OPT: Doing preprocessing before recovery...
OptDebug: Start of preprocessForPowerRecovery:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.172| 0.000|
|reg2reg   |-0.090|-8.088|
|HEPG      |-0.090|-8.088|
|All Paths |-0.090|-8.088|
+----------+------+------+

skewClock sized 0 and inserted 11 insts
OptDebug: End of preprocessForPowerRecovery:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.184| 0.000|
|reg2reg   |-0.090|-5.927|
|HEPG      |-0.090|-5.927|
|All Paths |-0.090|-5.927|
+----------+------+------+

Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 0:45:16.9/0:45:17.4 (1.0), mem = 2178.5M
Info: 58 nets with fixed/cover wires excluded.
Info: 69 clock nets excluded from IPO operation.
(I,S,L,T): WC_VIEW: 36.046, 8.68128, 1.00626, 45.7335
(I,S,L) ClockInsts: WC_VIEW: 1.08036, 3.50873, 0.0145222
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -5.93|       0|       0|       0| 61.58%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -5.93|       0|       0|       0| 61.58%| 0:00:00.0|  2235.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         69 | default  |
| M7 (z=7)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=2235.8M) ***

(I,S,L,T): WC_VIEW: 36.046, 8.68128, 1.00626, 45.7335
(I,S,L) ClockInsts: WC_VIEW: 1.08036, 3.50873, 0.0145222
*** DrvOpt #6 [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), totSession cpu/real = 0:45:22.5/0:45:23.1 (1.0), mem = 2116.7M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.090 (bump = 0.09)
Begin: GigaOpt nonLegal postEco optimization
Info: 58 nets with fixed/cover wires excluded.
Info: 69 clock nets excluded from IPO operation.
*** WnsOpt #4 [begin] : totSession cpu/real = 0:45:23.2/0:45:23.8 (1.0), mem = 2116.7M
(I,S,L,T): WC_VIEW: 36.046, 8.68128, 1.00626, 45.7335
(I,S,L) ClockInsts: WC_VIEW: 1.08036, 3.50873, 0.0145222
*info: 69 clock nets excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
*info: 58 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.090 TNS Slack -5.927 Density 61.58
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.184| 0.000|
|reg2reg   |-0.090|-5.927|
|HEPG      |-0.090|-5.927|
|All Paths |-0.090|-5.927|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.090ns TNS -5.927ns; HEPG WNS -0.090ns TNS -5.927ns; all paths WNS -0.090ns TNS -5.927ns; Real time 0:17:25
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.090|   -0.090|  -5.927|   -5.927|   61.58%|   0:00:00.0| 2173.9M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_6_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.067|   -0.067|  -4.990|   -4.990|   61.59%|   0:00:10.0| 2388.3M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_4_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.060|   -0.060|  -4.893|   -4.893|   61.59%|   0:00:01.0| 2388.3M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.060|   -0.060|  -4.383|   -4.383|   61.59%|   0:00:02.0| 2388.3M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.060|   -0.060|  -4.347|   -4.347|   61.59%|   0:00:01.0| 2388.3M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_1_dct_unit_4_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.052|   -0.052|  -4.326|   -4.326|   61.59%|   0:00:02.0| 2388.3M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_5_dct_unit_5_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.051|   -0.051|  -3.875|   -3.875|   61.59%|   0:00:43.0| 2372.3M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_7_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.051|   -0.051|  -3.641|   -3.641|   61.59%|   0:00:19.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.051|   -0.051|  -3.638|   -3.638|   61.59%|   0:00:02.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.051|   -0.051|  -3.596|   -3.596|   61.59%|   0:00:00.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_2_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.044|   -0.044|  -3.448|   -3.448|   61.60%|   0:00:00.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.044|   -0.044|  -3.007|   -3.007|   61.60%|   0:00:49.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.044|   -0.044|  -2.931|   -2.931|   61.60%|   0:00:00.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.036|   -0.036|  -2.854|   -2.854|   61.60%|   0:00:00.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_1_dct_unit_3_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.035|   -0.035|  -2.392|   -2.392|   61.60%|   0:00:03.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.035|   -0.035|  -2.277|   -2.277|   61.60%|   0:00:00.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.035|   -0.035|  -2.270|   -2.270|   61.60%|   0:00:00.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_4_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.028|   -0.028|  -1.913|   -1.913|   61.61%|   0:00:01.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_5_dct_unit_7_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.028|   -0.028|  -1.613|   -1.613|   61.61%|   0:00:03.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.027|   -0.027|  -1.565|   -1.565|   61.61%|   0:00:00.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.027|   -0.027|  -1.500|   -1.500|   61.61%|   0:00:01.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.027|   -0.027|  -1.482|   -1.482|   61.61%|   0:00:00.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_6_dct_unit_4_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_17_/D                                   |
|  -0.020|   -0.020|  -1.110|   -1.110|   61.63%|   0:00:01.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_3_dct_unit_6_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.019|   -0.019|  -0.842|   -0.842|   61.63%|   0:00:01.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.019|   -0.019|  -0.780|   -0.780|   61.63%|   0:00:01.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.019|   -0.019|  -0.770|   -0.770|   61.63%|   0:00:00.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_0_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.012|   -0.012|  -0.520|   -0.520|   61.65%|   0:00:00.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.012|   -0.012|  -0.361|   -0.361|   61.65%|   0:00:03.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_5_dct_unit_4_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.011|   -0.011|  -0.298|   -0.298|   61.65%|   0:00:00.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.010|   -0.010|  -0.108|   -0.108|   61.67%|   0:00:01.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_5_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.005|   -0.005|  -0.073|   -0.073|   61.67%|   0:00:00.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.005|   -0.005|  -0.038|   -0.038|   61.67%|   0:00:01.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.005|   -0.005|  -0.030|   -0.030|   61.67%|   0:00:00.0| 2453.5M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_1_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.000|    0.000|   0.000|    0.000|   61.68%|   0:00:01.0| 2453.5M|        NA|       NA| NA                                                 |
|   0.000|    0.000|   0.000|    0.000|   61.68%|   0:00:00.0| 2453.5M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:26 real=0:02:26 mem=2453.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:26 real=0:02:26 mem=2453.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.184|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.000ns TNS -0.000ns; HEPG WNS -0.000ns TNS -0.000ns; all paths WNS -0.000ns TNS -0.000ns; Real time 0:19:51
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.68
*** Starting refinePlace (0:47:53 mem=2236.5M) ***
Total net bbox length = 3.400e+05 (1.581e+05 1.820e+05) (ext = 1.404e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32478 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 171 insts, mean move: 0.39 um, max move: 1.40 um 
	Max move on inst (FE_RC_938_0): (448.20, 227.80) --> (446.80, 227.80)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2243.2MB
Summary Report:
Instances move: 171 (out of 32421 movable)
Instances flipped: 0
Mean displacement: 0.39 um
Max displacement: 1.40 um (Instance: FE_RC_938_0) (448.2, 227.8) -> (446.8, 227.8)
	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
Total net bbox length = 3.401e+05 (1.581e+05 1.820e+05) (ext = 1.404e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2243.2MB
*** Finished refinePlace (0:47:55 mem=2243.2M) ***
*** maximum move = 1.40 um ***
*** Finished re-routing un-routed nets (2237.2M) ***

*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=2237.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.68
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.184|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         69 | default  |
| M7 (z=7)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:02:30 real=0:02:30 mem=2237.2M) ***

(I,S,L,T): WC_VIEW: 36.1687, 8.78634, 1.01551, 45.9706
(I,S,L) ClockInsts: WC_VIEW: 1.08036, 3.50873, 0.0145222
*** WnsOpt #4 [finish] : cpu/real = 0:02:33.6/0:02:33.4 (1.0), totSession cpu/real = 0:47:56.8/0:47:57.2 (1.0), mem = 2133.1M
End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco TNS optimization
Begin checking placement ... (start mem=2133.1M, init mem=2133.1M)
*info: Placed = 32478          (Fixed = 57)
*info: Unplaced = 0           
Placement Density:61.68%(131536/213258)
Placement Density (including fixed std cells):61.68%(131536/213258)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=2133.1M)
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:18:10, real = 0:18:08, mem = 1766.0M, totSessionCpu=0:47:58 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  1.184  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.679%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 58 nets with fixed/cover wires excluded.
Info: 69 clock nets excluded from IPO operation.

Begin: Power Optimization
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2025-Apr-28 18:33:40 (2025-Apr-29 01:33:40 GMT)
2025-Apr-28 18:33:40 (2025-Apr-29 01:33:40 GMT): 10%
2025-Apr-28 18:33:40 (2025-Apr-29 01:33:40 GMT): 20%
2025-Apr-28 18:33:40 (2025-Apr-29 01:33:40 GMT): 30%
2025-Apr-28 18:33:40 (2025-Apr-29 01:33:40 GMT): 40%
2025-Apr-28 18:33:40 (2025-Apr-29 01:33:40 GMT): 50%
2025-Apr-28 18:33:40 (2025-Apr-29 01:33:40 GMT): 60%
2025-Apr-28 18:33:40 (2025-Apr-29 01:33:40 GMT): 70%
2025-Apr-28 18:33:40 (2025-Apr-29 01:33:40 GMT): 80%
2025-Apr-28 18:33:40 (2025-Apr-29 01:33:40 GMT): 90%

Finished Levelizing
2025-Apr-28 18:33:40 (2025-Apr-29 01:33:40 GMT)

Starting Activity Propagation
2025-Apr-28 18:33:40 (2025-Apr-29 01:33:40 GMT)
2025-Apr-28 18:33:41 (2025-Apr-29 01:33:41 GMT): 10%
2025-Apr-28 18:33:41 (2025-Apr-29 01:33:41 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:33:42 (2025-Apr-29 01:33:42 GMT)
OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.184|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Begin: Core Power Optimization
*** PowerOpt #4 [begin] : totSession cpu/real = 0:48:02.7/0:48:03.0 (1.0), mem = 2204.4M
(I,S,L,T): WC_VIEW: 36.1702, 8.78659, 1.01551, 45.9723
(I,S,L) ClockInsts: WC_VIEW: 1.08036, 3.50873, 0.0145222
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.68
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.68%|        -|   0.000|   0.000|   0:00:00.0| 2204.4M|
|   61.68%|       10|   0.000|   0.000|   0:00:07.0| 2223.5M|
|   61.68%|       10|  -0.000|  -0.000|   0:00:06.0| 2223.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 61.68
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         69 | default  |
| M7 (z=7)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:15.3) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 36.1692, 8.78576, 1.0154, 45.9704
(I,S,L) ClockInsts: WC_VIEW: 1.08036, 3.50873, 0.0145222
*** PowerOpt #4 [finish] : cpu/real = 0:00:15.7/0:00:15.6 (1.0), totSession cpu/real = 0:48:18.4/0:48:18.6 (1.0), mem = 2223.5M
*** Starting refinePlace (0:48:19 mem=2217.5M) ***
Total net bbox length = 3.401e+05 (1.581e+05 1.820e+05) (ext = 1.404e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32478 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2217.5MB
Summary Report:
Instances move: 0 (out of 32421 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.401e+05 (1.581e+05 1.820e+05) (ext = 1.404e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2217.5MB
*** Finished refinePlace (0:48:20 mem=2217.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2217.5M) ***

*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2217.5M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2210.91)
Total number of fetched objects 35143
End delay calculation. (MEM=2238.11 CPU=0:00:05.5 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2238.11 CPU=0:00:06.8 REAL=0:00:07.0)
Checking setup slack degradation ...
OptDebug: End of Power Reclaim:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.184| 0.000|
|reg2reg   |-0.002|-0.005|
|HEPG      |-0.002|-0.005|
|All Paths |-0.002|-0.005|
+----------+------+------+

End: Power Optimization (cpu=0:00:30, real=0:00:30, mem=2105.04M, totSessionCpu=0:48:33).
**optDesign ... cpu = 0:18:45, real = 0:18:43, mem = 1762.4M, totSessionCpu=0:48:33 **
Register exp ratio and priority group on 12 nets on 35135 nets : 
z=7 : 12 nets

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'jpeg_encoder' of instances=32478 and nets=35140 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2081.676M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2095.18)
Total number of fetched objects 35143
End delay calculation. (MEM=2139.13 CPU=0:00:05.5 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2139.13 CPU=0:00:06.6 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:09.0 totSessionCpu=0:48:43 mem=2139.1M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 58  Num Prerouted Wires = 12713
[NR-eGR] Read 35098 nets ( ignored 58 )
[NR-eGR] There are 11 clock nets ( 11 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35029
[NR-eGR] Rule id: 1  Nets: 11
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.752600e+03um
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.869600e+03um
[NR-eGR] Layer group 3: route 35017 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.668670e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        10( 0.01%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)         9( 0.01%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        19( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.65 sec, Real: 0.66 sec, Curr Mem: 2147.13 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:18:56, real = 0:18:54, mem = 1759.7M, totSessionCpu=0:48:44 **
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1753.62MB/3399.46MB/2051.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1753.62MB/3399.46MB/2051.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1753.62MB/3399.46MB/2051.90MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT)
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT): 10%
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT): 20%
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT): 30%
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT): 40%
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT): 50%
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT): 60%
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT): 70%
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT): 80%
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT): 90%

Finished Levelizing
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT)

Starting Activity Propagation
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT)
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT): 10%
2025-Apr-28 18:34:26 (2025-Apr-29 01:34:26 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:34:27 (2025-Apr-29 01:34:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1754.98MB/3399.46MB/2051.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-28 18:34:27 (2025-Apr-29 01:34:27 GMT)
 ... Calculating switching power
2025-Apr-28 18:34:27 (2025-Apr-29 01:34:27 GMT): 10%
2025-Apr-28 18:34:27 (2025-Apr-29 01:34:27 GMT): 20%
2025-Apr-28 18:34:27 (2025-Apr-29 01:34:27 GMT): 30%
2025-Apr-28 18:34:27 (2025-Apr-29 01:34:27 GMT): 40%
2025-Apr-28 18:34:27 (2025-Apr-29 01:34:27 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-28 18:34:28 (2025-Apr-29 01:34:28 GMT): 60%
2025-Apr-28 18:34:29 (2025-Apr-29 01:34:29 GMT): 70%
2025-Apr-28 18:34:29 (2025-Apr-29 01:34:29 GMT): 80%
2025-Apr-28 18:34:30 (2025-Apr-29 01:34:30 GMT): 90%

Finished Calculating power
2025-Apr-28 18:34:30 (2025-Apr-29 01:34:30 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1754.98MB/3399.46MB/2051.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1754.98MB/3399.46MB/2051.90MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1754.98MB/3399.46MB/2051.90MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1754.98MB/3399.46MB/2051.90MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-28 18:34:30 (2025-Apr-29 01:34:30 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: jpeg_encoder

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/jpeg_encoder_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       36.53275803 	   73.2480%
Total Switching Power:      12.29449082 	   24.6504%
Total Leakage Power:         1.04820683 	    2.1016%
Total Power:                49.87545596
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.04      0.9468       0.289       24.28       48.68
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   2.921e-06
Combinational                      12.41       7.839      0.7447       20.99       42.09
Clock (Combinational)              1.077       3.509     0.01452         4.6       9.224
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              36.53       12.29       1.048       49.88         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      36.53       12.29       1.048       49.88         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.077       3.509     0.01452         4.6       9.224
-----------------------------------------------------------------------------------------
Total                              1.077       3.509     0.01452         4.6       9.224
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.002000 usec 
Clock Toggle Rate:  1000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1764.52MB/3402.96MB/2051.90MB)


Output file is ./timingReports/jpeg_encoder_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  1.184  |
|           TNS (ns):| -0.006  | -0.006  |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.679%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:19:04, real = 0:19:03, mem = 1756.4M, totSessionCpu=0:48:52 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPSP-5140           5  Global net connect rules have not been c...
WARNING   IMPSP-315            5  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          47  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 73 warning(s), 1 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:20:51.0/0:20:50.2 (1.0), totSession cpu/real = 0:48:52.1/0:48:53.2 (1.0), mem = 2113.1M
#% End ccopt_design (date=04/28 18:34:33, total cpu=0:20:51, real=0:20:50, peak res=2053.3M, current mem=1687.3M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1645.7M, totSessionCpu=0:48:52 **
**WARN: (IMPOPT-576):	47 nets have unplaced terms. 
**INFO: User settings:
setDesignMode -process               65
setExtractRCMode -coupling_c_th      0.1
setExtractRCMode -engine             preRoute
setExtractRCMode -relative_c_th      1
setExtractRCMode -total_c_th         0
setUsefulSkewMode -ecoRoute          false
setDelayCalMode -enable_high_fanout  true
setDelayCalMode -engine              aae
setDelayCalMode -ignoreNetLoad       false
setDelayCalMode -socv_accuracy_mode  low
setOptMode -activeSetupViews         { WC_VIEW }
setOptMode -autoSetupViews           { WC_VIEW}
setOptMode -autoTDGRSetupViews       { WC_VIEW}
setOptMode -drcMargin                0
setOptMode -effort                   high
setOptMode -fixDrc                   true
setOptMode -fixFanoutLoad            true
setOptMode -leakageToDynamicRatio    0.5
setOptMode -optimizeFF               true
setOptMode -powerEffort              high
setOptMode -preserveAllSequential    false
setOptMode -setupTargetSlack         0
setAnalysisMode -analysisType        single
setAnalysisMode -checkType           setup
setAnalysisMode -clkSrcPath          true
setAnalysisMode -clockPropagation    sdcControl
setAnalysisMode -usefulSkew          true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:48:53.7/0:48:54.8 (1.0), mem = 2052.1M
*** InitOpt #3 [begin] : totSession cpu/real = 0:48:53.7/0:48:54.8 (1.0), mem = 2052.1M
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ena : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	dstrb : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2025-Apr-28 18:34:39 (2025-Apr-29 01:34:39 GMT)
2025-Apr-28 18:34:40 (2025-Apr-29 01:34:40 GMT): 10%
2025-Apr-28 18:34:40 (2025-Apr-29 01:34:40 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:34:40 (2025-Apr-29 01:34:40 GMT)
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1694.2M, totSessionCpu=0:49:05 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2084.9M)
*** InitOpt #3 [finish] : cpu/real = 0:00:11.4/0:00:11.3 (1.0), totSession cpu/real = 0:49:05.0/0:49:06.1 (1.0), mem = 2084.9M
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 388, Num usable cells 459
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 388, Num usable cells 459
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:49:06 mem=2084.9M ***
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:49:06.2/0:49:07.3 (1.0), mem = 2084.9M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2097.44)
Total number of fetched objects 35143
End delay calculation. (MEM=2124.64 CPU=0:00:05.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2124.64 CPU=0:00:06.5 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:49:17 mem=2124.6M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:49:18 mem=2139.9M ***
Done building hold timer [4504 node(s), 6061 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:49:19 mem=2139.9M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2128.39)
Total number of fetched objects 35143
End delay calculation. (MEM=2124.64 CPU=0:00:05.7 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2124.64 CPU=0:00:06.9 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:49:29 mem=2124.6M)
Done building cte setup timing graph (fixHold) cpu=0:00:22.9 real=0:00:23.0 totSessionCpu=0:49:29 mem=2124.6M ***

*Info: minBufDelay = 55.1 ps, libStdDelay = 27.9 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  1.184  |
|           TNS (ns):| -0.006  | -0.006  |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.009  | -0.009  |  0.000  |
|           TNS (ns):| -0.009  | -0.009  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  5102   |  5102   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.679%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:39, mem = 1734.8M, totSessionCpu=0:49:32 **
*** BuildHoldData #1 [finish] : cpu/real = 0:00:26.1/0:00:25.9 (1.0), totSession cpu/real = 0:49:32.3/0:49:33.2 (1.0), mem = 2085.6M
*** HoldOpt #1 [begin] : totSession cpu/real = 0:49:32.3/0:49:33.2 (1.0), mem = 2085.6M
(I,S,L,T): WC_VIEW: 36.1692, 8.78576, 1.0154, 45.9704
(I,S,L) ClockInsts: WC_VIEW: 1.08036, 3.50873, 0.0145222
*info: Run optDesign holdfix with 1 thread.
Info: 58 nets with fixed/cover wires excluded.
Info: 69 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:28.9 real=0:00:29.0 totSessionCpu=0:49:35 mem=2225.0M density=61.679% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.009|    -0.01|       1|          0|       0(     0)|   61.68%|   0:00:00.0|  2225.0M|
|   1|  -0.009|    -0.01|       1|          0|       0(     0)|   61.68%|   0:00:00.0|  2225.0M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.009|    -0.01|       1|          0|       0(     0)|   61.68%|   0:00:00.0|  2225.0M|
|   1|   0.022|     0.00|       0|          1|       0(     0)|   61.68%|   0:00:00.0|  2244.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 1 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:30.2 real=0:00:30.0 totSessionCpu=0:49:36 mem=2244.1M density=61.680% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'CKBD0' used

*** Starting refinePlace (0:49:37 mem=2242.1M) ***
Total net bbox length = 3.401e+05 (1.581e+05 1.820e+05) (ext = 1.404e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32479 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2248.8MB
Summary Report:
Instances move: 0 (out of 32422 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.401e+05 (1.581e+05 1.820e+05) (ext = 1.404e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2248.8MB
*** Finished refinePlace (0:49:38 mem=2248.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2242.8M) ***

*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=2242.8M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:32.3 real=0:00:33.0 totSessionCpu=0:49:39 mem=2252.8M density=61.680%) ***
(I,S,L,T): WC_VIEW: 36.1693, 8.7858, 1.01541, 45.9705
(I,S,L) ClockInsts: WC_VIEW: 1.08036, 3.50873, 0.0145222
**INFO: total 633 insts, 527 nets marked don't touch
**INFO: total 633 insts, 527 nets marked don't touch DB property
**INFO: total 633 insts, 527 nets unmarked don't touch

*** HoldOpt #1 [finish] : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:49:39.0/0:49:39.8 (1.0), mem = 2163.7M
*** Steiner Routed Nets: 2.061%; Threshold: 100; Threshold for Hold: 100
Re-routed 37 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Extraction called for design 'jpeg_encoder' of instances=32479 and nets=35141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2161.723M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2155.18)
Total number of fetched objects 35144
End delay calculation. (MEM=2182.38 CPU=0:00:05.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2182.38 CPU=0:00:06.6 REAL=0:00:06.0)
GigaOpt: WNS changes after routing: -0.002 -> -0.002 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.01395
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.002 -> -0.002 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
HighEffort PG TNS changes after trial route: -0.005 -> -0.005 (threshold = 0.558)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

<optDesign CMD> Restore Using all VT Cells
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 58  Num Prerouted Wires = 12713
[NR-eGR] Read 35099 nets ( ignored 58 )
[NR-eGR] There are 11 clock nets ( 11 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35030
[NR-eGR] Rule id: 1  Nets: 11
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.752600e+03um
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.869600e+03um
[NR-eGR] Layer group 3: route 35018 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.668670e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        10( 0.01%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)         8( 0.01%)   ( 0.01%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        18( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.67 sec, Curr Mem: 2197.64 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:00, real = 0:00:59, mem = 1734.5M, totSessionCpu=0:49:52 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2127.41)
Total number of fetched objects 35144
End delay calculation. (MEM=2171.36 CPU=0:00:05.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2171.36 CPU=0:00:06.6 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:07.0 totSessionCpu=0:50:01 mem=2171.4M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2113.81)
Total number of fetched objects 35144
End delay calculation. (MEM=2169.02 CPU=0:00:05.7 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2169.02 CPU=0:00:06.8 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:50:11 mem=2169.0M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  1.184  |
|           TNS (ns):| -0.006  | -0.006  |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.022  |  0.022  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5102   |  5102   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.680%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:21, real = 0:01:21, mem = 1771.9M, totSessionCpu=0:50:13 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #1 [finish] : cpu/real = 0:01:19.5/0:01:19.9 (1.0), totSession cpu/real = 0:50:13.1/0:50:14.7 (1.0), mem = 2137.4M
<CMD> report_power -outfile ./invs_report/CT_power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1771.87MB/3439.74MB/2051.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1771.87MB/3439.74MB/2051.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1771.87MB/3439.74MB/2051.90MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-28 18:35:57 (2025-Apr-29 01:35:57 GMT)
2025-Apr-28 18:35:57 (2025-Apr-29 01:35:57 GMT): 10%
2025-Apr-28 18:35:57 (2025-Apr-29 01:35:57 GMT): 20%
2025-Apr-28 18:35:57 (2025-Apr-29 01:35:57 GMT): 30%
2025-Apr-28 18:35:57 (2025-Apr-29 01:35:57 GMT): 40%
2025-Apr-28 18:35:57 (2025-Apr-29 01:35:57 GMT): 50%
2025-Apr-28 18:35:57 (2025-Apr-29 01:35:57 GMT): 60%
2025-Apr-28 18:35:57 (2025-Apr-29 01:35:57 GMT): 70%
2025-Apr-28 18:35:57 (2025-Apr-29 01:35:57 GMT): 80%
2025-Apr-28 18:35:57 (2025-Apr-29 01:35:57 GMT): 90%

Finished Levelizing
2025-Apr-28 18:35:57 (2025-Apr-29 01:35:57 GMT)

Starting Activity Propagation
2025-Apr-28 18:35:57 (2025-Apr-29 01:35:57 GMT)
2025-Apr-28 18:35:58 (2025-Apr-29 01:35:58 GMT): 10%
2025-Apr-28 18:35:58 (2025-Apr-29 01:35:58 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:35:58 (2025-Apr-29 01:35:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1772.55MB/3439.74MB/2051.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-28 18:35:58 (2025-Apr-29 01:35:58 GMT)
 ... Calculating switching power
2025-Apr-28 18:35:58 (2025-Apr-29 01:35:58 GMT): 10%
2025-Apr-28 18:35:59 (2025-Apr-29 01:35:59 GMT): 20%
2025-Apr-28 18:35:59 (2025-Apr-29 01:35:59 GMT): 30%
2025-Apr-28 18:35:59 (2025-Apr-29 01:35:59 GMT): 40%
2025-Apr-28 18:35:59 (2025-Apr-29 01:35:59 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-28 18:35:59 (2025-Apr-29 01:35:59 GMT): 60%
2025-Apr-28 18:36:00 (2025-Apr-29 01:36:00 GMT): 70%
2025-Apr-28 18:36:01 (2025-Apr-29 01:36:01 GMT): 80%
2025-Apr-28 18:36:01 (2025-Apr-29 01:36:01 GMT): 90%

Finished Calculating power
2025-Apr-28 18:36:02 (2025-Apr-29 01:36:02 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1772.55MB/3439.74MB/2051.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1772.55MB/3439.74MB/2051.90MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1772.55MB/3439.74MB/2051.90MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1772.55MB/3439.74MB/2051.90MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       36.53286803 	   73.2480%
Total Switching Power:      12.29452936 	   24.6504%
Total Leakage Power:         1.04821471 	    2.1017%
Total Power:                49.87561238
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1777.18MB/3439.74MB/2051.90MB)


Output file is ./invs_report/CT_power.rpt.
<CMD> report_ccopt_clock_trees -file ./invs_report/CT.rpt
Clock tree timing engine global stage delay update for WC:setup.early...
Clock tree timing engine global stage delay update for WC:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock tree timing engine global stage delay update for WC:setup.late...
Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for BC:hold.early...
Clock tree timing engine global stage delay update for BC:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for BC:hold.late...
Clock tree timing engine global stage delay update for BC:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> summaryReport -noHtml -outfile ./invs_report/CT_summary.rpt
Start to collect the design information.
Build netlist information for Cell jpeg_encoder.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ./invs_report/CT_summary.rpt
<CMD> saveDesign jpeg_encoder_CT.enc
#% Begin save design ... (date=04/28 18:36:03, mem=1713.7M)
% Begin Save ccopt configuration ... (date=04/28 18:36:03, mem=1713.7M)
% End Save ccopt configuration ... (date=04/28 18:36:03, total cpu=0:00:00.2, real=0:00:00.0, peak res=1714.2M, current mem=1714.2M)
% Begin Save netlist data ... (date=04/28 18:36:03, mem=1714.2M)
Writing Binary DB to jpeg_encoder_CT.enc.dat/jpeg_encoder.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/28 18:36:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1714.2M, current mem=1714.2M)
Saving symbol-table file ...
Saving congestion map file jpeg_encoder_CT.enc.dat/jpeg_encoder.route.congmap.gz ...
% Begin Save AAE data ... (date=04/28 18:36:04, mem=1714.7M)
Saving AAE Data ...
% End Save AAE data ... (date=04/28 18:36:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1714.7M, current mem=1714.7M)
Saving preference file jpeg_encoder_CT.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/28 18:36:05, mem=1714.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/28 18:36:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1714.8M, current mem=1714.8M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/28 18:36:05, mem=1714.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/28 18:36:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1714.8M, current mem=1714.8M)
% Begin Save routing data ... (date=04/28 18:36:05, mem=1714.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2101.9M) ***
% End Save routing data ... (date=04/28 18:36:05, total cpu=0:00:00.3, real=0:00:00.0, peak res=1715.3M, current mem=1715.3M)
Saving property file jpeg_encoder_CT.enc.dat/jpeg_encoder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2104.9M) ***
#Saving pin access data to file jpeg_encoder_CT.enc.dat/jpeg_encoder.apa ...
#
Saving rc congestion map jpeg_encoder_CT.enc.dat/jpeg_encoder.congmap.gz ...
% Begin Save power constraints data ... (date=04/28 18:36:06, mem=1715.3M)
% End Save power constraints data ... (date=04/28 18:36:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1715.3M, current mem=1715.3M)
Cmin Cmax
Generated self-contained design jpeg_encoder_CT.enc.dat
#% End save design ... (date=04/28 18:36:07, total cpu=0:00:02.2, real=0:00:04.0, peak res=1715.8M, current mem=1715.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=04/28 18:36:07, mem=1715.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1715.80 (MB), peak = 2053.30 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
**INFO: User settings:
setNanoRouteMode -drouteAllowMergedWireAtPin   false
setNanoRouteMode -drouteAutoStop               true
setNanoRouteMode -drouteFixAntenna             true
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          14.7
setNanoRouteMode -routeSelectedNetOnly         false
setNanoRouteMode -routeSiEffort                medium
setNanoRouteMode -routeWithSiDriven            true
setNanoRouteMode -routeWithSiPostRouteFix      false
setNanoRouteMode -routeWithTimingDriven        true
setDesignMode -process                         65
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2119.0M, init mem=2119.0M)
*info: Placed = 32479          (Fixed = 57)
*info: Unplaced = 0           
Placement Density:61.68%(131538/213258)
Placement Density (including fixed std cells):61.68%(131538/213258)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=2119.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (58) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2119.0M) ***
#Start route 69 clock and analog nets...
% Begin globalDetailRoute (date=04/28 18:36:08, mem=1714.5M)

globalDetailRoute

#Start globalDetailRoute on Mon Apr 28 18:36:08 2025
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=35072
#need_extraction net=0 (total=35141)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 42 (skipped).
#Total number of nets with skipped attribute = 35030 (skipped).
#Total number of routable nets = 69.
#Total number of nets in the design = 35141.
#29 routable nets do not have any wires.
#40 routable nets have routed wires.
#35030 skipped nets have only detail routed wires.
#29 nets will be global routed.
#29 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Mon Apr 28 18:36:09 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 35139 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 0.900] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1715.36 (MB), peak = 2053.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1718.79 (MB), peak = 2053.30 (MB)
#
#Finished routing data preparation on Mon Apr 28 18:36:27 2025
#
#Cpu time = 00:00:19
#Elapsed time = 00:00:18
#Increased memory = 7.79 (MB)
#Total memory = 1718.84 (MB)
#Peak memory = 2053.30 (MB)
#
#
#Start global routing on Mon Apr 28 18:36:27 2025
#
#
#Start global routing initialization on Mon Apr 28 18:36:27 2025
#
#Number of eco nets is 18
#
#Start global routing data preparation on Mon Apr 28 18:36:28 2025
#
#Start routing resource analysis on Mon Apr 28 18:36:28 2025
#
#Routing resource analysis is done on Mon Apr 28 18:36:28 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         585        1818       25760    69.72%
#  M2             V        2390          24       25760     0.00%
#  M3             H        2373          30       25760     0.00%
#  M4             V        2398          16       25760     0.00%
#  M5             H        2402           1       25760     0.00%
#  M6             V        2414           0       25760     0.00%
#  M7             H         601           0       25760     0.00%
#  M8             V         603           0       25760     0.00%
#  --------------------------------------------------------------
#  Total                  13767       9.82%      206080     8.72%
#
#  69 nets (0.20%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Apr 28 18:36:28 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1722.07 (MB), peak = 2053.30 (MB)
#
#
#Global routing initialization is done on Mon Apr 28 18:36:28 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1723.60 (MB), peak = 2053.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1728.07 (MB), peak = 2053.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.79 (MB), peak = 2053.30 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.79 (MB), peak = 2053.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 42 (skipped).
#Total number of nets with skipped attribute = 35030 (skipped).
#Total number of routable nets = 69.
#Total number of nets in the design = 35141.
#
#69 routable nets have routed wires.
#35030 skipped nets have only detail routed wires.
#29 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 29               0  
#------------------------------------------------
#        Total                 29               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 69           12                12           35018  
#-------------------------------------------------------------------------------
#        Total                 69           12                12           35018  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 69
#Total wire length = 23279 um.
#Total half perimeter of net bounding box = 8095 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2673 um.
#Total wire length on LAYER M3 = 12216 um.
#Total wire length on LAYER M4 = 8226 um.
#Total wire length on LAYER M5 = 165 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13228
#Total number of multi-cut vias = 48 (  0.4%)
#Total number of single cut vias = 13180 ( 99.6%)
#Up-Via Summary (total 13228):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              5154 ( 99.1%)        48 (  0.9%)       5202
# M2              4726 (100.0%)         0 (  0.0%)       4726
# M3              3263 (100.0%)         0 (  0.0%)       3263
# M4                37 (100.0%)         0 (  0.0%)         37
#-----------------------------------------------------------
#                13180 ( 99.6%)        48 (  0.4%)      13228 
#
#Total number of involved priority nets 29
#Maximum src to sink distance for priority net 147.7
#Average of max src_to_sink distance for priority net 68.9
#Average of ave src_to_sink distance for priority net 39.3
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.81 (MB)
#Total memory = 1725.64 (MB)
#Peak memory = 2053.30 (MB)
#
#Finished global routing on Mon Apr 28 18:36:29 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.60 (MB), peak = 2053.30 (MB)
#Start Track Assignment.
#Done with 10 horizontal wires in 5 hboxes and 10 vertical wires in 5 hboxes.
#Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 5 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 69
#Total wire length = 23288 um.
#Total half perimeter of net bounding box = 8095 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2673 um.
#Total wire length on LAYER M3 = 12220 um.
#Total wire length on LAYER M4 = 8230 um.
#Total wire length on LAYER M5 = 165 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13228
#Total number of multi-cut vias = 48 (  0.4%)
#Total number of single cut vias = 13180 ( 99.6%)
#Up-Via Summary (total 13228):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              5154 ( 99.1%)        48 (  0.9%)       5202
# M2              4726 (100.0%)         0 (  0.0%)       4726
# M3              3263 (100.0%)         0 (  0.0%)       3263
# M4                37 (100.0%)         0 (  0.0%)         37
#-----------------------------------------------------------
#                13180 ( 99.6%)        48 (  0.4%)      13228 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1722.85 (MB), peak = 2053.30 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 11.82 (MB)
#Total memory = 1722.87 (MB)
#Peak memory = 2053.30 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 79.4% of the total area was rechecked for DRC, and 3.7% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            1        1
#	Totals        1        1
#6610 out of 32479 instances (20.4%) need to be verified(marked ipoed), dirty area = 8.6%.
#81.8% of the total area is being checked for drcs
#81.8% of the total area was checked
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1723.83 (MB), peak = 2053.30 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.73 (MB), peak = 2053.30 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 69
#Total wire length = 23313 um.
#Total half perimeter of net bounding box = 8095 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2678 um.
#Total wire length on LAYER M3 = 12241 um.
#Total wire length on LAYER M4 = 8230 um.
#Total wire length on LAYER M5 = 165 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13239
#Total number of multi-cut vias = 68 (  0.5%)
#Total number of single cut vias = 13171 ( 99.5%)
#Up-Via Summary (total 13239):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              5135 ( 98.7%)        68 (  1.3%)       5203
# M2              4727 (100.0%)         0 (  0.0%)       4727
# M3              3272 (100.0%)         0 (  0.0%)       3272
# M4                37 (100.0%)         0 (  0.0%)         37
#-----------------------------------------------------------
#                13171 ( 99.5%)        68 (  0.5%)      13239 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = 1.86 (MB)
#Total memory = 1724.73 (MB)
#Peak memory = 2053.30 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.37 (MB), peak = 2053.30 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 69
#Total wire length = 23313 um.
#Total half perimeter of net bounding box = 8095 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2678 um.
#Total wire length on LAYER M3 = 12241 um.
#Total wire length on LAYER M4 = 8230 um.
#Total wire length on LAYER M5 = 165 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13239
#Total number of multi-cut vias = 68 (  0.5%)
#Total number of single cut vias = 13171 ( 99.5%)
#Up-Via Summary (total 13239):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              5135 ( 98.7%)        68 (  1.3%)       5203
# M2              4727 (100.0%)         0 (  0.0%)       4727
# M3              3272 (100.0%)         0 (  0.0%)       3272
# M4                37 (100.0%)         0 (  0.0%)         37
#-----------------------------------------------------------
#                13171 ( 99.5%)        68 (  0.5%)      13239 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 69
#Total wire length = 23313 um.
#Total half perimeter of net bounding box = 8095 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2678 um.
#Total wire length on LAYER M3 = 12241 um.
#Total wire length on LAYER M4 = 8230 um.
#Total wire length on LAYER M5 = 165 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13239
#Total number of multi-cut vias = 68 (  0.5%)
#Total number of single cut vias = 13171 ( 99.5%)
#Up-Via Summary (total 13239):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              5135 ( 98.7%)        68 (  1.3%)       5203
# M2              4727 (100.0%)         0 (  0.0%)       4727
# M3              3272 (100.0%)         0 (  0.0%)       3272
# M4                37 (100.0%)         0 (  0.0%)         37
#-----------------------------------------------------------
#                13171 ( 99.5%)        68 (  0.5%)      13239 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = -0.49 (MB)
#Total memory = 1722.38 (MB)
#Peak memory = 2053.30 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:52
#Elapsed time = 00:00:52
#Increased memory = -42.18 (MB)
#Total memory = 1672.33 (MB)
#Peak memory = 2053.30 (MB)
#Number of warnings = 1
#Total number of warnings = 13
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr 28 18:36:59 2025
#
% End globalDetailRoute (date=04/28 18:36:59, total cpu=0:00:51.9, real=0:00:51.0, peak res=1766.6M, current mem=1671.5M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=04/28 18:36:59, mem=1671.6M)

globalDetailRoute

#Start globalDetailRoute on Mon Apr 28 18:36:59 2025
#
#Generating timing data, please wait...
#35136 total nets, 69 already routed, 69 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 35144
End delay calculation. (MEM=2153.95 CPU=0:00:05.6 REAL=0:00:06.0)
#Generating timing data took: cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1671.24 (MB), peak = 2053.30 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=35141)
#Start reading timing information from file .timing_file_24952.tif.gz ...
#Read in timing information for 50 ports, 32479 instances from timing file .timing_file_24952.tif.gz.
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 42 (skipped).
#Total number of routable nets = 35099.
#Total number of nets in the design = 35141.
#35030 routable nets do not have any wires.
#69 routable nets have routed wires.
#35030 nets will be global routed.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#69 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Mon Apr 28 18:37:16 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 35139 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 0.900] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1676.46 (MB), peak = 2053.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1679.88 (MB), peak = 2053.30 (MB)
#
#Finished routing data preparation on Mon Apr 28 18:37:18 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.20 (MB)
#Total memory = 1679.89 (MB)
#Peak memory = 2053.30 (MB)
#
#
#Start global routing on Mon Apr 28 18:37:18 2025
#
#
#Start global routing initialization on Mon Apr 28 18:37:18 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Apr 28 18:37:18 2025
#
#Start routing resource analysis on Mon Apr 28 18:37:18 2025
#
#Routing resource analysis is done on Mon Apr 28 18:37:19 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         585        1818       25760    69.72%
#  M2             V        2378          36       25760     0.00%
#  M3             H        2359          44       25760     0.00%
#  M4             V        2391          23       25760     0.00%
#  M5             H        2402           1       25760     0.00%
#  M6             V        2414           0       25760     0.00%
#  M7             H         601           0       25760     0.00%
#  M8             V         603           0       25760     0.00%
#  --------------------------------------------------------------
#  Total                  13735       9.98%      206080     8.72%
#
#  69 nets (0.20%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Apr 28 18:37:19 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1682.98 (MB), peak = 2053.30 (MB)
#
#
#Global routing initialization is done on Mon Apr 28 18:37:19 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1685.02 (MB), peak = 2053.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1683.48 (MB), peak = 2053.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1713.06 (MB), peak = 2053.30 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1722.85 (MB), peak = 2053.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 42 (skipped).
#Total number of routable nets = 35099.
#Total number of nets in the design = 35141.
#
#35099 routable nets have routed wires.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#69 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           12                12           35018  
#------------------------------------------------------------
#        Total           12                12           35018  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 69           12                12           35018  
#-------------------------------------------------------------------------------
#        Total                 69           12                12           35018  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            1(0.00%)   (0.00%)
#  M3            1(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M5(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M6(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M8(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 69
#Total wire length = 371718 um.
#Total half perimeter of net bounding box = 362367 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 132602 um.
#Total wire length on LAYER M3 = 160255 um.
#Total wire length on LAYER M4 = 50209 um.
#Total wire length on LAYER M5 = 13128 um.
#Total wire length on LAYER M6 = 6024 um.
#Total wire length on LAYER M7 = 5121 um.
#Total wire length on LAYER M8 = 4377 um.
#Total number of vias = 182681
#Total number of multi-cut vias = 68 (  0.0%)
#Total number of single cut vias = 182613 (100.0%)
#Up-Via Summary (total 182681):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            109035 ( 99.9%)        68 (  0.1%)     109103
# M2             60673 (100.0%)         0 (  0.0%)      60673
# M3              7824 (100.0%)         0 (  0.0%)       7824
# M4              2186 (100.0%)         0 (  0.0%)       2186
# M5              1345 (100.0%)         0 (  0.0%)       1345
# M6               788 (100.0%)         0 (  0.0%)        788
# M7               762 (100.0%)         0 (  0.0%)        762
#-----------------------------------------------------------
#               182613 (100.0%)        68 (  0.0%)     182681 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 41.85 (MB)
#Total memory = 1721.74 (MB)
#Peak memory = 2053.30 (MB)
#
#Finished global routing on Mon Apr 28 18:37:42 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1718.69 (MB), peak = 2053.30 (MB)
#Start Track Assignment.
#Done with 37047 horizontal wires in 5 hboxes and 36310 vertical wires in 5 hboxes.
#Done with 7031 horizontal wires in 5 hboxes and 6822 vertical wires in 5 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             0.69 	  0.00%  	  0.00% 	  0.00%
# M2        130662.01 	  0.01%  	  0.00% 	  0.00%
# M3        145374.01 	  0.06%  	  0.00% 	  0.00%
# M4         41921.70 	  0.01%  	  0.00% 	  0.00%
# M5         12892.40 	  0.02%  	  0.00% 	  0.00%
# M6          6016.10 	  0.01%  	  0.00% 	  0.00%
# M7          5309.60 	  0.01%  	  0.00% 	  0.00%
# M8          4533.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      346709.51  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 69
#Total wire length = 366066 um.
#Total half perimeter of net bounding box = 362367 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 131476 um.
#Total wire length on LAYER M3 = 155949 um.
#Total wire length on LAYER M4 = 50066 um.
#Total wire length on LAYER M5 = 13037 um.
#Total wire length on LAYER M6 = 6000 um.
#Total wire length on LAYER M7 = 5151 um.
#Total wire length on LAYER M8 = 4386 um.
#Total number of vias = 182681
#Total number of multi-cut vias = 68 (  0.0%)
#Total number of single cut vias = 182613 (100.0%)
#Up-Via Summary (total 182681):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            109035 ( 99.9%)        68 (  0.1%)     109103
# M2             60673 (100.0%)         0 (  0.0%)      60673
# M3              7824 (100.0%)         0 (  0.0%)       7824
# M4              2186 (100.0%)         0 (  0.0%)       2186
# M5              1345 (100.0%)         0 (  0.0%)       1345
# M6               788 (100.0%)         0 (  0.0%)        788
# M7               762 (100.0%)         0 (  0.0%)        762
#-----------------------------------------------------------
#               182613 (100.0%)        68 (  0.0%)     182681 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1717.89 (MB), peak = 2053.30 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	254       239       493       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = 46.02 (MB)
#Total memory = 1718.71 (MB)
#Peak memory = 2053.30 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 88
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
#	M1            0        0        0        4        0        0        4
#	M2            2        1       78        0        0        1       82
#	M3            0        0        1        0        0        0        1
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        1        0        1
#	Totals        2        1       79        4        1        1       88
#cpu time = 00:03:12, elapsed time = 00:03:12, memory = 1717.91 (MB), peak = 2053.30 (MB)
#start 1st optimization iteration ...
#   number of violations = 100
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           21        4       58       10        7      100
#	Totals       21        4       58       10        7      100
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1717.16 (MB), peak = 2053.30 (MB)
#start 2nd optimization iteration ...
#   number of violations = 106
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           28        3       53       14        8      106
#	Totals       28        3       53       14        8      106
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1717.45 (MB), peak = 2053.30 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1716.73 (MB), peak = 2053.30 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 69
#Total wire length = 408593 um.
#Total half perimeter of net bounding box = 362367 um.
#Total wire length on LAYER M1 = 9961 um.
#Total wire length on LAYER M2 = 157740 um.
#Total wire length on LAYER M3 = 152554 um.
#Total wire length on LAYER M4 = 63153 um.
#Total wire length on LAYER M5 = 12086 um.
#Total wire length on LAYER M6 = 5325 um.
#Total wire length on LAYER M7 = 4248 um.
#Total wire length on LAYER M8 = 3526 um.
#Total number of vias = 197068
#Total number of multi-cut vias = 612 (  0.3%)
#Total number of single cut vias = 196456 ( 99.7%)
#Up-Via Summary (total 197068):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            112600 ( 99.8%)       243 (  0.2%)     112843
# M2             70251 (100.0%)         0 (  0.0%)      70251
# M3             10607 (100.0%)         0 (  0.0%)      10607
# M4              1588 (100.0%)         0 (  0.0%)       1588
# M5               538 ( 59.3%)       369 ( 40.7%)        907
# M6               494 (100.0%)         0 (  0.0%)        494
# M7               378 (100.0%)         0 (  0.0%)        378
#-----------------------------------------------------------
#               196456 ( 99.7%)       612 (  0.3%)     197068 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:26
#Elapsed time = 00:03:26
#Increased memory = -1.97 (MB)
#Total memory = 1716.73 (MB)
#Peak memory = 2053.30 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1714.89 (MB), peak = 2053.30 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 69
#Total wire length = 408593 um.
#Total half perimeter of net bounding box = 362367 um.
#Total wire length on LAYER M1 = 9961 um.
#Total wire length on LAYER M2 = 157740 um.
#Total wire length on LAYER M3 = 152554 um.
#Total wire length on LAYER M4 = 63153 um.
#Total wire length on LAYER M5 = 12086 um.
#Total wire length on LAYER M6 = 5325 um.
#Total wire length on LAYER M7 = 4248 um.
#Total wire length on LAYER M8 = 3526 um.
#Total number of vias = 197068
#Total number of multi-cut vias = 612 (  0.3%)
#Total number of single cut vias = 196456 ( 99.7%)
#Up-Via Summary (total 197068):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            112600 ( 99.8%)       243 (  0.2%)     112843
# M2             70251 (100.0%)         0 (  0.0%)      70251
# M3             10607 (100.0%)         0 (  0.0%)      10607
# M4              1588 (100.0%)         0 (  0.0%)       1588
# M5               538 ( 59.3%)       369 ( 40.7%)        907
# M6               494 (100.0%)         0 (  0.0%)        494
# M7               378 (100.0%)         0 (  0.0%)        378
#-----------------------------------------------------------
#               196456 ( 99.7%)       612 (  0.3%)     197068 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 69
#Total wire length = 408593 um.
#Total half perimeter of net bounding box = 362367 um.
#Total wire length on LAYER M1 = 9961 um.
#Total wire length on LAYER M2 = 157740 um.
#Total wire length on LAYER M3 = 152554 um.
#Total wire length on LAYER M4 = 63153 um.
#Total wire length on LAYER M5 = 12086 um.
#Total wire length on LAYER M6 = 5325 um.
#Total wire length on LAYER M7 = 4248 um.
#Total wire length on LAYER M8 = 3526 um.
#Total number of vias = 197068
#Total number of multi-cut vias = 612 (  0.3%)
#Total number of single cut vias = 196456 ( 99.7%)
#Up-Via Summary (total 197068):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            112600 ( 99.8%)       243 (  0.2%)     112843
# M2             70251 (100.0%)         0 (  0.0%)      70251
# M3             10607 (100.0%)         0 (  0.0%)      10607
# M4              1588 (100.0%)         0 (  0.0%)       1588
# M5               538 ( 59.3%)       369 ( 40.7%)        907
# M6               494 (100.0%)         0 (  0.0%)        494
# M7               378 (100.0%)         0 (  0.0%)        378
#-----------------------------------------------------------
#               196456 ( 99.7%)       612 (  0.3%)     197068 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Start Post Route via swapping...
#87.58% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1726.69 (MB), peak = 2053.30 (MB)
#CELL_VIEW jpeg_encoder,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 69
#Total wire length = 408593 um.
#Total half perimeter of net bounding box = 362367 um.
#Total wire length on LAYER M1 = 9961 um.
#Total wire length on LAYER M2 = 157740 um.
#Total wire length on LAYER M3 = 152554 um.
#Total wire length on LAYER M4 = 63153 um.
#Total wire length on LAYER M5 = 12086 um.
#Total wire length on LAYER M6 = 5325 um.
#Total wire length on LAYER M7 = 4248 um.
#Total wire length on LAYER M8 = 3526 um.
#Total number of vias = 197068
#Total number of multi-cut vias = 124409 ( 63.1%)
#Total number of single cut vias = 72659 ( 36.9%)
#Up-Via Summary (total 197068):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             71974 ( 63.8%)     40869 ( 36.2%)     112843
# M2               513 (  0.7%)     69738 ( 99.3%)      70251
# M3               124 (  1.2%)     10483 ( 98.8%)      10607
# M4                25 (  1.6%)      1563 ( 98.4%)       1588
# M5                 5 (  0.6%)       902 ( 99.4%)        907
# M6                18 (  3.6%)       476 ( 96.4%)        494
# M7                 0 (  0.0%)       378 (100.0%)        378
#-----------------------------------------------------------
#                72659 ( 36.9%)    124409 ( 63.1%)     197068 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1727.35 (MB), peak = 2053.30 (MB)
#CELL_VIEW jpeg_encoder,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Apr 28 18:42:12 2025
#
#
#Start Post Route Wire Spread.
#Done with 4224 horizontal wires in 10 hboxes and 3632 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 69
#Total wire length = 411631 um.
#Total half perimeter of net bounding box = 362367 um.
#Total wire length on LAYER M1 = 9974 um.
#Total wire length on LAYER M2 = 158545 um.
#Total wire length on LAYER M3 = 154174 um.
#Total wire length on LAYER M4 = 63537 um.
#Total wire length on LAYER M5 = 12178 um.
#Total wire length on LAYER M6 = 5398 um.
#Total wire length on LAYER M7 = 4273 um.
#Total wire length on LAYER M8 = 3551 um.
#Total number of vias = 197068
#Total number of multi-cut vias = 124409 ( 63.1%)
#Total number of single cut vias = 72659 ( 36.9%)
#Up-Via Summary (total 197068):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             71974 ( 63.8%)     40869 ( 36.2%)     112843
# M2               513 (  0.7%)     69738 ( 99.3%)      70251
# M3               124 (  1.2%)     10483 ( 98.8%)      10607
# M4                25 (  1.6%)      1563 ( 98.4%)       1588
# M5                 5 (  0.6%)       902 ( 99.4%)        907
# M6                18 (  3.6%)       476 ( 96.4%)        494
# M7                 0 (  0.0%)       378 (100.0%)        378
#-----------------------------------------------------------
#                72659 ( 36.9%)    124409 ( 63.1%)     197068 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1727.65 (MB), peak = 2053.30 (MB)
#CELL_VIEW jpeg_encoder,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#   number of violations = 0
#cpu time = 00:00:28, elapsed time = 00:00:27, memory = 1727.25 (MB), peak = 2053.30 (MB)
#CELL_VIEW jpeg_encoder,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 69
#Total wire length = 411631 um.
#Total half perimeter of net bounding box = 362367 um.
#Total wire length on LAYER M1 = 9974 um.
#Total wire length on LAYER M2 = 158545 um.
#Total wire length on LAYER M3 = 154174 um.
#Total wire length on LAYER M4 = 63537 um.
#Total wire length on LAYER M5 = 12178 um.
#Total wire length on LAYER M6 = 5398 um.
#Total wire length on LAYER M7 = 4273 um.
#Total wire length on LAYER M8 = 3551 um.
#Total number of vias = 197068
#Total number of multi-cut vias = 124409 ( 63.1%)
#Total number of single cut vias = 72659 ( 36.9%)
#Up-Via Summary (total 197068):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             71974 ( 63.8%)     40869 ( 36.2%)     112843
# M2               513 (  0.7%)     69738 ( 99.3%)      70251
# M3               124 (  1.2%)     10483 ( 98.8%)      10607
# M4                25 (  1.6%)      1563 ( 98.4%)       1588
# M5                 5 (  0.6%)       902 ( 99.4%)        907
# M6                18 (  3.6%)       476 ( 96.4%)        494
# M7                 0 (  0.0%)       378 (100.0%)        378
#-----------------------------------------------------------
#                72659 ( 36.9%)    124409 ( 63.1%)     197068 
#
#detailRoute Statistics:
#Cpu time = 00:04:50
#Elapsed time = 00:04:50
#Increased memory = 8.55 (MB)
#Total memory = 1727.25 (MB)
#Peak memory = 2053.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:42
#Elapsed time = 00:05:42
#Increased memory = 44.91 (MB)
#Total memory = 1716.46 (MB)
#Peak memory = 2053.30 (MB)
#Number of warnings = 1
#Total number of warnings = 15
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr 28 18:42:41 2025
#
% End globalDetailRoute (date=04/28 18:42:41, total cpu=0:05:42, real=0:05:42, peak res=1806.3M, current mem=1714.9M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:06:35, elapsed time = 00:06:35, memory = 1702.06 (MB), peak = 2053.30 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=04/28 18:42:42, total cpu=0:06:35, real=0:06:35, peak res=1806.3M, current mem=1702.1M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'jpeg_encoder' of instances=32479 and nets=35141 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_24952_ieng6-ece-08.ucsd.edu_cs241asp25bu_ofRrZx/jpeg_encoder_24952_KmFhev.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2081.6M)
Extracted 10.0005% (CPU Time= 0:00:01.3  MEM= 2151.6M)
Extracted 20.0007% (CPU Time= 0:00:01.6  MEM= 2151.6M)
Extracted 30.0005% (CPU Time= 0:00:01.8  MEM= 2151.6M)
Extracted 40.0006% (CPU Time= 0:00:02.0  MEM= 2151.6M)
Extracted 50.0008% (CPU Time= 0:00:02.2  MEM= 2151.6M)
Extracted 60.0005% (CPU Time= 0:00:02.4  MEM= 2151.6M)
Extracted 70.0007% (CPU Time= 0:00:02.8  MEM= 2155.6M)
Extracted 80.0005% (CPU Time= 0:00:03.3  MEM= 2155.6M)
Extracted 90.0006% (CPU Time= 0:00:04.2  MEM= 2155.6M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 2155.6M)
Number of Extracted Resistors     : 486914
Number of Extracted Ground Cap.   : 487316
Number of Extracted Coupling Cap. : 638808
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2139.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.3  Real Time: 0:00:06.0  MEM: 2139.590M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1707.9M, totSessionCpu=0:57:06 **
**WARN: (IMPOPT-576):	47 nets have unplaced terms. 
**INFO: User settings:
setNanoRouteMode -drouteAllowMergedWireAtPin                    false
setNanoRouteMode -drouteAutoStop                                true
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           14.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeSelectedNetOnly                          false
setNanoRouteMode -routeSiEffort                                 medium
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setDesignMode -process                                          65
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { BC_VIEW }
setOptMode -activeSetupViews                                    { WC_VIEW }
setOptMode -autoHoldViews                                       { BC_VIEW}
setOptMode -autoSetupViews                                      { WC_VIEW}
setOptMode -autoTDGRSetupViews                                  { WC_VIEW}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -leakageToDynamicRatio                               0.5
setOptMode -optimizeFF                                          true
setOptMode -powerEffort                                         high
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #2 [begin] : totSession cpu/real = 0:57:07.4/0:57:09.7 (1.0), mem = 2118.4M
*** InitOpt #4 [begin] : totSession cpu/real = 0:57:07.4/0:57:09.7 (1.0), mem = 2118.4M
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ena : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	dstrb : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	din[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	qnt_val[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#################################################################################
# Design Stage: PostRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Starting Activity Propagation
2025-Apr-28 18:42:56 (2025-Apr-29 01:42:56 GMT)
2025-Apr-28 18:42:56 (2025-Apr-29 01:42:56 GMT): 10%
2025-Apr-28 18:42:56 (2025-Apr-29 01:42:56 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:42:57 (2025-Apr-29 01:42:57 GMT)
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1757.5M, totSessionCpu=0:57:20 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2141.6M, init mem=2141.6M)
*info: Placed = 32479          (Fixed = 57)
*info: Unplaced = 0           
Placement Density:61.68%(131538/213258)
Placement Density (including fixed std cells):61.68%(131538/213258)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=2141.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
*** InitOpt #4 [finish] : cpu/real = 0:00:13.6/0:00:13.6 (1.0), totSession cpu/real = 0:57:21.0/0:57:23.2 (1.0), mem = 2141.6M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 32479

Instance distribution across the VT partitions:

 LVT : inst = 7554 (23.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 7554 (23.3%)

 HVT : inst = 24925 (76.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 24925 (76.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'jpeg_encoder' of instances=32479 and nets=35141 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_24952_ieng6-ece-08.ucsd.edu_cs241asp25bu_ofRrZx/jpeg_encoder_24952_KmFhev.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2133.6M)
Extracted 10.0005% (CPU Time= 0:00:01.3  MEM= 2187.6M)
Extracted 20.0007% (CPU Time= 0:00:01.5  MEM= 2187.6M)
Extracted 30.0005% (CPU Time= 0:00:01.8  MEM= 2187.6M)
Extracted 40.0006% (CPU Time= 0:00:01.9  MEM= 2187.6M)
Extracted 50.0008% (CPU Time= 0:00:02.2  MEM= 2187.6M)
Extracted 60.0005% (CPU Time= 0:00:02.3  MEM= 2187.6M)
Extracted 70.0007% (CPU Time= 0:00:02.8  MEM= 2191.6M)
Extracted 80.0005% (CPU Time= 0:00:03.2  MEM= 2191.6M)
Extracted 90.0006% (CPU Time= 0:00:04.1  MEM= 2191.6M)
Extracted 100% (CPU Time= 0:00:04.9  MEM= 2191.6M)
Number of Extracted Resistors     : 486914
Number of Extracted Ground Cap.   : 487316
Number of Extracted Coupling Cap. : 638808
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2175.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.1  Real Time: 0:00:06.0  MEM: 2175.543M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*** BuildHoldData #2 [begin] : totSession cpu/real = 0:57:29.1/0:57:30.8 (1.0), mem = 2175.5M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2185.08 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2185.08)
Total number of fetched objects 35144
End delay calculation. (MEM=2247.57 CPU=0:00:06.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2230.03 CPU=0:00:07.2 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:09.0 real=0:00:08.0 totSessionCpu=0:57:40 mem=2230.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:10.6 real=0:00:10.0 totSessionCpu=0:57:40 mem=2230.0M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2225.57)
Total number of fetched objects 35144
AAE_INFO-618: Total number of nets in the design is 35141,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2221.91 CPU=0:00:13.6 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2221.91 CPU=0:00:14.6 REAL=0:00:15.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2221.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2221.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2175.03)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 35144. 
Total number of fetched objects 35144
AAE_INFO-618: Total number of nets in the design is 35141,  3.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2217.71 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2217.71 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:21.9 real=0:00:22.0 totSessionCpu=0:58:05 mem=2217.7M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.072  | -0.072  |  1.320  |
|           TNS (ns):| -0.574  | -0.574  |  0.000  |
|    Violating Paths:|   41    |   41    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.680%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #2 [finish] : cpu/real = 0:00:36.7/0:00:36.4 (1.0), totSession cpu/real = 0:58:05.8/0:58:07.3 (1.0), mem = 2233.0M
**optDesign ... cpu = 0:01:00, real = 0:00:59, mem = 1839.4M, totSessionCpu=0:58:06 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
*** ClockDrv #1 [begin] : totSession cpu/real = 0:58:08.1/0:58:09.6 (1.0), mem = 2219.6M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        69 (unrouted=0, trialRouted=0, noStatus=0, routed=69, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 35072 (unrouted=42, trialRouted=0, noStatus=0, routed=35030, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 68 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: WC (default: )
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
        update_io_latency: 0 (default: true)
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cloning_copy_activity: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 213258.240um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       5067
      Delay constrained sinks:     5067
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
    Primary reporting skew groups are:
    skew_group clk/CON with 5067 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=64, i=4, icg=0, nicg=0, l=0, total=68
      misc counts      : r=1, pp=0
      cell areas       : b=627.480um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=659.160um^2
      hp wire lengths  : top=0.000um, trunk=1356.400um, leaf=6410.100um, total=7766.500um
    Clock DAG library cell distribution initial state {count}:
       Bufs: BUFFD16: 1 CKBD16: 59 CKBD12: 1 CKBD8: 1 BUFFD6: 1 CKBD6: 1 
       Invs: CKND16: 4 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=64, i=4, icg=0, nicg=0, l=0, total=68
    misc counts      : r=1, pp=0
    cell areas       : b=627.480um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=659.160um^2
    cell capacitance : b=0.342pF, i=0.064pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.406pF
    sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.276pF, leaf=3.118pF, total=3.394pF
    wire lengths     : top=0.000um, trunk=2176.200um, leaf=21181.600um, total=23357.800um
    hp wire lengths  : top=0.000um, trunk=1356.400um, leaf=6410.100um, total=7766.500um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=17 avg=0.043ns sd=0.033ns min=0.016ns max=0.097ns {11 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=52 avg=0.091ns sd=0.002ns min=0.086ns max=0.097ns {0 <= 0.063ns, 0 <= 0.084ns, 47 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 1 CKBD16: 59 CKBD12: 1 CKBD8: 1 BUFFD6: 1 CKBD6: 1 
     Invs: CKND16: 4 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.222, max=0.279, avg=0.240, sd=0.018], skew [0.057 vs 0.057], 100% {0.222, 0.279} (wid=0.062 ws=0.038) (gid=0.235 gs=0.059)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 69, tested: 69, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=64, i=4, icg=0, nicg=0, l=0, total=68
      misc counts      : r=1, pp=0
      cell areas       : b=627.480um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=659.160um^2
      cell capacitance : b=0.342pF, i=0.064pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.406pF
      sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.276pF, leaf=3.118pF, total=3.394pF
      wire lengths     : top=0.000um, trunk=2176.200um, leaf=21181.600um, total=23357.800um
      hp wire lengths  : top=0.000um, trunk=1356.400um, leaf=6410.100um, total=7766.500um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.105ns count=17 avg=0.043ns sd=0.033ns min=0.016ns max=0.097ns {11 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=52 avg=0.091ns sd=0.002ns min=0.086ns max=0.097ns {0 <= 0.063ns, 0 <= 0.084ns, 47 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: BUFFD16: 1 CKBD16: 59 CKBD12: 1 CKBD8: 1 BUFFD6: 1 CKBD6: 1 
       Invs: CKND16: 4 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/CON: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/CON: insertion delay [min=0.222, max=0.279], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=64, i=4, icg=0, nicg=0, l=0, total=68
    misc counts      : r=1, pp=0
    cell areas       : b=627.480um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=659.160um^2
    cell capacitance : b=0.342pF, i=0.064pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.406pF
    sink capacitance : count=5067, total=4.558pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.276pF, leaf=3.118pF, total=3.394pF
    wire lengths     : top=0.000um, trunk=2176.200um, leaf=21181.600um, total=23357.800um
    hp wire lengths  : top=0.000um, trunk=1356.400um, leaf=6410.100um, total=7766.500um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=17 avg=0.043ns sd=0.033ns min=0.016ns max=0.097ns {11 <= 0.063ns, 2 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=52 avg=0.091ns sd=0.002ns min=0.086ns max=0.097ns {0 <= 0.063ns, 0 <= 0.084ns, 47 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 1 CKBD16: 59 CKBD12: 1 CKBD8: 1 BUFFD6: 1 CKBD6: 1 
     Invs: CKND16: 4 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.222, max=0.279, avg=0.240, sd=0.018], skew [0.057 vs 0.057], 100% {0.222, 0.279} (wid=0.062 ws=0.038) (gid=0.235 gs=0.059)
PRO done.
Net route status summary:
  Clock:        69 (unrouted=0, trialRouted=0, noStatus=0, routed=69, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 35072 (unrouted=42, trialRouted=0, noStatus=0, routed=35030, fixed=0, [crossesIlmBoundary=0, tooFewTerms=5, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:02.9 real=0:00:02.9)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** ClockDrv #1 [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:58:11.3/0:58:12.8 (1.0), mem = 2226.1M
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
**INFO: Start fixing DRV (Mem = 2221.05M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #7 [begin] : totSession cpu/real = 0:58:12.0/0:58:13.4 (1.0), mem = 2221.1M
Info: 69 clock nets excluded from IPO operation.
(I,S,L,T): WC_VIEW: 36.1534, 8.62694, 1.01541, 45.7957
(I,S,L) ClockInsts: WC_VIEW: 1.07735, 3.35696, 0.0145222
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.07|    -0.57|       0|       0|       0| 61.68%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.07|    -0.57|       0|       0|       0| 61.68%| 0:00:00.0|  2388.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         69 | default  |
| M7 (z=7)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=2388.3M) ***

(I,S,L,T): WC_VIEW: 36.1534, 8.62694, 1.01541, 45.7957
(I,S,L) ClockInsts: WC_VIEW: 1.07735, 3.35696, 0.0145222
*** DrvOpt #7 [finish] : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 0:58:19.4/0:58:20.9 (1.0), mem = 2308.3M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 1925.0M, totSessionCpu=0:58:19 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2308.26M).
Leakage Power Opt: resetting the buf/inv selection

------------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.12min mem=2308.3M)
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.072  | -0.072  |  1.320  |
|           TNS (ns):| -0.573  | -0.573  |  0.000  |
|    Violating Paths:|   40    |   40    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.680%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 1923.0M, totSessionCpu=0:58:20 **
*** Timing NOT met, worst failing slack is -0.072
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
Begin: GigaOpt Optimization in WNS mode
Info: 69 clock nets excluded from IPO operation.
*** WnsOpt #5 [begin] : totSession cpu/real = 0:58:21.2/0:58:22.6 (1.0), mem = 2337.0M
(I,S,L,T): WC_VIEW: 36.1534, 8.62694, 1.01541, 45.7957
(I,S,L) ClockInsts: WC_VIEW: 1.07735, 3.35696, 0.0145222
*info: 69 clock nets excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.072 TNS Slack -0.574 Density 61.68
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.320| 0.000|
|reg2reg   |-0.072|-0.574|
|HEPG      |-0.072|-0.574|
|All Paths |-0.072|-0.574|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.072|   -0.072|  -0.574|   -0.574|   61.68%|   0:00:01.0| 2358.1M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_3_dct_unit_5_coef_re |
|        |         |        |         |         |            |        |          |         | g_25_/D                                            |
|  -0.009|   -0.009|  -0.060|   -0.060|   61.69%|   0:00:38.0| 2690.4M|   WC_VIEW|  reg2reg| qnr_divider_divider_s_pipe_reg_2__24_/D            |
|  -0.004|   -0.004|  -0.013|   -0.013|   61.69%|   0:00:00.0| 2690.4M|   WC_VIEW|  reg2reg| qnr_divider_divider_s_pipe_reg_10__24_/D           |
|  -0.004|   -0.004|  -0.004|   -0.004|   61.69%|   0:00:00.0| 2690.4M|   WC_VIEW|  reg2reg| qnr_divider_divider_s_pipe_reg_10__24_/D           |
|   0.000|    0.000|   0.000|    0.000|   61.69%|   0:00:00.0| 2690.4M|        NA|       NA| NA                                                 |
|   0.000|    0.000|   0.000|    0.000|   61.69%|   0:00:00.0| 2690.4M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:39.1 real=0:00:39.0 mem=2690.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:39.2 real=0:00:39.0 mem=2690.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.320|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.69
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 14 Nets
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.001|   -0.001|  -0.001|   -0.001|   61.69%|   0:00:00.0| 2690.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_2_dct_unit_4_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.000|    0.000|   0.000|    0.000|   61.69%|   0:00:00.0| 2690.4M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2690.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2690.4M) ***
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.320|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         69 | default  |
| M7 (z=7)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:40.8 real=0:00:40.0 mem=2690.4M) ***
(I,S,L,T): WC_VIEW: 36.1638, 8.63517, 1.01617, 45.8151
(I,S,L) ClockInsts: WC_VIEW: 1.07735, 3.35696, 0.0145222
*** WnsOpt #5 [finish] : cpu/real = 0:00:47.3/0:00:47.1 (1.0), totSession cpu/real = 0:59:08.4/0:59:09.8 (1.0), mem = 2467.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:59:09 mem=2467.3M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32479 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2474.0MB
Summary Report:
Instances move: 0 (out of 32422 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2474.0MB
*** Finished refinePlace (0:59:10 mem=2474.0M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 89, Num usable cells 758
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 89, Num usable cells 758
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #3 OptimizationPower
**optDesign ... cpu = 0:02:06, real = 0:02:05, mem = 2019.6M, totSessionCpu=0:59:12 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.692%
Total number of glitch violations: 0
------------------------------------------------------------------
Info: 69 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2020.70MB/3830.38MB/2226.96MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2020.70MB/3830.38MB/2226.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2020.70MB/3830.38MB/2226.96MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-28 18:44:56 (2025-Apr-29 01:44:56 GMT)
2025-Apr-28 18:44:56 (2025-Apr-29 01:44:56 GMT): 10%
2025-Apr-28 18:44:56 (2025-Apr-29 01:44:56 GMT): 20%
2025-Apr-28 18:44:56 (2025-Apr-29 01:44:56 GMT): 30%
2025-Apr-28 18:44:56 (2025-Apr-29 01:44:56 GMT): 40%
2025-Apr-28 18:44:56 (2025-Apr-29 01:44:56 GMT): 50%
2025-Apr-28 18:44:56 (2025-Apr-29 01:44:56 GMT): 60%
2025-Apr-28 18:44:56 (2025-Apr-29 01:44:56 GMT): 70%
2025-Apr-28 18:44:56 (2025-Apr-29 01:44:56 GMT): 80%
2025-Apr-28 18:44:56 (2025-Apr-29 01:44:56 GMT): 90%

Finished Levelizing
2025-Apr-28 18:44:56 (2025-Apr-29 01:44:56 GMT)

Starting Activity Propagation
2025-Apr-28 18:44:56 (2025-Apr-29 01:44:56 GMT)
2025-Apr-28 18:44:56 (2025-Apr-29 01:44:56 GMT): 10%
2025-Apr-28 18:44:57 (2025-Apr-29 01:44:57 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:44:57 (2025-Apr-29 01:44:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2021.50MB/3830.38MB/2226.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-28 18:44:57 (2025-Apr-29 01:44:57 GMT)
 ... Calculating switching power
2025-Apr-28 18:44:57 (2025-Apr-29 01:44:57 GMT): 10%
2025-Apr-28 18:44:58 (2025-Apr-29 01:44:58 GMT): 20%
2025-Apr-28 18:44:58 (2025-Apr-29 01:44:58 GMT): 30%
2025-Apr-28 18:44:58 (2025-Apr-29 01:44:58 GMT): 40%
2025-Apr-28 18:44:58 (2025-Apr-29 01:44:58 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-28 18:44:58 (2025-Apr-29 01:44:58 GMT): 60%
2025-Apr-28 18:45:00 (2025-Apr-29 01:45:00 GMT): 70%
2025-Apr-28 18:45:00 (2025-Apr-29 01:45:00 GMT): 80%
2025-Apr-28 18:45:01 (2025-Apr-29 01:45:01 GMT): 90%

Finished Calculating power
2025-Apr-28 18:45:01 (2025-Apr-29 01:45:01 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2021.76MB/3830.38MB/2226.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2021.76MB/3830.38MB/2226.96MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2021.76MB/3830.38MB/2226.96MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2021.76MB/3830.38MB/2226.96MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-28 18:45:01 (2025-Apr-29 01:45:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: jpeg_encoder
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       36.53068038 	   73.6924%
Total Switching Power:      11.99213312 	   24.1914%
Total Leakage Power:         1.04903423 	    2.1162%
Total Power:                49.57184798
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.04      0.9333       0.289       24.26       48.94
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   2.939e-06
Combinational                      12.42       7.702      0.7455       20.86       42.09
Clock (Combinational)              1.074       3.357     0.01452       4.445       8.968
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              36.53       11.99       1.049       49.57         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      36.53       11.99       1.049       49.57         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.074       3.357     0.01452       4.445       8.968
-----------------------------------------------------------------------------------------
Total                              1.074       3.357     0.01452       4.445       8.968
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.002000 usec 
Clock Toggle Rate:  1000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:         FE_USKC1179_CTS_9 (BUFFD16):          0.08084
*              Highest Leakage Power:         FE_USKC1179_CTS_9 (BUFFD16):        0.0002474
*                Total Cap:      1.47904e-10 F
*                Total instances in design: 32479
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2030.77MB/3830.38MB/2226.96MB)

OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.320|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Begin: Core Power Optimization
*** PowerOpt #5 [begin] : totSession cpu/real = 0:59:21.6/0:59:23.0 (1.0), mem = 2533.2M
(I,S,L,T): WC_VIEW: 36.1638, 8.63517, 1.01617, 45.8151
(I,S,L) ClockInsts: WC_VIEW: 1.07735, 3.35696, 0.0145222
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.69
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   61.69%|        -|   0.000|   0.000|   0:00:00.0| 2571.4M|
|   61.58%|     4949|  -0.000|  -0.000|   0:00:48.0| 2571.4M|
|   61.57%|       23|  -0.000|  -0.000|   0:00:06.0| 2571.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 61.57
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         69 | default  |
| M7 (z=7)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:00) (real = 0:01:00.0) **
(I,S,L,T): WC_VIEW: 36.0008, 8.49327, 0.986198, 45.4803
(I,S,L) ClockInsts: WC_VIEW: 1.07735, 3.35696, 0.0145222
*** PowerOpt #5 [finish] : cpu/real = 0:01:00.8/0:01:00.7 (1.0), totSession cpu/real = 1:00:22.4/1:00:23.6 (1.0), mem = 2552.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:00:22 mem=2552.4M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32479 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2559.1MB
Summary Report:
Instances move: 0 (out of 32422 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2559.1MB
*** Finished refinePlace (1:00:24 mem=2559.1M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:03:18, real = 0:03:17, mem = 2032.6M, totSessionCpu=1:00:24 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 69 clock nets excluded from IPO operation.
*** WnsOpt #6 [begin] : totSession cpu/real = 1:00:25.1/1:00:26.4 (1.0), mem = 2547.1M
(I,S,L,T): WC_VIEW: 36.0008, 8.49327, 0.986198, 45.4803
(I,S,L) ClockInsts: WC_VIEW: 1.07735, 3.35696, 0.0145222
Info: 69 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.000 TNS Slack -0.000 Density 61.57
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.320| 0.000|
|reg2reg   |-0.000|-0.000|
|HEPG      |-0.000|-0.000|
|All Paths |-0.000|-0.000|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.000|   -0.000|  -0.000|   -0.000|   61.57%|   0:00:01.0| 2572.7M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_0_dct_unit_1_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|   0.000|    0.000|   0.000|    0.000|   61.57%|   0:00:00.0| 2593.8M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2593.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=2593.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.320|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.57
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 26 Nets
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.320|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         69 | default  |
| M7 (z=7)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=2598.3M) ***
(I,S,L,T): WC_VIEW: 36.001, 8.49332, 0.98621, 45.4805
(I,S,L) ClockInsts: WC_VIEW: 1.07735, 3.35696, 0.0145222
*** WnsOpt #6 [finish] : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 1:00:31.2/1:00:32.5 (1.0), mem = 2539.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:00:31 mem=2539.7M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 32479 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2546.4MB
Summary Report:
Instances move: 0 (out of 32422 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2546.4MB
*** Finished refinePlace (1:00:33 mem=2546.4M) ***
End: GigaOpt Optimization in WNS mode
End: GigaOpt WNS recovery
Skipping post route harden opt
GigaOpt: Skipping TNS recovery
Finish postRoute recovery in powerReclaim mode (cpu=0:00:09, real=0:00:09, mem=2538.42M, totSessionCpu=1:00:33).
**optDesign ... cpu = 0:03:27, real = 0:03:26, mem = 2025.9M, totSessionCpu=1:00:33 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2025.92MB/3854.65MB/2226.96MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2025.92MB/3854.65MB/2226.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2025.92MB/3854.65MB/2226.96MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-28 18:46:15 (2025-Apr-29 01:46:15 GMT)
2025-Apr-28 18:46:15 (2025-Apr-29 01:46:15 GMT): 10%
2025-Apr-28 18:46:15 (2025-Apr-29 01:46:15 GMT): 20%
2025-Apr-28 18:46:15 (2025-Apr-29 01:46:15 GMT): 30%
2025-Apr-28 18:46:15 (2025-Apr-29 01:46:15 GMT): 40%
2025-Apr-28 18:46:15 (2025-Apr-29 01:46:15 GMT): 50%
2025-Apr-28 18:46:15 (2025-Apr-29 01:46:15 GMT): 60%
2025-Apr-28 18:46:15 (2025-Apr-29 01:46:15 GMT): 70%
2025-Apr-28 18:46:15 (2025-Apr-29 01:46:15 GMT): 80%
2025-Apr-28 18:46:15 (2025-Apr-29 01:46:15 GMT): 90%

Finished Levelizing
2025-Apr-28 18:46:15 (2025-Apr-29 01:46:15 GMT)

Starting Activity Propagation
2025-Apr-28 18:46:15 (2025-Apr-29 01:46:15 GMT)
2025-Apr-28 18:46:16 (2025-Apr-29 01:46:16 GMT): 10%
2025-Apr-28 18:46:16 (2025-Apr-29 01:46:16 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:46:17 (2025-Apr-29 01:46:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2026.86MB/3854.65MB/2226.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-28 18:46:17 (2025-Apr-29 01:46:17 GMT)
 ... Calculating switching power
2025-Apr-28 18:46:17 (2025-Apr-29 01:46:17 GMT): 10%
2025-Apr-28 18:46:17 (2025-Apr-29 01:46:17 GMT): 20%
2025-Apr-28 18:46:17 (2025-Apr-29 01:46:17 GMT): 30%
2025-Apr-28 18:46:17 (2025-Apr-29 01:46:17 GMT): 40%
2025-Apr-28 18:46:17 (2025-Apr-29 01:46:17 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-28 18:46:18 (2025-Apr-29 01:46:18 GMT): 60%
2025-Apr-28 18:46:19 (2025-Apr-29 01:46:19 GMT): 70%
2025-Apr-28 18:46:19 (2025-Apr-29 01:46:19 GMT): 80%
2025-Apr-28 18:46:20 (2025-Apr-29 01:46:20 GMT): 90%

Finished Calculating power
2025-Apr-28 18:46:20 (2025-Apr-29 01:46:20 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2026.87MB/3854.65MB/2226.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2026.87MB/3854.65MB/2226.96MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2026.87MB/3854.65MB/2226.96MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2026.87MB/3854.65MB/2226.96MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-28 18:46:20 (2025-Apr-29 01:46:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: jpeg_encoder
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       36.36721588 	   73.8638%
Total Switching Power:      11.85027946 	   24.0686%
Total Leakage Power:         1.01803538 	    2.0677%
Total Power:                49.23553097
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.04       0.909       0.289       24.24       49.23
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   2.959e-06
Combinational                      12.25       7.584      0.7145       20.55       41.74
Clock (Combinational)              1.074       3.357     0.01452       4.445       9.029
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              36.37       11.85       1.018       49.24         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      36.37       11.85       1.018       49.24         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.074       3.357     0.01452       4.445       9.029
-----------------------------------------------------------------------------------------
Total                              1.074       3.357     0.01452       4.445       9.029
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.002000 usec 
Clock Toggle Rate:  1000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:         FE_USKC1179_CTS_9 (BUFFD16):          0.08084
*              Highest Leakage Power:         FE_USKC1179_CTS_9 (BUFFD16):        0.0002474
*                Total Cap:      1.44866e-10 F
*                Total instances in design: 32479
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2036.41MB/3858.15MB/2226.96MB)

OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |1.320|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

End: Power Optimization (cpu=0:01:18, real=0:01:18, mem=2437.84M, totSessionCpu=1:00:40).
**optDesign ... cpu = 0:03:34, real = 0:03:33, mem = 1997.6M, totSessionCpu=1:00:40 **
**INFO: flowCheckPoint #4 OptimizationHold
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 388, Num usable cells 459
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 388, Num usable cells 459
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:00:42 mem=2457.0M ***
*** BuildHoldData #3 [begin] : totSession cpu/real = 1:00:42.4/1:00:43.6 (1.0), mem = 2457.0M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2459.79)
Total number of fetched objects 35144
AAE_INFO-618: Total number of nets in the design is 35141,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2440.13 CPU=0:00:13.5 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=2440.13 CPU=0:00:14.5 REAL=0:00:14.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2440.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2440.1M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2404.51)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 35144. 
Total number of fetched objects 35144
AAE_INFO-618: Total number of nets in the design is 35141,  1.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2431.93 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2431.93 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:21.8 real=0:00:21.0 totSessionCpu=1:01:07 mem=2431.9M)
Done building cte hold timing graph (fixHold) cpu=0:00:24.8 real=0:00:24.0 totSessionCpu=1:01:07 mem=2431.9M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:26.4 real=0:00:26.0 totSessionCpu=1:01:09 mem=2447.2M ***
Restoring timing graph ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:27.9 real=0:00:28.0 totSessionCpu=1:01:10 mem=2477.3M ***
Setting latch borrow mode to budget during optimization.
             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Starting Levelizing
2025-Apr-28 18:46:53 (2025-Apr-29 01:46:53 GMT)
2025-Apr-28 18:46:53 (2025-Apr-29 01:46:53 GMT): 10%
2025-Apr-28 18:46:53 (2025-Apr-29 01:46:53 GMT): 20%
2025-Apr-28 18:46:53 (2025-Apr-29 01:46:53 GMT): 30%
2025-Apr-28 18:46:53 (2025-Apr-29 01:46:53 GMT): 40%
2025-Apr-28 18:46:53 (2025-Apr-29 01:46:53 GMT): 50%
2025-Apr-28 18:46:53 (2025-Apr-29 01:46:53 GMT): 60%
2025-Apr-28 18:46:53 (2025-Apr-29 01:46:53 GMT): 70%
2025-Apr-28 18:46:53 (2025-Apr-29 01:46:53 GMT): 80%
2025-Apr-28 18:46:53 (2025-Apr-29 01:46:53 GMT): 90%

Finished Levelizing
2025-Apr-28 18:46:53 (2025-Apr-29 01:46:53 GMT)

Starting Activity Propagation
2025-Apr-28 18:46:53 (2025-Apr-29 01:46:53 GMT)
2025-Apr-28 18:46:54 (2025-Apr-29 01:46:54 GMT): 10%
2025-Apr-28 18:46:54 (2025-Apr-29 01:46:54 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:46:55 (2025-Apr-29 01:46:55 GMT)

*Info: minBufDelay = 55.1 ps, libStdDelay = 27.9 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.031  |  0.031  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5102   |  5102   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.575%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:04:10, real = 0:04:09, mem = 2052.2M, totSessionCpu=1:01:16 **
*** BuildHoldData #3 [finish] : cpu/real = 0:00:33.3/0:00:33.3 (1.0), totSession cpu/real = 1:01:15.7/1:01:16.9 (1.0), mem = 2465.4M
*** HoldOpt #2 [begin] : totSession cpu/real = 1:01:15.7/1:01:16.9 (1.0), mem = 2465.4M
(I,S,L,T): WC_VIEW: 36.001, 8.49332, 0.98621, 45.4805
(I,S,L) ClockInsts: WC_VIEW: 1.07735, 3.35696, 0.0145222
*info: Run optDesign holdfix with 1 thread.
Info: 69 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

(I,S,L,T): WC_VIEW: 36.001, 8.49332, 0.98621, 45.4805
(I,S,L) ClockInsts: WC_VIEW: 1.07735, 3.35696, 0.0145222
*** HoldOpt #2 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 1:01:18.4/1:01:19.5 (1.0), mem = 2512.6M
**INFO: flowCheckPoint #5 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:04:12, real = 0:04:12, mem = 2055.0M, totSessionCpu=1:01:18 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2474.76M, totSessionCpu=1:01:21).
**optDesign ... cpu = 0:04:15, real = 0:04:14, mem = 2061.2M, totSessionCpu=1:01:21 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 1 cadidates out of 35141.
Total Assign Layers on 0 Nets (cpu 0:00:00.2).
GigaOpt: setting up router preferences
GigaOpt: 70 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 513 (1.5%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 1 cadidates out of 35141.
Total Assign Layers on 0 Nets (cpu 0:00:00.4).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 513 (1.5%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.575%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:04:18, real = 0:04:17, mem = 1999.0M, totSessionCpu=1:01:24 **
**INFO: flowCheckPoint #6 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] : totSession cpu/real = 1:01:23.9/1:01:25.1 (1.0), mem = 2425.2M

globalDetailRoute

#Start globalDetailRoute on Mon Apr 28 18:47:05 2025
#
#num needed restored net=0
#need_extraction net=0 (total=35141)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 42 (skipped).
#Total number of routable nets = 35099.
#Total number of nets in the design = 35141.
#1694 routable nets do not have any wires.
#33405 routable nets have routed wires.
#1694 nets will be global routed.
#15 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#136 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Mon Apr 28 18:47:07 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 35139 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 0.900] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1964.96 (MB), peak = 2236.59 (MB)
#Processed 3926/0 dirty instances, 0/12 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(3916 insts marked dirty, reset pre-exisiting dirty flag on 4559 insts, 0 nets marked need extraction)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1968.77 (MB), peak = 2236.59 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Apr 28 18:47:11 2025
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 7.96 (MB)
#Total memory = 1968.77 (MB)
#Peak memory = 2236.59 (MB)
#
#
#Start global routing on Mon Apr 28 18:47:11 2025
#
#
#Start global routing initialization on Mon Apr 28 18:47:11 2025
#
#Number of eco nets is 1694
#
#Start global routing data preparation on Mon Apr 28 18:47:11 2025
#
#Start routing resource analysis on Mon Apr 28 18:47:11 2025
#
#Routing resource analysis is done on Mon Apr 28 18:47:13 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         578        1825       25760    69.72%
#  M2             V        1238        1176       25760     0.00%
#  M3             H        1817         586       25760     0.00%
#  M4             V        2214         200       25760     0.00%
#  M5             H        2369          34       25760     0.00%
#  M6             V        2379          35       25760     0.00%
#  M7             H         588          13       25760     0.00%
#  M8             V         592          11       25760     0.00%
#  --------------------------------------------------------------
#  Total                  11778      20.49%      206080     8.71%
#
#  139 nets (0.40%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Apr 28 18:47:13 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1971.95 (MB), peak = 2236.59 (MB)
#
#
#Global routing initialization is done on Mon Apr 28 18:47:13 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1971.95 (MB), peak = 2236.59 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1972.41 (MB), peak = 2236.59 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1972.41 (MB), peak = 2236.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 42 (skipped).
#Total number of routable nets = 35099.
#Total number of nets in the design = 35141.
#
#35099 routable nets have routed wires.
#15 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#136 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 14            1                 1            1679  
#-------------------------------------------------------------------------------
#        Total                 14            1                 1            1679  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                139           12                12           34948  
#-------------------------------------------------------------------------------
#        Total                139           12                12           34948  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            2(0.02%)   (0.02%)
#  M2            8(0.03%)   (0.03%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     10(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 139
#Total wire length = 411563 um.
#Total half perimeter of net bounding box = 362333 um.
#Total wire length on LAYER M1 = 9902 um.
#Total wire length on LAYER M2 = 158464 um.
#Total wire length on LAYER M3 = 154258 um.
#Total wire length on LAYER M4 = 63537 um.
#Total wire length on LAYER M5 = 12178 um.
#Total wire length on LAYER M6 = 5398 um.
#Total wire length on LAYER M7 = 4273 um.
#Total wire length on LAYER M8 = 3551 um.
#Total number of vias = 196890
#Total number of multi-cut vias = 124152 ( 63.1%)
#Total number of single cut vias = 72738 ( 36.9%)
#Up-Via Summary (total 196890):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             71936 ( 63.8%)     40736 ( 36.2%)     112672
# M2               630 (  0.9%)     69615 ( 99.1%)      70245
# M3               124 (  1.2%)     10482 ( 98.8%)      10606
# M4                25 (  1.6%)      1563 ( 98.4%)       1588
# M5                 5 (  0.6%)       902 ( 99.4%)        907
# M6                18 (  3.6%)       476 ( 96.4%)        494
# M7                 0 (  0.0%)       378 (100.0%)        378
#-----------------------------------------------------------
#                72738 ( 36.9%)    124152 ( 63.1%)     196890 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 3.66 (MB)
#Total memory = 1972.43 (MB)
#Peak memory = 2236.59 (MB)
#
#Finished global routing on Mon Apr 28 18:47:15 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1969.38 (MB), peak = 2236.59 (MB)
#Start Track Assignment.
#Done with 69 horizontal wires in 5 hboxes and 49 vertical wires in 5 hboxes.
#Done with 0 horizontal wires in 5 hboxes and 3 vertical wires in 5 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 139
#Total wire length = 411568 um.
#Total half perimeter of net bounding box = 362333 um.
#Total wire length on LAYER M1 = 9900 um.
#Total wire length on LAYER M2 = 158470 um.
#Total wire length on LAYER M3 = 154259 um.
#Total wire length on LAYER M4 = 63537 um.
#Total wire length on LAYER M5 = 12178 um.
#Total wire length on LAYER M6 = 5398 um.
#Total wire length on LAYER M7 = 4273 um.
#Total wire length on LAYER M8 = 3551 um.
#Total number of vias = 196890
#Total number of multi-cut vias = 124152 ( 63.1%)
#Total number of single cut vias = 72738 ( 36.9%)
#Up-Via Summary (total 196890):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             71936 ( 63.8%)     40736 ( 36.2%)     112672
# M2               630 (  0.9%)     69615 ( 99.1%)      70245
# M3               124 (  1.2%)     10482 ( 98.8%)      10606
# M4                25 (  1.6%)      1563 ( 98.4%)       1588
# M5                 5 (  0.6%)       902 ( 99.4%)        907
# M6                18 (  3.6%)       476 ( 96.4%)        494
# M7                 0 (  0.0%)       378 (100.0%)        378
#-----------------------------------------------------------
#                72738 ( 36.9%)    124152 ( 63.1%)     196890 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1967.78 (MB), peak = 2236.59 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 7.77 (MB)
#Total memory = 1968.58 (MB)
#Peak memory = 2236.59 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 25.4% of the total area was rechecked for DRC, and 58.8% required routing.
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	M1            9        0        4        0       13
#	M2            2       22        0        1       25
#	Totals       11       22        4        1       38
#3916 out of 32479 instances (12.1%) need to be verified(marked ipoed), dirty area = 3.6%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	M1            9        0        4        0       13
#	M2            2       22        0        1       25
#	Totals       11       22        4        1       38
#cpu time = 00:01:15, elapsed time = 00:01:15, memory = 1968.89 (MB), peak = 2236.59 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1968.45 (MB), peak = 2236.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 139
#Total wire length = 411820 um.
#Total half perimeter of net bounding box = 362333 um.
#Total wire length on LAYER M1 = 9907 um.
#Total wire length on LAYER M2 = 158281 um.
#Total wire length on LAYER M3 = 154598 um.
#Total wire length on LAYER M4 = 63617 um.
#Total wire length on LAYER M5 = 12179 um.
#Total wire length on LAYER M6 = 5413 um.
#Total wire length on LAYER M7 = 4274 um.
#Total wire length on LAYER M8 = 3551 um.
#Total number of vias = 198153
#Total number of multi-cut vias = 121779 ( 61.5%)
#Total number of single cut vias = 76374 ( 38.5%)
#Up-Via Summary (total 198153):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             73309 ( 64.9%)     39622 ( 35.1%)     112931
# M2              2703 (  3.8%)     68443 ( 96.2%)      71146
# M3               271 (  2.5%)     10420 ( 97.5%)      10691
# M4                49 (  3.1%)      1549 ( 96.9%)       1598
# M5                20 (  2.2%)       895 ( 97.8%)        915
# M6                20 (  4.0%)       474 ( 96.0%)        494
# M7                 2 (  0.5%)       376 ( 99.5%)        378
#-----------------------------------------------------------
#                76374 ( 38.5%)    121779 ( 61.5%)     198153 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:23
#Elapsed time = 00:01:23
#Increased memory = -0.14 (MB)
#Total memory = 1968.45 (MB)
#Peak memory = 2236.59 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1968.00 (MB), peak = 2236.59 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 139
#Total wire length = 411820 um.
#Total half perimeter of net bounding box = 362333 um.
#Total wire length on LAYER M1 = 9907 um.
#Total wire length on LAYER M2 = 158281 um.
#Total wire length on LAYER M3 = 154598 um.
#Total wire length on LAYER M4 = 63617 um.
#Total wire length on LAYER M5 = 12179 um.
#Total wire length on LAYER M6 = 5413 um.
#Total wire length on LAYER M7 = 4274 um.
#Total wire length on LAYER M8 = 3551 um.
#Total number of vias = 198153
#Total number of multi-cut vias = 121779 ( 61.5%)
#Total number of single cut vias = 76374 ( 38.5%)
#Up-Via Summary (total 198153):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             73309 ( 64.9%)     39622 ( 35.1%)     112931
# M2              2703 (  3.8%)     68443 ( 96.2%)      71146
# M3               271 (  2.5%)     10420 ( 97.5%)      10691
# M4                49 (  3.1%)      1549 ( 96.9%)       1598
# M5                20 (  2.2%)       895 ( 97.8%)        915
# M6                20 (  4.0%)       474 ( 96.0%)        494
# M7                 2 (  0.5%)       376 ( 99.5%)        378
#-----------------------------------------------------------
#                76374 ( 38.5%)    121779 ( 61.5%)     198153 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 139
#Total wire length = 411820 um.
#Total half perimeter of net bounding box = 362333 um.
#Total wire length on LAYER M1 = 9907 um.
#Total wire length on LAYER M2 = 158281 um.
#Total wire length on LAYER M3 = 154598 um.
#Total wire length on LAYER M4 = 63617 um.
#Total wire length on LAYER M5 = 12179 um.
#Total wire length on LAYER M6 = 5413 um.
#Total wire length on LAYER M7 = 4274 um.
#Total wire length on LAYER M8 = 3551 um.
#Total number of vias = 198153
#Total number of multi-cut vias = 121779 ( 61.5%)
#Total number of single cut vias = 76374 ( 38.5%)
#Up-Via Summary (total 198153):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             73309 ( 64.9%)     39622 ( 35.1%)     112931
# M2              2703 (  3.8%)     68443 ( 96.2%)      71146
# M3               271 (  2.5%)     10420 ( 97.5%)      10691
# M4                49 (  3.1%)      1549 ( 96.9%)       1598
# M5                20 (  2.2%)       895 ( 97.8%)        915
# M6                20 (  4.0%)       474 ( 96.0%)        494
# M7                 2 (  0.5%)       376 ( 99.5%)        378
#-----------------------------------------------------------
#                76374 ( 38.5%)    121779 ( 61.5%)     198153 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1 
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Apr 28 18:48:48 2025
#
#
#Start Post Route Wire Spread.
#Done with 353 horizontal wires in 10 hboxes and 274 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 139
#Total wire length = 411919 um.
#Total half perimeter of net bounding box = 362333 um.
#Total wire length on LAYER M1 = 9907 um.
#Total wire length on LAYER M2 = 158309 um.
#Total wire length on LAYER M3 = 154640 um.
#Total wire length on LAYER M4 = 63625 um.
#Total wire length on LAYER M5 = 12186 um.
#Total wire length on LAYER M6 = 5422 um.
#Total wire length on LAYER M7 = 4275 um.
#Total wire length on LAYER M8 = 3554 um.
#Total number of vias = 198153
#Total number of multi-cut vias = 121779 ( 61.5%)
#Total number of single cut vias = 76374 ( 38.5%)
#Up-Via Summary (total 198153):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             73309 ( 64.9%)     39622 ( 35.1%)     112931
# M2              2703 (  3.8%)     68443 ( 96.2%)      71146
# M3               271 (  2.5%)     10420 ( 97.5%)      10691
# M4                49 (  3.1%)      1549 ( 96.9%)       1598
# M5                20 (  2.2%)       895 ( 97.8%)        915
# M6                20 (  4.0%)       474 ( 96.0%)        494
# M7                 2 (  0.5%)       376 ( 99.5%)        378
#-----------------------------------------------------------
#                76374 ( 38.5%)    121779 ( 61.5%)     198153 
#
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1967.62 (MB), peak = 2236.59 (MB)
#CELL_VIEW jpeg_encoder,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Total number of net violated process antenna rule = 1 
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 139
#Total wire length = 411919 um.
#Total half perimeter of net bounding box = 362333 um.
#Total wire length on LAYER M1 = 9907 um.
#Total wire length on LAYER M2 = 158309 um.
#Total wire length on LAYER M3 = 154640 um.
#Total wire length on LAYER M4 = 63625 um.
#Total wire length on LAYER M5 = 12186 um.
#Total wire length on LAYER M6 = 5422 um.
#Total wire length on LAYER M7 = 4275 um.
#Total wire length on LAYER M8 = 3554 um.
#Total number of vias = 198153
#Total number of multi-cut vias = 121779 ( 61.5%)
#Total number of single cut vias = 76374 ( 38.5%)
#Up-Via Summary (total 198153):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             73309 ( 64.9%)     39622 ( 35.1%)     112931
# M2              2703 (  3.8%)     68443 ( 96.2%)      71146
# M3               271 (  2.5%)     10420 ( 97.5%)      10691
# M4                49 (  3.1%)      1549 ( 96.9%)       1598
# M5                20 (  2.2%)       895 ( 97.8%)        915
# M6                20 (  4.0%)       474 ( 96.0%)        494
# M7                 2 (  0.5%)       376 ( 99.5%)        378
#-----------------------------------------------------------
#                76374 ( 38.5%)    121779 ( 61.5%)     198153 
#
#detailRoute Statistics:
#Cpu time = 00:01:37
#Elapsed time = 00:01:37
#Increased memory = -0.96 (MB)
#Total memory = 1967.62 (MB)
#Peak memory = 2236.59 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:53
#Elapsed time = 00:01:53
#Increased memory = -96.24 (MB)
#Total memory = 1902.76 (MB)
#Peak memory = 2236.59 (MB)
#Number of warnings = 0
#Total number of warnings = 15
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr 28 18:48:58 2025
#
*** EcoRoute #1 [finish] : cpu/real = 0:01:53.2/0:01:53.1 (1.0), totSession cpu/real = 1:03:17.1/1:03:18.2 (1.0), mem = 2381.4M
**optDesign ... cpu = 0:06:11, real = 0:06:10, mem = 1902.6M, totSessionCpu=1:03:17 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'jpeg_encoder' of instances=32479 and nets=35141 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_24952_ieng6-ece-08.ucsd.edu_cs241asp25bu_ofRrZx/jpeg_encoder_24952_KmFhev.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2381.4M)
Extracted 10.0005% (CPU Time= 0:00:01.7  MEM= 2451.4M)
Extracted 20.0007% (CPU Time= 0:00:01.9  MEM= 2451.4M)
Extracted 30.0005% (CPU Time= 0:00:02.1  MEM= 2451.4M)
Extracted 40.0006% (CPU Time= 0:00:02.3  MEM= 2451.4M)
Extracted 50.0008% (CPU Time= 0:00:02.5  MEM= 2451.4M)
Extracted 60.0005% (CPU Time= 0:00:02.8  MEM= 2451.4M)
Extracted 70.0007% (CPU Time= 0:00:03.2  MEM= 2455.4M)
Extracted 80.0005% (CPU Time= 0:00:03.8  MEM= 2455.4M)
Extracted 90.0006% (CPU Time= 0:00:04.8  MEM= 2455.4M)
Extracted 100% (CPU Time= 0:00:05.7  MEM= 2455.4M)
Number of Extracted Resistors     : 490457
Number of Extracted Ground Cap.   : 490198
Number of Extracted Coupling Cap. : 643508
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2424.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.0  Real Time: 0:00:08.0  MEM: 2424.113M)
**optDesign ... cpu = 0:06:19, real = 0:06:18, mem = 1908.5M, totSessionCpu=1:03:25 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2394.91)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 35144
AAE_INFO-618: Total number of nets in the design is 35141,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2412.66 CPU=0:00:14.8 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2412.66 CPU=0:00:16.7 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2412.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2412.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2328.78)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 35144. 
Total number of fetched objects 35144
AAE_INFO-618: Total number of nets in the design is 35141,  4.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2371.46 CPU=0:00:02.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2371.46 CPU=0:00:02.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:26.8 real=0:00:27.0 totSessionCpu=1:03:52 mem=2371.5M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  1.320  |
|           TNS (ns):| -0.005  | -0.005  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.575%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:47, real = 0:06:46, mem = 1909.8M, totSessionCpu=1:03:53 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.002
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 69 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] : totSession cpu/real = 1:03:53.6/1:03:54.0 (1.0), mem = 2344.7M
(I,S,L,T): WC_VIEW: 36.0013, 8.49037, 0.98621, 45.4779
(I,S,L) ClockInsts: WC_VIEW: 1.07734, 3.35676, 0.0145222
*info: 69 clock nets excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.002 TNS Slack -0.005 Density 61.57
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.320| 0.000|
|reg2reg   |-0.002|-0.005|
|HEPG      |-0.002|-0.005|
|All Paths |-0.002|-0.005|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.002|   -0.002|  -0.005|   -0.005|   61.57%|   0:00:00.0| 2500.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
|  -0.002|   -0.002|  -0.005|   -0.005|   61.57%|   0:00:00.0| 2500.4M|   WC_VIEW|  reg2reg| fdct_zigzag_dct_mod_dct_block_7_dct_unit_5_macu_mu |
|        |         |        |         |         |            |        |          |         | lt_res_reg_18_/D                                   |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2500.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=2500.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.320| 0.000|
|reg2reg   |-0.002|-0.005|
|HEPG      |-0.002|-0.005|
|All Paths |-0.002|-0.005|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 1.320| 0.000|
|reg2reg   |-0.002|-0.005|
|HEPG      |-0.002|-0.005|
|All Paths |-0.002|-0.005|
+----------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |   OPT_LA   |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |         69 | default  |
| M7 (z=7)  |         12 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2500.4M) ***
(I,S,L,T): WC_VIEW: 36.0013, 8.49037, 0.98621, 45.4779
(I,S,L) ClockInsts: WC_VIEW: 1.07734, 3.35676, 0.0145222
*** TnsOpt #2 [finish] : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 1:03:59.8/1:04:00.3 (1.0), mem = 2409.3M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:06:54, real = 0:06:52, mem = 1972.0M, totSessionCpu=1:04:00 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2409.45M, totSessionCpu=1:04:01).
**optDesign ... cpu = 0:06:55, real = 0:06:53, mem = 1972.1M, totSessionCpu=1:04:01 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:57, real = 0:06:55, mem = 1972.5M, totSessionCpu=1:04:03 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2420.26)
Total number of fetched objects 35144
AAE_INFO-618: Total number of nets in the design is 35141,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2419.68 CPU=0:00:15.3 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=2419.68 CPU=0:00:16.3 REAL=0:00:17.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2419.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2419.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2373.79)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 35144. 
Total number of fetched objects 35144
AAE_INFO-618: Total number of nets in the design is 35141,  1.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2416.47 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2416.47 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:23.5 real=0:00:24.0 totSessionCpu=1:04:29 mem=2416.5M)
Restoring timing graph ...
Done restore timing graph
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2024.08MB/3757.41MB/2226.96MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2024.08MB/3757.40MB/2226.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2024.08MB/3757.40MB/2226.96MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-28 18:50:15 (2025-Apr-29 01:50:15 GMT)
2025-Apr-28 18:50:15 (2025-Apr-29 01:50:15 GMT): 10%
2025-Apr-28 18:50:15 (2025-Apr-29 01:50:15 GMT): 20%
2025-Apr-28 18:50:15 (2025-Apr-29 01:50:15 GMT): 30%
2025-Apr-28 18:50:15 (2025-Apr-29 01:50:15 GMT): 40%
2025-Apr-28 18:50:15 (2025-Apr-29 01:50:15 GMT): 50%
2025-Apr-28 18:50:15 (2025-Apr-29 01:50:15 GMT): 60%
2025-Apr-28 18:50:15 (2025-Apr-29 01:50:15 GMT): 70%
2025-Apr-28 18:50:15 (2025-Apr-29 01:50:15 GMT): 80%
2025-Apr-28 18:50:15 (2025-Apr-29 01:50:15 GMT): 90%

Finished Levelizing
2025-Apr-28 18:50:15 (2025-Apr-29 01:50:15 GMT)

Starting Activity Propagation
2025-Apr-28 18:50:15 (2025-Apr-29 01:50:15 GMT)
2025-Apr-28 18:50:16 (2025-Apr-29 01:50:16 GMT): 10%
2025-Apr-28 18:50:16 (2025-Apr-29 01:50:16 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:50:17 (2025-Apr-29 01:50:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=2025.14MB/3757.40MB/2226.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-28 18:50:17 (2025-Apr-29 01:50:17 GMT)
 ... Calculating switching power
2025-Apr-28 18:50:17 (2025-Apr-29 01:50:17 GMT): 10%
2025-Apr-28 18:50:17 (2025-Apr-29 01:50:17 GMT): 20%
2025-Apr-28 18:50:17 (2025-Apr-29 01:50:17 GMT): 30%
2025-Apr-28 18:50:17 (2025-Apr-29 01:50:17 GMT): 40%
2025-Apr-28 18:50:17 (2025-Apr-29 01:50:17 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-28 18:50:17 (2025-Apr-29 01:50:17 GMT): 60%
2025-Apr-28 18:50:19 (2025-Apr-29 01:50:19 GMT): 70%
2025-Apr-28 18:50:19 (2025-Apr-29 01:50:19 GMT): 80%
2025-Apr-28 18:50:20 (2025-Apr-29 01:50:20 GMT): 90%

Finished Calculating power
2025-Apr-28 18:50:20 (2025-Apr-29 01:50:20 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2025.77MB/3765.41MB/2226.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2025.77MB/3765.41MB/2226.96MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2025.77MB/3765.41MB/2226.96MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2025.77MB/3765.41MB/2226.96MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Apr-28 18:50:20 (2025-Apr-29 01:50:20 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: jpeg_encoder

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/jpeg_encoder_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       36.36716375 	   73.8685%
Total Switching Power:      11.84713310 	   24.0637%
Total Leakage Power:         1.01803538 	    2.0678%
Total Power:                49.23233252
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.04      0.9087       0.289       24.24       49.24
Macro                                  0           0           0           0           0
IO                                     0           0   1.457e-06   1.457e-06   2.959e-06
Combinational                      12.25       7.582      0.7145       20.55       41.73
Clock (Combinational)              1.074       3.357     0.01452       4.445       9.029
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              36.37       11.85       1.018       49.23         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      36.37       11.85       1.018       49.23         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.074       3.357     0.01452       4.445       9.029
-----------------------------------------------------------------------------------------
Total                              1.074       3.357     0.01452       4.445       9.029
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.002000 usec 
Clock Toggle Rate:  1000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2035.75MB/3768.91MB/2226.96MB)


Output file is ./timingReports/jpeg_encoder_postRoute.power.

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  1.320  |
|           TNS (ns):| -0.005  | -0.005  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|  10163  |  5102   |  5187   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.031  |  0.031  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5102   |  5102   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.575%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:07:36, real = 0:07:36, mem = 2027.3M, totSessionCpu=1:04:42 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #2 [finish] : cpu/real = 0:07:35.0/0:07:33.9 (1.0), totSession cpu/real = 1:04:42.4/1:04:43.6 (1.0), mem = 2463.0M
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'jpeg_encoder' of instances=32479 and nets=35141 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design jpeg_encoder.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_24952_ieng6-ece-08.ucsd.edu_cs241asp25bu_ofRrZx/jpeg_encoder_24952_KmFhev.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2411.0M)
Extracted 10.0005% (CPU Time= 0:00:01.7  MEM= 2481.0M)
Extracted 20.0007% (CPU Time= 0:00:01.9  MEM= 2481.0M)
Extracted 30.0005% (CPU Time= 0:00:02.1  MEM= 2481.0M)
Extracted 40.0006% (CPU Time= 0:00:02.3  MEM= 2481.0M)
Extracted 50.0008% (CPU Time= 0:00:02.6  MEM= 2481.0M)
Extracted 60.0005% (CPU Time= 0:00:02.8  MEM= 2481.0M)
Extracted 70.0007% (CPU Time= 0:00:03.3  MEM= 2485.0M)
Extracted 80.0005% (CPU Time= 0:00:03.8  MEM= 2485.0M)
Extracted 90.0006% (CPU Time= 0:00:04.7  MEM= 2485.0M)
Extracted 100% (CPU Time= 0:00:05.6  MEM= 2485.0M)
Number of Extracted Resistors     : 490457
Number of Extracted Ground Cap.   : 490198
Number of Extracted Coupling Cap. : 643508
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2461.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.9  Real Time: 0:00:07.0  MEM: 2461.676M)
<CMD> rcOut -spef invs_jpeg_encoder.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:04.9  MEM= 2443.9M)
<CMD> defOut -routing invs_jpeg_encoder.def
Writing DEF file 'invs_jpeg_encoder.def', current time is Mon Apr 28 18:50:34 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'invs_jpeg_encoder.def' is written, current time is Mon Apr 28 18:50:35 2025 ...
<CMD> summaryReport -noHtml -outfile ./invs_report/route_summary.rpt
Start to collect the design information.
Build netlist information for Cell jpeg_encoder.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ./invs_report/route_summary.rpt
<CMD> report_power -outfile ./invs_report/route_power.rpt
Using Power View: WC_VIEW.
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: jpeg_encoder
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2441.95)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 35144
AAE_INFO-618: Total number of nets in the design is 35141,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2459.7 CPU=0:00:15.0 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=2459.7 CPU=0:00:17.0 REAL=0:00:17.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2459.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2459.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2331.82)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 35144. 
Total number of fetched objects 35144
AAE_INFO-618: Total number of nets in the design is 35141,  4.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2374.5 CPU=0:00:02.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2374.5 CPU=0:00:02.7 REAL=0:00:03.0)

Begin Power Analysis

             0V	    gnd
           0.9V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.39MB/3690.82MB/2226.96MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.39MB/3690.82MB/2226.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.39MB/3690.82MB/2226.96MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Apr-28 18:51:01 (2025-Apr-29 01:51:01 GMT)
2025-Apr-28 18:51:01 (2025-Apr-29 01:51:01 GMT): 10%
2025-Apr-28 18:51:02 (2025-Apr-29 01:51:02 GMT): 20%

Finished Activity Propagation
2025-Apr-28 18:51:02 (2025-Apr-29 01:51:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1900.20MB/3690.82MB/2226.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 



Starting Calculating power
2025-Apr-28 18:51:02 (2025-Apr-29 01:51:02 GMT)
 ... Calculating switching power
2025-Apr-28 18:51:02 (2025-Apr-29 01:51:02 GMT): 10%
2025-Apr-28 18:51:03 (2025-Apr-29 01:51:03 GMT): 20%
2025-Apr-28 18:51:03 (2025-Apr-29 01:51:03 GMT): 30%
2025-Apr-28 18:51:03 (2025-Apr-29 01:51:03 GMT): 40%
2025-Apr-28 18:51:03 (2025-Apr-29 01:51:03 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-28 18:51:03 (2025-Apr-29 01:51:03 GMT): 60%
2025-Apr-28 18:51:05 (2025-Apr-29 01:51:05 GMT): 70%
2025-Apr-28 18:51:05 (2025-Apr-29 01:51:05 GMT): 80%
2025-Apr-28 18:51:06 (2025-Apr-29 01:51:06 GMT): 90%

Finished Calculating power
2025-Apr-28 18:51:06 (2025-Apr-29 01:51:06 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1901.04MB/3698.83MB/2226.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1901.04MB/3698.83MB/2226.96MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1901.04MB/3698.83MB/2226.96MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1901.04MB/3698.83MB/2226.96MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       36.36716375 	   73.8685%
Total Switching Power:      11.84713310 	   24.0637%
Total Leakage Power:         1.01803538 	    2.0678%
Total Power:                49.23233252
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1910.48MB/3698.83MB/2226.96MB)


Output file is ./invs_report/route_power.rpt.
<CMD> report_timing > ./invs_report/route_timing.rpt
<CMD> saveDesign jpeg_encoder_routed.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/28 18:51:07, mem=1897.1M)
% Begin Save ccopt configuration ... (date=04/28 18:51:07, mem=1897.1M)
% End Save ccopt configuration ... (date=04/28 18:51:07, total cpu=0:00:00.3, real=0:00:00.0, peak res=1897.7M, current mem=1897.7M)
% Begin Save netlist data ... (date=04/28 18:51:07, mem=1897.7M)
Writing Binary DB to jpeg_encoder_routed.enc.dat/jpeg_encoder.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/28 18:51:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1897.7M, current mem=1897.7M)
Saving symbol-table file ...
Saving congestion map file jpeg_encoder_routed.enc.dat/jpeg_encoder.route.congmap.gz ...
% Begin Save AAE data ... (date=04/28 18:51:08, mem=1897.7M)
Saving AAE Data ...
% End Save AAE data ... (date=04/28 18:51:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1897.7M, current mem=1897.7M)
Saving preference file jpeg_encoder_routed.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/28 18:51:09, mem=1897.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/28 18:51:09, total cpu=0:00:00.2, real=0:00:00.0, peak res=1897.7M, current mem=1897.7M)
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 1 antenna drc markers are saved ...
% Begin Save placement data ... (date=04/28 18:51:09, mem=1897.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/28 18:51:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1897.7M, current mem=1897.7M)
% Begin Save routing data ... (date=04/28 18:51:09, mem=1897.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=2341.0M) ***
% End Save routing data ... (date=04/28 18:51:10, total cpu=0:00:00.5, real=0:00:01.0, peak res=1897.9M, current mem=1897.9M)
Saving property file jpeg_encoder_routed.enc.dat/jpeg_encoder.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2344.0M) ***
#Saving pin access data to file jpeg_encoder_routed.enc.dat/jpeg_encoder.apa ...
#
% Begin Save power constraints data ... (date=04/28 18:51:11, mem=1898.0M)
% End Save power constraints data ... (date=04/28 18:51:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1898.0M, current mem=1898.0M)
Cmin Cmax
Generated self-contained design jpeg_encoder_routed.enc.dat
#% End save design ... (date=04/28 18:51:11, total cpu=0:00:02.7, real=0:00:04.0, peak res=1898.2M, current mem=1898.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveNetlist invs_jpeg_encoder.v
Writing Netlist "invs_jpeg_encoder.v" ...

*** Memory Usage v#1 (Current mem = 2337.055M, initial mem = 316.801M) ***
*** Message Summary: 1904 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=1:05:32, real=1:05:32, mem=2337.1M) ---
