program basic_bank.aleo;

record Token:
    owner as address.private;
    amount as u64.private;

mapping balances:
    key as field.public;
    value as u64.public;

function issue:
    input r0 as address.private;
    input r1 as u64.private;
    assert.eq self.caller aleo1t0uer3jgtsgmx5tq6x6f9ecu8tr57rzzfnc2dgmcqldceal0ls9qf6st7a;
    cast r0 r1 into r2 as Token.record;
    output r2 as Token.record;

function deposit:
    input r0 as Token.record;
    input r1 as u64.private;
    sub r0.amount r1 into r2;
    cast r0.owner r2 into r3 as Token.record;
    hash.bhp256 r0.owner into r4 as field;
    async deposit r4 r1 into r5;
    output r3 as Token.record;
    output r5 as basic_bank.aleo/deposit.future;

finalize deposit:
    input r0 as field.public;
    input r1 as u64.public;
    get.or_use balances[r0] 0u64 into r2;
    add r2 r1 into r3;
    set r3 into balances[r0];

function withdraw:
    input r0 as address.private;
    input r1 as u64.private;
    input r2 as u64.private;
    input r3 as u64.private;
    assert.eq self.caller aleo1t0uer3jgtsgmx5tq6x6f9ecu8tr57rzzfnc2dgmcqldceal0ls9qf6st7a;
    hash.bhp256 r0 into r4 as field;
    lt 0u64 r3 into r5;
    mul r1 r2 into r6;
    div r6 10000u64 into r7;
    add r1 r7 into r8;
    ternary r5 r8 r1 into r9;
    lt 1u64 r3 into r10;
    mul r9 r2 into r11;
    div r11 10000u64 into r12;
    add r9 r12 into r13;
    ternary r10 r13 r9 into r14;
    lt 2u64 r3 into r15;
    mul r14 r2 into r16;
    div r16 10000u64 into r17;
    add r14 r17 into r18;
    ternary r15 r18 r14 into r19;
    lt 3u64 r3 into r20;
    mul r19 r2 into r21;
    div r21 10000u64 into r22;
    add r19 r22 into r23;
    ternary r20 r23 r19 into r24;
    lt 4u64 r3 into r25;
    mul r24 r2 into r26;
    div r26 10000u64 into r27;
    add r24 r27 into r28;
    ternary r25 r28 r24 into r29;
    lt 5u64 r3 into r30;
    mul r29 r2 into r31;
    div r31 10000u64 into r32;
    add r29 r32 into r33;
    ternary r30 r33 r29 into r34;
    lt 6u64 r3 into r35;
    mul r34 r2 into r36;
    div r36 10000u64 into r37;
    add r34 r37 into r38;
    ternary r35 r38 r34 into r39;
    lt 7u64 r3 into r40;
    mul r39 r2 into r41;
    div r41 10000u64 into r42;
    add r39 r42 into r43;
    ternary r40 r43 r39 into r44;
    lt 8u64 r3 into r45;
    mul r44 r2 into r46;
    div r46 10000u64 into r47;
    add r44 r47 into r48;
    ternary r45 r48 r44 into r49;
    lt 9u64 r3 into r50;
    mul r49 r2 into r51;
    div r51 10000u64 into r52;
    add r49 r52 into r53;
    ternary r50 r53 r49 into r54;
    lt 10u64 r3 into r55;
    mul r54 r2 into r56;
    div r56 10000u64 into r57;
    add r54 r57 into r58;
    ternary r55 r58 r54 into r59;
    lt 11u64 r3 into r60;
    mul r59 r2 into r61;
    div r61 10000u64 into r62;
    add r59 r62 into r63;
    ternary r60 r63 r59 into r64;
    lt 12u64 r3 into r65;
    mul r64 r2 into r66;
    div r66 10000u64 into r67;
    add r64 r67 into r68;
    ternary r65 r68 r64 into r69;
    lt 13u64 r3 into r70;
    mul r69 r2 into r71;
    div r71 10000u64 into r72;
    add r69 r72 into r73;
    ternary r70 r73 r69 into r74;
    lt 14u64 r3 into r75;
    mul r74 r2 into r76;
    div r76 10000u64 into r77;
    add r74 r77 into r78;
    ternary r75 r78 r74 into r79;
    lt 15u64 r3 into r80;
    mul r79 r2 into r81;
    div r81 10000u64 into r82;
    add r79 r82 into r83;
    ternary r80 r83 r79 into r84;
    lt 16u64 r3 into r85;
    mul r84 r2 into r86;
    div r86 10000u64 into r87;
    add r84 r87 into r88;
    ternary r85 r88 r84 into r89;
    lt 17u64 r3 into r90;
    mul r89 r2 into r91;
    div r91 10000u64 into r92;
    add r89 r92 into r93;
    ternary r90 r93 r89 into r94;
    lt 18u64 r3 into r95;
    mul r94 r2 into r96;
    div r96 10000u64 into r97;
    add r94 r97 into r98;
    ternary r95 r98 r94 into r99;
    lt 19u64 r3 into r100;
    mul r99 r2 into r101;
    div r101 10000u64 into r102;
    add r99 r102 into r103;
    ternary r100 r103 r99 into r104;
    lt 20u64 r3 into r105;
    mul r104 r2 into r106;
    div r106 10000u64 into r107;
    add r104 r107 into r108;
    ternary r105 r108 r104 into r109;
    lt 21u64 r3 into r110;
    mul r109 r2 into r111;
    div r111 10000u64 into r112;
    add r109 r112 into r113;
    ternary r110 r113 r109 into r114;
    lt 22u64 r3 into r115;
    mul r114 r2 into r116;
    div r116 10000u64 into r117;
    add r114 r117 into r118;
    ternary r115 r118 r114 into r119;
    lt 23u64 r3 into r120;
    mul r119 r2 into r121;
    div r121 10000u64 into r122;
    add r119 r122 into r123;
    ternary r120 r123 r119 into r124;
    lt 24u64 r3 into r125;
    mul r124 r2 into r126;
    div r126 10000u64 into r127;
    add r124 r127 into r128;
    ternary r125 r128 r124 into r129;
    lt 25u64 r3 into r130;
    mul r129 r2 into r131;
    div r131 10000u64 into r132;
    add r129 r132 into r133;
    ternary r130 r133 r129 into r134;
    lt 26u64 r3 into r135;
    mul r134 r2 into r136;
    div r136 10000u64 into r137;
    add r134 r137 into r138;
    ternary r135 r138 r134 into r139;
    lt 27u64 r3 into r140;
    mul r139 r2 into r141;
    div r141 10000u64 into r142;
    add r139 r142 into r143;
    ternary r140 r143 r139 into r144;
    lt 28u64 r3 into r145;
    mul r144 r2 into r146;
    div r146 10000u64 into r147;
    add r144 r147 into r148;
    ternary r145 r148 r144 into r149;
    lt 29u64 r3 into r150;
    mul r149 r2 into r151;
    div r151 10000u64 into r152;
    add r149 r152 into r153;
    ternary r150 r153 r149 into r154;
    lt 30u64 r3 into r155;
    mul r154 r2 into r156;
    div r156 10000u64 into r157;
    add r154 r157 into r158;
    ternary r155 r158 r154 into r159;
    lt 31u64 r3 into r160;
    mul r159 r2 into r161;
    div r161 10000u64 into r162;
    add r159 r162 into r163;
    ternary r160 r163 r159 into r164;
    lt 32u64 r3 into r165;
    mul r164 r2 into r166;
    div r166 10000u64 into r167;
    add r164 r167 into r168;
    ternary r165 r168 r164 into r169;
    lt 33u64 r3 into r170;
    mul r169 r2 into r171;
    div r171 10000u64 into r172;
    add r169 r172 into r173;
    ternary r170 r173 r169 into r174;
    lt 34u64 r3 into r175;
    mul r174 r2 into r176;
    div r176 10000u64 into r177;
    add r174 r177 into r178;
    ternary r175 r178 r174 into r179;
    lt 35u64 r3 into r180;
    mul r179 r2 into r181;
    div r181 10000u64 into r182;
    add r179 r182 into r183;
    ternary r180 r183 r179 into r184;
    lt 36u64 r3 into r185;
    mul r184 r2 into r186;
    div r186 10000u64 into r187;
    add r184 r187 into r188;
    ternary r185 r188 r184 into r189;
    lt 37u64 r3 into r190;
    mul r189 r2 into r191;
    div r191 10000u64 into r192;
    add r189 r192 into r193;
    ternary r190 r193 r189 into r194;
    lt 38u64 r3 into r195;
    mul r194 r2 into r196;
    div r196 10000u64 into r197;
    add r194 r197 into r198;
    ternary r195 r198 r194 into r199;
    lt 39u64 r3 into r200;
    mul r199 r2 into r201;
    div r201 10000u64 into r202;
    add r199 r202 into r203;
    ternary r200 r203 r199 into r204;
    lt 40u64 r3 into r205;
    mul r204 r2 into r206;
    div r206 10000u64 into r207;
    add r204 r207 into r208;
    ternary r205 r208 r204 into r209;
    lt 41u64 r3 into r210;
    mul r209 r2 into r211;
    div r211 10000u64 into r212;
    add r209 r212 into r213;
    ternary r210 r213 r209 into r214;
    lt 42u64 r3 into r215;
    mul r214 r2 into r216;
    div r216 10000u64 into r217;
    add r214 r217 into r218;
    ternary r215 r218 r214 into r219;
    lt 43u64 r3 into r220;
    mul r219 r2 into r221;
    div r221 10000u64 into r222;
    add r219 r222 into r223;
    ternary r220 r223 r219 into r224;
    lt 44u64 r3 into r225;
    mul r224 r2 into r226;
    div r226 10000u64 into r227;
    add r224 r227 into r228;
    ternary r225 r228 r224 into r229;
    lt 45u64 r3 into r230;
    mul r229 r2 into r231;
    div r231 10000u64 into r232;
    add r229 r232 into r233;
    ternary r230 r233 r229 into r234;
    lt 46u64 r3 into r235;
    mul r234 r2 into r236;
    div r236 10000u64 into r237;
    add r234 r237 into r238;
    ternary r235 r238 r234 into r239;
    lt 47u64 r3 into r240;
    mul r239 r2 into r241;
    div r241 10000u64 into r242;
    add r239 r242 into r243;
    ternary r240 r243 r239 into r244;
    lt 48u64 r3 into r245;
    mul r244 r2 into r246;
    div r246 10000u64 into r247;
    add r244 r247 into r248;
    ternary r245 r248 r244 into r249;
    lt 49u64 r3 into r250;
    mul r249 r2 into r251;
    div r251 10000u64 into r252;
    add r249 r252 into r253;
    ternary r250 r253 r249 into r254;
    lt 50u64 r3 into r255;
    mul r254 r2 into r256;
    div r256 10000u64 into r257;
    add r254 r257 into r258;
    ternary r255 r258 r254 into r259;
    lt 51u64 r3 into r260;
    mul r259 r2 into r261;
    div r261 10000u64 into r262;
    add r259 r262 into r263;
    ternary r260 r263 r259 into r264;
    lt 52u64 r3 into r265;
    mul r264 r2 into r266;
    div r266 10000u64 into r267;
    add r264 r267 into r268;
    ternary r265 r268 r264 into r269;
    lt 53u64 r3 into r270;
    mul r269 r2 into r271;
    div r271 10000u64 into r272;
    add r269 r272 into r273;
    ternary r270 r273 r269 into r274;
    lt 54u64 r3 into r275;
    mul r274 r2 into r276;
    div r276 10000u64 into r277;
    add r274 r277 into r278;
    ternary r275 r278 r274 into r279;
    lt 55u64 r3 into r280;
    mul r279 r2 into r281;
    div r281 10000u64 into r282;
    add r279 r282 into r283;
    ternary r280 r283 r279 into r284;
    lt 56u64 r3 into r285;
    mul r284 r2 into r286;
    div r286 10000u64 into r287;
    add r284 r287 into r288;
    ternary r285 r288 r284 into r289;
    lt 57u64 r3 into r290;
    mul r289 r2 into r291;
    div r291 10000u64 into r292;
    add r289 r292 into r293;
    ternary r290 r293 r289 into r294;
    lt 58u64 r3 into r295;
    mul r294 r2 into r296;
    div r296 10000u64 into r297;
    add r294 r297 into r298;
    ternary r295 r298 r294 into r299;
    lt 59u64 r3 into r300;
    mul r299 r2 into r301;
    div r301 10000u64 into r302;
    add r299 r302 into r303;
    ternary r300 r303 r299 into r304;
    lt 60u64 r3 into r305;
    mul r304 r2 into r306;
    div r306 10000u64 into r307;
    add r304 r307 into r308;
    ternary r305 r308 r304 into r309;
    lt 61u64 r3 into r310;
    mul r309 r2 into r311;
    div r311 10000u64 into r312;
    add r309 r312 into r313;
    ternary r310 r313 r309 into r314;
    lt 62u64 r3 into r315;
    mul r314 r2 into r316;
    div r316 10000u64 into r317;
    add r314 r317 into r318;
    ternary r315 r318 r314 into r319;
    lt 63u64 r3 into r320;
    mul r319 r2 into r321;
    div r321 10000u64 into r322;
    add r319 r322 into r323;
    ternary r320 r323 r319 into r324;
    lt 64u64 r3 into r325;
    mul r324 r2 into r326;
    div r326 10000u64 into r327;
    add r324 r327 into r328;
    ternary r325 r328 r324 into r329;
    lt 65u64 r3 into r330;
    mul r329 r2 into r331;
    div r331 10000u64 into r332;
    add r329 r332 into r333;
    ternary r330 r333 r329 into r334;
    lt 66u64 r3 into r335;
    mul r334 r2 into r336;
    div r336 10000u64 into r337;
    add r334 r337 into r338;
    ternary r335 r338 r334 into r339;
    lt 67u64 r3 into r340;
    mul r339 r2 into r341;
    div r341 10000u64 into r342;
    add r339 r342 into r343;
    ternary r340 r343 r339 into r344;
    lt 68u64 r3 into r345;
    mul r344 r2 into r346;
    div r346 10000u64 into r347;
    add r344 r347 into r348;
    ternary r345 r348 r344 into r349;
    lt 69u64 r3 into r350;
    mul r349 r2 into r351;
    div r351 10000u64 into r352;
    add r349 r352 into r353;
    ternary r350 r353 r349 into r354;
    lt 70u64 r3 into r355;
    mul r354 r2 into r356;
    div r356 10000u64 into r357;
    add r354 r357 into r358;
    ternary r355 r358 r354 into r359;
    lt 71u64 r3 into r360;
    mul r359 r2 into r361;
    div r361 10000u64 into r362;
    add r359 r362 into r363;
    ternary r360 r363 r359 into r364;
    lt 72u64 r3 into r365;
    mul r364 r2 into r366;
    div r366 10000u64 into r367;
    add r364 r367 into r368;
    ternary r365 r368 r364 into r369;
    lt 73u64 r3 into r370;
    mul r369 r2 into r371;
    div r371 10000u64 into r372;
    add r369 r372 into r373;
    ternary r370 r373 r369 into r374;
    lt 74u64 r3 into r375;
    mul r374 r2 into r376;
    div r376 10000u64 into r377;
    add r374 r377 into r378;
    ternary r375 r378 r374 into r379;
    lt 75u64 r3 into r380;
    mul r379 r2 into r381;
    div r381 10000u64 into r382;
    add r379 r382 into r383;
    ternary r380 r383 r379 into r384;
    lt 76u64 r3 into r385;
    mul r384 r2 into r386;
    div r386 10000u64 into r387;
    add r384 r387 into r388;
    ternary r385 r388 r384 into r389;
    lt 77u64 r3 into r390;
    mul r389 r2 into r391;
    div r391 10000u64 into r392;
    add r389 r392 into r393;
    ternary r390 r393 r389 into r394;
    lt 78u64 r3 into r395;
    mul r394 r2 into r396;
    div r396 10000u64 into r397;
    add r394 r397 into r398;
    ternary r395 r398 r394 into r399;
    lt 79u64 r3 into r400;
    mul r399 r2 into r401;
    div r401 10000u64 into r402;
    add r399 r402 into r403;
    ternary r400 r403 r399 into r404;
    lt 80u64 r3 into r405;
    mul r404 r2 into r406;
    div r406 10000u64 into r407;
    add r404 r407 into r408;
    ternary r405 r408 r404 into r409;
    lt 81u64 r3 into r410;
    mul r409 r2 into r411;
    div r411 10000u64 into r412;
    add r409 r412 into r413;
    ternary r410 r413 r409 into r414;
    lt 82u64 r3 into r415;
    mul r414 r2 into r416;
    div r416 10000u64 into r417;
    add r414 r417 into r418;
    ternary r415 r418 r414 into r419;
    lt 83u64 r3 into r420;
    mul r419 r2 into r421;
    div r421 10000u64 into r422;
    add r419 r422 into r423;
    ternary r420 r423 r419 into r424;
    lt 84u64 r3 into r425;
    mul r424 r2 into r426;
    div r426 10000u64 into r427;
    add r424 r427 into r428;
    ternary r425 r428 r424 into r429;
    lt 85u64 r3 into r430;
    mul r429 r2 into r431;
    div r431 10000u64 into r432;
    add r429 r432 into r433;
    ternary r430 r433 r429 into r434;
    lt 86u64 r3 into r435;
    mul r434 r2 into r436;
    div r436 10000u64 into r437;
    add r434 r437 into r438;
    ternary r435 r438 r434 into r439;
    lt 87u64 r3 into r440;
    mul r439 r2 into r441;
    div r441 10000u64 into r442;
    add r439 r442 into r443;
    ternary r440 r443 r439 into r444;
    lt 88u64 r3 into r445;
    mul r444 r2 into r446;
    div r446 10000u64 into r447;
    add r444 r447 into r448;
    ternary r445 r448 r444 into r449;
    lt 89u64 r3 into r450;
    mul r449 r2 into r451;
    div r451 10000u64 into r452;
    add r449 r452 into r453;
    ternary r450 r453 r449 into r454;
    lt 90u64 r3 into r455;
    mul r454 r2 into r456;
    div r456 10000u64 into r457;
    add r454 r457 into r458;
    ternary r455 r458 r454 into r459;
    lt 91u64 r3 into r460;
    mul r459 r2 into r461;
    div r461 10000u64 into r462;
    add r459 r462 into r463;
    ternary r460 r463 r459 into r464;
    lt 92u64 r3 into r465;
    mul r464 r2 into r466;
    div r466 10000u64 into r467;
    add r464 r467 into r468;
    ternary r465 r468 r464 into r469;
    lt 93u64 r3 into r470;
    mul r469 r2 into r471;
    div r471 10000u64 into r472;
    add r469 r472 into r473;
    ternary r470 r473 r469 into r474;
    lt 94u64 r3 into r475;
    mul r474 r2 into r476;
    div r476 10000u64 into r477;
    add r474 r477 into r478;
    ternary r475 r478 r474 into r479;
    lt 95u64 r3 into r480;
    mul r479 r2 into r481;
    div r481 10000u64 into r482;
    add r479 r482 into r483;
    ternary r480 r483 r479 into r484;
    lt 96u64 r3 into r485;
    mul r484 r2 into r486;
    div r486 10000u64 into r487;
    add r484 r487 into r488;
    ternary r485 r488 r484 into r489;
    lt 97u64 r3 into r490;
    mul r489 r2 into r491;
    div r491 10000u64 into r492;
    add r489 r492 into r493;
    ternary r490 r493 r489 into r494;
    lt 98u64 r3 into r495;
    mul r494 r2 into r496;
    div r496 10000u64 into r497;
    add r494 r497 into r498;
    ternary r495 r498 r494 into r499;
    lt 99u64 r3 into r500;
    mul r499 r2 into r501;
    div r501 10000u64 into r502;
    add r499 r502 into r503;
    ternary r500 r503 r499 into r504;
    cast r0 r504 into r505 as Token.record;
    async withdraw r4 r1 into r506;
    output r505 as Token.record;
    output r506 as basic_bank.aleo/withdraw.future;

finalize withdraw:
    input r0 as field.public;
    input r1 as u64.public;
    get.or_use balances[r0] 0u64 into r2;
    sub r2 r1 into r3;
    set r3 into balances[r0];
