<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p68" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_68{left:86px;bottom:1140px;letter-spacing:-0.17px;word-spacing:0.05px;}
#t2_68{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_68{left:133px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_68{left:138px;bottom:1083px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5_68{left:138px;bottom:1065px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t6_68{left:138px;bottom:1046px;letter-spacing:0.05px;word-spacing:0.07px;}
#t7_68{left:138px;bottom:1010px;letter-spacing:0.09px;word-spacing:0.03px;}
#t8_68{left:229px;bottom:1010px;letter-spacing:0.11px;}
#t9_68{left:387px;bottom:1010px;letter-spacing:0.1px;}
#ta_68{left:542px;bottom:1010px;letter-spacing:-0.18px;}
#tb_68{left:620px;bottom:1010px;letter-spacing:-0.01px;}
#tc_68{left:83px;bottom:963px;letter-spacing:0.17px;}
#td_68{left:123px;bottom:963px;letter-spacing:0.19px;word-spacing:0.02px;}
#te_68{left:138px;bottom:921px;letter-spacing:0.12px;word-spacing:-0.56px;}
#tf_68{left:137px;bottom:903px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tg_68{left:137px;bottom:884px;letter-spacing:0.11px;word-spacing:-0.44px;}
#th_68{left:137px;bottom:866px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ti_68{left:137px;bottom:829px;letter-spacing:0.1px;word-spacing:-0.08px;}
#tj_68{left:138px;bottom:811px;letter-spacing:0.11px;word-spacing:-0.2px;}
#tk_68{left:138px;bottom:793px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tl_68{left:138px;bottom:774px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tm_68{left:644px;bottom:774px;letter-spacing:0.11px;word-spacing:-0.53px;}
#tn_68{left:709px;bottom:774px;letter-spacing:0.1px;word-spacing:-0.47px;}
#to_68{left:137px;bottom:756px;letter-spacing:0.14px;word-spacing:-0.09px;}
#tp_68{left:137px;bottom:719px;letter-spacing:0.11px;}
#tq_68{left:137px;bottom:701px;letter-spacing:0.1px;word-spacing:-0.34px;}
#tr_68{left:137px;bottom:683px;letter-spacing:0.11px;}
#ts_68{left:137px;bottom:664px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tt_68{left:137px;bottom:646px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tu_68{left:137px;bottom:609px;letter-spacing:0.11px;word-spacing:-0.05px;}
#tv_68{left:137px;bottom:591px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tw_68{left:598px;bottom:592px;letter-spacing:-0.18px;}
#tx_68{left:676px;bottom:591px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ty_68{left:137px;bottom:573px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tz_68{left:137px;bottom:536px;letter-spacing:0.1px;word-spacing:-0.08px;}
#t10_68{left:174px;bottom:537px;letter-spacing:-0.16px;}
#t11_68{left:191px;bottom:536px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t12_68{left:284px;bottom:537px;letter-spacing:-0.2px;}
#t13_68{left:368px;bottom:536px;letter-spacing:0.1px;}
#t14_68{left:138px;bottom:518px;letter-spacing:0.11px;word-spacing:0.02px;}

.s1_68{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_68{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_68{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s4_68{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.s5_68{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s6_68{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts68" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg68Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg68" style="-webkit-user-select: none;"><object width="935" height="1210" data="68/68.svg" type="image/svg+xml" id="pdf68" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_68" class="t s1_68">Common Device Memory Map </span>
<span id="t2_68" class="t s2_68">68 </span><span id="t3_68" class="t s2_68">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span>
<span id="t4_68" class="t s3_68">On cores that use a BAT MMU, if only kernel mode access is allowed, the region would be mapped to a physical </span>
<span id="t5_68" class="t s3_68">address region reachable through kseg1 or kseg2/3 (using uncached coherency). If user mode access is allowed, the </span>
<span id="t6_68" class="t s3_68">useg BAT entry must use an uncached coherency. </span>
<span id="t7_68" class="t s3_68">Please refer to </span><span id="t8_68" class="t s4_68">Section 9.42 on page 227 </span><span id="t9_68" class="t s3_68">for the description of the </span><span id="ta_68" class="t s5_68">CDMMBase </span><span id="tb_68" class="t s3_68">register. </span>
<span id="tc_68" class="t s6_68">5.2 </span><span id="td_68" class="t s6_68">CDMM - Access Control and Device Register Blocks </span>
<span id="te_68" class="t s3_68">The CDMM is divided into 64-byte aligned segments named ‘Device Register Blocks’ (DRBs), Each device occupies </span>
<span id="tf_68" class="t s3_68">at least one DRB. If a device needs additional address space, it can occupy multiple contiguous 64-byte blocks, e.g., </span>
<span id="tg_68" class="t s3_68">multiple DRBs which are adjacent in the physical address map. For each device, device type identification and access </span>
<span id="th_68" class="t s3_68">control information is located in the DRB allocated for the device with the lowest physical address. </span>
<span id="ti_68" class="t s3_68">Access control information is specified via ‘Access Control and Status Registers’ (ACSRs) that are found at the start </span>
<span id="tj_68" class="t s3_68">of the DRB allocated for the device with the lowest physical address. The ACSR for a device holds the size of the IO </span>
<span id="tk_68" class="t s3_68">device, and hence also act as a pointer to the start of the next device and its’ ACSR. ACSRs are only accessible in </span>
<span id="tl_68" class="t s3_68">kernel mode. The ACSR is followed by the data/control registers for the IO device. </span><span id="tm_68" class="t s4_68">Figure 5.1 </span><span id="tn_68" class="t s3_68">shows the organization </span>
<span id="to_68" class="t s3_68">of the CDMM. </span>
<span id="tp_68" class="t s3_68">Reading any of the IO device registers in either usermode or supervisor mode when such accesses are not allowed, </span>
<span id="tq_68" class="t s3_68">results in all zeros being returned. Writing any of the IO device registers in either usermode or supervisor mode when </span>
<span id="tr_68" class="t s3_68">such accesses are not allowed, results in the write being ignored and the register not being modified. Reading any of </span>
<span id="ts_68" class="t s3_68">the ACSR registers while not in kernel mode results in all zeros being returned. Writing any of the ACSR registers </span>
<span id="tt_68" class="t s3_68">while not in kernel mode results in the write being ignored and the ACSR not being modified. </span>
<span id="tu_68" class="t s3_68">Since the ACSR act as a pointer that can only increment, the devices must be allocated in the memory space in a spe- </span>
<span id="tv_68" class="t s3_68">cific manner. The first device must be located at the address pointed by the </span><span id="tw_68" class="t s5_68">CDMMBase </span><span id="tx_68" class="t s3_68">register and any subsequent </span>
<span id="ty_68" class="t s3_68">device is allocated in the next available adjacent DRB. </span>
<span id="tz_68" class="t s3_68">If the </span><span id="t10_68" class="t s5_68">CI </span><span id="t11_68" class="t s3_68">bit is set in the </span><span id="t12_68" class="t s5_68">CDMMBASE </span><span id="t13_68" class="t s3_68">register, the first DRB of the CDMM (at offset 0x0 from the CDMMBase) is </span>
<span id="t14_68" class="t s3_68">reserved for implementation specific use. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
