{
  "processor": "Intel 80386",
  "manufacturer": "Intel",
  "year": 1985,
  "schema_version": "1.0",
  "source": "Intel i386 Programmer's Reference Manual, 1986, Appendix C",
  "clock_mhz_range": "16-33",
  "instruction_count": 185,
  "notes": "First 32-bit x86 processor. Cycle counts are for real mode or protected mode without privilege level changes. Memory operands assume no alignment penalties. Paging enabled adds 0 clocks for TLB hit. Protected mode segment load adds descriptor load overhead.",
  "instructions": [
    {"mnemonic": "MOV", "operands": "reg, reg", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register to register"},
    {"mnemonic": "MOV", "operands": "reg, mem", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Memory to register"},
    {"mnemonic": "MOV", "operands": "mem, reg", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Register to memory"},
    {"mnemonic": "MOV", "operands": "reg, imm", "bytes": 3, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Immediate to register"},
    {"mnemonic": "MOV", "operands": "mem, imm", "bytes": 3, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Immediate to memory"},
    {"mnemonic": "MOV", "operands": "EAX, moffs", "bytes": 5, "cycles": 4, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Memory to accumulator direct"},
    {"mnemonic": "MOV", "operands": "seg, reg16", "bytes": 2, "cycles": 2, "cycles_note": "2 real / 18 protected", "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register to segment register; 18 in protected mode"},
    {"mnemonic": "MOVSX", "operands": "reg, reg/mem", "bytes": 3, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move with sign extension (386 new)"},
    {"mnemonic": "MOVZX", "operands": "reg, reg/mem", "bytes": 3, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move with zero extension (386 new)"},
    {"mnemonic": "PUSH", "operands": "reg32", "bytes": 1, "cycles": 2, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push 32-bit register"},
    {"mnemonic": "PUSH", "operands": "mem", "bytes": 2, "cycles": 5, "category": "stack", "addressing_mode": "memory", "flags_affected": "none", "notes": "Push memory"},
    {"mnemonic": "PUSH", "operands": "imm", "bytes": 5, "cycles": 2, "category": "stack", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Push immediate (386 new)"},
    {"mnemonic": "POP", "operands": "reg32", "bytes": 1, "cycles": 4, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop to 32-bit register"},
    {"mnemonic": "POP", "operands": "mem", "bytes": 2, "cycles": 5, "category": "stack", "addressing_mode": "memory", "flags_affected": "none", "notes": "Pop to memory"},
    {"mnemonic": "PUSHA", "operands": "", "bytes": 1, "cycles": 18, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push all general registers"},
    {"mnemonic": "POPA", "operands": "", "bytes": 1, "cycles": 24, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Pop all general registers"},
    {"mnemonic": "PUSHF", "operands": "", "bytes": 1, "cycles": 4, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push EFLAGS"},
    {"mnemonic": "POPF", "operands": "", "bytes": 1, "cycles": 5, "category": "stack", "addressing_mode": "implied", "flags_affected": "all", "notes": "Pop EFLAGS"},
    {"mnemonic": "XCHG", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange register with register"},
    {"mnemonic": "XCHG", "operands": "reg, mem", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Exchange register with memory (LOCK implied)"},
    {"mnemonic": "LEA", "operands": "reg, mem", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load effective address"},
    {"mnemonic": "LDS", "operands": "reg, mem48", "bytes": 2, "cycles": 7, "cycles_note": "7 real / 22 protected", "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load far pointer using DS"},
    {"mnemonic": "LES", "operands": "reg, mem48", "bytes": 2, "cycles": 7, "cycles_note": "7 real / 22 protected", "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load far pointer using ES"},
    {"mnemonic": "LFS", "operands": "reg, mem48", "bytes": 3, "cycles": 7, "cycles_note": "7 real / 25 protected", "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load far pointer using FS (386 new)"},
    {"mnemonic": "LGS", "operands": "reg, mem48", "bytes": 3, "cycles": 7, "cycles_note": "7 real / 25 protected", "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load far pointer using GS (386 new)"},
    {"mnemonic": "LSS", "operands": "reg, mem48", "bytes": 3, "cycles": 7, "cycles_note": "7 real / 22 protected", "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load far pointer using SS (386 new)"},
    {"mnemonic": "XLAT", "operands": "", "bytes": 1, "cycles": 5, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Table lookup translation"},
    {"mnemonic": "IN", "operands": "AL/EAX, imm8", "bytes": 2, "cycles": 12, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Input from fixed port"},
    {"mnemonic": "IN", "operands": "AL/EAX, DX", "bytes": 1, "cycles": 13, "category": "io", "addressing_mode": "register", "flags_affected": "none", "notes": "Input from variable port"},
    {"mnemonic": "OUT", "operands": "imm8, AL/EAX", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Output to fixed port"},
    {"mnemonic": "OUT", "operands": "DX, AL/EAX", "bytes": 1, "cycles": 11, "category": "io", "addressing_mode": "register", "flags_affected": "none", "notes": "Output to variable port"},
    {"mnemonic": "ADD", "operands": "reg, reg", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add register to register"},
    {"mnemonic": "ADD", "operands": "reg, mem", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add memory to register"},
    {"mnemonic": "ADD", "operands": "mem, reg", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add register to memory"},
    {"mnemonic": "ADD", "operands": "reg, imm", "bytes": 3, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add immediate to register"},
    {"mnemonic": "ADD", "operands": "mem, imm", "bytes": 3, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add immediate to memory"},
    {"mnemonic": "ADC", "operands": "reg, reg", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add with carry"},
    {"mnemonic": "SUB", "operands": "reg, reg", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Subtract register from register"},
    {"mnemonic": "SUB", "operands": "reg, mem", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Subtract memory from register"},
    {"mnemonic": "SUB", "operands": "mem, reg", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Subtract register from memory"},
    {"mnemonic": "SUB", "operands": "reg, imm", "bytes": 3, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF AF PF CF", "notes": "Subtract immediate from register"},
    {"mnemonic": "SBB", "operands": "reg, reg", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Subtract with borrow"},
    {"mnemonic": "INC", "operands": "reg32", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF", "notes": "Increment 32-bit register"},
    {"mnemonic": "INC", "operands": "mem", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF", "notes": "Increment memory"},
    {"mnemonic": "DEC", "operands": "reg32", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF", "notes": "Decrement 32-bit register"},
    {"mnemonic": "DEC", "operands": "mem", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF", "notes": "Decrement memory"},
    {"mnemonic": "NEG", "operands": "reg", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Two's complement negate"},
    {"mnemonic": "NEG", "operands": "mem", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Negate memory"},
    {"mnemonic": "CMP", "operands": "reg, reg", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare register with register"},
    {"mnemonic": "CMP", "operands": "reg, mem", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare memory with register"},
    {"mnemonic": "CMP", "operands": "reg, imm", "bytes": 3, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare immediate with register"},
    {"mnemonic": "MUL", "operands": "reg8", "bytes": 2, "cycles": 14, "cycles_note": "9-14", "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Unsigned multiply AL * r8"},
    {"mnemonic": "MUL", "operands": "reg16", "bytes": 2, "cycles": 22, "cycles_note": "9-22", "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Unsigned multiply AX * r16"},
    {"mnemonic": "MUL", "operands": "reg32", "bytes": 2, "cycles": 38, "cycles_note": "9-38", "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Unsigned multiply EAX * r32"},
    {"mnemonic": "IMUL", "operands": "reg8", "bytes": 2, "cycles": 14, "cycles_note": "9-14", "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Signed multiply AL * r8"},
    {"mnemonic": "IMUL", "operands": "reg16", "bytes": 2, "cycles": 22, "cycles_note": "9-22", "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Signed multiply AX * r16"},
    {"mnemonic": "IMUL", "operands": "reg32", "bytes": 2, "cycles": 38, "cycles_note": "9-38", "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Signed multiply EAX * r32"},
    {"mnemonic": "IMUL", "operands": "reg, reg, imm", "bytes": 4, "cycles": 22, "cycles_note": "9-22 (16-bit) / 9-38 (32-bit)", "category": "multiply", "addressing_mode": "immediate", "flags_affected": "OF CF", "notes": "Three-operand signed multiply (386 new form)"},
    {"mnemonic": "DIV", "operands": "reg8", "bytes": 2, "cycles": 14, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide AX / r8"},
    {"mnemonic": "DIV", "operands": "reg16", "bytes": 2, "cycles": 22, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide DX:AX / r16"},
    {"mnemonic": "DIV", "operands": "reg32", "bytes": 2, "cycles": 38, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide EDX:EAX / r32"},
    {"mnemonic": "IDIV", "operands": "reg8", "bytes": 2, "cycles": 19, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide AX / r8"},
    {"mnemonic": "IDIV", "operands": "reg16", "bytes": 2, "cycles": 27, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide DX:AX / r16"},
    {"mnemonic": "IDIV", "operands": "reg32", "bytes": 2, "cycles": 43, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide EDX:EAX / r32"},
    {"mnemonic": "CBW", "operands": "", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Convert byte to word"},
    {"mnemonic": "CWD", "operands": "", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Convert word to doubleword"},
    {"mnemonic": "CWDE", "operands": "", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Convert word to extended doubleword (386 new)"},
    {"mnemonic": "CDQ", "operands": "", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Convert doubleword to quadword (386 new)"},
    {"mnemonic": "AND", "operands": "reg, reg", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Logical AND"},
    {"mnemonic": "AND", "operands": "reg, mem", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF PF CF", "notes": "AND memory with register"},
    {"mnemonic": "AND", "operands": "reg, imm", "bytes": 3, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "AND immediate with register"},
    {"mnemonic": "OR", "operands": "reg, reg", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Logical OR"},
    {"mnemonic": "OR", "operands": "reg, mem", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF PF CF", "notes": "OR memory with register"},
    {"mnemonic": "OR", "operands": "reg, imm", "bytes": 3, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "OR immediate with register"},
    {"mnemonic": "XOR", "operands": "reg, reg", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Logical XOR"},
    {"mnemonic": "XOR", "operands": "reg, mem", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF PF CF", "notes": "XOR memory with register"},
    {"mnemonic": "XOR", "operands": "reg, imm", "bytes": 3, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "XOR immediate with register"},
    {"mnemonic": "NOT", "operands": "reg", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "One's complement"},
    {"mnemonic": "NOT", "operands": "mem", "bytes": 2, "cycles": 6, "category": "alu", "addressing_mode": "memory", "flags_affected": "none", "notes": "One's complement memory"},
    {"mnemonic": "TEST", "operands": "reg, reg", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Logical compare (AND without storing)"},
    {"mnemonic": "TEST", "operands": "reg, imm", "bytes": 3, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "Test immediate"},
    {"mnemonic": "SHL", "operands": "reg, 1", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Shift left by 1"},
    {"mnemonic": "SHL", "operands": "reg, CL", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Shift left by CL"},
    {"mnemonic": "SHL", "operands": "reg, imm8", "bytes": 3, "cycles": 3, "category": "bit", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "Shift left by immediate count"},
    {"mnemonic": "SHL", "operands": "mem, imm8", "bytes": 3, "cycles": 7, "category": "bit", "addressing_mode": "memory", "flags_affected": "OF SF ZF PF CF", "notes": "Shift left memory by immediate"},
    {"mnemonic": "SHR", "operands": "reg, 1", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Shift right logical by 1"},
    {"mnemonic": "SHR", "operands": "reg, CL", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Shift right by CL"},
    {"mnemonic": "SAR", "operands": "reg, 1", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Shift right arithmetic by 1"},
    {"mnemonic": "SAR", "operands": "reg, CL", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Shift right arithmetic by CL"},
    {"mnemonic": "SHLD", "operands": "reg, reg, imm8", "bytes": 4, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Double precision shift left (386 new)"},
    {"mnemonic": "SHRD", "operands": "reg, reg, imm8", "bytes": 4, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Double precision shift right (386 new)"},
    {"mnemonic": "ROL", "operands": "reg, 1", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate left by 1"},
    {"mnemonic": "ROL", "operands": "reg, CL", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate left by CL"},
    {"mnemonic": "ROR", "operands": "reg, 1", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate right by 1"},
    {"mnemonic": "ROR", "operands": "reg, CL", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate right by CL"},
    {"mnemonic": "RCL", "operands": "reg, 1", "bytes": 2, "cycles": 9, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate left through carry by 1"},
    {"mnemonic": "RCR", "operands": "reg, 1", "bytes": 2, "cycles": 9, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate right through carry by 1"},
    {"mnemonic": "BT", "operands": "reg, reg", "bytes": 3, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "CF", "notes": "Bit test (386 new)"},
    {"mnemonic": "BT", "operands": "reg, imm8", "bytes": 4, "cycles": 3, "category": "bit", "addressing_mode": "immediate", "flags_affected": "CF", "notes": "Bit test immediate (386 new)"},
    {"mnemonic": "BTS", "operands": "reg, reg", "bytes": 3, "cycles": 6, "category": "bit", "addressing_mode": "register", "flags_affected": "CF", "notes": "Bit test and set (386 new)"},
    {"mnemonic": "BTR", "operands": "reg, reg", "bytes": 3, "cycles": 6, "category": "bit", "addressing_mode": "register", "flags_affected": "CF", "notes": "Bit test and reset (386 new)"},
    {"mnemonic": "BTC", "operands": "reg, reg", "bytes": 3, "cycles": 6, "category": "bit", "addressing_mode": "register", "flags_affected": "CF", "notes": "Bit test and complement (386 new)"},
    {"mnemonic": "BSF", "operands": "reg, reg", "bytes": 3, "cycles": 10, "cycles_note": "10+3n", "category": "bit", "addressing_mode": "register", "flags_affected": "ZF", "notes": "Bit scan forward (386 new)"},
    {"mnemonic": "BSR", "operands": "reg, reg", "bytes": 3, "cycles": 10, "cycles_note": "10+3n", "category": "bit", "addressing_mode": "register", "flags_affected": "ZF", "notes": "Bit scan reverse (386 new)"},
    {"mnemonic": "SETcc", "operands": "reg8", "bytes": 3, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Set byte on condition (386 new, 16 variants)"},
    {"mnemonic": "SETcc", "operands": "mem8", "bytes": 3, "cycles": 5, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Set byte in memory on condition"},
    {"mnemonic": "MOVS", "operands": "byte/dword", "bytes": 1, "cycles": 7, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Move string element"},
    {"mnemonic": "REP MOVS", "operands": "byte/dword", "bytes": 2, "cycles": 8, "cycles_note": "7+4n", "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Repeat move string"},
    {"mnemonic": "CMPS", "operands": "byte/dword", "bytes": 1, "cycles": 10, "category": "string", "addressing_mode": "implied", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare string element"},
    {"mnemonic": "REPE CMPS", "operands": "byte/dword", "bytes": 2, "cycles": 10, "cycles_note": "5+9n", "category": "string", "addressing_mode": "implied", "flags_affected": "OF SF ZF AF PF CF", "notes": "Repeat compare while equal"},
    {"mnemonic": "SCAS", "operands": "byte/dword", "bytes": 1, "cycles": 7, "category": "string", "addressing_mode": "implied", "flags_affected": "OF SF ZF AF PF CF", "notes": "Scan string"},
    {"mnemonic": "REPE SCAS", "operands": "byte/dword", "bytes": 2, "cycles": 8, "cycles_note": "5+8n", "category": "string", "addressing_mode": "implied", "flags_affected": "OF SF ZF AF PF CF", "notes": "Repeat scan while equal"},
    {"mnemonic": "LODS", "operands": "byte/dword", "bytes": 1, "cycles": 5, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Load string element"},
    {"mnemonic": "STOS", "operands": "byte/dword", "bytes": 1, "cycles": 4, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Store string element"},
    {"mnemonic": "REP STOS", "operands": "byte/dword", "bytes": 2, "cycles": 5, "cycles_note": "4+5n", "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Repeat store string"},
    {"mnemonic": "INS", "operands": "byte/dword", "bytes": 1, "cycles": 15, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Input string from port"},
    {"mnemonic": "OUTS", "operands": "byte/dword", "bytes": 1, "cycles": 14, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Output string to port"},
    {"mnemonic": "JMP", "operands": "short", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump short"},
    {"mnemonic": "JMP", "operands": "near", "bytes": 5, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump near"},
    {"mnemonic": "JMP", "operands": "reg32", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Jump indirect register"},
    {"mnemonic": "JMP", "operands": "mem32", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "memory", "flags_affected": "none", "notes": "Jump indirect memory"},
    {"mnemonic": "JMP", "operands": "far", "bytes": 7, "cycles": 12, "cycles_note": "12 real / 27 protected", "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump far direct"},
    {"mnemonic": "Jcc", "operands": "short", "bytes": 2, "cycles": 7, "cycles_note": "7 taken / 3 not taken", "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Conditional jump short (16 variants)"},
    {"mnemonic": "Jcc", "operands": "near", "bytes": 6, "cycles": 7, "cycles_note": "7 taken / 3 not taken", "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Conditional jump near (386 new 32-bit displacement)"},
    {"mnemonic": "CALL", "operands": "near", "bytes": 5, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Call near direct"},
    {"mnemonic": "CALL", "operands": "reg32", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Call near indirect register"},
    {"mnemonic": "CALL", "operands": "mem32", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "memory", "flags_affected": "none", "notes": "Call near indirect memory"},
    {"mnemonic": "CALL", "operands": "far", "bytes": 7, "cycles": 17, "cycles_note": "17 real / 34 protected", "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call far direct"},
    {"mnemonic": "RET", "operands": "(near)", "bytes": 1, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return near"},
    {"mnemonic": "RET", "operands": "imm16 (near)", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Return near and pop"},
    {"mnemonic": "RET", "operands": "(far)", "bytes": 1, "cycles": 18, "cycles_note": "18 real / 32 protected", "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return far"},
    {"mnemonic": "LOOP", "operands": "short", "bytes": 2, "cycles": 11, "cycles_note": "11 taken / 11 not taken", "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Loop while ECX!=0"},
    {"mnemonic": "LOOPZ", "operands": "short", "bytes": 2, "cycles": 11, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Loop while zero"},
    {"mnemonic": "LOOPNZ", "operands": "short", "bytes": 2, "cycles": 11, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Loop while not zero"},
    {"mnemonic": "JECXZ", "operands": "short", "bytes": 2, "cycles": 9, "cycles_note": "9 taken / 5 not taken", "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if ECX is zero (386 new)"},
    {"mnemonic": "INT", "operands": "imm8", "bytes": 2, "cycles": 37, "cycles_note": "37 real / 59 protected", "category": "control", "addressing_mode": "immediate", "flags_affected": "IF TF", "notes": "Software interrupt"},
    {"mnemonic": "INT", "operands": "3", "bytes": 1, "cycles": 33, "category": "control", "addressing_mode": "implied", "flags_affected": "IF TF", "notes": "Breakpoint interrupt"},
    {"mnemonic": "INTO", "operands": "", "bytes": 1, "cycles": 35, "cycles_note": "35 if OF=1, 3 if OF=0", "category": "control", "addressing_mode": "implied", "flags_affected": "IF TF", "notes": "Interrupt on overflow"},
    {"mnemonic": "IRET", "operands": "", "bytes": 1, "cycles": 22, "cycles_note": "22 real / 38 protected", "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Interrupt return"},
    {"mnemonic": "NOP", "operands": "", "bytes": 1, "cycles": 3, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "HLT", "operands": "", "bytes": 1, "cycles": 5, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt"},
    {"mnemonic": "WAIT", "operands": "", "bytes": 1, "cycles": 6, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Wait for coprocessor"},
    {"mnemonic": "ESC", "operands": "", "bytes": 2, "cycles": 2, "category": "coprocessor", "addressing_mode": "register", "flags_affected": "none", "notes": "Escape to coprocessor"},
    {"mnemonic": "LOCK", "operands": "", "bytes": 1, "cycles": 0, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "LOCK prefix (bus lock)"},
    {"mnemonic": "CLC", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "CF", "notes": "Clear carry"},
    {"mnemonic": "STC", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "CF", "notes": "Set carry"},
    {"mnemonic": "CMC", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "CF", "notes": "Complement carry"},
    {"mnemonic": "CLD", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "DF", "notes": "Clear direction flag"},
    {"mnemonic": "STD", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "DF", "notes": "Set direction flag"},
    {"mnemonic": "CLI", "operands": "", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "IF", "notes": "Clear interrupt flag"},
    {"mnemonic": "STI", "operands": "", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "IF", "notes": "Set interrupt flag"},
    {"mnemonic": "LAHF", "operands": "", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Load AH from flags"},
    {"mnemonic": "SAHF", "operands": "", "bytes": 1, "cycles": 3, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "SF ZF AF PF CF", "notes": "Store AH into flags"},
    {"mnemonic": "DAA", "operands": "", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "SF ZF AF PF CF", "notes": "Decimal adjust after addition"},
    {"mnemonic": "DAS", "operands": "", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "SF ZF AF PF CF", "notes": "Decimal adjust after subtraction"},
    {"mnemonic": "AAA", "operands": "", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "AF CF", "notes": "ASCII adjust for addition"},
    {"mnemonic": "AAS", "operands": "", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "AF CF", "notes": "ASCII adjust for subtraction"},
    {"mnemonic": "AAM", "operands": "", "bytes": 2, "cycles": 17, "category": "alu", "addressing_mode": "implied", "flags_affected": "SF ZF PF", "notes": "ASCII adjust for multiply"},
    {"mnemonic": "AAD", "operands": "", "bytes": 2, "cycles": 19, "category": "alu", "addressing_mode": "implied", "flags_affected": "SF ZF PF", "notes": "ASCII adjust for divide"},
    {"mnemonic": "LGDT", "operands": "mem48", "bytes": 3, "cycles": 11, "category": "protection", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load global descriptor table register"},
    {"mnemonic": "SGDT", "operands": "mem48", "bytes": 3, "cycles": 9, "category": "protection", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store global descriptor table register"},
    {"mnemonic": "LIDT", "operands": "mem48", "bytes": 3, "cycles": 11, "category": "protection", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load interrupt descriptor table register"},
    {"mnemonic": "SIDT", "operands": "mem48", "bytes": 3, "cycles": 9, "category": "protection", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store interrupt descriptor table register"},
    {"mnemonic": "LLDT", "operands": "reg16", "bytes": 3, "cycles": 20, "category": "protection", "addressing_mode": "register", "flags_affected": "none", "notes": "Load local descriptor table register"},
    {"mnemonic": "SLDT", "operands": "reg16", "bytes": 3, "cycles": 2, "category": "protection", "addressing_mode": "register", "flags_affected": "none", "notes": "Store local descriptor table register"},
    {"mnemonic": "LTR", "operands": "reg16", "bytes": 3, "cycles": 23, "category": "protection", "addressing_mode": "register", "flags_affected": "none", "notes": "Load task register"},
    {"mnemonic": "STR", "operands": "reg16", "bytes": 3, "cycles": 2, "category": "protection", "addressing_mode": "register", "flags_affected": "none", "notes": "Store task register"},
    {"mnemonic": "LMSW", "operands": "reg16", "bytes": 3, "cycles": 10, "category": "protection", "addressing_mode": "register", "flags_affected": "none", "notes": "Load machine status word"},
    {"mnemonic": "SMSW", "operands": "reg16", "bytes": 3, "cycles": 2, "category": "protection", "addressing_mode": "register", "flags_affected": "none", "notes": "Store machine status word"},
    {"mnemonic": "LAR", "operands": "reg, reg16", "bytes": 3, "cycles": 15, "category": "protection", "addressing_mode": "register", "flags_affected": "ZF", "notes": "Load access rights"},
    {"mnemonic": "LSL", "operands": "reg, reg16", "bytes": 3, "cycles": 20, "category": "protection", "addressing_mode": "register", "flags_affected": "ZF", "notes": "Load segment limit"},
    {"mnemonic": "VERR", "operands": "reg16", "bytes": 3, "cycles": 10, "category": "protection", "addressing_mode": "register", "flags_affected": "ZF", "notes": "Verify segment for reading"},
    {"mnemonic": "VERW", "operands": "reg16", "bytes": 3, "cycles": 15, "category": "protection", "addressing_mode": "register", "flags_affected": "ZF", "notes": "Verify segment for writing"},
    {"mnemonic": "ARPL", "operands": "reg16, reg16", "bytes": 2, "cycles": 10, "category": "protection", "addressing_mode": "register", "flags_affected": "ZF", "notes": "Adjust RPL field of selector"},
    {"mnemonic": "MOV", "operands": "CRn, reg32", "bytes": 3, "cycles": 6, "category": "protection", "addressing_mode": "register", "flags_affected": "none", "notes": "Load control register (386 new)"},
    {"mnemonic": "MOV", "operands": "reg32, CRn", "bytes": 3, "cycles": 6, "category": "protection", "addressing_mode": "register", "flags_affected": "none", "notes": "Store control register (386 new)"},
    {"mnemonic": "MOV", "operands": "DRn, reg32", "bytes": 3, "cycles": 22, "category": "protection", "addressing_mode": "register", "flags_affected": "none", "notes": "Load debug register (386 new)"},
    {"mnemonic": "MOV", "operands": "reg32, DRn", "bytes": 3, "cycles": 22, "category": "protection", "addressing_mode": "register", "flags_affected": "none", "notes": "Store debug register (386 new)"},
    {"mnemonic": "MOV", "operands": "TRn, reg32", "bytes": 3, "cycles": 12, "category": "protection", "addressing_mode": "register", "flags_affected": "none", "notes": "Load test register (386 new)"},
    {"mnemonic": "CLTS", "operands": "", "bytes": 2, "cycles": 5, "category": "protection", "addressing_mode": "implied", "flags_affected": "none", "notes": "Clear task-switched flag in CR0"}
  ]
}
