$date
	Sun Oct 23 03:37:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#972739
b1000 !
1"
#972742
b1000 &
b1000 %
1$
#972743
0"
#972746
b100 &
b100 %
#972750
b10 &
b10 %
#972754
b1 &
b1 %
1#
#972758
b0 &
0#
b0 %
0$
#1997401
b1 !
1"
#1997402
b1 &
b1 %
1$
#1997403
0"
#1997406
1#
#1997410
b0 &
b0 %
0#
0$
#3004918
b10001 &
b10001 %
1$
b10001 !
1"
#3004919
0"
#3004922
b110100 &
b110100 %
#3004926
b11010 &
b11010 %
#3004930
b1101 &
b1101 %
#3004934
b101000 &
b101000 %
#3004938
b10100 &
b10100 %
#3004942
b1010 &
b1010 %
#3004946
b101 &
b101 %
#3004950
b10000 &
b10000 %
#3004954
b1000 &
b1000 %
#3004958
b100 &
b100 %
#3004962
b10 &
b10 %
#3004966
b1 &
1#
b1 %
#3004970
b0 &
b0 %
0#
0$
#4500012
