// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_26 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_378_p2;
reg   [0:0] icmp_ln86_reg_1370;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1370_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1370_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1370_pp0_iter3_reg;
wire   [0:0] icmp_ln86_687_fu_384_p2;
reg   [0:0] icmp_ln86_687_reg_1381;
wire   [0:0] icmp_ln86_688_fu_390_p2;
reg   [0:0] icmp_ln86_688_reg_1386;
reg   [0:0] icmp_ln86_688_reg_1386_pp0_iter1_reg;
wire   [0:0] icmp_ln86_689_fu_396_p2;
reg   [0:0] icmp_ln86_689_reg_1392;
wire   [0:0] icmp_ln86_690_fu_402_p2;
reg   [0:0] icmp_ln86_690_reg_1399;
wire   [0:0] icmp_ln86_691_fu_408_p2;
reg   [0:0] icmp_ln86_691_reg_1405;
reg   [0:0] icmp_ln86_691_reg_1405_pp0_iter1_reg;
reg   [0:0] icmp_ln86_691_reg_1405_pp0_iter2_reg;
wire   [0:0] icmp_ln86_692_fu_414_p2;
reg   [0:0] icmp_ln86_692_reg_1411;
reg   [0:0] icmp_ln86_692_reg_1411_pp0_iter1_reg;
wire   [0:0] icmp_ln86_693_fu_420_p2;
reg   [0:0] icmp_ln86_693_reg_1417;
reg   [0:0] icmp_ln86_693_reg_1417_pp0_iter1_reg;
wire   [0:0] icmp_ln86_694_fu_426_p2;
reg   [0:0] icmp_ln86_694_reg_1423;
reg   [0:0] icmp_ln86_694_reg_1423_pp0_iter1_reg;
wire   [0:0] icmp_ln86_695_fu_432_p2;
reg   [0:0] icmp_ln86_695_reg_1430;
reg   [0:0] icmp_ln86_695_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_695_reg_1430_pp0_iter2_reg;
wire   [0:0] icmp_ln86_696_fu_438_p2;
reg   [0:0] icmp_ln86_696_reg_1436;
reg   [0:0] icmp_ln86_696_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_696_reg_1436_pp0_iter2_reg;
wire   [0:0] icmp_ln86_697_fu_444_p2;
reg   [0:0] icmp_ln86_697_reg_1442;
reg   [0:0] icmp_ln86_697_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_697_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_697_reg_1442_pp0_iter3_reg;
wire   [0:0] icmp_ln86_698_fu_450_p2;
reg   [0:0] icmp_ln86_698_reg_1448;
reg   [0:0] icmp_ln86_698_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_698_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_698_reg_1448_pp0_iter3_reg;
reg   [0:0] icmp_ln86_698_reg_1448_pp0_iter4_reg;
wire   [0:0] icmp_ln86_699_fu_456_p2;
reg   [0:0] icmp_ln86_699_reg_1454;
reg   [0:0] icmp_ln86_699_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_699_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_699_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_699_reg_1454_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1396_fu_472_p2;
reg   [0:0] icmp_ln86_1396_reg_1460;
reg   [0:0] icmp_ln86_1396_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1396_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1396_reg_1460_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1396_reg_1460_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1396_reg_1460_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1396_reg_1460_pp0_iter6_reg;
wire   [0:0] icmp_ln86_701_fu_478_p2;
reg   [0:0] icmp_ln86_701_reg_1466;
wire   [0:0] icmp_ln86_702_fu_484_p2;
reg   [0:0] icmp_ln86_702_reg_1471;
reg   [0:0] icmp_ln86_702_reg_1471_pp0_iter1_reg;
wire   [0:0] icmp_ln86_703_fu_490_p2;
reg   [0:0] icmp_ln86_703_reg_1476;
reg   [0:0] icmp_ln86_703_reg_1476_pp0_iter1_reg;
wire   [0:0] icmp_ln86_704_fu_496_p2;
reg   [0:0] icmp_ln86_704_reg_1481;
reg   [0:0] icmp_ln86_704_reg_1481_pp0_iter1_reg;
wire   [0:0] icmp_ln86_705_fu_502_p2;
reg   [0:0] icmp_ln86_705_reg_1486;
reg   [0:0] icmp_ln86_705_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_705_reg_1486_pp0_iter2_reg;
wire   [0:0] icmp_ln86_706_fu_508_p2;
reg   [0:0] icmp_ln86_706_reg_1491;
reg   [0:0] icmp_ln86_706_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_706_reg_1491_pp0_iter2_reg;
wire   [0:0] icmp_ln86_707_fu_514_p2;
reg   [0:0] icmp_ln86_707_reg_1496;
reg   [0:0] icmp_ln86_707_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_707_reg_1496_pp0_iter2_reg;
wire   [0:0] icmp_ln86_708_fu_520_p2;
reg   [0:0] icmp_ln86_708_reg_1501;
reg   [0:0] icmp_ln86_708_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_708_reg_1501_pp0_iter2_reg;
reg   [0:0] icmp_ln86_708_reg_1501_pp0_iter3_reg;
wire   [0:0] icmp_ln86_709_fu_526_p2;
reg   [0:0] icmp_ln86_709_reg_1506;
reg   [0:0] icmp_ln86_709_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_709_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln86_709_reg_1506_pp0_iter3_reg;
wire   [0:0] icmp_ln86_710_fu_532_p2;
reg   [0:0] icmp_ln86_710_reg_1511;
reg   [0:0] icmp_ln86_710_reg_1511_pp0_iter1_reg;
reg   [0:0] icmp_ln86_710_reg_1511_pp0_iter2_reg;
reg   [0:0] icmp_ln86_710_reg_1511_pp0_iter3_reg;
wire   [0:0] icmp_ln86_711_fu_538_p2;
reg   [0:0] icmp_ln86_711_reg_1516;
reg   [0:0] icmp_ln86_711_reg_1516_pp0_iter1_reg;
reg   [0:0] icmp_ln86_711_reg_1516_pp0_iter2_reg;
reg   [0:0] icmp_ln86_711_reg_1516_pp0_iter3_reg;
reg   [0:0] icmp_ln86_711_reg_1516_pp0_iter4_reg;
wire   [0:0] icmp_ln86_712_fu_544_p2;
reg   [0:0] icmp_ln86_712_reg_1521;
reg   [0:0] icmp_ln86_712_reg_1521_pp0_iter1_reg;
reg   [0:0] icmp_ln86_712_reg_1521_pp0_iter2_reg;
reg   [0:0] icmp_ln86_712_reg_1521_pp0_iter3_reg;
reg   [0:0] icmp_ln86_712_reg_1521_pp0_iter4_reg;
wire   [0:0] icmp_ln86_713_fu_550_p2;
reg   [0:0] icmp_ln86_713_reg_1526;
reg   [0:0] icmp_ln86_713_reg_1526_pp0_iter1_reg;
reg   [0:0] icmp_ln86_713_reg_1526_pp0_iter2_reg;
reg   [0:0] icmp_ln86_713_reg_1526_pp0_iter3_reg;
reg   [0:0] icmp_ln86_713_reg_1526_pp0_iter4_reg;
wire   [0:0] icmp_ln86_714_fu_556_p2;
reg   [0:0] icmp_ln86_714_reg_1531;
reg   [0:0] icmp_ln86_714_reg_1531_pp0_iter1_reg;
reg   [0:0] icmp_ln86_714_reg_1531_pp0_iter2_reg;
reg   [0:0] icmp_ln86_714_reg_1531_pp0_iter3_reg;
reg   [0:0] icmp_ln86_714_reg_1531_pp0_iter4_reg;
reg   [0:0] icmp_ln86_714_reg_1531_pp0_iter5_reg;
wire   [0:0] icmp_ln86_715_fu_562_p2;
reg   [0:0] icmp_ln86_715_reg_1536;
reg   [0:0] icmp_ln86_715_reg_1536_pp0_iter1_reg;
reg   [0:0] icmp_ln86_715_reg_1536_pp0_iter2_reg;
reg   [0:0] icmp_ln86_715_reg_1536_pp0_iter3_reg;
reg   [0:0] icmp_ln86_715_reg_1536_pp0_iter4_reg;
reg   [0:0] icmp_ln86_715_reg_1536_pp0_iter5_reg;
reg   [0:0] icmp_ln86_715_reg_1536_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_568_p2;
reg   [0:0] and_ln102_reg_1541;
reg   [0:0] and_ln102_reg_1541_pp0_iter1_reg;
wire   [0:0] and_ln102_661_fu_584_p2;
reg   [0:0] and_ln102_661_reg_1552;
wire   [0:0] and_ln104_135_fu_593_p2;
reg   [0:0] and_ln104_135_reg_1558;
wire   [0:0] and_ln102_662_fu_598_p2;
reg   [0:0] and_ln102_662_reg_1563;
reg   [0:0] and_ln102_662_reg_1563_pp0_iter2_reg;
wire   [0:0] and_ln104_136_fu_608_p2;
reg   [0:0] and_ln104_136_reg_1570;
reg   [0:0] and_ln104_136_reg_1570_pp0_iter2_reg;
wire   [0:0] and_ln104_139_fu_624_p2;
reg   [0:0] and_ln104_139_reg_1576;
wire   [0:0] or_ln117_629_fu_660_p2;
reg   [0:0] or_ln117_629_reg_1581;
wire   [1:0] select_ln117_fu_666_p3;
reg   [1:0] select_ln117_reg_1587;
wire   [0:0] and_ln102_660_fu_679_p2;
reg   [0:0] and_ln102_660_reg_1592;
reg   [0:0] and_ln102_660_reg_1592_pp0_iter3_reg;
wire   [0:0] and_ln102_664_fu_695_p2;
reg   [0:0] and_ln102_664_reg_1599;
reg   [0:0] and_ln102_664_reg_1599_pp0_iter3_reg;
reg   [0:0] and_ln102_664_reg_1599_pp0_iter4_reg;
wire   [0:0] and_ln104_138_fu_705_p2;
reg   [0:0] and_ln104_138_reg_1606;
reg   [0:0] and_ln104_138_reg_1606_pp0_iter3_reg;
reg   [0:0] and_ln104_138_reg_1606_pp0_iter4_reg;
reg   [0:0] and_ln104_138_reg_1606_pp0_iter5_reg;
reg   [0:0] and_ln104_138_reg_1606_pp0_iter6_reg;
wire   [0:0] and_ln102_668_fu_720_p2;
reg   [0:0] and_ln102_668_reg_1612;
wire   [0:0] or_ln117_634_fu_813_p2;
reg   [0:0] or_ln117_634_reg_1618;
wire   [3:0] select_ln117_673_fu_826_p3;
reg   [3:0] select_ln117_673_reg_1623;
wire   [0:0] or_ln117_636_fu_834_p2;
reg   [0:0] or_ln117_636_reg_1628;
wire   [0:0] and_ln102_663_fu_838_p2;
reg   [0:0] and_ln102_663_reg_1635;
wire   [0:0] and_ln104_137_fu_847_p2;
reg   [0:0] and_ln104_137_reg_1641;
reg   [0:0] and_ln104_137_reg_1641_pp0_iter4_reg;
wire   [0:0] and_ln102_669_fu_862_p2;
reg   [0:0] and_ln102_669_reg_1647;
wire   [3:0] select_ln117_679_fu_949_p3;
reg   [3:0] select_ln117_679_reg_1652;
wire   [0:0] or_ln117_641_fu_956_p2;
reg   [0:0] or_ln117_641_reg_1657;
wire   [0:0] and_ln102_671_fu_970_p2;
reg   [0:0] and_ln102_671_reg_1663;
wire   [0:0] or_ln117_645_fu_1047_p2;
reg   [0:0] or_ln117_645_reg_1669;
wire   [4:0] select_ln117_685_fu_1061_p3;
reg   [4:0] select_ln117_685_reg_1674;
wire   [0:0] or_ln117_647_fu_1069_p2;
reg   [0:0] or_ln117_647_reg_1679;
wire   [0:0] or_ln117_651_fu_1157_p2;
reg   [0:0] or_ln117_651_reg_1687;
wire   [4:0] select_ln117_691_fu_1169_p3;
reg   [4:0] select_ln117_691_reg_1693;
wire   [0:0] or_ln117_653_fu_1191_p2;
reg   [0:0] or_ln117_653_reg_1698;
wire   [4:0] select_ln117_693_fu_1203_p3;
reg   [4:0] select_ln117_693_reg_1703;
wire    ap_block_pp0_stage0;
wire   [15:0] tmp_fu_462_p4;
wire   [0:0] xor_ln104_330_fu_574_p2;
wire   [0:0] xor_ln104_332_fu_588_p2;
wire   [0:0] and_ln104_fu_579_p2;
wire   [0:0] xor_ln104_333_fu_603_p2;
wire   [0:0] xor_ln104_337_fu_619_p2;
wire   [0:0] and_ln102_665_fu_614_p2;
wire   [0:0] and_ln102_673_fu_630_p2;
wire   [0:0] xor_ln117_fu_641_p2;
wire   [0:0] or_ln117_655_fu_646_p2;
wire   [0:0] or_ln117_656_fu_651_p2;
wire   [0:0] or_ln117_fu_635_p2;
wire   [1:0] zext_ln117_fu_656_p1;
wire   [0:0] xor_ln104_fu_674_p2;
wire   [0:0] xor_ln104_331_fu_684_p2;
wire   [0:0] and_ln104_134_fu_689_p2;
wire   [0:0] xor_ln104_335_fu_700_p2;
wire   [0:0] xor_ln104_336_fu_711_p2;
wire   [0:0] and_ln102_688_fu_724_p2;
wire   [0:0] and_ln102_689_fu_734_p2;
wire   [0:0] and_ln102_667_fu_716_p2;
wire   [0:0] and_ln102_674_fu_729_p2;
wire   [1:0] select_ln117_667_fu_753_p3;
wire   [0:0] or_ln117_630_fu_748_p2;
wire   [2:0] zext_ln117_75_fu_759_p1;
wire   [0:0] or_ln117_631_fu_763_p2;
wire   [0:0] and_ln102_675_fu_738_p2;
wire   [2:0] select_ln117_668_fu_767_p3;
wire   [0:0] or_ln117_632_fu_775_p2;
wire   [2:0] select_ln117_669_fu_781_p3;
wire   [0:0] and_ln102_676_fu_743_p2;
wire   [2:0] select_ln117_670_fu_789_p3;
wire   [2:0] select_ln117_671_fu_802_p3;
wire   [0:0] or_ln117_633_fu_797_p2;
wire   [3:0] zext_ln117_76_fu_809_p1;
wire   [3:0] select_ln117_672_fu_818_p3;
wire   [0:0] xor_ln104_334_fu_842_p2;
wire   [0:0] xor_ln104_338_fu_852_p2;
wire   [0:0] and_ln102_690_fu_867_p2;
wire   [0:0] xor_ln104_339_fu_857_p2;
wire   [0:0] and_ln102_691_fu_881_p2;
wire   [0:0] and_ln102_677_fu_872_p2;
wire   [0:0] or_ln117_635_fu_891_p2;
wire   [0:0] and_ln102_678_fu_877_p2;
wire   [3:0] select_ln117_674_fu_896_p3;
wire   [0:0] or_ln117_637_fu_903_p2;
wire   [3:0] select_ln117_675_fu_908_p3;
wire   [0:0] or_ln117_638_fu_915_p2;
wire   [0:0] and_ln102_679_fu_886_p2;
wire   [3:0] select_ln117_676_fu_919_p3;
wire   [0:0] or_ln117_639_fu_927_p2;
wire   [3:0] select_ln117_677_fu_933_p3;
wire   [3:0] select_ln117_678_fu_941_p3;
wire   [0:0] xor_ln104_340_fu_961_p2;
wire   [0:0] and_ln102_692_fu_978_p2;
wire   [0:0] and_ln102_670_fu_966_p2;
wire   [0:0] and_ln102_680_fu_974_p2;
wire   [0:0] or_ln117_640_fu_993_p2;
wire   [4:0] zext_ln117_77_fu_998_p1;
wire   [0:0] and_ln102_681_fu_983_p2;
wire   [4:0] select_ln117_680_fu_1001_p3;
wire   [0:0] or_ln117_642_fu_1009_p2;
wire   [4:0] select_ln117_681_fu_1014_p3;
wire   [0:0] or_ln117_643_fu_1021_p2;
wire   [0:0] and_ln102_682_fu_988_p2;
wire   [4:0] select_ln117_682_fu_1025_p3;
wire   [0:0] or_ln117_644_fu_1033_p2;
wire   [4:0] select_ln117_683_fu_1039_p3;
wire   [4:0] select_ln117_684_fu_1053_p3;
wire   [0:0] xor_ln104_341_fu_1073_p2;
wire   [0:0] and_ln102_693_fu_1083_p2;
wire   [0:0] xor_ln104_342_fu_1078_p2;
wire   [0:0] and_ln102_694_fu_1097_p2;
wire   [0:0] and_ln102_683_fu_1088_p2;
wire   [0:0] or_ln117_646_fu_1107_p2;
wire   [0:0] and_ln102_684_fu_1093_p2;
wire   [4:0] select_ln117_686_fu_1112_p3;
wire   [0:0] or_ln117_648_fu_1119_p2;
wire   [4:0] select_ln117_687_fu_1124_p3;
wire   [0:0] or_ln117_649_fu_1131_p2;
wire   [0:0] and_ln102_685_fu_1102_p2;
wire   [4:0] select_ln117_688_fu_1135_p3;
wire   [0:0] or_ln117_650_fu_1143_p2;
wire   [4:0] select_ln117_689_fu_1149_p3;
wire   [4:0] select_ln117_690_fu_1161_p3;
wire   [0:0] and_ln102_672_fu_1177_p2;
wire   [0:0] and_ln102_686_fu_1181_p2;
wire   [0:0] or_ln117_652_fu_1186_p2;
wire   [4:0] select_ln117_692_fu_1196_p3;
wire   [0:0] xor_ln104_343_fu_1211_p2;
wire   [0:0] and_ln102_695_fu_1216_p2;
wire   [0:0] and_ln102_687_fu_1221_p2;
wire   [0:0] or_ln117_654_fu_1226_p2;
wire   [11:0] agg_result_fu_1238_p63;
wire   [4:0] agg_result_fu_1238_p64;
wire   [11:0] agg_result_fu_1238_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] agg_result_fu_1238_p1;
wire   [4:0] agg_result_fu_1238_p3;
wire   [4:0] agg_result_fu_1238_p5;
wire   [4:0] agg_result_fu_1238_p7;
wire   [4:0] agg_result_fu_1238_p9;
wire   [4:0] agg_result_fu_1238_p11;
wire   [4:0] agg_result_fu_1238_p13;
wire   [4:0] agg_result_fu_1238_p15;
wire   [4:0] agg_result_fu_1238_p17;
wire   [4:0] agg_result_fu_1238_p19;
wire   [4:0] agg_result_fu_1238_p21;
wire   [4:0] agg_result_fu_1238_p23;
wire   [4:0] agg_result_fu_1238_p25;
wire   [4:0] agg_result_fu_1238_p27;
wire   [4:0] agg_result_fu_1238_p29;
wire   [4:0] agg_result_fu_1238_p31;
wire  signed [4:0] agg_result_fu_1238_p33;
wire  signed [4:0] agg_result_fu_1238_p35;
wire  signed [4:0] agg_result_fu_1238_p37;
wire  signed [4:0] agg_result_fu_1238_p39;
wire  signed [4:0] agg_result_fu_1238_p41;
wire  signed [4:0] agg_result_fu_1238_p43;
wire  signed [4:0] agg_result_fu_1238_p45;
wire  signed [4:0] agg_result_fu_1238_p47;
wire  signed [4:0] agg_result_fu_1238_p49;
wire  signed [4:0] agg_result_fu_1238_p51;
wire  signed [4:0] agg_result_fu_1238_p53;
wire  signed [4:0] agg_result_fu_1238_p55;
wire  signed [4:0] agg_result_fu_1238_p57;
wire  signed [4:0] agg_result_fu_1238_p59;
wire  signed [4:0] agg_result_fu_1238_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1_x2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x2_U1749(
    .din0(12'd3782),
    .din1(12'd3976),
    .din2(12'd3452),
    .din3(12'd243),
    .din4(12'd3987),
    .din5(12'd1376),
    .din6(12'd166),
    .din7(12'd647),
    .din8(12'd3689),
    .din9(12'd4069),
    .din10(12'd1010),
    .din11(12'd51),
    .din12(12'd1342),
    .din13(12'd1227),
    .din14(12'd3839),
    .din15(12'd4002),
    .din16(12'd462),
    .din17(12'd48),
    .din18(12'd4058),
    .din19(12'd3821),
    .din20(12'd443),
    .din21(12'd78),
    .din22(12'd4063),
    .din23(12'd4089),
    .din24(12'd54),
    .din25(12'd4056),
    .din26(12'd3639),
    .din27(12'd3634),
    .din28(12'd49),
    .din29(12'd320),
    .din30(12'd81),
    .def(agg_result_fu_1238_p63),
    .sel(agg_result_fu_1238_p64),
    .dout(agg_result_fu_1238_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_660_reg_1592 <= and_ln102_660_fu_679_p2;
        and_ln102_660_reg_1592_pp0_iter3_reg <= and_ln102_660_reg_1592;
        and_ln102_661_reg_1552 <= and_ln102_661_fu_584_p2;
        and_ln102_662_reg_1563 <= and_ln102_662_fu_598_p2;
        and_ln102_662_reg_1563_pp0_iter2_reg <= and_ln102_662_reg_1563;
        and_ln102_663_reg_1635 <= and_ln102_663_fu_838_p2;
        and_ln102_664_reg_1599 <= and_ln102_664_fu_695_p2;
        and_ln102_664_reg_1599_pp0_iter3_reg <= and_ln102_664_reg_1599;
        and_ln102_664_reg_1599_pp0_iter4_reg <= and_ln102_664_reg_1599_pp0_iter3_reg;
        and_ln102_668_reg_1612 <= and_ln102_668_fu_720_p2;
        and_ln102_669_reg_1647 <= and_ln102_669_fu_862_p2;
        and_ln102_671_reg_1663 <= and_ln102_671_fu_970_p2;
        and_ln102_reg_1541 <= and_ln102_fu_568_p2;
        and_ln102_reg_1541_pp0_iter1_reg <= and_ln102_reg_1541;
        and_ln104_135_reg_1558 <= and_ln104_135_fu_593_p2;
        and_ln104_136_reg_1570 <= and_ln104_136_fu_608_p2;
        and_ln104_136_reg_1570_pp0_iter2_reg <= and_ln104_136_reg_1570;
        and_ln104_137_reg_1641 <= and_ln104_137_fu_847_p2;
        and_ln104_137_reg_1641_pp0_iter4_reg <= and_ln104_137_reg_1641;
        and_ln104_138_reg_1606 <= and_ln104_138_fu_705_p2;
        and_ln104_138_reg_1606_pp0_iter3_reg <= and_ln104_138_reg_1606;
        and_ln104_138_reg_1606_pp0_iter4_reg <= and_ln104_138_reg_1606_pp0_iter3_reg;
        and_ln104_138_reg_1606_pp0_iter5_reg <= and_ln104_138_reg_1606_pp0_iter4_reg;
        and_ln104_138_reg_1606_pp0_iter6_reg <= and_ln104_138_reg_1606_pp0_iter5_reg;
        and_ln104_139_reg_1576 <= and_ln104_139_fu_624_p2;
        icmp_ln86_1396_reg_1460 <= icmp_ln86_1396_fu_472_p2;
        icmp_ln86_1396_reg_1460_pp0_iter1_reg <= icmp_ln86_1396_reg_1460;
        icmp_ln86_1396_reg_1460_pp0_iter2_reg <= icmp_ln86_1396_reg_1460_pp0_iter1_reg;
        icmp_ln86_1396_reg_1460_pp0_iter3_reg <= icmp_ln86_1396_reg_1460_pp0_iter2_reg;
        icmp_ln86_1396_reg_1460_pp0_iter4_reg <= icmp_ln86_1396_reg_1460_pp0_iter3_reg;
        icmp_ln86_1396_reg_1460_pp0_iter5_reg <= icmp_ln86_1396_reg_1460_pp0_iter4_reg;
        icmp_ln86_1396_reg_1460_pp0_iter6_reg <= icmp_ln86_1396_reg_1460_pp0_iter5_reg;
        icmp_ln86_687_reg_1381 <= icmp_ln86_687_fu_384_p2;
        icmp_ln86_688_reg_1386 <= icmp_ln86_688_fu_390_p2;
        icmp_ln86_688_reg_1386_pp0_iter1_reg <= icmp_ln86_688_reg_1386;
        icmp_ln86_689_reg_1392 <= icmp_ln86_689_fu_396_p2;
        icmp_ln86_690_reg_1399 <= icmp_ln86_690_fu_402_p2;
        icmp_ln86_691_reg_1405 <= icmp_ln86_691_fu_408_p2;
        icmp_ln86_691_reg_1405_pp0_iter1_reg <= icmp_ln86_691_reg_1405;
        icmp_ln86_691_reg_1405_pp0_iter2_reg <= icmp_ln86_691_reg_1405_pp0_iter1_reg;
        icmp_ln86_692_reg_1411 <= icmp_ln86_692_fu_414_p2;
        icmp_ln86_692_reg_1411_pp0_iter1_reg <= icmp_ln86_692_reg_1411;
        icmp_ln86_693_reg_1417 <= icmp_ln86_693_fu_420_p2;
        icmp_ln86_693_reg_1417_pp0_iter1_reg <= icmp_ln86_693_reg_1417;
        icmp_ln86_694_reg_1423 <= icmp_ln86_694_fu_426_p2;
        icmp_ln86_694_reg_1423_pp0_iter1_reg <= icmp_ln86_694_reg_1423;
        icmp_ln86_695_reg_1430 <= icmp_ln86_695_fu_432_p2;
        icmp_ln86_695_reg_1430_pp0_iter1_reg <= icmp_ln86_695_reg_1430;
        icmp_ln86_695_reg_1430_pp0_iter2_reg <= icmp_ln86_695_reg_1430_pp0_iter1_reg;
        icmp_ln86_696_reg_1436 <= icmp_ln86_696_fu_438_p2;
        icmp_ln86_696_reg_1436_pp0_iter1_reg <= icmp_ln86_696_reg_1436;
        icmp_ln86_696_reg_1436_pp0_iter2_reg <= icmp_ln86_696_reg_1436_pp0_iter1_reg;
        icmp_ln86_697_reg_1442 <= icmp_ln86_697_fu_444_p2;
        icmp_ln86_697_reg_1442_pp0_iter1_reg <= icmp_ln86_697_reg_1442;
        icmp_ln86_697_reg_1442_pp0_iter2_reg <= icmp_ln86_697_reg_1442_pp0_iter1_reg;
        icmp_ln86_697_reg_1442_pp0_iter3_reg <= icmp_ln86_697_reg_1442_pp0_iter2_reg;
        icmp_ln86_698_reg_1448 <= icmp_ln86_698_fu_450_p2;
        icmp_ln86_698_reg_1448_pp0_iter1_reg <= icmp_ln86_698_reg_1448;
        icmp_ln86_698_reg_1448_pp0_iter2_reg <= icmp_ln86_698_reg_1448_pp0_iter1_reg;
        icmp_ln86_698_reg_1448_pp0_iter3_reg <= icmp_ln86_698_reg_1448_pp0_iter2_reg;
        icmp_ln86_698_reg_1448_pp0_iter4_reg <= icmp_ln86_698_reg_1448_pp0_iter3_reg;
        icmp_ln86_699_reg_1454 <= icmp_ln86_699_fu_456_p2;
        icmp_ln86_699_reg_1454_pp0_iter1_reg <= icmp_ln86_699_reg_1454;
        icmp_ln86_699_reg_1454_pp0_iter2_reg <= icmp_ln86_699_reg_1454_pp0_iter1_reg;
        icmp_ln86_699_reg_1454_pp0_iter3_reg <= icmp_ln86_699_reg_1454_pp0_iter2_reg;
        icmp_ln86_699_reg_1454_pp0_iter4_reg <= icmp_ln86_699_reg_1454_pp0_iter3_reg;
        icmp_ln86_701_reg_1466 <= icmp_ln86_701_fu_478_p2;
        icmp_ln86_702_reg_1471 <= icmp_ln86_702_fu_484_p2;
        icmp_ln86_702_reg_1471_pp0_iter1_reg <= icmp_ln86_702_reg_1471;
        icmp_ln86_703_reg_1476 <= icmp_ln86_703_fu_490_p2;
        icmp_ln86_703_reg_1476_pp0_iter1_reg <= icmp_ln86_703_reg_1476;
        icmp_ln86_704_reg_1481 <= icmp_ln86_704_fu_496_p2;
        icmp_ln86_704_reg_1481_pp0_iter1_reg <= icmp_ln86_704_reg_1481;
        icmp_ln86_705_reg_1486 <= icmp_ln86_705_fu_502_p2;
        icmp_ln86_705_reg_1486_pp0_iter1_reg <= icmp_ln86_705_reg_1486;
        icmp_ln86_705_reg_1486_pp0_iter2_reg <= icmp_ln86_705_reg_1486_pp0_iter1_reg;
        icmp_ln86_706_reg_1491 <= icmp_ln86_706_fu_508_p2;
        icmp_ln86_706_reg_1491_pp0_iter1_reg <= icmp_ln86_706_reg_1491;
        icmp_ln86_706_reg_1491_pp0_iter2_reg <= icmp_ln86_706_reg_1491_pp0_iter1_reg;
        icmp_ln86_707_reg_1496 <= icmp_ln86_707_fu_514_p2;
        icmp_ln86_707_reg_1496_pp0_iter1_reg <= icmp_ln86_707_reg_1496;
        icmp_ln86_707_reg_1496_pp0_iter2_reg <= icmp_ln86_707_reg_1496_pp0_iter1_reg;
        icmp_ln86_708_reg_1501 <= icmp_ln86_708_fu_520_p2;
        icmp_ln86_708_reg_1501_pp0_iter1_reg <= icmp_ln86_708_reg_1501;
        icmp_ln86_708_reg_1501_pp0_iter2_reg <= icmp_ln86_708_reg_1501_pp0_iter1_reg;
        icmp_ln86_708_reg_1501_pp0_iter3_reg <= icmp_ln86_708_reg_1501_pp0_iter2_reg;
        icmp_ln86_709_reg_1506 <= icmp_ln86_709_fu_526_p2;
        icmp_ln86_709_reg_1506_pp0_iter1_reg <= icmp_ln86_709_reg_1506;
        icmp_ln86_709_reg_1506_pp0_iter2_reg <= icmp_ln86_709_reg_1506_pp0_iter1_reg;
        icmp_ln86_709_reg_1506_pp0_iter3_reg <= icmp_ln86_709_reg_1506_pp0_iter2_reg;
        icmp_ln86_710_reg_1511 <= icmp_ln86_710_fu_532_p2;
        icmp_ln86_710_reg_1511_pp0_iter1_reg <= icmp_ln86_710_reg_1511;
        icmp_ln86_710_reg_1511_pp0_iter2_reg <= icmp_ln86_710_reg_1511_pp0_iter1_reg;
        icmp_ln86_710_reg_1511_pp0_iter3_reg <= icmp_ln86_710_reg_1511_pp0_iter2_reg;
        icmp_ln86_711_reg_1516 <= icmp_ln86_711_fu_538_p2;
        icmp_ln86_711_reg_1516_pp0_iter1_reg <= icmp_ln86_711_reg_1516;
        icmp_ln86_711_reg_1516_pp0_iter2_reg <= icmp_ln86_711_reg_1516_pp0_iter1_reg;
        icmp_ln86_711_reg_1516_pp0_iter3_reg <= icmp_ln86_711_reg_1516_pp0_iter2_reg;
        icmp_ln86_711_reg_1516_pp0_iter4_reg <= icmp_ln86_711_reg_1516_pp0_iter3_reg;
        icmp_ln86_712_reg_1521 <= icmp_ln86_712_fu_544_p2;
        icmp_ln86_712_reg_1521_pp0_iter1_reg <= icmp_ln86_712_reg_1521;
        icmp_ln86_712_reg_1521_pp0_iter2_reg <= icmp_ln86_712_reg_1521_pp0_iter1_reg;
        icmp_ln86_712_reg_1521_pp0_iter3_reg <= icmp_ln86_712_reg_1521_pp0_iter2_reg;
        icmp_ln86_712_reg_1521_pp0_iter4_reg <= icmp_ln86_712_reg_1521_pp0_iter3_reg;
        icmp_ln86_713_reg_1526 <= icmp_ln86_713_fu_550_p2;
        icmp_ln86_713_reg_1526_pp0_iter1_reg <= icmp_ln86_713_reg_1526;
        icmp_ln86_713_reg_1526_pp0_iter2_reg <= icmp_ln86_713_reg_1526_pp0_iter1_reg;
        icmp_ln86_713_reg_1526_pp0_iter3_reg <= icmp_ln86_713_reg_1526_pp0_iter2_reg;
        icmp_ln86_713_reg_1526_pp0_iter4_reg <= icmp_ln86_713_reg_1526_pp0_iter3_reg;
        icmp_ln86_714_reg_1531 <= icmp_ln86_714_fu_556_p2;
        icmp_ln86_714_reg_1531_pp0_iter1_reg <= icmp_ln86_714_reg_1531;
        icmp_ln86_714_reg_1531_pp0_iter2_reg <= icmp_ln86_714_reg_1531_pp0_iter1_reg;
        icmp_ln86_714_reg_1531_pp0_iter3_reg <= icmp_ln86_714_reg_1531_pp0_iter2_reg;
        icmp_ln86_714_reg_1531_pp0_iter4_reg <= icmp_ln86_714_reg_1531_pp0_iter3_reg;
        icmp_ln86_714_reg_1531_pp0_iter5_reg <= icmp_ln86_714_reg_1531_pp0_iter4_reg;
        icmp_ln86_715_reg_1536 <= icmp_ln86_715_fu_562_p2;
        icmp_ln86_715_reg_1536_pp0_iter1_reg <= icmp_ln86_715_reg_1536;
        icmp_ln86_715_reg_1536_pp0_iter2_reg <= icmp_ln86_715_reg_1536_pp0_iter1_reg;
        icmp_ln86_715_reg_1536_pp0_iter3_reg <= icmp_ln86_715_reg_1536_pp0_iter2_reg;
        icmp_ln86_715_reg_1536_pp0_iter4_reg <= icmp_ln86_715_reg_1536_pp0_iter3_reg;
        icmp_ln86_715_reg_1536_pp0_iter5_reg <= icmp_ln86_715_reg_1536_pp0_iter4_reg;
        icmp_ln86_715_reg_1536_pp0_iter6_reg <= icmp_ln86_715_reg_1536_pp0_iter5_reg;
        icmp_ln86_reg_1370 <= icmp_ln86_fu_378_p2;
        icmp_ln86_reg_1370_pp0_iter1_reg <= icmp_ln86_reg_1370;
        icmp_ln86_reg_1370_pp0_iter2_reg <= icmp_ln86_reg_1370_pp0_iter1_reg;
        icmp_ln86_reg_1370_pp0_iter3_reg <= icmp_ln86_reg_1370_pp0_iter2_reg;
        or_ln117_629_reg_1581 <= or_ln117_629_fu_660_p2;
        or_ln117_634_reg_1618 <= or_ln117_634_fu_813_p2;
        or_ln117_636_reg_1628 <= or_ln117_636_fu_834_p2;
        or_ln117_641_reg_1657 <= or_ln117_641_fu_956_p2;
        or_ln117_645_reg_1669 <= or_ln117_645_fu_1047_p2;
        or_ln117_647_reg_1679 <= or_ln117_647_fu_1069_p2;
        or_ln117_651_reg_1687 <= or_ln117_651_fu_1157_p2;
        or_ln117_653_reg_1698 <= or_ln117_653_fu_1191_p2;
        select_ln117_673_reg_1623 <= select_ln117_673_fu_826_p3;
        select_ln117_679_reg_1652 <= select_ln117_679_fu_949_p3;
        select_ln117_685_reg_1674 <= select_ln117_685_fu_1061_p3;
        select_ln117_691_reg_1693 <= select_ln117_691_fu_1169_p3;
        select_ln117_693_reg_1703 <= select_ln117_693_fu_1203_p3;
        select_ln117_reg_1587 <= select_ln117_fu_666_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1238_p63 = 'bx;

assign agg_result_fu_1238_p64 = ((or_ln117_654_fu_1226_p2[0:0] == 1'b1) ? select_ln117_693_reg_1703 : 5'd30);

assign and_ln102_660_fu_679_p2 = (xor_ln104_fu_674_p2 & icmp_ln86_688_reg_1386_pp0_iter1_reg);

assign and_ln102_661_fu_584_p2 = (icmp_ln86_689_reg_1392 & and_ln102_reg_1541);

assign and_ln102_662_fu_598_p2 = (icmp_ln86_690_reg_1399 & and_ln104_fu_579_p2);

assign and_ln102_663_fu_838_p2 = (icmp_ln86_691_reg_1405_pp0_iter2_reg & and_ln102_660_reg_1592);

assign and_ln102_664_fu_695_p2 = (icmp_ln86_692_reg_1411_pp0_iter1_reg & and_ln104_134_fu_689_p2);

assign and_ln102_665_fu_614_p2 = (icmp_ln86_693_reg_1417 & and_ln102_661_fu_584_p2);

assign and_ln102_667_fu_716_p2 = (icmp_ln86_695_reg_1430_pp0_iter1_reg & and_ln102_662_reg_1563);

assign and_ln102_668_fu_720_p2 = (icmp_ln86_696_reg_1436_pp0_iter1_reg & and_ln104_136_reg_1570);

assign and_ln102_669_fu_862_p2 = (icmp_ln86_697_reg_1442_pp0_iter2_reg & and_ln102_663_fu_838_p2);

assign and_ln102_670_fu_966_p2 = (icmp_ln86_698_reg_1448_pp0_iter3_reg & and_ln104_137_reg_1641);

assign and_ln102_671_fu_970_p2 = (icmp_ln86_699_reg_1454_pp0_iter3_reg & and_ln102_664_reg_1599_pp0_iter3_reg);

assign and_ln102_672_fu_1177_p2 = (icmp_ln86_1396_reg_1460_pp0_iter5_reg & and_ln104_138_reg_1606_pp0_iter5_reg);

assign and_ln102_673_fu_630_p2 = (icmp_ln86_701_reg_1466 & and_ln102_665_fu_614_p2);

assign and_ln102_674_fu_729_p2 = (and_ln102_688_fu_724_p2 & and_ln102_661_reg_1552);

assign and_ln102_675_fu_738_p2 = (icmp_ln86_694_reg_1423_pp0_iter1_reg & and_ln102_689_fu_734_p2);

assign and_ln102_676_fu_743_p2 = (icmp_ln86_704_reg_1481_pp0_iter1_reg & and_ln102_667_fu_716_p2);

assign and_ln102_677_fu_872_p2 = (and_ln102_690_fu_867_p2 & and_ln102_662_reg_1563_pp0_iter2_reg);

assign and_ln102_678_fu_877_p2 = (icmp_ln86_706_reg_1491_pp0_iter2_reg & and_ln102_668_reg_1612);

assign and_ln102_679_fu_886_p2 = (and_ln104_136_reg_1570_pp0_iter2_reg & and_ln102_691_fu_881_p2);

assign and_ln102_680_fu_974_p2 = (icmp_ln86_708_reg_1501_pp0_iter3_reg & and_ln102_669_reg_1647);

assign and_ln102_681_fu_983_p2 = (and_ln102_692_fu_978_p2 & and_ln102_663_reg_1635);

assign and_ln102_682_fu_988_p2 = (icmp_ln86_710_reg_1511_pp0_iter3_reg & and_ln102_670_fu_966_p2);

assign and_ln102_683_fu_1088_p2 = (and_ln104_137_reg_1641_pp0_iter4_reg & and_ln102_693_fu_1083_p2);

assign and_ln102_684_fu_1093_p2 = (icmp_ln86_712_reg_1521_pp0_iter4_reg & and_ln102_671_reg_1663);

assign and_ln102_685_fu_1102_p2 = (and_ln102_694_fu_1097_p2 & and_ln102_664_reg_1599_pp0_iter4_reg);

assign and_ln102_686_fu_1181_p2 = (icmp_ln86_714_reg_1531_pp0_iter5_reg & and_ln102_672_fu_1177_p2);

assign and_ln102_687_fu_1221_p2 = (and_ln104_138_reg_1606_pp0_iter6_reg & and_ln102_695_fu_1216_p2);

assign and_ln102_688_fu_724_p2 = (xor_ln104_336_fu_711_p2 & icmp_ln86_702_reg_1471_pp0_iter1_reg);

assign and_ln102_689_fu_734_p2 = (icmp_ln86_703_reg_1476_pp0_iter1_reg & and_ln104_135_reg_1558);

assign and_ln102_690_fu_867_p2 = (xor_ln104_338_fu_852_p2 & icmp_ln86_705_reg_1486_pp0_iter2_reg);

assign and_ln102_691_fu_881_p2 = (xor_ln104_339_fu_857_p2 & icmp_ln86_707_reg_1496_pp0_iter2_reg);

assign and_ln102_692_fu_978_p2 = (xor_ln104_340_fu_961_p2 & icmp_ln86_709_reg_1506_pp0_iter3_reg);

assign and_ln102_693_fu_1083_p2 = (xor_ln104_341_fu_1073_p2 & icmp_ln86_711_reg_1516_pp0_iter4_reg);

assign and_ln102_694_fu_1097_p2 = (xor_ln104_342_fu_1078_p2 & icmp_ln86_713_reg_1526_pp0_iter4_reg);

assign and_ln102_695_fu_1216_p2 = (xor_ln104_343_fu_1211_p2 & icmp_ln86_715_reg_1536_pp0_iter6_reg);

assign and_ln102_fu_568_p2 = (icmp_ln86_fu_378_p2 & icmp_ln86_687_fu_384_p2);

assign and_ln104_134_fu_689_p2 = (xor_ln104_fu_674_p2 & xor_ln104_331_fu_684_p2);

assign and_ln104_135_fu_593_p2 = (xor_ln104_332_fu_588_p2 & and_ln102_reg_1541);

assign and_ln104_136_fu_608_p2 = (xor_ln104_333_fu_603_p2 & and_ln104_fu_579_p2);

assign and_ln104_137_fu_847_p2 = (xor_ln104_334_fu_842_p2 & and_ln102_660_reg_1592);

assign and_ln104_138_fu_705_p2 = (xor_ln104_335_fu_700_p2 & and_ln104_134_fu_689_p2);

assign and_ln104_139_fu_624_p2 = (xor_ln104_337_fu_619_p2 & and_ln104_135_fu_593_p2);

assign and_ln104_fu_579_p2 = (xor_ln104_330_fu_574_p2 & icmp_ln86_reg_1370);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1238_p65;

assign icmp_ln86_1396_fu_472_p2 = (($signed(tmp_fu_462_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_687_fu_384_p2 = (($signed(p_read15_int_reg) < $signed(18'd38)) ? 1'b1 : 1'b0);

assign icmp_ln86_688_fu_390_p2 = (($signed(p_read11_int_reg) < $signed(18'd626)) ? 1'b1 : 1'b0);

assign icmp_ln86_689_fu_396_p2 = (($signed(p_read15_int_reg) < $signed(18'd37)) ? 1'b1 : 1'b0);

assign icmp_ln86_690_fu_402_p2 = (($signed(p_read17_int_reg) < $signed(18'd124395)) ? 1'b1 : 1'b0);

assign icmp_ln86_691_fu_408_p2 = (($signed(p_read10_int_reg) < $signed(18'd596)) ? 1'b1 : 1'b0);

assign icmp_ln86_692_fu_414_p2 = (($signed(p_read15_int_reg) < $signed(18'd149)) ? 1'b1 : 1'b0);

assign icmp_ln86_693_fu_420_p2 = (($signed(p_read6_int_reg) < $signed(18'd358)) ? 1'b1 : 1'b0);

assign icmp_ln86_694_fu_426_p2 = (($signed(p_read14_int_reg) < $signed(18'd205)) ? 1'b1 : 1'b0);

assign icmp_ln86_695_fu_432_p2 = (($signed(p_read7_int_reg) < $signed(18'd269)) ? 1'b1 : 1'b0);

assign icmp_ln86_696_fu_438_p2 = (($signed(p_read13_int_reg) < $signed(18'd68)) ? 1'b1 : 1'b0);

assign icmp_ln86_697_fu_444_p2 = (($signed(p_read10_int_reg) < $signed(18'd336)) ? 1'b1 : 1'b0);

assign icmp_ln86_698_fu_450_p2 = (($signed(p_read5_int_reg) < $signed(18'd325)) ? 1'b1 : 1'b0);

assign icmp_ln86_699_fu_456_p2 = (($signed(p_read16_int_reg) < $signed(18'd184)) ? 1'b1 : 1'b0);

assign icmp_ln86_701_fu_478_p2 = (($signed(p_read18_int_reg) < $signed(18'd18291)) ? 1'b1 : 1'b0);

assign icmp_ln86_702_fu_484_p2 = (($signed(p_read10_int_reg) < $signed(18'd784)) ? 1'b1 : 1'b0);

assign icmp_ln86_703_fu_490_p2 = (($signed(p_read2_int_reg) < $signed(18'd88)) ? 1'b1 : 1'b0);

assign icmp_ln86_704_fu_496_p2 = (($signed(p_read18_int_reg) < $signed(18'd6899)) ? 1'b1 : 1'b0);

assign icmp_ln86_705_fu_502_p2 = (($signed(p_read4_int_reg) < $signed(18'd758)) ? 1'b1 : 1'b0);

assign icmp_ln86_706_fu_508_p2 = (($signed(p_read10_int_reg) < $signed(18'd904)) ? 1'b1 : 1'b0);

assign icmp_ln86_707_fu_514_p2 = (($signed(p_read1_int_reg) < $signed(18'd74438)) ? 1'b1 : 1'b0);

assign icmp_ln86_708_fu_520_p2 = (($signed(p_read4_int_reg) < $signed(18'd943)) ? 1'b1 : 1'b0);

assign icmp_ln86_709_fu_526_p2 = (($signed(p_read3_int_reg) < $signed(18'd2783)) ? 1'b1 : 1'b0);

assign icmp_ln86_710_fu_532_p2 = (($signed(p_read9_int_reg) < $signed(18'd30814)) ? 1'b1 : 1'b0);

assign icmp_ln86_711_fu_538_p2 = (($signed(p_read11_int_reg) < $signed(18'd373)) ? 1'b1 : 1'b0);

assign icmp_ln86_712_fu_544_p2 = (($signed(p_read7_int_reg) < $signed(18'd206)) ? 1'b1 : 1'b0);

assign icmp_ln86_713_fu_550_p2 = (($signed(p_read8_int_reg) < $signed(18'd79)) ? 1'b1 : 1'b0);

assign icmp_ln86_714_fu_556_p2 = (($signed(p_read2_int_reg) < $signed(18'd261903)) ? 1'b1 : 1'b0);

assign icmp_ln86_715_fu_562_p2 = (($signed(p_read12_int_reg) < $signed(18'd448)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_378_p2 = (($signed(p_read14_int_reg) < $signed(18'd225)) ? 1'b1 : 1'b0);

assign or_ln117_629_fu_660_p2 = (and_ln104_139_fu_624_p2 | and_ln102_665_fu_614_p2);

assign or_ln117_630_fu_748_p2 = (or_ln117_629_reg_1581 | and_ln102_674_fu_729_p2);

assign or_ln117_631_fu_763_p2 = (and_ln104_139_reg_1576 | and_ln102_661_reg_1552);

assign or_ln117_632_fu_775_p2 = (or_ln117_631_fu_763_p2 | and_ln102_675_fu_738_p2);

assign or_ln117_633_fu_797_p2 = (and_ln102_reg_1541_pp0_iter1_reg | and_ln102_676_fu_743_p2);

assign or_ln117_634_fu_813_p2 = (and_ln102_reg_1541_pp0_iter1_reg | and_ln102_667_fu_716_p2);

assign or_ln117_635_fu_891_p2 = (or_ln117_634_reg_1618 | and_ln102_677_fu_872_p2);

assign or_ln117_636_fu_834_p2 = (and_ln102_reg_1541_pp0_iter1_reg | and_ln102_662_reg_1563);

assign or_ln117_637_fu_903_p2 = (or_ln117_636_reg_1628 | and_ln102_678_fu_877_p2);

assign or_ln117_638_fu_915_p2 = (or_ln117_636_reg_1628 | and_ln102_668_reg_1612);

assign or_ln117_639_fu_927_p2 = (or_ln117_638_fu_915_p2 | and_ln102_679_fu_886_p2);

assign or_ln117_640_fu_993_p2 = (icmp_ln86_reg_1370_pp0_iter3_reg | and_ln102_680_fu_974_p2);

assign or_ln117_641_fu_956_p2 = (icmp_ln86_reg_1370_pp0_iter2_reg | and_ln102_669_fu_862_p2);

assign or_ln117_642_fu_1009_p2 = (or_ln117_641_reg_1657 | and_ln102_681_fu_983_p2);

assign or_ln117_643_fu_1021_p2 = (icmp_ln86_reg_1370_pp0_iter3_reg | and_ln102_663_reg_1635);

assign or_ln117_644_fu_1033_p2 = (or_ln117_643_fu_1021_p2 | and_ln102_682_fu_988_p2);

assign or_ln117_645_fu_1047_p2 = (or_ln117_643_fu_1021_p2 | and_ln102_670_fu_966_p2);

assign or_ln117_646_fu_1107_p2 = (or_ln117_645_reg_1669 | and_ln102_683_fu_1088_p2);

assign or_ln117_647_fu_1069_p2 = (icmp_ln86_reg_1370_pp0_iter3_reg | and_ln102_660_reg_1592_pp0_iter3_reg);

assign or_ln117_648_fu_1119_p2 = (or_ln117_647_reg_1679 | and_ln102_684_fu_1093_p2);

assign or_ln117_649_fu_1131_p2 = (or_ln117_647_reg_1679 | and_ln102_671_reg_1663);

assign or_ln117_650_fu_1143_p2 = (or_ln117_649_fu_1131_p2 | and_ln102_685_fu_1102_p2);

assign or_ln117_651_fu_1157_p2 = (or_ln117_647_reg_1679 | and_ln102_664_reg_1599_pp0_iter4_reg);

assign or_ln117_652_fu_1186_p2 = (or_ln117_651_reg_1687 | and_ln102_686_fu_1181_p2);

assign or_ln117_653_fu_1191_p2 = (or_ln117_651_reg_1687 | and_ln102_672_fu_1177_p2);

assign or_ln117_654_fu_1226_p2 = (or_ln117_653_reg_1698 | and_ln102_687_fu_1221_p2);

assign or_ln117_655_fu_646_p2 = (xor_ln117_fu_641_p2 | icmp_ln86_689_reg_1392);

assign or_ln117_656_fu_651_p2 = (or_ln117_655_fu_646_p2 | icmp_ln86_694_reg_1423);

assign or_ln117_fu_635_p2 = (and_ln104_139_fu_624_p2 | and_ln102_673_fu_630_p2);

assign select_ln117_667_fu_753_p3 = ((or_ln117_629_reg_1581[0:0] == 1'b1) ? select_ln117_reg_1587 : 2'd3);

assign select_ln117_668_fu_767_p3 = ((or_ln117_630_fu_748_p2[0:0] == 1'b1) ? zext_ln117_75_fu_759_p1 : 3'd4);

assign select_ln117_669_fu_781_p3 = ((or_ln117_631_fu_763_p2[0:0] == 1'b1) ? select_ln117_668_fu_767_p3 : 3'd5);

assign select_ln117_670_fu_789_p3 = ((or_ln117_632_fu_775_p2[0:0] == 1'b1) ? select_ln117_669_fu_781_p3 : 3'd6);

assign select_ln117_671_fu_802_p3 = ((and_ln102_reg_1541_pp0_iter1_reg[0:0] == 1'b1) ? select_ln117_670_fu_789_p3 : 3'd7);

assign select_ln117_672_fu_818_p3 = ((or_ln117_633_fu_797_p2[0:0] == 1'b1) ? zext_ln117_76_fu_809_p1 : 4'd8);

assign select_ln117_673_fu_826_p3 = ((or_ln117_634_fu_813_p2[0:0] == 1'b1) ? select_ln117_672_fu_818_p3 : 4'd9);

assign select_ln117_674_fu_896_p3 = ((or_ln117_635_fu_891_p2[0:0] == 1'b1) ? select_ln117_673_reg_1623 : 4'd10);

assign select_ln117_675_fu_908_p3 = ((or_ln117_636_reg_1628[0:0] == 1'b1) ? select_ln117_674_fu_896_p3 : 4'd11);

assign select_ln117_676_fu_919_p3 = ((or_ln117_637_fu_903_p2[0:0] == 1'b1) ? select_ln117_675_fu_908_p3 : 4'd12);

assign select_ln117_677_fu_933_p3 = ((or_ln117_638_fu_915_p2[0:0] == 1'b1) ? select_ln117_676_fu_919_p3 : 4'd13);

assign select_ln117_678_fu_941_p3 = ((or_ln117_639_fu_927_p2[0:0] == 1'b1) ? select_ln117_677_fu_933_p3 : 4'd14);

assign select_ln117_679_fu_949_p3 = ((icmp_ln86_reg_1370_pp0_iter2_reg[0:0] == 1'b1) ? select_ln117_678_fu_941_p3 : 4'd15);

assign select_ln117_680_fu_1001_p3 = ((or_ln117_640_fu_993_p2[0:0] == 1'b1) ? zext_ln117_77_fu_998_p1 : 5'd16);

assign select_ln117_681_fu_1014_p3 = ((or_ln117_641_reg_1657[0:0] == 1'b1) ? select_ln117_680_fu_1001_p3 : 5'd17);

assign select_ln117_682_fu_1025_p3 = ((or_ln117_642_fu_1009_p2[0:0] == 1'b1) ? select_ln117_681_fu_1014_p3 : 5'd18);

assign select_ln117_683_fu_1039_p3 = ((or_ln117_643_fu_1021_p2[0:0] == 1'b1) ? select_ln117_682_fu_1025_p3 : 5'd19);

assign select_ln117_684_fu_1053_p3 = ((or_ln117_644_fu_1033_p2[0:0] == 1'b1) ? select_ln117_683_fu_1039_p3 : 5'd20);

assign select_ln117_685_fu_1061_p3 = ((or_ln117_645_fu_1047_p2[0:0] == 1'b1) ? select_ln117_684_fu_1053_p3 : 5'd21);

assign select_ln117_686_fu_1112_p3 = ((or_ln117_646_fu_1107_p2[0:0] == 1'b1) ? select_ln117_685_reg_1674 : 5'd22);

assign select_ln117_687_fu_1124_p3 = ((or_ln117_647_reg_1679[0:0] == 1'b1) ? select_ln117_686_fu_1112_p3 : 5'd23);

assign select_ln117_688_fu_1135_p3 = ((or_ln117_648_fu_1119_p2[0:0] == 1'b1) ? select_ln117_687_fu_1124_p3 : 5'd24);

assign select_ln117_689_fu_1149_p3 = ((or_ln117_649_fu_1131_p2[0:0] == 1'b1) ? select_ln117_688_fu_1135_p3 : 5'd25);

assign select_ln117_690_fu_1161_p3 = ((or_ln117_650_fu_1143_p2[0:0] == 1'b1) ? select_ln117_689_fu_1149_p3 : 5'd26);

assign select_ln117_691_fu_1169_p3 = ((or_ln117_651_fu_1157_p2[0:0] == 1'b1) ? select_ln117_690_fu_1161_p3 : 5'd27);

assign select_ln117_692_fu_1196_p3 = ((or_ln117_652_fu_1186_p2[0:0] == 1'b1) ? select_ln117_691_reg_1693 : 5'd28);

assign select_ln117_693_fu_1203_p3 = ((or_ln117_653_fu_1191_p2[0:0] == 1'b1) ? select_ln117_692_fu_1196_p3 : 5'd29);

assign select_ln117_fu_666_p3 = ((or_ln117_fu_635_p2[0:0] == 1'b1) ? zext_ln117_fu_656_p1 : 2'd2);

assign tmp_fu_462_p4 = {{p_read13_int_reg[17:2]}};

assign xor_ln104_330_fu_574_p2 = (icmp_ln86_687_reg_1381 ^ 1'd1);

assign xor_ln104_331_fu_684_p2 = (icmp_ln86_688_reg_1386_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_332_fu_588_p2 = (icmp_ln86_689_reg_1392 ^ 1'd1);

assign xor_ln104_333_fu_603_p2 = (icmp_ln86_690_reg_1399 ^ 1'd1);

assign xor_ln104_334_fu_842_p2 = (icmp_ln86_691_reg_1405_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_335_fu_700_p2 = (icmp_ln86_692_reg_1411_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_336_fu_711_p2 = (icmp_ln86_693_reg_1417_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_337_fu_619_p2 = (icmp_ln86_694_reg_1423 ^ 1'd1);

assign xor_ln104_338_fu_852_p2 = (icmp_ln86_695_reg_1430_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_339_fu_857_p2 = (icmp_ln86_696_reg_1436_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_340_fu_961_p2 = (icmp_ln86_697_reg_1442_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_341_fu_1073_p2 = (icmp_ln86_698_reg_1448_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_342_fu_1078_p2 = (icmp_ln86_699_reg_1454_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_343_fu_1211_p2 = (icmp_ln86_1396_reg_1460_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_674_p2 = (icmp_ln86_reg_1370_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_641_p2 = (1'd1 ^ and_ln102_reg_1541);

assign zext_ln117_75_fu_759_p1 = select_ln117_667_fu_753_p3;

assign zext_ln117_76_fu_809_p1 = select_ln117_671_fu_802_p3;

assign zext_ln117_77_fu_998_p1 = select_ln117_679_reg_1652;

assign zext_ln117_fu_656_p1 = or_ln117_656_fu_651_p2;

endmodule //conifer_jettag_accelerator_decision_function_26
