
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//objdump_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402f38 <.init>:
  402f38:	stp	x29, x30, [sp, #-16]!
  402f3c:	mov	x29, sp
  402f40:	bl	403900 <ferror@plt+0x60>
  402f44:	ldp	x29, x30, [sp], #16
  402f48:	ret

Disassembly of section .plt:

0000000000402f50 <memcpy@plt-0x20>:
  402f50:	stp	x16, x30, [sp, #-16]!
  402f54:	adrp	x16, 463000 <warn@@Base+0x25fcc>
  402f58:	ldr	x17, [x16, #4088]
  402f5c:	add	x16, x16, #0xff8
  402f60:	br	x17
  402f64:	nop
  402f68:	nop
  402f6c:	nop

0000000000402f70 <memcpy@plt>:
  402f70:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  402f74:	ldr	x17, [x16]
  402f78:	add	x16, x16, #0x0
  402f7c:	br	x17

0000000000402f80 <memmove@plt>:
  402f80:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  402f84:	ldr	x17, [x16, #8]
  402f88:	add	x16, x16, #0x8
  402f8c:	br	x17

0000000000402f90 <cplus_demangle_print@plt>:
  402f90:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  402f94:	ldr	x17, [x16, #16]
  402f98:	add	x16, x16, #0x10
  402f9c:	br	x17

0000000000402fa0 <mkstemps@plt>:
  402fa0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  402fa4:	ldr	x17, [x16, #24]
  402fa8:	add	x16, x16, #0x18
  402fac:	br	x17

0000000000402fb0 <cplus_demangle_name_to_style@plt>:
  402fb0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  402fb4:	ldr	x17, [x16, #32]
  402fb8:	add	x16, x16, #0x20
  402fbc:	br	x17

0000000000402fc0 <strtoul@plt>:
  402fc0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  402fc4:	ldr	x17, [x16, #40]
  402fc8:	add	x16, x16, #0x28
  402fcc:	br	x17

0000000000402fd0 <strlen@plt>:
  402fd0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  402fd4:	ldr	x17, [x16, #48]
  402fd8:	add	x16, x16, #0x30
  402fdc:	br	x17

0000000000402fe0 <fputs@plt>:
  402fe0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  402fe4:	ldr	x17, [x16, #56]
  402fe8:	add	x16, x16, #0x38
  402fec:	br	x17

0000000000402ff0 <bfd_scan_vma@plt>:
  402ff0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  402ff4:	ldr	x17, [x16, #64]
  402ff8:	add	x16, x16, #0x40
  402ffc:	br	x17

0000000000403000 <exit@plt>:
  403000:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403004:	ldr	x17, [x16, #72]
  403008:	add	x16, x16, #0x48
  40300c:	br	x17

0000000000403010 <ctf_arc_open_by_name@plt>:
  403010:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403014:	ldr	x17, [x16, #80]
  403018:	add	x16, x16, #0x50
  40301c:	br	x17

0000000000403020 <strnlen@plt>:
  403020:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403024:	ldr	x17, [x16, #88]
  403028:	add	x16, x16, #0x58
  40302c:	br	x17

0000000000403030 <strtod@plt>:
  403030:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403034:	ldr	x17, [x16, #96]
  403038:	add	x16, x16, #0x60
  40303c:	br	x17

0000000000403040 <bfd_get_stab_name@plt>:
  403040:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403044:	ldr	x17, [x16, #104]
  403048:	add	x16, x16, #0x68
  40304c:	br	x17

0000000000403050 <ctf_archive_iter@plt>:
  403050:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403054:	ldr	x17, [x16, #112]
  403058:	add	x16, x16, #0x70
  40305c:	br	x17

0000000000403060 <bfd_arch_list@plt>:
  403060:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403064:	ldr	x17, [x16, #120]
  403068:	add	x16, x16, #0x78
  40306c:	br	x17

0000000000403070 <bfd_set_default_target@plt>:
  403070:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403074:	ldr	x17, [x16, #128]
  403078:	add	x16, x16, #0x80
  40307c:	br	x17

0000000000403080 <ctf_errno@plt>:
  403080:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403084:	ldr	x17, [x16, #136]
  403088:	add	x16, x16, #0x88
  40308c:	br	x17

0000000000403090 <ftell@plt>:
  403090:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403094:	ldr	x17, [x16, #144]
  403098:	add	x16, x16, #0x90
  40309c:	br	x17

00000000004030a0 <sprintf@plt>:
  4030a0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4030a4:	ldr	x17, [x16, #152]
  4030a8:	add	x16, x16, #0x98
  4030ac:	br	x17

00000000004030b0 <putc@plt>:
  4030b0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4030b4:	ldr	x17, [x16, #160]
  4030b8:	add	x16, x16, #0xa0
  4030bc:	br	x17

00000000004030c0 <fputc@plt>:
  4030c0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4030c4:	ldr	x17, [x16, #168]
  4030c8:	add	x16, x16, #0xa8
  4030cc:	br	x17

00000000004030d0 <filename_cmp@plt>:
  4030d0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4030d4:	ldr	x17, [x16, #176]
  4030d8:	add	x16, x16, #0xb0
  4030dc:	br	x17

00000000004030e0 <cplus_demangle_set_style@plt>:
  4030e0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4030e4:	ldr	x17, [x16, #184]
  4030e8:	add	x16, x16, #0xb8
  4030ec:	br	x17

00000000004030f0 <qsort@plt>:
  4030f0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4030f4:	ldr	x17, [x16, #192]
  4030f8:	add	x16, x16, #0xc0
  4030fc:	br	x17

0000000000403100 <ctime@plt>:
  403100:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403104:	ldr	x17, [x16, #200]
  403108:	add	x16, x16, #0xc8
  40310c:	br	x17

0000000000403110 <asprintf@plt>:
  403110:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403114:	ldr	x17, [x16, #208]
  403118:	add	x16, x16, #0xd0
  40311c:	br	x17

0000000000403120 <bfd_malloc_and_get_section@plt>:
  403120:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403124:	ldr	x17, [x16, #216]
  403128:	add	x16, x16, #0xd8
  40312c:	br	x17

0000000000403130 <bfd_openr@plt>:
  403130:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403134:	ldr	x17, [x16, #224]
  403138:	add	x16, x16, #0xe0
  40313c:	br	x17

0000000000403140 <lrealpath@plt>:
  403140:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403144:	ldr	x17, [x16, #232]
  403148:	add	x16, x16, #0xe8
  40314c:	br	x17

0000000000403150 <ctf_errmsg@plt>:
  403150:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403154:	ldr	x17, [x16, #240]
  403158:	add	x16, x16, #0xf0
  40315c:	br	x17

0000000000403160 <snprintf@plt>:
  403160:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403164:	ldr	x17, [x16, #248]
  403168:	add	x16, x16, #0xf8
  40316c:	br	x17

0000000000403170 <ctf_dump@plt>:
  403170:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403174:	ldr	x17, [x16, #256]
  403178:	add	x16, x16, #0x100
  40317c:	br	x17

0000000000403180 <bfd_get_section_contents@plt>:
  403180:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403184:	ldr	x17, [x16, #264]
  403188:	add	x16, x16, #0x108
  40318c:	br	x17

0000000000403190 <bfd_get_mtime@plt>:
  403190:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403194:	ldr	x17, [x16, #272]
  403198:	add	x16, x16, #0x110
  40319c:	br	x17

00000000004031a0 <fclose@plt>:
  4031a0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4031a4:	ldr	x17, [x16, #280]
  4031a8:	add	x16, x16, #0x118
  4031ac:	br	x17

00000000004031b0 <fopen@plt>:
  4031b0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4031b4:	ldr	x17, [x16, #288]
  4031b8:	add	x16, x16, #0x120
  4031bc:	br	x17

00000000004031c0 <malloc@plt>:
  4031c0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4031c4:	ldr	x17, [x16, #296]
  4031c8:	add	x16, x16, #0x128
  4031cc:	br	x17

00000000004031d0 <open@plt>:
  4031d0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4031d4:	ldr	x17, [x16, #304]
  4031d8:	add	x16, x16, #0x130
  4031dc:	br	x17

00000000004031e0 <xrealloc@plt>:
  4031e0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4031e4:	ldr	x17, [x16, #312]
  4031e8:	add	x16, x16, #0x138
  4031ec:	br	x17

00000000004031f0 <ctf_bfdopen_ctfsect@plt>:
  4031f0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4031f4:	ldr	x17, [x16, #320]
  4031f8:	add	x16, x16, #0x140
  4031fc:	br	x17

0000000000403200 <concat@plt>:
  403200:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403204:	ldr	x17, [x16, #328]
  403208:	add	x16, x16, #0x148
  40320c:	br	x17

0000000000403210 <strncmp@plt>:
  403210:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403214:	ldr	x17, [x16, #336]
  403218:	add	x16, x16, #0x150
  40321c:	br	x17

0000000000403220 <bindtextdomain@plt>:
  403220:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403224:	ldr	x17, [x16, #344]
  403228:	add	x16, x16, #0x158
  40322c:	br	x17

0000000000403230 <bfd_target_list@plt>:
  403230:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403234:	ldr	x17, [x16, #352]
  403238:	add	x16, x16, #0x160
  40323c:	br	x17

0000000000403240 <__libc_start_main@plt>:
  403240:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403244:	ldr	x17, [x16, #360]
  403248:	add	x16, x16, #0x168
  40324c:	br	x17

0000000000403250 <bfd_get_error@plt>:
  403250:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403254:	ldr	x17, [x16, #368]
  403258:	add	x16, x16, #0x170
  40325c:	br	x17

0000000000403260 <strcat@plt>:
  403260:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403264:	ldr	x17, [x16, #376]
  403268:	add	x16, x16, #0x178
  40326c:	br	x17

0000000000403270 <disassemble_init_for_target@plt>:
  403270:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403274:	ldr	x17, [x16, #384]
  403278:	add	x16, x16, #0x180
  40327c:	br	x17

0000000000403280 <memset@plt>:
  403280:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403284:	ldr	x17, [x16, #392]
  403288:	add	x16, x16, #0x188
  40328c:	br	x17

0000000000403290 <xmalloc@plt>:
  403290:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403294:	ldr	x17, [x16, #400]
  403298:	add	x16, x16, #0x190
  40329c:	br	x17

00000000004032a0 <bfd_set_error@plt>:
  4032a0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4032a4:	ldr	x17, [x16, #408]
  4032a8:	add	x16, x16, #0x198
  4032ac:	br	x17

00000000004032b0 <xmalloc_set_program_name@plt>:
  4032b0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4032b4:	ldr	x17, [x16, #416]
  4032b8:	add	x16, x16, #0x1a0
  4032bc:	br	x17

00000000004032c0 <xstrdup@plt>:
  4032c0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4032c4:	ldr	x17, [x16, #424]
  4032c8:	add	x16, x16, #0x1a8
  4032cc:	br	x17

00000000004032d0 <bfd_get_section_by_name@plt>:
  4032d0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4032d4:	ldr	x17, [x16, #432]
  4032d8:	add	x16, x16, #0x1b0
  4032dc:	br	x17

00000000004032e0 <calloc@plt>:
  4032e0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4032e4:	ldr	x17, [x16, #440]
  4032e8:	add	x16, x16, #0x1b8
  4032ec:	br	x17

00000000004032f0 <bfd_get_arch_size@plt>:
  4032f0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4032f4:	ldr	x17, [x16, #448]
  4032f8:	add	x16, x16, #0x1c0
  4032fc:	br	x17

0000000000403300 <bfd_init@plt>:
  403300:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403304:	ldr	x17, [x16, #456]
  403308:	add	x16, x16, #0x1c8
  40330c:	br	x17

0000000000403310 <bfd_get_full_section_contents@plt>:
  403310:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403314:	ldr	x17, [x16, #464]
  403318:	add	x16, x16, #0x1d0
  40331c:	br	x17

0000000000403320 <lbasename@plt>:
  403320:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403324:	ldr	x17, [x16, #472]
  403328:	add	x16, x16, #0x1d8
  40332c:	br	x17

0000000000403330 <getpagesize@plt>:
  403330:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403334:	ldr	x17, [x16, #480]
  403338:	add	x16, x16, #0x1e0
  40333c:	br	x17

0000000000403340 <disassembler_usage@plt>:
  403340:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403344:	ldr	x17, [x16, #488]
  403348:	add	x16, x16, #0x1e8
  40334c:	br	x17

0000000000403350 <getc@plt>:
  403350:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403354:	ldr	x17, [x16, #496]
  403358:	add	x16, x16, #0x1f0
  40335c:	br	x17

0000000000403360 <strdup@plt>:
  403360:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403364:	ldr	x17, [x16, #504]
  403368:	add	x16, x16, #0x1f8
  40336c:	br	x17

0000000000403370 <strerror@plt>:
  403370:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403374:	ldr	x17, [x16, #512]
  403378:	add	x16, x16, #0x200
  40337c:	br	x17

0000000000403380 <close@plt>:
  403380:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403384:	ldr	x17, [x16, #520]
  403388:	add	x16, x16, #0x208
  40338c:	br	x17

0000000000403390 <strrchr@plt>:
  403390:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403394:	ldr	x17, [x16, #528]
  403398:	add	x16, x16, #0x210
  40339c:	br	x17

00000000004033a0 <__gmon_start__@plt>:
  4033a0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4033a4:	ldr	x17, [x16, #536]
  4033a8:	add	x16, x16, #0x218
  4033ac:	br	x17

00000000004033b0 <bfd_set_format@plt>:
  4033b0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4033b4:	ldr	x17, [x16, #544]
  4033b8:	add	x16, x16, #0x220
  4033bc:	br	x17

00000000004033c0 <mkdtemp@plt>:
  4033c0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4033c4:	ldr	x17, [x16, #552]
  4033c8:	add	x16, x16, #0x228
  4033cc:	br	x17

00000000004033d0 <bfd_octets_per_byte@plt>:
  4033d0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4033d4:	ldr	x17, [x16, #560]
  4033d8:	add	x16, x16, #0x230
  4033dc:	br	x17

00000000004033e0 <fseek@plt>:
  4033e0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4033e4:	ldr	x17, [x16, #568]
  4033e8:	add	x16, x16, #0x238
  4033ec:	br	x17

00000000004033f0 <abort@plt>:
  4033f0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4033f4:	ldr	x17, [x16, #576]
  4033f8:	add	x16, x16, #0x240
  4033fc:	br	x17

0000000000403400 <cplus_demangle_init_info@plt>:
  403400:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403404:	ldr	x17, [x16, #584]
  403408:	add	x16, x16, #0x248
  40340c:	br	x17

0000000000403410 <access@plt>:
  403410:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403414:	ldr	x17, [x16, #592]
  403418:	add	x16, x16, #0x250
  40341c:	br	x17

0000000000403420 <bfd_close_all_done@plt>:
  403420:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403424:	ldr	x17, [x16, #600]
  403428:	add	x16, x16, #0x258
  40342c:	br	x17

0000000000403430 <bfd_get_file_size@plt>:
  403430:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403434:	ldr	x17, [x16, #608]
  403438:	add	x16, x16, #0x260
  40343c:	br	x17

0000000000403440 <puts@plt>:
  403440:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403444:	ldr	x17, [x16, #616]
  403448:	add	x16, x16, #0x268
  40344c:	br	x17

0000000000403450 <bfd_get_arch@plt>:
  403450:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403454:	ldr	x17, [x16, #624]
  403458:	add	x16, x16, #0x270
  40345c:	br	x17

0000000000403460 <fread_unlocked@plt>:
  403460:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403464:	ldr	x17, [x16, #632]
  403468:	add	x16, x16, #0x278
  40346c:	br	x17

0000000000403470 <textdomain@plt>:
  403470:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403474:	ldr	x17, [x16, #640]
  403478:	add	x16, x16, #0x280
  40347c:	br	x17

0000000000403480 <bfd_cache_section_contents@plt>:
  403480:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403484:	ldr	x17, [x16, #648]
  403488:	add	x16, x16, #0x288
  40348c:	br	x17

0000000000403490 <getopt_long@plt>:
  403490:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403494:	ldr	x17, [x16, #656]
  403498:	add	x16, x16, #0x290
  40349c:	br	x17

00000000004034a0 <strcmp@plt>:
  4034a0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4034a4:	ldr	x17, [x16, #664]
  4034a8:	add	x16, x16, #0x298
  4034ac:	br	x17

00000000004034b0 <bfd_printable_arch_mach@plt>:
  4034b0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4034b4:	ldr	x17, [x16, #672]
  4034b8:	add	x16, x16, #0x2a0
  4034bc:	br	x17

00000000004034c0 <bfd_coff_get_auxent@plt>:
  4034c0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4034c4:	ldr	x17, [x16, #680]
  4034c8:	add	x16, x16, #0x2a8
  4034cc:	br	x17

00000000004034d0 <mmap@plt>:
  4034d0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4034d4:	ldr	x17, [x16, #688]
  4034d8:	add	x16, x16, #0x2b0
  4034dc:	br	x17

00000000004034e0 <strtol@plt>:
  4034e0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4034e4:	ldr	x17, [x16, #696]
  4034e8:	add	x16, x16, #0x2b8
  4034ec:	br	x17

00000000004034f0 <fread@plt>:
  4034f0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4034f4:	ldr	x17, [x16, #704]
  4034f8:	add	x16, x16, #0x2c0
  4034fc:	br	x17

0000000000403500 <bfd_iterate_over_targets@plt>:
  403500:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403504:	ldr	x17, [x16, #712]
  403508:	add	x16, x16, #0x2c8
  40350c:	br	x17

0000000000403510 <free@plt>:
  403510:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403514:	ldr	x17, [x16, #720]
  403518:	add	x16, x16, #0x2d0
  40351c:	br	x17

0000000000403520 <disassembler@plt>:
  403520:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403524:	ldr	x17, [x16, #728]
  403528:	add	x16, x16, #0x2d8
  40352c:	br	x17

0000000000403530 <bfd_get_mach@plt>:
  403530:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403534:	ldr	x17, [x16, #736]
  403538:	add	x16, x16, #0x2e0
  40353c:	br	x17

0000000000403540 <ctf_file_close@plt>:
  403540:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403544:	ldr	x17, [x16, #744]
  403548:	add	x16, x16, #0x2e8
  40354c:	br	x17

0000000000403550 <strspn@plt>:
  403550:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403554:	ldr	x17, [x16, #752]
  403558:	add	x16, x16, #0x2f0
  40355c:	br	x17

0000000000403560 <strchr@plt>:
  403560:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403564:	ldr	x17, [x16, #760]
  403568:	add	x16, x16, #0x2f8
  40356c:	br	x17

0000000000403570 <bfd_openw@plt>:
  403570:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403574:	ldr	x17, [x16, #768]
  403578:	add	x16, x16, #0x300
  40357c:	br	x17

0000000000403580 <bfd_coff_get_syment@plt>:
  403580:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403584:	ldr	x17, [x16, #776]
  403588:	add	x16, x16, #0x308
  40358c:	br	x17

0000000000403590 <cplus_demangle@plt>:
  403590:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403594:	ldr	x17, [x16, #784]
  403598:	add	x16, x16, #0x310
  40359c:	br	x17

00000000004035a0 <cplus_demangle_type@plt>:
  4035a0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4035a4:	ldr	x17, [x16, #792]
  4035a8:	add	x16, x16, #0x318
  4035ac:	br	x17

00000000004035b0 <fwrite@plt>:
  4035b0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4035b4:	ldr	x17, [x16, #800]
  4035b8:	add	x16, x16, #0x320
  4035bc:	br	x17

00000000004035c0 <bfd_set_error_program_name@plt>:
  4035c0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4035c4:	ldr	x17, [x16, #808]
  4035c8:	add	x16, x16, #0x328
  4035cc:	br	x17

00000000004035d0 <dcngettext@plt>:
  4035d0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4035d4:	ldr	x17, [x16, #816]
  4035d8:	add	x16, x16, #0x330
  4035dc:	br	x17

00000000004035e0 <bfd_demangle@plt>:
  4035e0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4035e4:	ldr	x17, [x16, #824]
  4035e8:	add	x16, x16, #0x338
  4035ec:	br	x17

00000000004035f0 <fflush@plt>:
  4035f0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4035f4:	ldr	x17, [x16, #832]
  4035f8:	add	x16, x16, #0x340
  4035fc:	br	x17

0000000000403600 <cplus_demangle_mangled_name@plt>:
  403600:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403604:	ldr	x17, [x16, #840]
  403608:	add	x16, x16, #0x348
  40360c:	br	x17

0000000000403610 <bfd_scan_arch@plt>:
  403610:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403614:	ldr	x17, [x16, #848]
  403618:	add	x16, x16, #0x350
  40361c:	br	x17

0000000000403620 <strcpy@plt>:
  403620:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403624:	ldr	x17, [x16, #856]
  403628:	add	x16, x16, #0x358
  40362c:	br	x17

0000000000403630 <bfd_simple_get_relocated_section_contents@plt>:
  403630:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403634:	ldr	x17, [x16, #864]
  403638:	add	x16, x16, #0x360
  40363c:	br	x17

0000000000403640 <ctf_close@plt>:
  403640:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403644:	ldr	x17, [x16, #872]
  403648:	add	x16, x16, #0x368
  40364c:	br	x17

0000000000403650 <read@plt>:
  403650:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403654:	ldr	x17, [x16, #880]
  403658:	add	x16, x16, #0x370
  40365c:	br	x17

0000000000403660 <mkstemp@plt>:
  403660:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403664:	ldr	x17, [x16, #888]
  403668:	add	x16, x16, #0x378
  40366c:	br	x17

0000000000403670 <xexit@plt>:
  403670:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403674:	ldr	x17, [x16, #896]
  403678:	add	x16, x16, #0x380
  40367c:	br	x17

0000000000403680 <bfd_close@plt>:
  403680:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403684:	ldr	x17, [x16, #904]
  403688:	add	x16, x16, #0x388
  40368c:	br	x17

0000000000403690 <disassemble_free_target@plt>:
  403690:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403694:	ldr	x17, [x16, #912]
  403698:	add	x16, x16, #0x390
  40369c:	br	x17

00000000004036a0 <bfd_sprintf_vma@plt>:
  4036a0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4036a4:	ldr	x17, [x16, #920]
  4036a8:	add	x16, x16, #0x398
  4036ac:	br	x17

00000000004036b0 <bfd_check_format_matches@plt>:
  4036b0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4036b4:	ldr	x17, [x16, #928]
  4036b8:	add	x16, x16, #0x3a0
  4036bc:	br	x17

00000000004036c0 <__fxstat@plt>:
  4036c0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4036c4:	ldr	x17, [x16, #936]
  4036c8:	add	x16, x16, #0x3a8
  4036cc:	br	x17

00000000004036d0 <strstr@plt>:
  4036d0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4036d4:	ldr	x17, [x16, #944]
  4036d8:	add	x16, x16, #0x3b0
  4036dc:	br	x17

00000000004036e0 <bfd_errmsg@plt>:
  4036e0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4036e4:	ldr	x17, [x16, #952]
  4036e8:	add	x16, x16, #0x3b8
  4036ec:	br	x17

00000000004036f0 <bfd_canonicalize_reloc@plt>:
  4036f0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4036f4:	ldr	x17, [x16, #960]
  4036f8:	add	x16, x16, #0x3c0
  4036fc:	br	x17

0000000000403700 <dcgettext@plt>:
  403700:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403704:	ldr	x17, [x16, #968]
  403708:	add	x16, x16, #0x3c8
  40370c:	br	x17

0000000000403710 <vsnprintf@plt>:
  403710:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403714:	ldr	x17, [x16, #976]
  403718:	add	x16, x16, #0x3d0
  40371c:	br	x17

0000000000403720 <remove_whitespace_and_extra_commas@plt>:
  403720:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403724:	ldr	x17, [x16, #984]
  403728:	add	x16, x16, #0x3d8
  40372c:	br	x17

0000000000403730 <strncpy@plt>:
  403730:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403734:	ldr	x17, [x16, #992]
  403738:	add	x16, x16, #0x3e0
  40373c:	br	x17

0000000000403740 <bfd_check_format@plt>:
  403740:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403744:	ldr	x17, [x16, #1000]
  403748:	add	x16, x16, #0x3e8
  40374c:	br	x17

0000000000403750 <bfd_openr_next_archived_file@plt>:
  403750:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403754:	ldr	x17, [x16, #1008]
  403758:	add	x16, x16, #0x3f0
  40375c:	br	x17

0000000000403760 <bfd_fprintf_vma@plt>:
  403760:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403764:	ldr	x17, [x16, #1016]
  403768:	add	x16, x16, #0x3f8
  40376c:	br	x17

0000000000403770 <strcspn@plt>:
  403770:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403774:	ldr	x17, [x16, #1024]
  403778:	add	x16, x16, #0x400
  40377c:	br	x17

0000000000403780 <bfd_get_reloc_upper_bound@plt>:
  403780:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403784:	ldr	x17, [x16, #1032]
  403788:	add	x16, x16, #0x408
  40378c:	br	x17

0000000000403790 <vfprintf@plt>:
  403790:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403794:	ldr	x17, [x16, #1040]
  403798:	add	x16, x16, #0x410
  40379c:	br	x17

00000000004037a0 <printf@plt>:
  4037a0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4037a4:	ldr	x17, [x16, #1048]
  4037a8:	add	x16, x16, #0x418
  4037ac:	br	x17

00000000004037b0 <bfd_map_over_sections@plt>:
  4037b0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4037b4:	ldr	x17, [x16, #1056]
  4037b8:	add	x16, x16, #0x420
  4037bc:	br	x17

00000000004037c0 <__assert_fail@plt>:
  4037c0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4037c4:	ldr	x17, [x16, #1064]
  4037c8:	add	x16, x16, #0x428
  4037cc:	br	x17

00000000004037d0 <__errno_location@plt>:
  4037d0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4037d4:	ldr	x17, [x16, #1072]
  4037d8:	add	x16, x16, #0x430
  4037dc:	br	x17

00000000004037e0 <iterative_hash@plt>:
  4037e0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4037e4:	ldr	x17, [x16, #1080]
  4037e8:	add	x16, x16, #0x438
  4037ec:	br	x17

00000000004037f0 <getenv@plt>:
  4037f0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4037f4:	ldr	x17, [x16, #1088]
  4037f8:	add	x16, x16, #0x440
  4037fc:	br	x17

0000000000403800 <putchar@plt>:
  403800:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403804:	ldr	x17, [x16, #1096]
  403808:	add	x16, x16, #0x448
  40380c:	br	x17

0000000000403810 <__xstat@plt>:
  403810:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403814:	ldr	x17, [x16, #1104]
  403818:	add	x16, x16, #0x450
  40381c:	br	x17

0000000000403820 <bfd_is_local_label@plt>:
  403820:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403824:	ldr	x17, [x16, #1112]
  403828:	add	x16, x16, #0x458
  40382c:	br	x17

0000000000403830 <init_disassemble_info@plt>:
  403830:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403834:	ldr	x17, [x16, #1120]
  403838:	add	x16, x16, #0x460
  40383c:	br	x17

0000000000403840 <xcalloc@plt>:
  403840:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403844:	ldr	x17, [x16, #1128]
  403848:	add	x16, x16, #0x468
  40384c:	br	x17

0000000000403850 <unlink@plt>:
  403850:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403854:	ldr	x17, [x16, #1136]
  403858:	add	x16, x16, #0x470
  40385c:	br	x17

0000000000403860 <ctf_import@plt>:
  403860:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403864:	ldr	x17, [x16, #1144]
  403868:	add	x16, x16, #0x478
  40386c:	br	x17

0000000000403870 <bfd_arch_bits_per_address@plt>:
  403870:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403874:	ldr	x17, [x16, #1152]
  403878:	add	x16, x16, #0x480
  40387c:	br	x17

0000000000403880 <fprintf@plt>:
  403880:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403884:	ldr	x17, [x16, #1160]
  403888:	add	x16, x16, #0x488
  40388c:	br	x17

0000000000403890 <setlocale@plt>:
  403890:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  403894:	ldr	x17, [x16, #1168]
  403898:	add	x16, x16, #0x490
  40389c:	br	x17

00000000004038a0 <ferror@plt>:
  4038a0:	adrp	x16, 464000 <memcpy@GLIBC_2.17>
  4038a4:	ldr	x17, [x16, #1176]
  4038a8:	add	x16, x16, #0x498
  4038ac:	br	x17

Disassembly of section .text:

00000000004038b0 <error@@Base-0x396c0>:
  4038b0:	mov	x29, #0x0                   	// #0
  4038b4:	mov	x30, #0x0                   	// #0
  4038b8:	mov	x5, x0
  4038bc:	ldr	x1, [sp]
  4038c0:	add	x2, sp, #0x8
  4038c4:	mov	x6, sp
  4038c8:	movz	x0, #0x0, lsl #48
  4038cc:	movk	x0, #0x0, lsl #32
  4038d0:	movk	x0, #0x40, lsl #16
  4038d4:	movk	x0, #0x3df8
  4038d8:	movz	x3, #0x0, lsl #48
  4038dc:	movk	x3, #0x0, lsl #32
  4038e0:	movk	x3, #0x44, lsl #16
  4038e4:	movk	x3, #0x388
  4038e8:	movz	x4, #0x0, lsl #48
  4038ec:	movk	x4, #0x0, lsl #32
  4038f0:	movk	x4, #0x44, lsl #16
  4038f4:	movk	x4, #0x408
  4038f8:	bl	403240 <__libc_start_main@plt>
  4038fc:	bl	4033f0 <abort@plt>
  403900:	adrp	x0, 463000 <warn@@Base+0x25fcc>
  403904:	ldr	x0, [x0, #4048]
  403908:	cbz	x0, 403910 <ferror@plt+0x70>
  40390c:	b	4033a0 <__gmon_start__@plt>
  403910:	ret
  403914:	nop
  403918:	adrp	x0, 465000 <_sch_istable+0x1c50>
  40391c:	add	x0, x0, #0xed0
  403920:	adrp	x1, 465000 <_sch_istable+0x1c50>
  403924:	add	x1, x1, #0xed0
  403928:	cmp	x1, x0
  40392c:	b.eq	403944 <ferror@plt+0xa4>  // b.none
  403930:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  403934:	ldr	x1, [x1, #1064]
  403938:	cbz	x1, 403944 <ferror@plt+0xa4>
  40393c:	mov	x16, x1
  403940:	br	x16
  403944:	ret
  403948:	adrp	x0, 465000 <_sch_istable+0x1c50>
  40394c:	add	x0, x0, #0xed0
  403950:	adrp	x1, 465000 <_sch_istable+0x1c50>
  403954:	add	x1, x1, #0xed0
  403958:	sub	x1, x1, x0
  40395c:	lsr	x2, x1, #63
  403960:	add	x1, x2, x1, asr #3
  403964:	cmp	xzr, x1, asr #1
  403968:	asr	x1, x1, #1
  40396c:	b.eq	403984 <ferror@plt+0xe4>  // b.none
  403970:	adrp	x2, 440000 <warn@@Base+0x2fcc>
  403974:	ldr	x2, [x2, #1072]
  403978:	cbz	x2, 403984 <ferror@plt+0xe4>
  40397c:	mov	x16, x2
  403980:	br	x16
  403984:	ret
  403988:	stp	x29, x30, [sp, #-32]!
  40398c:	mov	x29, sp
  403990:	str	x19, [sp, #16]
  403994:	adrp	x19, 466000 <_bfd_std_section+0x110>
  403998:	ldrb	w0, [x19, #848]
  40399c:	cbnz	w0, 4039ac <ferror@plt+0x10c>
  4039a0:	bl	403918 <ferror@plt+0x78>
  4039a4:	mov	w0, #0x1                   	// #1
  4039a8:	strb	w0, [x19, #848]
  4039ac:	ldr	x19, [sp, #16]
  4039b0:	ldp	x29, x30, [sp], #32
  4039b4:	ret
  4039b8:	b	403948 <ferror@plt+0xa8>
  4039bc:	cbz	x0, 4039f4 <ferror@plt+0x154>
  4039c0:	ldr	x8, [x0, #64]
  4039c4:	cbz	x8, 4039e8 <ferror@plt+0x148>
  4039c8:	ldr	x9, [x8]
  4039cc:	cbz	x9, 4039e8 <ferror@plt+0x148>
  4039d0:	add	x8, x8, #0x8
  4039d4:	ldr	x9, [x9, #8]
  4039d8:	cmp	x9, x1
  4039dc:	b.eq	4039f0 <ferror@plt+0x150>  // b.none
  4039e0:	ldr	x9, [x8], #8
  4039e4:	cbnz	x9, 4039d4 <ferror@plt+0x134>
  4039e8:	mov	w0, wzr
  4039ec:	ret
  4039f0:	mov	w0, #0x1                   	// #1
  4039f4:	ret
  4039f8:	stp	x29, x30, [sp, #-64]!
  4039fc:	stp	x22, x21, [sp, #32]
  403a00:	adrp	x21, 464000 <memcpy@GLIBC_2.17>
  403a04:	add	x21, x21, #0xbf8
  403a08:	mov	w8, #0x70                  	// #112
  403a0c:	str	x23, [sp, #16]
  403a10:	stp	x20, x19, [sp, #48]
  403a14:	umaddl	x23, w0, w8, x21
  403a18:	ldr	x8, [x23, #32]
  403a1c:	mov	x19, x1
  403a20:	mov	w20, w0
  403a24:	mov	w22, w0
  403a28:	mov	x29, sp
  403a2c:	cbz	x8, 403a48 <ferror@plt+0x1a8>
  403a30:	mov	w8, #0x70                  	// #112
  403a34:	madd	x8, x22, x8, x21
  403a38:	ldr	x0, [x8, #24]
  403a3c:	ldr	x1, [x19]
  403a40:	bl	4034a0 <strcmp@plt>
  403a44:	cbz	w0, 403aa0 <ferror@plt+0x200>
  403a48:	ldr	x1, [x23]
  403a4c:	mov	x0, x19
  403a50:	bl	4032d0 <bfd_get_section_by_name@plt>
  403a54:	cbnz	x0, 403a70 <ferror@plt+0x1d0>
  403a58:	mov	w8, #0x70                  	// #112
  403a5c:	madd	x23, x22, x8, x21
  403a60:	ldr	x1, [x23, #8]!
  403a64:	mov	x0, x19
  403a68:	bl	4032d0 <bfd_get_section_by_name@plt>
  403a6c:	cbz	x0, 403aa4 <ferror@plt+0x204>
  403a70:	ldr	x8, [x23]
  403a74:	mov	w9, #0x70                  	// #112
  403a78:	madd	x9, x22, x9, x21
  403a7c:	mov	x1, x0
  403a80:	str	x8, [x9, #16]
  403a84:	mov	w0, w20
  403a88:	mov	x2, x19
  403a8c:	ldp	x20, x19, [sp, #48]
  403a90:	ldp	x22, x21, [sp, #32]
  403a94:	ldr	x23, [sp, #16]
  403a98:	ldp	x29, x30, [sp], #64
  403a9c:	b	403ab8 <ferror@plt+0x218>
  403aa0:	mov	w0, #0x1                   	// #1
  403aa4:	ldp	x20, x19, [sp, #48]
  403aa8:	ldp	x22, x21, [sp, #32]
  403aac:	ldr	x23, [sp, #16]
  403ab0:	ldp	x29, x30, [sp], #64
  403ab4:	ret
  403ab8:	stp	x29, x30, [sp, #-96]!
  403abc:	stp	x22, x21, [sp, #64]
  403ac0:	adrp	x22, 464000 <memcpy@GLIBC_2.17>
  403ac4:	add	x22, x22, #0xbf8
  403ac8:	mov	w8, #0x70                  	// #112
  403acc:	str	x27, [sp, #16]
  403ad0:	stp	x26, x25, [sp, #32]
  403ad4:	stp	x24, x23, [sp, #48]
  403ad8:	stp	x20, x19, [sp, #80]
  403adc:	umaddl	x24, w0, w8, x22
  403ae0:	ldr	x21, [x24, #32]!
  403ae4:	mov	x20, x2
  403ae8:	mov	x19, x1
  403aec:	mov	w23, w0
  403af0:	mov	x29, sp
  403af4:	cbz	x21, 403b18 <ferror@plt+0x278>
  403af8:	mov	w8, #0x70                  	// #112
  403afc:	madd	x8, x23, x8, x22
  403b00:	ldr	x0, [x8, #24]
  403b04:	ldr	x1, [x20]
  403b08:	bl	4034a0 <strcmp@plt>
  403b0c:	cbz	w0, 403bdc <ferror@plt+0x33c>
  403b10:	mov	x0, x21
  403b14:	bl	403510 <free@plt>
  403b18:	ldr	x8, [x20]
  403b1c:	mov	w9, #0x70                  	// #112
  403b20:	madd	x27, x23, x9, x22
  403b24:	mov	x25, x27
  403b28:	mov	x26, x27
  403b2c:	str	x8, [x27, #24]
  403b30:	str	xzr, [x25, #64]!
  403b34:	str	xzr, [x26, #72]!
  403b38:	ldr	x8, [x19, #40]
  403b3c:	mov	x21, x27
  403b40:	str	x8, [x27, #40]
  403b44:	str	x19, [x21, #80]!
  403b48:	ldr	x8, [x19, #56]
  403b4c:	adds	x0, x8, #0x1
  403b50:	str	x8, [x27, #48]!
  403b54:	b.cc	403b9c <ferror@plt+0x2fc>  // b.lo, b.ul, b.last
  403b58:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  403b5c:	add	x1, x1, #0x82a
  403b60:	mov	w2, #0x5                   	// #5
  403b64:	mov	x0, xzr
  403b68:	str	xzr, [x24]
  403b6c:	bl	403700 <dcgettext@plt>
  403b70:	mov	w8, #0x70                  	// #112
  403b74:	madd	x8, x23, x8, x22
  403b78:	ldr	x8, [x8, #16]
  403b7c:	mov	x19, x0
  403b80:	mov	x0, x8
  403b84:	bl	4049f4 <ferror@plt+0x1154>
  403b88:	ldr	x2, [x27]
  403b8c:	mov	x1, x0
  403b90:	mov	x0, x19
  403b94:	bl	4037a0 <printf@plt>
  403b98:	b	403c60 <ferror@plt+0x3c0>
  403b9c:	bl	4031c0 <malloc@plt>
  403ba0:	str	x0, [x29, #24]
  403ba4:	str	x0, [x24]
  403ba8:	cbz	x0, 403c28 <ferror@plt+0x388>
  403bac:	add	x2, x29, #0x18
  403bb0:	mov	x0, x20
  403bb4:	mov	x1, x19
  403bb8:	bl	403310 <bfd_get_full_section_contents@plt>
  403bbc:	ldr	x8, [x24]
  403bc0:	cbz	w0, 403be4 <ferror@plt+0x344>
  403bc4:	ldr	x9, [x27]
  403bc8:	strb	wzr, [x8, x9]
  403bcc:	ldrb	w8, [x20, #72]
  403bd0:	mov	w9, #0x42                  	// #66
  403bd4:	tst	w8, w9
  403bd8:	b.eq	403c80 <ferror@plt+0x3e0>  // b.none
  403bdc:	mov	w0, #0x1                   	// #1
  403be0:	b	403c64 <ferror@plt+0x3c4>
  403be4:	cbz	x8, 403c28 <ferror@plt+0x388>
  403be8:	ldr	x9, [x21]
  403bec:	cbz	x9, 403c18 <ferror@plt+0x378>
  403bf0:	ldr	x10, [x9, #176]
  403bf4:	cmp	x8, x10
  403bf8:	b.ne	403c18 <ferror@plt+0x378>  // b.any
  403bfc:	adrp	x8, 440000 <warn@@Base+0x2fcc>
  403c00:	ldr	d0, [x9, #32]
  403c04:	ldr	d1, [x8, #1080]
  403c08:	str	xzr, [x9, #176]
  403c0c:	and	v0.8b, v0.8b, v1.8b
  403c10:	str	d0, [x9, #32]
  403c14:	ldr	x8, [x24]
  403c18:	mov	x0, x8
  403c1c:	bl	403510 <free@plt>
  403c20:	stp	xzr, xzr, [x24]
  403c24:	str	xzr, [x24, #16]
  403c28:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  403c2c:	add	x1, x1, #0x855
  403c30:	mov	w2, #0x5                   	// #5
  403c34:	mov	x0, xzr
  403c38:	bl	403700 <dcgettext@plt>
  403c3c:	mov	w8, #0x70                  	// #112
  403c40:	madd	x8, x23, x8, x22
  403c44:	ldr	x8, [x8, #16]
  403c48:	mov	x19, x0
  403c4c:	mov	x0, x8
  403c50:	bl	4049f4 <ferror@plt+0x1154>
  403c54:	mov	x1, x0
  403c58:	mov	x0, x19
  403c5c:	bl	4037a0 <printf@plt>
  403c60:	mov	w0, wzr
  403c64:	ldp	x20, x19, [sp, #80]
  403c68:	ldp	x22, x21, [sp, #64]
  403c6c:	ldp	x24, x23, [sp, #48]
  403c70:	ldp	x26, x25, [sp, #32]
  403c74:	ldr	x27, [sp, #16]
  403c78:	ldp	x29, x30, [sp], #96
  403c7c:	ret
  403c80:	mov	w8, #0x70                  	// #112
  403c84:	madd	x8, x23, x8, x22
  403c88:	ldr	w8, [x8, #104]
  403c8c:	cbz	w8, 403bdc <ferror@plt+0x33c>
  403c90:	ldr	x1, [x24]
  403c94:	mov	x0, x19
  403c98:	bl	403480 <bfd_cache_section_contents@plt>
  403c9c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  403ca0:	ldr	x2, [x24]
  403ca4:	ldr	x3, [x8, #1072]
  403ca8:	mov	x0, x20
  403cac:	mov	x1, x19
  403cb0:	bl	403630 <bfd_simple_get_relocated_section_contents@plt>
  403cb4:	cbz	x0, 403cf8 <ferror@plt+0x458>
  403cb8:	mov	x0, x20
  403cbc:	mov	x1, x19
  403cc0:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  403cc4:	cmp	x0, #0x1
  403cc8:	b.lt	403bdc <ferror@plt+0x33c>  // b.tstop
  403ccc:	bl	403290 <xmalloc@plt>
  403cd0:	mov	x21, x0
  403cd4:	mov	x0, x20
  403cd8:	mov	x1, x19
  403cdc:	mov	x2, x21
  403ce0:	mov	x3, xzr
  403ce4:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  403ce8:	cbz	x0, 403d34 <ferror@plt+0x494>
  403cec:	str	x21, [x25]
  403cf0:	str	x0, [x26]
  403cf4:	b	403bdc <ferror@plt+0x33c>
  403cf8:	ldr	x0, [x24]
  403cfc:	cbz	x0, 403c28 <ferror@plt+0x388>
  403d00:	ldr	x8, [x21]
  403d04:	cbz	x8, 403c1c <ferror@plt+0x37c>
  403d08:	ldr	x9, [x8, #176]
  403d0c:	cmp	x0, x9
  403d10:	b.ne	403c1c <ferror@plt+0x37c>  // b.any
  403d14:	adrp	x9, 440000 <warn@@Base+0x2fcc>
  403d18:	ldr	d0, [x8, #32]
  403d1c:	ldr	d1, [x9, #1080]
  403d20:	str	xzr, [x8, #176]
  403d24:	and	v0.8b, v0.8b, v1.8b
  403d28:	str	d0, [x8, #32]
  403d2c:	ldr	x0, [x24]
  403d30:	b	403c1c <ferror@plt+0x37c>
  403d34:	mov	x0, x21
  403d38:	bl	403510 <free@plt>
  403d3c:	b	403bdc <ferror@plt+0x33c>
  403d40:	stp	x29, x30, [sp, #-32]!
  403d44:	adrp	x9, 464000 <memcpy@GLIBC_2.17>
  403d48:	add	x9, x9, #0xbf8
  403d4c:	mov	w10, #0x70                  	// #112
  403d50:	str	x19, [sp, #16]
  403d54:	umaddl	x19, w0, w10, x9
  403d58:	mov	w8, w0
  403d5c:	ldr	x0, [x19, #32]!
  403d60:	mov	x29, sp
  403d64:	cbz	x0, 403db0 <ferror@plt+0x510>
  403d68:	mov	w8, w8
  403d6c:	mov	w10, #0x70                  	// #112
  403d70:	madd	x8, x8, x10, x9
  403d74:	ldr	x8, [x8, #80]
  403d78:	cbz	x8, 403da4 <ferror@plt+0x504>
  403d7c:	ldr	x9, [x8, #176]
  403d80:	cmp	x0, x9
  403d84:	b.ne	403da4 <ferror@plt+0x504>  // b.any
  403d88:	adrp	x9, 440000 <warn@@Base+0x2fcc>
  403d8c:	ldr	d0, [x8, #32]
  403d90:	ldr	d1, [x9, #1080]
  403d94:	str	xzr, [x8, #176]
  403d98:	and	v0.8b, v0.8b, v1.8b
  403d9c:	str	d0, [x8, #32]
  403da0:	ldr	x0, [x19]
  403da4:	bl	403510 <free@plt>
  403da8:	stp	xzr, xzr, [x19]
  403dac:	str	xzr, [x19, #16]
  403db0:	ldr	x19, [sp, #16]
  403db4:	ldp	x29, x30, [sp], #32
  403db8:	ret
  403dbc:	b	403680 <bfd_close@plt>
  403dc0:	stp	x29, x30, [sp, #-32]!
  403dc4:	mov	x1, xzr
  403dc8:	str	x19, [sp, #16]
  403dcc:	mov	x29, sp
  403dd0:	bl	403130 <bfd_openr@plt>
  403dd4:	cbz	x0, 403dec <ferror@plt+0x54c>
  403dd8:	mov	w1, #0x1                   	// #1
  403ddc:	mov	x19, x0
  403de0:	bl	403740 <bfd_check_format@plt>
  403de4:	cmp	w0, #0x0
  403de8:	csel	x0, xzr, x19, eq  // eq = none
  403dec:	ldr	x19, [sp, #16]
  403df0:	ldp	x29, x30, [sp], #32
  403df4:	ret
  403df8:	sub	sp, sp, #0x70
  403dfc:	stp	x20, x19, [sp, #96]
  403e00:	adrp	x20, 442000 <warn@@Base+0x4fcc>
  403e04:	stp	x29, x30, [sp, #16]
  403e08:	add	x29, sp, #0x10
  403e0c:	add	x20, x20, #0x620
  403e10:	mov	x19, x1
  403e14:	str	w0, [x29, #28]
  403e18:	str	x1, [sp, #8]
  403e1c:	mov	w0, #0x5                   	// #5
  403e20:	mov	x1, x20
  403e24:	str	x27, [sp, #32]
  403e28:	stp	x26, x25, [sp, #48]
  403e2c:	stp	x24, x23, [sp, #64]
  403e30:	stp	x22, x21, [sp, #80]
  403e34:	bl	403890 <setlocale@plt>
  403e38:	mov	w0, wzr
  403e3c:	mov	x1, x20
  403e40:	bl	403890 <setlocale@plt>
  403e44:	adrp	x20, 440000 <warn@@Base+0x2fcc>
  403e48:	add	x20, x20, #0x620
  403e4c:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  403e50:	add	x1, x1, #0x629
  403e54:	mov	x0, x20
  403e58:	bl	403220 <bindtextdomain@plt>
  403e5c:	mov	x0, x20
  403e60:	bl	403470 <textdomain@plt>
  403e64:	ldr	x0, [x19]
  403e68:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  403e6c:	str	x0, [x19, #688]
  403e70:	bl	4032b0 <xmalloc_set_program_name@plt>
  403e74:	ldr	x0, [x19, #688]
  403e78:	bl	4035c0 <bfd_set_error_program_name@plt>
  403e7c:	add	x0, x29, #0x1c
  403e80:	add	x1, sp, #0x8
  403e84:	bl	43e47c <warn@@Base+0x1448>
  403e88:	bl	403300 <bfd_init@plt>
  403e8c:	cmp	w0, #0x118
  403e90:	b.ne	404850 <ferror@plt+0xfb0>  // b.any
  403e94:	bl	43c2d4 <ferror@plt+0x38a34>
  403e98:	adrp	x20, 440000 <warn@@Base+0x2fcc>
  403e9c:	adrp	x21, 464000 <memcpy@GLIBC_2.17>
  403ea0:	adrp	x24, 440000 <warn@@Base+0x2fcc>
  403ea4:	mov	w25, wzr
  403ea8:	mov	x19, xzr
  403eac:	add	x20, x20, #0x65c
  403eb0:	add	x21, x21, #0x4b0
  403eb4:	add	x24, x24, #0x448
  403eb8:	adrp	x27, 466000 <_bfd_std_section+0x110>
  403ebc:	ldr	w0, [x29, #28]
  403ec0:	ldr	x1, [sp, #8]
  403ec4:	mov	x2, x20
  403ec8:	mov	x3, x21
  403ecc:	mov	x4, xzr
  403ed0:	bl	403490 <getopt_long@plt>
  403ed4:	add	w8, w0, #0x1
  403ed8:	cmp	w8, #0xa8
  403edc:	b.hi	4047f4 <ferror@plt+0xf54>  // b.pmore
  403ee0:	adr	x9, 403ebc <ferror@plt+0x61c>
  403ee4:	ldrh	w10, [x24, x8, lsl #1]
  403ee8:	add	x9, x9, x10, lsl #2
  403eec:	br	x9
  403ef0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  403ef4:	mov	w25, #0x1                   	// #1
  403ef8:	strb	w25, [x8, #1068]
  403efc:	b	403ebc <ferror@plt+0x61c>
  403f00:	adrp	x10, 465000 <_sch_istable+0x1c50>
  403f04:	ldr	x0, [x10, #3800]
  403f08:	adrp	x8, 466000 <_bfd_std_section+0x110>
  403f0c:	mov	w9, #0x1                   	// #1
  403f10:	strb	w9, [x8, #980]
  403f14:	adrp	x8, 466000 <_bfd_std_section+0x110>
  403f18:	adrp	x22, 466000 <_bfd_std_section+0x110>
  403f1c:	strb	w9, [x8, #1000]
  403f20:	cbz	x0, 404560 <ferror@plt+0xcc0>
  403f24:	bl	4049f4 <ferror@plt+0x1154>
  403f28:	b	404568 <ferror@plt+0xcc8>
  403f2c:	adrp	x26, 465000 <_sch_istable+0x1c50>
  403f30:	ldr	x22, [x26, #3800]
  403f34:	mov	x0, x22
  403f38:	bl	402fd0 <strlen@plt>
  403f3c:	mov	x23, x0
  403f40:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  403f44:	add	x1, x1, #0x7ee
  403f48:	mov	x0, x22
  403f4c:	mov	x2, x23
  403f50:	bl	403210 <strncmp@plt>
  403f54:	cbz	w0, 404548 <ferror@plt+0xca8>
  403f58:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  403f5c:	add	x1, x1, #0x7f2
  403f60:	mov	x0, x22
  403f64:	mov	x2, x23
  403f68:	bl	403210 <strncmp@plt>
  403f6c:	cbz	w0, 4041f4 <ferror@plt+0x954>
  403f70:	b	4047a4 <ferror@plt+0xf04>
  403f74:	adrp	x8, 466000 <_bfd_std_section+0x110>
  403f78:	mov	w9, #0x1                   	// #1
  403f7c:	strb	w9, [x8, #876]
  403f80:	b	403ebc <ferror@plt+0x61c>
  403f84:	adrp	x8, 465000 <_sch_istable+0x1c50>
  403f88:	ldr	x8, [x8, #3800]
  403f8c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  403f90:	str	x8, [x9, #856]
  403f94:	b	403ebc <ferror@plt+0x61c>
  403f98:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  403f9c:	ldr	w9, [x8, #3024]
  403fa0:	and	w9, w9, #0xfffbffff
  403fa4:	str	w9, [x8, #3024]
  403fa8:	b	403ebc <ferror@plt+0x61c>
  403fac:	adrp	x8, 465000 <_sch_istable+0x1c50>
  403fb0:	ldr	x0, [x8, #3800]
  403fb4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  403fb8:	mov	w25, #0x1                   	// #1
  403fbc:	strb	w25, [x8, #1032]
  403fc0:	bl	4032c0 <xstrdup@plt>
  403fc4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  403fc8:	str	x0, [x8, #1040]
  403fcc:	b	403ebc <ferror@plt+0x61c>
  403fd0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  403fd4:	mov	w25, #0x1                   	// #1
  403fd8:	strb	w25, [x8, #1016]
  403fdc:	b	403ebc <ferror@plt+0x61c>
  403fe0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  403fe4:	mov	w25, #0x1                   	// #1
  403fe8:	strb	w25, [x8, #972]
  403fec:	b	403ebc <ferror@plt+0x61c>
  403ff0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  403ff4:	mov	w25, #0x1                   	// #1
  403ff8:	adrp	x9, 466000 <_bfd_std_section+0x110>
  403ffc:	adrp	x10, 466000 <_bfd_std_section+0x110>
  404000:	adrp	x11, 466000 <_bfd_std_section+0x110>
  404004:	adrp	x12, 466000 <_bfd_std_section+0x110>
  404008:	adrp	x13, 466000 <_bfd_std_section+0x110>
  40400c:	strb	w25, [x8, #948]
  404010:	strb	w25, [x9, #960]
  404014:	strb	w25, [x10, #964]
  404018:	strb	w25, [x11, #940]
  40401c:	strb	w25, [x12, #968]
  404020:	strb	w25, [x13, #972]
  404024:	b	403ebc <ferror@plt+0x61c>
  404028:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40402c:	mov	w25, #0x1                   	// #1
  404030:	adrp	x9, 466000 <_bfd_std_section+0x110>
  404034:	adrp	x10, 466000 <_bfd_std_section+0x110>
  404038:	strb	w25, [x8, #1016]
  40403c:	strb	w25, [x9, #1020]
  404040:	strb	w25, [x10, #880]
  404044:	b	403ebc <ferror@plt+0x61c>
  404048:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40404c:	ldr	x0, [x8, #3800]
  404050:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  404054:	add	x1, x1, #0x6a7
  404058:	bl	43ca00 <ferror@plt+0x39160>
  40405c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404060:	str	x0, [x8, #888]
  404064:	b	403ebc <ferror@plt+0x61c>
  404068:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40406c:	ldr	x0, [x8, #3800]
  404070:	bl	4032c0 <xstrdup@plt>
  404074:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404078:	str	x0, [x8, #1048]
  40407c:	b	403ebc <ferror@plt+0x61c>
  404080:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404084:	mov	w9, #0x1                   	// #1
  404088:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  40408c:	strb	w9, [x8, #884]
  404090:	str	w9, [x10, #632]
  404094:	b	403ebc <ferror@plt+0x61c>
  404098:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40409c:	mov	w9, #0x1                   	// #1
  4040a0:	strb	w9, [x8, #992]
  4040a4:	b	403ebc <ferror@plt+0x61c>
  4040a8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4040ac:	ldr	x0, [x8, #3800]
  4040b0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4040b4:	mov	w9, #0x1                   	// #1
  4040b8:	strb	w9, [x8, #1024]
  4040bc:	cbz	x0, 404554 <ferror@plt+0xcb4>
  4040c0:	bl	40e658 <ferror@plt+0xadb8>
  4040c4:	mov	w25, #0x1                   	// #1
  4040c8:	b	403ebc <ferror@plt+0x61c>
  4040cc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4040d0:	mov	w25, #0x1                   	// #1
  4040d4:	strb	w25, [x8, #944]
  4040d8:	b	403ebc <ferror@plt+0x61c>
  4040dc:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4040e0:	ldr	x0, [x8, #3800]
  4040e4:	mov	x1, sp
  4040e8:	mov	w2, wzr
  4040ec:	bl	402fc0 <strtoul@plt>
  4040f0:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  4040f4:	str	w0, [x8, #3056]
  4040f8:	b	403ebc <ferror@plt+0x61c>
  4040fc:	adrp	x8, 465000 <_sch_istable+0x1c50>
  404100:	ldr	x19, [x8, #3800]
  404104:	b	403ebc <ferror@plt+0x61c>
  404108:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40410c:	mov	w25, #0x1                   	// #1
  404110:	strb	w25, [x8, #940]
  404114:	b	403ebc <ferror@plt+0x61c>
  404118:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40411c:	mov	w25, #0x1                   	// #1
  404120:	strb	w25, [x8, #1064]
  404124:	b	403ebc <ferror@plt+0x61c>
  404128:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40412c:	mov	w9, #0x1                   	// #1
  404130:	strb	w9, [x8, #872]
  404134:	b	403ebc <ferror@plt+0x61c>
  404138:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40413c:	adrp	x23, 466000 <_bfd_std_section+0x110>
  404140:	ldr	x26, [x23, #1096]
  404144:	ldr	x22, [x8, #3800]
  404148:	cbz	x26, 404164 <ferror@plt+0x8c4>
  40414c:	ldr	x0, [x26]
  404150:	mov	x1, x22
  404154:	bl	4034a0 <strcmp@plt>
  404158:	cbz	w0, 403ebc <ferror@plt+0x61c>
  40415c:	ldr	x26, [x26, #16]
  404160:	cbnz	x26, 40414c <ferror@plt+0x8ac>
  404164:	mov	w0, #0x18                  	// #24
  404168:	bl	403290 <xmalloc@plt>
  40416c:	ldr	x8, [x23, #1096]
  404170:	str	x22, [x0]
  404174:	str	wzr, [x0, #8]
  404178:	str	x0, [x23, #1096]
  40417c:	str	x8, [x0, #16]
  404180:	b	403ebc <ferror@plt+0x61c>
  404184:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404188:	mov	w25, #0x1                   	// #1
  40418c:	strb	w25, [x8, #1060]
  404190:	b	403ebc <ferror@plt+0x61c>
  404194:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404198:	mov	w25, #0x1                   	// #1
  40419c:	strb	w25, [x8, #960]
  4041a0:	b	403ebc <ferror@plt+0x61c>
  4041a4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4041a8:	mov	w25, #0x1                   	// #1
  4041ac:	strb	w25, [x8, #1056]
  4041b0:	b	403ebc <ferror@plt+0x61c>
  4041b4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4041b8:	mov	w25, #0x1                   	// #1
  4041bc:	strb	w25, [x8, #976]
  4041c0:	b	403ebc <ferror@plt+0x61c>
  4041c4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4041c8:	ldr	x22, [x8, #3800]
  4041cc:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  4041d0:	add	x1, x1, #0x7d5
  4041d4:	mov	x0, x22
  4041d8:	bl	4034a0 <strcmp@plt>
  4041dc:	cbz	w0, 404548 <ferror@plt+0xca8>
  4041e0:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  4041e4:	add	x1, x1, #0xb9
  4041e8:	mov	x0, x22
  4041ec:	bl	4034a0 <strcmp@plt>
  4041f0:	cbnz	w0, 4047dc <ferror@plt+0xf3c>
  4041f4:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  4041f8:	mov	w9, #0x1                   	// #1
  4041fc:	str	w9, [x8, #3048]
  404200:	b	403ebc <ferror@plt+0x61c>
  404204:	adrp	x8, 465000 <_sch_istable+0x1c50>
  404208:	ldr	x8, [x8, #3800]
  40420c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  404210:	mov	w25, #0x1                   	// #1
  404214:	str	x8, [x9, #952]
  404218:	b	403ebc <ferror@plt+0x61c>
  40421c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404220:	mov	w25, #0x1                   	// #1
  404224:	adrp	x9, 466000 <_bfd_std_section+0x110>
  404228:	strb	w25, [x8, #980]
  40422c:	strb	w25, [x9, #996]
  404230:	b	403ebc <ferror@plt+0x61c>
  404234:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  404238:	ldr	w9, [x8, #3024]
  40423c:	orr	w9, w9, #0x40000
  404240:	str	w9, [x8, #3024]
  404244:	b	403ebc <ferror@plt+0x61c>
  404248:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40424c:	mov	w25, #0x1                   	// #1
  404250:	strb	w25, [x8, #948]
  404254:	b	403ebc <ferror@plt+0x61c>
  404258:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40425c:	ldr	x22, [x8, #3800]
  404260:	ldrb	w8, [x22]
  404264:	cbz	w8, 403ebc <ferror@plt+0x61c>
  404268:	adrp	x23, 466000 <_bfd_std_section+0x110>
  40426c:	ldrsw	x8, [x23, #1104]
  404270:	adrp	x26, 466000 <_bfd_std_section+0x110>
  404274:	ldr	x0, [x26, #1112]
  404278:	add	x8, x8, #0x1
  40427c:	lsl	x1, x8, #3
  404280:	str	w8, [x23, #1104]
  404284:	bl	4031e0 <xrealloc@plt>
  404288:	ldrsw	x8, [x23, #1104]
  40428c:	str	x0, [x26, #1112]
  404290:	add	x8, x0, x8, lsl #3
  404294:	stur	x22, [x8, #-8]
  404298:	b	403ebc <ferror@plt+0x61c>
  40429c:	adrp	x22, 465000 <_sch_istable+0x1c50>
  4042a0:	ldr	x0, [x22, #3800]
  4042a4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4042a8:	mov	w9, #0x1                   	// #1
  4042ac:	strb	w9, [x8, #880]
  4042b0:	cbz	x0, 403ebc <ferror@plt+0x61c>
  4042b4:	bl	402fb0 <cplus_demangle_name_to_style@plt>
  4042b8:	cbz	w0, 404804 <ferror@plt+0xf64>
  4042bc:	bl	4030e0 <cplus_demangle_set_style@plt>
  4042c0:	b	403ebc <ferror@plt+0x61c>
  4042c4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4042c8:	ldr	x0, [x8, #3800]
  4042cc:	mov	x1, xzr
  4042d0:	mov	w2, wzr
  4042d4:	bl	402fc0 <strtoul@plt>
  4042d8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4042dc:	cmp	w0, #0x0
  4042e0:	str	w0, [x8, #916]
  4042e4:	b.gt	403ebc <ferror@plt+0x61c>
  4042e8:	b	404820 <ferror@plt+0xf80>
  4042ec:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4042f0:	mov	w9, #0x1                   	// #1
  4042f4:	str	w9, [x8, #1280]
  4042f8:	b	403ebc <ferror@plt+0x61c>
  4042fc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404300:	mov	w25, #0x1                   	// #1
  404304:	strb	w25, [x8, #968]
  404308:	b	403ebc <ferror@plt+0x61c>
  40430c:	adrp	x22, 466000 <_bfd_std_section+0x110>
  404310:	adrp	x8, 465000 <_sch_istable+0x1c50>
  404314:	ldr	x0, [x22, #864]
  404318:	ldr	x2, [x8, #3800]
  40431c:	cbz	x0, 404334 <ferror@plt+0xa94>
  404320:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  404324:	add	x1, x1, #0x687
  404328:	mov	x3, xzr
  40432c:	bl	403200 <concat@plt>
  404330:	mov	x2, x0
  404334:	mov	x0, x2
  404338:	bl	403720 <remove_whitespace_and_extra_commas@plt>
  40433c:	str	x0, [x22, #864]
  404340:	b	403ebc <ferror@plt+0x61c>
  404344:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404348:	mov	w25, #0x1                   	// #1
  40434c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  404350:	strb	w25, [x8, #980]
  404354:	strb	w25, [x9, #1000]
  404358:	b	403ebc <ferror@plt+0x61c>
  40435c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  404360:	ldr	x0, [x8, #3800]
  404364:	mov	w2, #0xa                   	// #10
  404368:	mov	x1, xzr
  40436c:	bl	4034e0 <strtol@plt>
  404370:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404374:	str	w0, [x8, #912]
  404378:	tbz	w0, #31, 403ebc <ferror@plt+0x61c>
  40437c:	b	40482c <ferror@plt+0xf8c>
  404380:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404384:	mov	w25, #0x1                   	// #1
  404388:	strb	w25, [x8, #964]
  40438c:	b	403ebc <ferror@plt+0x61c>
  404390:	adrp	x9, 465000 <_sch_istable+0x1c50>
  404394:	ldr	x9, [x9, #3800]
  404398:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40439c:	mov	w25, #0x1                   	// #1
  4043a0:	strb	w25, [x8, #980]
  4043a4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4043a8:	str	x9, [x8, #984]
  4043ac:	b	403ebc <ferror@plt+0x61c>
  4043b0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4043b4:	ldr	x0, [x8, #3800]
  4043b8:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  4043bc:	add	x1, x1, #0x6fe
  4043c0:	bl	43ca00 <ferror@plt+0x39160>
  4043c4:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  4043c8:	ldr	x8, [x8, #3032]
  4043cc:	adrp	x9, 464000 <memcpy@GLIBC_2.17>
  4043d0:	str	x0, [x9, #3040]
  4043d4:	cmn	x8, #0x1
  4043d8:	b.eq	403ebc <ferror@plt+0x61c>  // b.none
  4043dc:	cmp	x0, x8
  4043e0:	b.hi	403ebc <ferror@plt+0x61c>  // b.pmore
  4043e4:	b	404838 <ferror@plt+0xf98>
  4043e8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4043ec:	ldr	x0, [x8, #3800]
  4043f0:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  4043f4:	add	x1, x1, #0x6b4
  4043f8:	bl	43ca00 <ferror@plt+0x39160>
  4043fc:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  404400:	ldr	x8, [x8, #3040]
  404404:	adrp	x9, 464000 <memcpy@GLIBC_2.17>
  404408:	str	x0, [x9, #3032]
  40440c:	cmn	x8, #0x1
  404410:	b.eq	403ebc <ferror@plt+0x61c>  // b.none
  404414:	cmp	x8, x0
  404418:	b.hi	403ebc <ferror@plt+0x61c>  // b.pmore
  40441c:	b	404844 <ferror@plt+0xfa4>
  404420:	adrp	x8, 465000 <_sch_istable+0x1c50>
  404424:	ldr	x0, [x8, #3800]
  404428:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40442c:	mov	w9, #0x1                   	// #1
  404430:	strb	w9, [x8, #1024]
  404434:	cbz	x0, 404554 <ferror@plt+0xcb4>
  404438:	bl	40e540 <ferror@plt+0xaca0>
  40443c:	mov	w25, #0x1                   	// #1
  404440:	b	403ebc <ferror@plt+0x61c>
  404444:	adrp	x8, 465000 <_sch_istable+0x1c50>
  404448:	ldr	x22, [x8, #3800]
  40444c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404450:	mov	x0, x22
  404454:	str	x22, [x8, #896]
  404458:	bl	402fd0 <strlen@plt>
  40445c:	sub	x8, x22, #0x1
  404460:	ldrb	w10, [x8, x0]
  404464:	sub	x9, x0, #0x1
  404468:	mov	x0, x9
  40446c:	cmp	w10, #0x2f
  404470:	b.eq	404460 <ferror@plt+0xbc0>  // b.none
  404474:	add	x8, x9, #0x1
  404478:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40447c:	str	x8, [x9, #904]
  404480:	b	403ebc <ferror@plt+0x61c>
  404484:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404488:	mov	w9, #0x1                   	// #1
  40448c:	strb	w9, [x8, #920]
  404490:	b	403ebc <ferror@plt+0x61c>
  404494:	adrp	x8, 465000 <_sch_istable+0x1c50>
  404498:	ldr	x0, [x8, #3800]
  40449c:	mov	x1, sp
  4044a0:	mov	w2, wzr
  4044a4:	bl	402fc0 <strtoul@plt>
  4044a8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4044ac:	adrp	x9, 466000 <_bfd_std_section+0x110>
  4044b0:	mov	w10, #0x1                   	// #1
  4044b4:	str	x0, [x8, #680]
  4044b8:	strb	w10, [x9, #1028]
  4044bc:	b	403ebc <ferror@plt+0x61c>
  4044c0:	adrp	x9, 465000 <_sch_istable+0x1c50>
  4044c4:	ldr	x22, [x9, #3800]
  4044c8:	adrp	x23, 466000 <_bfd_std_section+0x110>
  4044cc:	mov	w8, #0x1                   	// #1
  4044d0:	adrp	x26, 466000 <_bfd_std_section+0x110>
  4044d4:	strb	w8, [x23, #924]
  4044d8:	strb	wzr, [x26, #928]
  4044dc:	strb	wzr, [x27, #932]
  4044e0:	cbz	x22, 403ebc <ferror@plt+0x61c>
  4044e4:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  4044e8:	add	x1, x1, #0x7a3
  4044ec:	mov	x0, x22
  4044f0:	bl	4034a0 <strcmp@plt>
  4044f4:	cbz	w0, 404578 <ferror@plt+0xcd8>
  4044f8:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  4044fc:	add	x1, x1, #0x79a
  404500:	mov	x0, x22
  404504:	bl	4034a0 <strcmp@plt>
  404508:	cbz	w0, 404584 <ferror@plt+0xce4>
  40450c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  404510:	add	x1, x1, #0x80b
  404514:	mov	x0, x22
  404518:	bl	4034a0 <strcmp@plt>
  40451c:	cbz	w0, 404594 <ferror@plt+0xcf4>
  404520:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  404524:	add	x1, x1, #0x7a9
  404528:	mov	w2, #0x5                   	// #5
  40452c:	mov	x0, xzr
  404530:	bl	403700 <dcgettext@plt>
  404534:	bl	43be30 <ferror@plt+0x38590>
  404538:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40453c:	mov	w9, #0x1                   	// #1
  404540:	str	w9, [x8, #936]
  404544:	b	403ebc <ferror@plt+0x61c>
  404548:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  40454c:	str	wzr, [x8, #3048]
  404550:	b	403ebc <ferror@plt+0x61c>
  404554:	bl	40e7fc <ferror@plt+0xaf5c>
  404558:	mov	w25, #0x1                   	// #1
  40455c:	b	403ebc <ferror@plt+0x61c>
  404560:	adrp	x0, 440000 <warn@@Base+0x2fcc>
  404564:	add	x0, x0, #0x819
  404568:	bl	4032c0 <xstrdup@plt>
  40456c:	str	x0, [x22, #1008]
  404570:	mov	w25, #0x1                   	// #1
  404574:	b	403ebc <ferror@plt+0x61c>
  404578:	mov	w8, #0x1                   	// #1
  40457c:	strb	w8, [x26, #928]
  404580:	b	403ebc <ferror@plt+0x61c>
  404584:	mov	w8, #0x1                   	// #1
  404588:	strb	w8, [x26, #928]
  40458c:	strb	w8, [x27, #932]
  404590:	b	403ebc <ferror@plt+0x61c>
  404594:	strb	wzr, [x23, #924]
  404598:	b	403ebc <ferror@plt+0x61c>
  40459c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4045a0:	ldrb	w8, [x8, #1068]
  4045a4:	cmp	w8, #0x1
  4045a8:	b.ne	4045b8 <ferror@plt+0xd18>  // b.any
  4045ac:	adrp	x0, 440000 <warn@@Base+0x2fcc>
  4045b0:	add	x0, x0, #0x81c
  4045b4:	bl	43cde4 <ferror@plt+0x39544>
  4045b8:	cbz	w25, 404868 <ferror@plt+0xfc8>
  4045bc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4045c0:	ldrb	w8, [x8, #944]
  4045c4:	cmp	w8, #0x1
  4045c8:	b.ne	4045dc <ferror@plt+0xd3c>  // b.any
  4045cc:	bl	43c528 <ferror@plt+0x38c88>
  4045d0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4045d4:	str	w0, [x8, #936]
  4045d8:	b	4046d0 <ferror@plt+0xe30>
  4045dc:	adrp	x22, 465000 <_sch_istable+0x1c50>
  4045e0:	ldr	w25, [x22, #3808]
  4045e4:	ldr	w26, [x29, #28]
  4045e8:	cmp	w25, w26
  4045ec:	b.ne	404630 <ferror@plt+0xd90>  // b.any
  4045f0:	adrp	x0, 440000 <warn@@Base+0x2fcc>
  4045f4:	add	x0, x0, #0x824
  4045f8:	bl	43ca60 <ferror@plt+0x391c0>
  4045fc:	cmp	x0, #0x0
  404600:	b.le	4046c4 <ferror@plt+0xe24>
  404604:	adrp	x0, 440000 <warn@@Base+0x2fcc>
  404608:	add	x0, x0, #0x824
  40460c:	mov	x1, x19
  404610:	bl	403130 <bfd_openr@plt>
  404614:	cbz	x0, 4046b8 <ferror@plt+0xe18>
  404618:	mov	w1, wzr
  40461c:	mov	x19, x0
  404620:	bl	404b00 <ferror@plt+0x1260>
  404624:	mov	x0, x19
  404628:	bl	403420 <bfd_close_all_done@plt>
  40462c:	b	4046d0 <ferror@plt+0xe30>
  404630:	b.ge	4046d0 <ferror@plt+0xe30>  // b.tcont
  404634:	adrp	x23, 466000 <_bfd_std_section+0x110>
  404638:	mov	w24, #0x1                   	// #1
  40463c:	b	404664 <ferror@plt+0xdc4>
  404640:	mov	x0, x20
  404644:	bl	43be30 <ferror@plt+0x38590>
  404648:	str	w24, [x23, #936]
  40464c:	ldr	w8, [x22, #3808]
  404650:	ldr	w26, [x29, #28]
  404654:	add	w25, w8, #0x1
  404658:	cmp	w25, w26
  40465c:	str	w25, [x22, #3808]
  404660:	b.ge	4046d0 <ferror@plt+0xe30>  // b.tcont
  404664:	ldr	x8, [sp, #8]
  404668:	ldr	x20, [x8, w25, sxtw #3]
  40466c:	mov	x0, x20
  404670:	bl	43ca60 <ferror@plt+0x391c0>
  404674:	cmp	x0, #0x0
  404678:	b.le	404648 <ferror@plt+0xda8>
  40467c:	mov	x0, x20
  404680:	mov	x1, x19
  404684:	bl	403130 <bfd_openr@plt>
  404688:	cbz	x0, 404640 <ferror@plt+0xda0>
  40468c:	mov	w1, wzr
  404690:	mov	x21, x0
  404694:	sub	w20, w26, #0x1
  404698:	bl	404b00 <ferror@plt+0x1260>
  40469c:	mov	x0, x21
  4046a0:	cmp	w25, w20
  4046a4:	b.ne	4046b0 <ferror@plt+0xe10>  // b.any
  4046a8:	bl	403420 <bfd_close_all_done@plt>
  4046ac:	b	40464c <ferror@plt+0xdac>
  4046b0:	bl	403680 <bfd_close@plt>
  4046b4:	b	40464c <ferror@plt+0xdac>
  4046b8:	adrp	x0, 440000 <warn@@Base+0x2fcc>
  4046bc:	add	x0, x0, #0x824
  4046c0:	bl	43be30 <ferror@plt+0x38590>
  4046c4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4046c8:	mov	w9, #0x1                   	// #1
  4046cc:	str	w9, [x8, #936]
  4046d0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4046d4:	ldr	x19, [x8, #1096]
  4046d8:	cbz	x19, 404748 <ferror@plt+0xea8>
  4046dc:	mov	x8, x19
  4046e0:	ldr	w9, [x8, #8]
  4046e4:	cbnz	w9, 4046f8 <ferror@plt+0xe58>
  4046e8:	ldr	x8, [x8, #16]
  4046ec:	cbnz	x8, 4046e0 <ferror@plt+0xe40>
  4046f0:	mov	w21, #0x1                   	// #1
  4046f4:	b	4046fc <ferror@plt+0xe5c>
  4046f8:	mov	w21, wzr
  4046fc:	adrp	x20, 442000 <warn@@Base+0x4fcc>
  404700:	add	x20, x20, #0x67e
  404704:	adrp	x22, 466000 <_bfd_std_section+0x110>
  404708:	mov	w23, #0x1                   	// #1
  40470c:	b	404724 <ferror@plt+0xe84>
  404710:	ldr	x24, [x19, #16]
  404714:	mov	x0, x19
  404718:	bl	403510 <free@plt>
  40471c:	mov	x19, x24
  404720:	cbz	x24, 404748 <ferror@plt+0xea8>
  404724:	cbz	w21, 404710 <ferror@plt+0xe70>
  404728:	mov	w2, #0x5                   	// #5
  40472c:	mov	x0, xzr
  404730:	mov	x1, x20
  404734:	bl	403700 <dcgettext@plt>
  404738:	ldr	x1, [x19]
  40473c:	bl	43c210 <ferror@plt+0x38970>
  404740:	str	w23, [x22, #936]
  404744:	b	404710 <ferror@plt+0xe70>
  404748:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40474c:	ldr	x0, [x8, #1040]
  404750:	bl	403510 <free@plt>
  404754:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404758:	ldr	x0, [x8, #1048]
  40475c:	bl	403510 <free@plt>
  404760:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404764:	ldr	x0, [x8, #1008]
  404768:	bl	403510 <free@plt>
  40476c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404770:	ldr	w0, [x8, #936]
  404774:	ldp	x20, x19, [sp, #96]
  404778:	ldp	x22, x21, [sp, #80]
  40477c:	ldp	x24, x23, [sp, #64]
  404780:	ldp	x26, x25, [sp, #48]
  404784:	ldr	x27, [sp, #32]
  404788:	ldp	x29, x30, [sp, #16]
  40478c:	add	sp, sp, #0x70
  404790:	ret
  404794:	adrp	x8, 465000 <_sch_istable+0x1c50>
  404798:	ldr	x0, [x8, #3816]
  40479c:	mov	w1, wzr
  4047a0:	bl	404898 <ferror@plt+0xff8>
  4047a4:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  4047a8:	add	x1, x1, #0x7f9
  4047ac:	mov	w2, #0x5                   	// #5
  4047b0:	mov	x0, xzr
  4047b4:	bl	403700 <dcgettext@plt>
  4047b8:	ldr	x1, [x26, #3800]
  4047bc:	bl	43c210 <ferror@plt+0x38970>
  4047c0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4047c4:	ldr	x0, [x8, #3792]
  4047c8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4047cc:	mov	w9, #0x1                   	// #1
  4047d0:	mov	w1, #0x1                   	// #1
  4047d4:	str	w9, [x8, #936]
  4047d8:	bl	404898 <ferror@plt+0xff8>
  4047dc:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  4047e0:	add	x1, x1, #0x7d7
  4047e4:	mov	w2, #0x5                   	// #5
  4047e8:	mov	x0, xzr
  4047ec:	bl	403700 <dcgettext@plt>
  4047f0:	bl	404878 <ferror@plt+0xfd8>
  4047f4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4047f8:	ldr	x0, [x8, #3792]
  4047fc:	mov	w1, #0x1                   	// #1
  404800:	bl	404898 <ferror@plt+0xff8>
  404804:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  404808:	add	x1, x1, #0x689
  40480c:	mov	w2, #0x5                   	// #5
  404810:	mov	x0, xzr
  404814:	bl	403700 <dcgettext@plt>
  404818:	ldr	x1, [x22, #3800]
  40481c:	bl	43c1a4 <ferror@plt+0x38904>
  404820:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  404824:	add	x1, x1, #0x770
  404828:	b	404858 <ferror@plt+0xfb8>
  40482c:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  404830:	add	x1, x1, #0x747
  404834:	b	404858 <ferror@plt+0xfb8>
  404838:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  40483c:	add	x1, x1, #0x70d
  404840:	b	404858 <ferror@plt+0xfb8>
  404844:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  404848:	add	x1, x1, #0x6c4
  40484c:	b	404858 <ferror@plt+0xfb8>
  404850:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  404854:	add	x1, x1, #0x63b
  404858:	mov	w2, #0x5                   	// #5
  40485c:	mov	x0, xzr
  404860:	bl	403700 <dcgettext@plt>
  404864:	bl	43c1a4 <ferror@plt+0x38904>
  404868:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40486c:	ldr	x0, [x8, #3792]
  404870:	mov	w1, #0x2                   	// #2
  404874:	bl	404898 <ferror@plt+0xff8>
  404878:	stp	x29, x30, [sp, #-16]!
  40487c:	mov	x29, sp
  404880:	bl	43be30 <ferror@plt+0x38590>
  404884:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404888:	mov	w9, #0x1                   	// #1
  40488c:	str	w9, [x8, #936]
  404890:	ldp	x29, x30, [sp], #16
  404894:	ret
  404898:	stp	x29, x30, [sp, #-48]!
  40489c:	stp	x20, x19, [sp, #32]
  4048a0:	mov	w19, w1
  4048a4:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  4048a8:	mov	x20, x0
  4048ac:	add	x1, x1, #0xa7d
  4048b0:	mov	w2, #0x5                   	// #5
  4048b4:	mov	x0, xzr
  4048b8:	str	x21, [sp, #16]
  4048bc:	mov	x29, sp
  4048c0:	bl	403700 <dcgettext@plt>
  4048c4:	adrp	x21, 469000 <_bfd_std_section+0x3110>
  4048c8:	ldr	x2, [x21, #688]
  4048cc:	mov	x1, x0
  4048d0:	mov	x0, x20
  4048d4:	bl	403880 <fprintf@plt>
  4048d8:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  4048dc:	add	x1, x1, #0xa9e
  4048e0:	mov	w2, #0x5                   	// #5
  4048e4:	mov	x0, xzr
  4048e8:	bl	403700 <dcgettext@plt>
  4048ec:	mov	x1, x0
  4048f0:	mov	x0, x20
  4048f4:	bl	403880 <fprintf@plt>
  4048f8:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  4048fc:	add	x1, x1, #0xacb
  404900:	mov	w2, #0x5                   	// #5
  404904:	mov	x0, xzr
  404908:	bl	403700 <dcgettext@plt>
  40490c:	mov	x1, x0
  404910:	mov	x0, x20
  404914:	bl	403880 <fprintf@plt>
  404918:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  40491c:	add	x1, x1, #0xb03
  404920:	mov	w2, #0x5                   	// #5
  404924:	mov	x0, xzr
  404928:	bl	403700 <dcgettext@plt>
  40492c:	mov	x1, x0
  404930:	mov	x0, x20
  404934:	bl	403880 <fprintf@plt>
  404938:	cmp	w19, #0x2
  40493c:	b.eq	4049ec <ferror@plt+0x114c>  // b.none
  404940:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  404944:	add	x1, x1, #0x2c9
  404948:	mov	w2, #0x5                   	// #5
  40494c:	mov	x0, xzr
  404950:	bl	403700 <dcgettext@plt>
  404954:	mov	x1, x0
  404958:	mov	x0, x20
  40495c:	bl	403880 <fprintf@plt>
  404960:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  404964:	add	x1, x1, #0x2f1
  404968:	mov	w2, #0x5                   	// #5
  40496c:	mov	x0, xzr
  404970:	bl	403700 <dcgettext@plt>
  404974:	mov	x1, x0
  404978:	mov	x0, x20
  40497c:	bl	403880 <fprintf@plt>
  404980:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  404984:	add	x1, x1, #0xb36
  404988:	mov	w2, #0x5                   	// #5
  40498c:	mov	x0, xzr
  404990:	bl	403700 <dcgettext@plt>
  404994:	mov	x1, x0
  404998:	mov	x0, x20
  40499c:	bl	403880 <fprintf@plt>
  4049a0:	ldr	x0, [x21, #688]
  4049a4:	mov	x1, x20
  4049a8:	bl	43c3c8 <ferror@plt+0x38b28>
  4049ac:	ldr	x0, [x21, #688]
  4049b0:	mov	x1, x20
  4049b4:	bl	43c478 <ferror@plt+0x38bd8>
  4049b8:	mov	x0, x20
  4049bc:	bl	403340 <disassembler_usage@plt>
  4049c0:	cbnz	w19, 4049ec <ferror@plt+0x114c>
  4049c4:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  4049c8:	add	x1, x1, #0xd95
  4049cc:	mov	w2, #0x5                   	// #5
  4049d0:	mov	x0, xzr
  4049d4:	bl	403700 <dcgettext@plt>
  4049d8:	adrp	x2, 441000 <warn@@Base+0x3fcc>
  4049dc:	mov	x1, x0
  4049e0:	add	x2, x2, #0xda9
  4049e4:	mov	x0, x20
  4049e8:	bl	403880 <fprintf@plt>
  4049ec:	mov	w0, w19
  4049f0:	bl	403000 <exit@plt>
  4049f4:	stp	x29, x30, [sp, #-64]!
  4049f8:	str	x23, [sp, #16]
  4049fc:	stp	x22, x21, [sp, #32]
  404a00:	stp	x20, x19, [sp, #48]
  404a04:	mov	x29, sp
  404a08:	cbz	x0, 404ad0 <ferror@plt+0x1230>
  404a0c:	adrp	x20, 463000 <warn@@Base+0x25fcc>
  404a10:	mov	x19, x0
  404a14:	add	x20, x20, #0x3b0
  404a18:	mov	x8, x0
  404a1c:	ldrb	w9, [x8]
  404a20:	cbz	x9, 404adc <ferror@plt+0x123c>
  404a24:	ldrh	w9, [x20, x9, lsl #1]
  404a28:	add	x8, x8, #0x1
  404a2c:	tbz	w9, #1, 404a1c <ferror@plt+0x117c>
  404a30:	adrp	x22, 466000 <_bfd_std_section+0x110>
  404a34:	ldr	x23, [x22, #1128]
  404a38:	mov	x0, x19
  404a3c:	bl	402fd0 <strlen@plt>
  404a40:	adrp	x21, 466000 <_bfd_std_section+0x110>
  404a44:	ldr	x8, [x21, #1120]
  404a48:	cmp	x23, x0, lsl #1
  404a4c:	b.cs	404a80 <ferror@plt+0x11e0>  // b.hs, b.nlast
  404a50:	mov	x0, x8
  404a54:	bl	403510 <free@plt>
  404a58:	mov	x0, x19
  404a5c:	bl	402fd0 <strlen@plt>
  404a60:	mov	w8, #0x1                   	// #1
  404a64:	bfi	x8, x0, #1, #63
  404a68:	lsl	x9, x0, #1
  404a6c:	mov	x0, x8
  404a70:	str	x9, [x22, #1128]
  404a74:	bl	403290 <xmalloc@plt>
  404a78:	mov	x8, x0
  404a7c:	str	x0, [x21, #1120]
  404a80:	ldrb	w12, [x19]
  404a84:	mov	x10, x8
  404a88:	cbz	w12, 404ae4 <ferror@plt+0x1244>
  404a8c:	add	x9, x19, #0x1
  404a90:	mov	w11, #0x5e                  	// #94
  404a94:	mov	x10, x8
  404a98:	b	404ab8 <ferror@plt+0x1218>
  404a9c:	add	w12, w12, #0x40
  404aa0:	add	x13, x10, #0x2
  404aa4:	strb	w11, [x10]
  404aa8:	strb	w12, [x10, #1]
  404aac:	ldrb	w12, [x9], #1
  404ab0:	mov	x10, x13
  404ab4:	cbz	w12, 404ae4 <ferror@plt+0x1244>
  404ab8:	and	x13, x12, #0xff
  404abc:	ldrh	w13, [x20, x13, lsl #1]
  404ac0:	tbnz	w13, #1, 404a9c <ferror@plt+0x11fc>
  404ac4:	add	x13, x10, #0x1
  404ac8:	strb	w12, [x10]
  404acc:	b	404aac <ferror@plt+0x120c>
  404ad0:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  404ad4:	add	x8, x8, #0x620
  404ad8:	b	404ae8 <ferror@plt+0x1248>
  404adc:	mov	x8, x19
  404ae0:	b	404ae8 <ferror@plt+0x1248>
  404ae4:	strb	wzr, [x10]
  404ae8:	ldp	x20, x19, [sp, #48]
  404aec:	ldp	x22, x21, [sp, #32]
  404af0:	ldr	x23, [sp, #16]
  404af4:	mov	x0, x8
  404af8:	ldp	x29, x30, [sp], #64
  404afc:	ret
  404b00:	sub	sp, sp, #0x40
  404b04:	stp	x29, x30, [sp, #16]
  404b08:	stp	x22, x21, [sp, #32]
  404b0c:	stp	x20, x19, [sp, #48]
  404b10:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404b14:	ldrb	w8, [x8, #1060]
  404b18:	mov	w20, w1
  404b1c:	mov	x19, x0
  404b20:	add	x29, sp, #0x10
  404b24:	tbnz	w8, #0, 404b34 <ferror@plt+0x1294>
  404b28:	ldr	w8, [x19, #72]
  404b2c:	orr	w8, w8, #0x8000
  404b30:	str	w8, [x19, #72]
  404b34:	mov	w1, #0x2                   	// #2
  404b38:	mov	x0, x19
  404b3c:	bl	403740 <bfd_check_format@plt>
  404b40:	cbz	w0, 404b5c <ferror@plt+0x12bc>
  404b44:	cbz	w20, 404b80 <ferror@plt+0x12e0>
  404b48:	cmp	w20, #0x65
  404b4c:	b.ge	404cf8 <ferror@plt+0x1458>  // b.tcont
  404b50:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  404b54:	add	x1, x1, #0xdfb
  404b58:	b	404b88 <ferror@plt+0x12e8>
  404b5c:	add	x2, sp, #0x8
  404b60:	mov	w1, #0x1                   	// #1
  404b64:	mov	x0, x19
  404b68:	bl	4036b0 <bfd_check_format_matches@plt>
  404b6c:	cbz	w0, 404c54 <ferror@plt+0x13b4>
  404b70:	mov	w1, #0x1                   	// #1
  404b74:	mov	x0, x19
  404b78:	bl	404d10 <ferror@plt+0x1470>
  404b7c:	b	404ce4 <ferror@plt+0x1444>
  404b80:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  404b84:	add	x1, x1, #0xdcf
  404b88:	mov	w2, #0x5                   	// #5
  404b8c:	mov	x0, xzr
  404b90:	bl	403700 <dcgettext@plt>
  404b94:	ldr	x8, [x19]
  404b98:	mov	x21, x0
  404b9c:	mov	x0, x8
  404ba0:	bl	4049f4 <ferror@plt+0x1154>
  404ba4:	mov	x1, x0
  404ba8:	mov	x0, x21
  404bac:	bl	4037a0 <printf@plt>
  404bb0:	mov	w0, wzr
  404bb4:	bl	4032a0 <bfd_set_error@plt>
  404bb8:	mov	x0, x19
  404bbc:	mov	x1, xzr
  404bc0:	bl	403750 <bfd_openr_next_archived_file@plt>
  404bc4:	cbz	x0, 404c14 <ferror@plt+0x1374>
  404bc8:	mov	x22, xzr
  404bcc:	add	w21, w20, #0x1
  404bd0:	b	404bf0 <ferror@plt+0x1350>
  404bd4:	mov	w0, wzr
  404bd8:	bl	4032a0 <bfd_set_error@plt>
  404bdc:	mov	x0, x19
  404be0:	mov	x1, x20
  404be4:	bl	403750 <bfd_openr_next_archived_file@plt>
  404be8:	mov	x22, x20
  404bec:	cbz	x0, 404c18 <ferror@plt+0x1378>
  404bf0:	mov	w1, w21
  404bf4:	mov	x20, x0
  404bf8:	bl	404b00 <ferror@plt+0x1260>
  404bfc:	cbz	x22, 404bd4 <ferror@plt+0x1334>
  404c00:	mov	x0, x22
  404c04:	bl	403680 <bfd_close@plt>
  404c08:	cmp	x20, x22
  404c0c:	b.ne	404bd4 <ferror@plt+0x1334>  // b.any
  404c10:	b	404ce4 <ferror@plt+0x1444>
  404c14:	mov	x20, xzr
  404c18:	bl	403250 <bfd_get_error@plt>
  404c1c:	cmp	w0, #0x9
  404c20:	b.eq	404c38 <ferror@plt+0x1398>  // b.none
  404c24:	ldr	x0, [x19]
  404c28:	bl	43be30 <ferror@plt+0x38590>
  404c2c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404c30:	mov	w9, #0x1                   	// #1
  404c34:	str	w9, [x8, #936]
  404c38:	cbz	x20, 404ce4 <ferror@plt+0x1444>
  404c3c:	mov	x0, x20
  404c40:	ldp	x20, x19, [sp, #48]
  404c44:	ldp	x22, x21, [sp, #32]
  404c48:	ldp	x29, x30, [sp, #16]
  404c4c:	add	sp, sp, #0x40
  404c50:	b	403680 <bfd_close@plt>
  404c54:	bl	403250 <bfd_get_error@plt>
  404c58:	cmp	w0, #0xd
  404c5c:	b.ne	404c88 <ferror@plt+0x13e8>  // b.any
  404c60:	ldr	x0, [x19]
  404c64:	bl	43be30 <ferror@plt+0x38590>
  404c68:	ldr	x0, [sp, #8]
  404c6c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404c70:	mov	w9, #0x1                   	// #1
  404c74:	str	w9, [x8, #936]
  404c78:	bl	43c330 <ferror@plt+0x38a90>
  404c7c:	ldr	x0, [sp, #8]
  404c80:	bl	403510 <free@plt>
  404c84:	b	404ce4 <ferror@plt+0x1444>
  404c88:	bl	403250 <bfd_get_error@plt>
  404c8c:	cmp	w0, #0xc
  404c90:	b.ne	404cd0 <ferror@plt+0x1430>  // b.any
  404c94:	add	x2, sp, #0x8
  404c98:	mov	w1, #0x3                   	// #3
  404c9c:	mov	x0, x19
  404ca0:	bl	4036b0 <bfd_check_format_matches@plt>
  404ca4:	cbnz	w0, 404b70 <ferror@plt+0x12d0>
  404ca8:	ldr	x0, [x19]
  404cac:	bl	43be30 <ferror@plt+0x38590>
  404cb0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404cb4:	mov	w9, #0x1                   	// #1
  404cb8:	str	w9, [x8, #936]
  404cbc:	bl	403250 <bfd_get_error@plt>
  404cc0:	cmp	w0, #0xd
  404cc4:	b.ne	404ce4 <ferror@plt+0x1444>  // b.any
  404cc8:	ldr	x0, [sp, #8]
  404ccc:	b	404c78 <ferror@plt+0x13d8>
  404cd0:	ldr	x0, [x19]
  404cd4:	bl	43be30 <ferror@plt+0x38590>
  404cd8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404cdc:	mov	w9, #0x1                   	// #1
  404ce0:	str	w9, [x8, #936]
  404ce4:	ldp	x20, x19, [sp, #48]
  404ce8:	ldp	x22, x21, [sp, #32]
  404cec:	ldp	x29, x30, [sp, #16]
  404cf0:	add	sp, sp, #0x40
  404cf4:	ret
  404cf8:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  404cfc:	add	x1, x1, #0xddf
  404d00:	mov	w2, #0x5                   	// #5
  404d04:	mov	x0, xzr
  404d08:	bl	403700 <dcgettext@plt>
  404d0c:	bl	43c1a4 <ferror@plt+0x38904>
  404d10:	sub	sp, sp, #0x1b0
  404d14:	stp	x29, x30, [sp, #336]
  404d18:	stp	x28, x27, [sp, #352]
  404d1c:	stp	x26, x25, [sp, #368]
  404d20:	stp	x24, x23, [sp, #384]
  404d24:	stp	x22, x21, [sp, #400]
  404d28:	stp	x20, x19, [sp, #416]
  404d2c:	ldr	x8, [x0, #8]
  404d30:	adrp	x9, 43d000 <error@@Base+0x90>
  404d34:	add	x9, x9, #0x21c
  404d38:	adrp	x10, 43d000 <error@@Base+0x90>
  404d3c:	ldr	w8, [x8, #12]
  404d40:	add	x10, x10, #0x2f8
  404d44:	mov	w27, w1
  404d48:	mov	x19, x0
  404d4c:	cmp	w8, #0x1
  404d50:	csel	x9, x9, xzr, eq  // eq = none
  404d54:	cmp	w8, #0x0
  404d58:	adrp	x11, 469000 <_bfd_std_section+0x3110>
  404d5c:	csel	x8, x10, x9, eq  // eq = none
  404d60:	adrp	x23, 469000 <_bfd_std_section+0x3110>
  404d64:	add	x29, sp, #0x150
  404d68:	str	x8, [x11, #696]
  404d6c:	cbz	w1, 404da4 <ferror@plt+0x1504>
  404d70:	ldr	x1, [x19]
  404d74:	mov	x0, x19
  404d78:	bl	40bc18 <ferror@plt+0x8378>
  404d7c:	ldr	w8, [x23, #620]
  404d80:	cbz	w8, 404da4 <ferror@plt+0x1504>
  404d84:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404d88:	ldr	x20, [x8, #1272]
  404d8c:	cbz	x20, 404da4 <ferror@plt+0x1504>
  404d90:	ldr	x0, [x20]
  404d94:	mov	w1, wzr
  404d98:	bl	404d10 <ferror@plt+0x1470>
  404d9c:	ldr	x20, [x20, #16]
  404da0:	cbnz	x20, 404d90 <ferror@plt+0x14f0>
  404da4:	ldr	x8, [x19, #8]
  404da8:	ldr	w9, [x8, #8]
  404dac:	cmp	w9, #0x5
  404db0:	b.ne	404e10 <ferror@plt+0x1570>  // b.any
  404db4:	ldr	x8, [x8, #880]
  404db8:	cbz	x8, 404e10 <ferror@plt+0x1570>
  404dbc:	ldrb	w9, [x8, #929]
  404dc0:	tbz	w9, #0, 404e10 <ferror@plt+0x1570>
  404dc4:	ldr	x8, [x8, #784]
  404dc8:	adrp	x9, 464000 <memcpy@GLIBC_2.17>
  404dcc:	adrp	x11, 464000 <memcpy@GLIBC_2.17>
  404dd0:	mov	w10, #0x1                   	// #1
  404dd4:	ldrb	w8, [x8, #10]
  404dd8:	ldr	x12, [x9, #3032]
  404ddc:	ldr	x13, [x11, #3040]
  404de0:	sub	w8, w8, #0x1
  404de4:	lsl	x8, x10, x8
  404de8:	lsl	x10, x8, #1
  404dec:	sub	x10, x10, #0x1
  404df0:	and	x12, x10, x12
  404df4:	and	x10, x10, x13
  404df8:	eor	x12, x12, x8
  404dfc:	eor	x10, x10, x8
  404e00:	sub	x12, x12, x8
  404e04:	sub	x8, x10, x8
  404e08:	str	x12, [x9, #3032]
  404e0c:	str	x8, [x11, #3040]
  404e10:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404e14:	ldr	x8, [x8, #888]
  404e18:	cbz	x8, 404e3c <ferror@plt+0x159c>
  404e1c:	ldr	w8, [x19, #72]
  404e20:	adrp	x1, 405000 <ferror@plt+0x1760>
  404e24:	add	x1, x1, #0xe18
  404e28:	add	x2, sp, #0x40
  404e2c:	and	w8, w8, #0x1
  404e30:	mov	x0, x19
  404e34:	str	w8, [sp, #64]
  404e38:	bl	4037b0 <bfd_map_over_sections@plt>
  404e3c:	adrp	x26, 466000 <_bfd_std_section+0x110>
  404e40:	ldrb	w8, [x26, #1020]
  404e44:	adrp	x20, 466000 <_bfd_std_section+0x110>
  404e48:	tbnz	w8, #0, 404e8c <ferror@plt+0x15ec>
  404e4c:	ldrb	w8, [x20, #1028]
  404e50:	tbnz	w8, #0, 404e8c <ferror@plt+0x15ec>
  404e54:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  404e58:	add	x1, x1, #0xe12
  404e5c:	mov	w2, #0x5                   	// #5
  404e60:	mov	x0, xzr
  404e64:	bl	403700 <dcgettext@plt>
  404e68:	ldr	x8, [x19]
  404e6c:	mov	x21, x0
  404e70:	mov	x0, x8
  404e74:	bl	4049f4 <ferror@plt+0x1154>
  404e78:	ldr	x8, [x19, #8]
  404e7c:	mov	x1, x0
  404e80:	mov	x0, x21
  404e84:	ldr	x2, [x8]
  404e88:	bl	4037a0 <printf@plt>
  404e8c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404e90:	ldrb	w8, [x8, #968]
  404e94:	cmp	w8, #0x1
  404e98:	b.ne	404eb4 <ferror@plt+0x1614>  // b.any
  404e9c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  404ea0:	ldr	x0, [x8, #3816]
  404ea4:	mov	w2, #0x1                   	// #1
  404ea8:	mov	x1, x19
  404eac:	mov	w3, wzr
  404eb0:	bl	43c7b4 <ferror@plt+0x38f14>
  404eb4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404eb8:	ldrb	w8, [x8, #940]
  404ebc:	cmp	w8, #0x1
  404ec0:	b.ne	404ff8 <ferror@plt+0x1758>  // b.any
  404ec4:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  404ec8:	add	x1, x1, #0xe55
  404ecc:	mov	w2, #0x5                   	// #5
  404ed0:	mov	x0, xzr
  404ed4:	bl	403700 <dcgettext@plt>
  404ed8:	mov	x21, x0
  404edc:	mov	x0, x19
  404ee0:	bl	403450 <bfd_get_arch@plt>
  404ee4:	mov	w22, w0
  404ee8:	mov	x0, x19
  404eec:	bl	403530 <bfd_get_mach@plt>
  404ef0:	mov	x1, x0
  404ef4:	mov	w0, w22
  404ef8:	bl	4034b0 <bfd_printable_arch_mach@plt>
  404efc:	mov	x1, x0
  404f00:	mov	x0, x21
  404f04:	bl	4037a0 <printf@plt>
  404f08:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  404f0c:	add	x1, x1, #0xe68
  404f10:	mov	w2, #0x5                   	// #5
  404f14:	mov	x0, xzr
  404f18:	bl	403700 <dcgettext@plt>
  404f1c:	ldr	w8, [x19, #72]
  404f20:	and	w1, w8, #0xfff003ff
  404f24:	bl	4037a0 <printf@plt>
  404f28:	ldr	w8, [x19, #72]
  404f2c:	tbnz	w8, #0, 404f40 <ferror@plt+0x16a0>
  404f30:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  404f34:	add	x1, x1, #0x620
  404f38:	tbnz	w8, #1, 404f6c <ferror@plt+0x16cc>
  404f3c:	b	404f8c <ferror@plt+0x16ec>
  404f40:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  404f44:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  404f48:	adrp	x2, 441000 <warn@@Base+0x3fcc>
  404f4c:	add	x0, x0, #0xe84
  404f50:	add	x1, x1, #0x620
  404f54:	add	x2, x2, #0xe77
  404f58:	bl	4037a0 <printf@plt>
  404f5c:	ldr	w8, [x19, #72]
  404f60:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  404f64:	add	x1, x1, #0xe65
  404f68:	tbz	w8, #1, 404f8c <ferror@plt+0x16ec>
  404f6c:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  404f70:	adrp	x2, 441000 <warn@@Base+0x3fcc>
  404f74:	add	x0, x0, #0xe84
  404f78:	add	x2, x2, #0xe81
  404f7c:	bl	4037a0 <printf@plt>
  404f80:	ldr	w8, [x19, #72]
  404f84:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  404f88:	add	x1, x1, #0xe65
  404f8c:	tbnz	w8, #2, 4052b8 <ferror@plt+0x1a18>
  404f90:	tbnz	w8, #3, 4052dc <ferror@plt+0x1a3c>
  404f94:	tbnz	w8, #4, 405300 <ferror@plt+0x1a60>
  404f98:	tbnz	w8, #5, 405324 <ferror@plt+0x1a84>
  404f9c:	tbnz	w8, #6, 405348 <ferror@plt+0x1aa8>
  404fa0:	tbnz	w8, #7, 40536c <ferror@plt+0x1acc>
  404fa4:	tbnz	w8, #8, 405390 <ferror@plt+0x1af0>
  404fa8:	tbz	w8, #9, 404fc0 <ferror@plt+0x1720>
  404fac:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  404fb0:	adrp	x2, 441000 <warn@@Base+0x3fcc>
  404fb4:	add	x0, x0, #0xe84
  404fb8:	add	x2, x2, #0xec9
  404fbc:	bl	4037a0 <printf@plt>
  404fc0:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  404fc4:	add	x1, x1, #0xeda
  404fc8:	mov	w2, #0x5                   	// #5
  404fcc:	mov	x0, xzr
  404fd0:	bl	403700 <dcgettext@plt>
  404fd4:	bl	4037a0 <printf@plt>
  404fd8:	adrp	x21, 465000 <_sch_istable+0x1c50>
  404fdc:	ldr	x1, [x21, #3816]
  404fe0:	ldr	x2, [x19, #168]
  404fe4:	mov	x0, x19
  404fe8:	bl	403760 <bfd_fprintf_vma@plt>
  404fec:	ldr	x1, [x21, #3816]
  404ff0:	mov	w0, #0xa                   	// #10
  404ff4:	bl	4030b0 <putc@plt>
  404ff8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  404ffc:	ldrb	w8, [x8, #948]
  405000:	cmp	w8, #0x1
  405004:	b.ne	405050 <ferror@plt+0x17b0>  // b.any
  405008:	ldr	x8, [x19, #8]
  40500c:	adrp	x9, 465000 <_sch_istable+0x1c50>
  405010:	ldr	x1, [x9, #3816]
  405014:	mov	x0, x19
  405018:	ldr	x8, [x8, #368]
  40501c:	blr	x8
  405020:	cbnz	w0, 405050 <ferror@plt+0x17b0>
  405024:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  405028:	add	x1, x1, #0xeec
  40502c:	mov	w2, #0x5                   	// #5
  405030:	mov	x0, xzr
  405034:	bl	403700 <dcgettext@plt>
  405038:	mov	x21, x0
  40503c:	bl	403250 <bfd_get_error@plt>
  405040:	bl	4036e0 <bfd_errmsg@plt>
  405044:	mov	x1, x0
  405048:	mov	x0, x21
  40504c:	bl	43c210 <ferror@plt+0x38970>
  405050:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405054:	ldr	x8, [x8, #952]
  405058:	cbz	x8, 405074 <ferror@plt+0x17d4>
  40505c:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  405060:	add	x1, x1, #0xf14
  405064:	mov	w2, #0x5                   	// #5
  405068:	mov	x0, xzr
  40506c:	bl	403700 <dcgettext@plt>
  405070:	bl	43c210 <ferror@plt+0x38970>
  405074:	ldrb	w8, [x26, #1020]
  405078:	tbnz	w8, #0, 405094 <ferror@plt+0x17f4>
  40507c:	ldrb	w8, [x20, #1028]
  405080:	tbnz	w8, #0, 405094 <ferror@plt+0x17f4>
  405084:	adrp	x8, 465000 <_sch_istable+0x1c50>
  405088:	ldr	x1, [x8, #3816]
  40508c:	mov	w0, #0xa                   	// #10
  405090:	bl	4030b0 <putc@plt>
  405094:	adrp	x22, 466000 <_bfd_std_section+0x110>
  405098:	ldrb	w8, [x22, #960]
  40509c:	adrp	x25, 466000 <_bfd_std_section+0x110>
  4050a0:	adrp	x28, 466000 <_bfd_std_section+0x110>
  4050a4:	adrp	x20, 466000 <_bfd_std_section+0x110>
  4050a8:	tbnz	w8, #0, 405230 <ferror@plt+0x1990>
  4050ac:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4050b0:	ldrb	w8, [x8, #964]
  4050b4:	tbnz	w8, #0, 405230 <ferror@plt+0x1990>
  4050b8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4050bc:	ldrb	w8, [x8, #980]
  4050c0:	tbnz	w8, #0, 405230 <ferror@plt+0x1990>
  4050c4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4050c8:	ldrb	w8, [x8, #1016]
  4050cc:	tbnz	w8, #0, 405230 <ferror@plt+0x1990>
  4050d0:	ldrb	w8, [x25, #1024]
  4050d4:	cbnz	w8, 405230 <ferror@plt+0x1990>
  4050d8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4050dc:	ldrb	w8, [x8, #972]
  4050e0:	cmp	w8, #0x1
  4050e4:	b.ne	4051c8 <ferror@plt+0x1928>  // b.any
  4050e8:	mov	w8, #0xd                   	// #13
  4050ec:	mov	x0, x19
  4050f0:	str	w8, [sp, #64]
  4050f4:	bl	4032f0 <bfd_get_arch_size@plt>
  4050f8:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  4050fc:	cmp	w0, #0x20
  405100:	mov	w8, #0x12                  	// #18
  405104:	mov	w9, #0xa                   	// #10
  405108:	add	x1, x1, #0xfb9
  40510c:	mov	w2, #0x5                   	// #5
  405110:	mov	x0, xzr
  405114:	csel	w21, w9, w8, eq  // eq = none
  405118:	bl	403700 <dcgettext@plt>
  40511c:	bl	4037a0 <printf@plt>
  405120:	adrp	x23, 466000 <_bfd_std_section+0x110>
  405124:	ldrb	w8, [x23, #884]
  405128:	cmp	w8, #0x1
  40512c:	b.ne	405144 <ferror@plt+0x18a4>  // b.any
  405130:	adrp	x1, 406000 <ferror@plt+0x2760>
  405134:	add	x1, x1, #0x258
  405138:	add	x2, sp, #0x40
  40513c:	mov	x0, x19
  405140:	bl	4037b0 <bfd_map_over_sections@plt>
  405144:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  405148:	add	x1, x1, #0xfc4
  40514c:	mov	w2, #0x5                   	// #5
  405150:	mov	x0, xzr
  405154:	bl	403700 <dcgettext@plt>
  405158:	ldr	w1, [sp, #64]
  40515c:	adrp	x2, 44a000 <warn@@Base+0xcfcc>
  405160:	adrp	x4, 441000 <warn@@Base+0x3fcc>
  405164:	adrp	x6, 441000 <warn@@Base+0x3fcc>
  405168:	add	x2, x2, #0x8e4
  40516c:	add	x4, x4, #0xfee
  405170:	add	x6, x6, #0xff2
  405174:	mov	w3, w21
  405178:	mov	w5, w21
  40517c:	bl	4037a0 <printf@plt>
  405180:	ldrb	w8, [x23, #884]
  405184:	cmp	w8, #0x1
  405188:	b.ne	4051a4 <ferror@plt+0x1904>  // b.any
  40518c:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  405190:	add	x1, x1, #0xff6
  405194:	mov	w2, #0x5                   	// #5
  405198:	mov	x0, xzr
  40519c:	bl	403700 <dcgettext@plt>
  4051a0:	bl	4037a0 <printf@plt>
  4051a4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4051a8:	ldr	x1, [x8, #3816]
  4051ac:	mov	w0, #0xa                   	// #10
  4051b0:	bl	4030b0 <putc@plt>
  4051b4:	adrp	x1, 406000 <ferror@plt+0x2760>
  4051b8:	add	x1, x1, #0x2d0
  4051bc:	add	x2, sp, #0x40
  4051c0:	mov	x0, x19
  4051c4:	bl	4037b0 <bfd_map_over_sections@plt>
  4051c8:	adrp	x23, 466000 <_bfd_std_section+0x110>
  4051cc:	ldrb	w8, [x23, #976]
  4051d0:	adrp	x24, 466000 <_bfd_std_section+0x110>
  4051d4:	tbnz	w8, #0, 40520c <ferror@plt+0x196c>
  4051d8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4051dc:	ldrb	w8, [x8, #1064]
  4051e0:	tbnz	w8, #0, 40520c <ferror@plt+0x196c>
  4051e4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4051e8:	ldrb	w8, [x8, #980]
  4051ec:	cmp	w8, #0x1
  4051f0:	b.ne	405464 <ferror@plt+0x1bc4>  // b.any
  4051f4:	ldr	x8, [x19, #8]
  4051f8:	mov	x0, x19
  4051fc:	ldr	x8, [x8, #832]
  405200:	blr	x8
  405204:	cmp	x0, #0x1
  405208:	b.lt	40541c <ferror@plt+0x1b7c>  // b.tstop
  40520c:	ldr	x8, [x19, #8]
  405210:	mov	x0, x19
  405214:	ldr	x8, [x8, #832]
  405218:	blr	x8
  40521c:	tbnz	x0, #63, 4053b8 <ferror@plt+0x1b18>
  405220:	cbz	x0, 4053f4 <ferror@plt+0x1b54>
  405224:	bl	403290 <xmalloc@plt>
  405228:	mov	x21, x0
  40522c:	b	4053f8 <ferror@plt+0x1b58>
  405230:	mov	x0, x19
  405234:	bl	405e4c <ferror@plt+0x25ac>
  405238:	str	x0, [x28, #1072]
  40523c:	cbz	w27, 4050d8 <ferror@plt+0x1838>
  405240:	ldr	w8, [x23, #620]
  405244:	cbz	w8, 4050d8 <ferror@plt+0x1838>
  405248:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40524c:	ldr	x23, [x8, #1272]
  405250:	cbz	x23, 4050d8 <ferror@plt+0x1838>
  405254:	ldr	x24, [x20, #1136]
  405258:	b	40529c <ferror@plt+0x19fc>
  40525c:	ldr	x8, [x20, #1136]
  405260:	ldr	x0, [x28, #1072]
  405264:	add	x8, x8, x24
  405268:	lsl	x1, x8, #3
  40526c:	bl	4031e0 <xrealloc@plt>
  405270:	ldr	x8, [x20, #1136]
  405274:	str	x0, [x28, #1072]
  405278:	add	x0, x0, x24, lsl #3
  40527c:	mov	x1, x21
  405280:	lsl	x2, x8, #3
  405284:	bl	402f70 <memcpy@plt>
  405288:	ldr	x8, [x20, #1136]
  40528c:	add	x24, x8, x24
  405290:	str	x24, [x20, #1136]
  405294:	ldr	x23, [x23, #16]
  405298:	cbz	x23, 4050d8 <ferror@plt+0x1838>
  40529c:	ldr	x0, [x23]
  4052a0:	bl	405e4c <ferror@plt+0x25ac>
  4052a4:	cbz	x0, 405288 <ferror@plt+0x19e8>
  4052a8:	mov	x21, x0
  4052ac:	cbnz	x24, 40525c <ferror@plt+0x19bc>
  4052b0:	str	x21, [x28, #1072]
  4052b4:	b	405288 <ferror@plt+0x19e8>
  4052b8:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  4052bc:	adrp	x2, 441000 <warn@@Base+0x3fcc>
  4052c0:	add	x0, x0, #0xe84
  4052c4:	add	x2, x2, #0xe88
  4052c8:	bl	4037a0 <printf@plt>
  4052cc:	ldr	w8, [x19, #72]
  4052d0:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  4052d4:	add	x1, x1, #0xe65
  4052d8:	tbz	w8, #3, 404f94 <ferror@plt+0x16f4>
  4052dc:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  4052e0:	adrp	x2, 441000 <warn@@Base+0x3fcc>
  4052e4:	add	x0, x0, #0xe84
  4052e8:	add	x2, x2, #0xe93
  4052ec:	bl	4037a0 <printf@plt>
  4052f0:	ldr	w8, [x19, #72]
  4052f4:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  4052f8:	add	x1, x1, #0xe65
  4052fc:	tbz	w8, #4, 404f98 <ferror@plt+0x16f8>
  405300:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  405304:	adrp	x2, 441000 <warn@@Base+0x3fcc>
  405308:	add	x0, x0, #0xe84
  40530c:	add	x2, x2, #0xe9d
  405310:	bl	4037a0 <printf@plt>
  405314:	ldr	w8, [x19, #72]
  405318:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  40531c:	add	x1, x1, #0xe65
  405320:	tbz	w8, #5, 404f9c <ferror@plt+0x16fc>
  405324:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  405328:	adrp	x2, 441000 <warn@@Base+0x3fcc>
  40532c:	add	x0, x0, #0xe84
  405330:	add	x2, x2, #0xea6
  405334:	bl	4037a0 <printf@plt>
  405338:	ldr	w8, [x19, #72]
  40533c:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  405340:	add	x1, x1, #0xe65
  405344:	tbz	w8, #6, 404fa0 <ferror@plt+0x1700>
  405348:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  40534c:	adrp	x2, 441000 <warn@@Base+0x3fcc>
  405350:	add	x0, x0, #0xe84
  405354:	add	x2, x2, #0xeb1
  405358:	bl	4037a0 <printf@plt>
  40535c:	ldr	w8, [x19, #72]
  405360:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  405364:	add	x1, x1, #0xe65
  405368:	tbz	w8, #7, 404fa4 <ferror@plt+0x1704>
  40536c:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  405370:	adrp	x2, 441000 <warn@@Base+0x3fcc>
  405374:	add	x0, x0, #0xe84
  405378:	add	x2, x2, #0xeb9
  40537c:	bl	4037a0 <printf@plt>
  405380:	ldr	w8, [x19, #72]
  405384:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  405388:	add	x1, x1, #0xe65
  40538c:	tbz	w8, #8, 404fa8 <ferror@plt+0x1708>
  405390:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  405394:	adrp	x2, 441000 <warn@@Base+0x3fcc>
  405398:	add	x0, x0, #0xe84
  40539c:	add	x2, x2, #0xec1
  4053a0:	bl	4037a0 <printf@plt>
  4053a4:	ldr	w8, [x19, #72]
  4053a8:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  4053ac:	add	x1, x1, #0xe65
  4053b0:	tbnz	w8, #9, 404fac <ferror@plt+0x170c>
  4053b4:	b	404fc0 <ferror@plt+0x1720>
  4053b8:	ldrb	w8, [x19, #72]
  4053bc:	tbnz	w8, #6, 405dc4 <ferror@plt+0x2524>
  4053c0:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  4053c4:	add	x1, x1, #0x128
  4053c8:	mov	w2, #0x5                   	// #5
  4053cc:	mov	x0, xzr
  4053d0:	bl	403700 <dcgettext@plt>
  4053d4:	ldr	x1, [x19]
  4053d8:	bl	43c210 <ferror@plt+0x38970>
  4053dc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4053e0:	mov	w9, #0x1                   	// #1
  4053e4:	mov	x21, xzr
  4053e8:	str	w9, [x8, #936]
  4053ec:	str	xzr, [x24, #1152]
  4053f0:	b	405414 <ferror@plt+0x1b74>
  4053f4:	mov	x21, xzr
  4053f8:	ldr	x8, [x19, #8]
  4053fc:	mov	x0, x19
  405400:	mov	x1, x21
  405404:	ldr	x8, [x8, #840]
  405408:	blr	x8
  40540c:	str	x0, [x24, #1152]
  405410:	tbnz	x0, #63, 405dc4 <ferror@plt+0x2524>
  405414:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405418:	str	x21, [x8, #1144]
  40541c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405420:	ldrb	w8, [x8, #980]
  405424:	cmp	w8, #0x1
  405428:	b.ne	405464 <ferror@plt+0x1bc4>  // b.any
  40542c:	ldr	x8, [x19, #8]
  405430:	adrp	x9, 466000 <_bfd_std_section+0x110>
  405434:	ldr	x1, [x20, #1136]
  405438:	ldr	x2, [x28, #1072]
  40543c:	ldr	x3, [x24, #1152]
  405440:	ldr	x8, [x8, #848]
  405444:	ldr	x4, [x9, #1144]
  405448:	adrp	x5, 466000 <_bfd_std_section+0x110>
  40544c:	add	x5, x5, #0x488
  405450:	mov	x0, x19
  405454:	blr	x8
  405458:	bic	x8, x0, x0, asr #63
  40545c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  405460:	str	x8, [x9, #1168]
  405464:	ldrb	w8, [x22, #960]
  405468:	cmp	w8, #0x1
  40546c:	b.ne	405478 <ferror@plt+0x1bd8>  // b.any
  405470:	mov	w0, wzr
  405474:	bl	405f7c <ferror@plt+0x26dc>
  405478:	ldrb	w8, [x23, #976]
  40547c:	cmp	w8, #0x1
  405480:	b.ne	40548c <ferror@plt+0x1bec>  // b.any
  405484:	mov	w0, #0x1                   	// #1
  405488:	bl	405f7c <ferror@plt+0x26dc>
  40548c:	ldrb	w8, [x25, #1024]
  405490:	cmp	w8, #0x1
  405494:	b.ne	4054a0 <ferror@plt+0x1c00>  // b.any
  405498:	mov	x0, x19
  40549c:	bl	4061b0 <ferror@plt+0x2910>
  4054a0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4054a4:	ldrb	w8, [x8, #1032]
  4054a8:	cmp	w8, #0x1
  4054ac:	b.ne	4055f8 <ferror@plt+0x1d58>  // b.any
  4054b0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4054b4:	ldr	x23, [x8, #1040]
  4054b8:	adrp	x9, 466000 <_bfd_std_section+0x110>
  4054bc:	ldr	x25, [x9, #1048]
  4054c0:	add	x2, sp, #0x8
  4054c4:	mov	x0, x19
  4054c8:	mov	x1, x23
  4054cc:	bl	4069b0 <ferror@plt+0x3110>
  4054d0:	cbz	x0, 405dc4 <ferror@plt+0x2524>
  4054d4:	mov	x21, x0
  4054d8:	cbz	x25, 4054f8 <ferror@plt+0x1c58>
  4054dc:	sub	x2, x29, #0x10
  4054e0:	mov	x0, x19
  4054e4:	mov	x1, x25
  4054e8:	bl	4069b0 <ferror@plt+0x3110>
  4054ec:	mov	x22, x0
  4054f0:	cbnz	x0, 4054fc <ferror@plt+0x1c5c>
  4054f4:	b	405dc4 <ferror@plt+0x2524>
  4054f8:	mov	x22, xzr
  4054fc:	ldr	x8, [sp, #8]
  405500:	mov	w9, #0x1                   	// #1
  405504:	add	x1, sp, #0x40
  405508:	sub	x2, x29, #0x14
  40550c:	mov	x0, x19
  405510:	stp	x23, x21, [sp, #64]
  405514:	stp	x8, x9, [sp, #80]
  405518:	bl	4031f0 <ctf_bfdopen_ctfsect@plt>
  40551c:	cbz	x0, 405dcc <ferror@plt+0x252c>
  405520:	mov	x24, x0
  405524:	mov	x28, x20
  405528:	cbz	x22, 405558 <ferror@plt+0x1cb8>
  40552c:	ldur	x8, [x29, #-16]
  405530:	mov	w9, #0x1                   	// #1
  405534:	add	x1, sp, #0x40
  405538:	sub	x2, x29, #0x14
  40553c:	mov	x0, x19
  405540:	stp	x25, x22, [sp, #64]
  405544:	stp	x8, x9, [sp, #80]
  405548:	bl	4031f0 <ctf_bfdopen_ctfsect@plt>
  40554c:	mov	x25, x0
  405550:	cbnz	x0, 405560 <ferror@plt+0x1cc0>
  405554:	b	405dcc <ferror@plt+0x252c>
  405558:	mov	x25, xzr
  40555c:	mov	x0, x24
  405560:	sub	x2, x29, #0x14
  405564:	mov	x1, xzr
  405568:	mov	w20, w27
  40556c:	bl	403010 <ctf_arc_open_by_name@plt>
  405570:	cbz	x0, 405dcc <ferror@plt+0x252c>
  405574:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  405578:	mov	x26, x0
  40557c:	add	x1, x1, #0x204
  405580:	mov	w2, #0x5                   	// #5
  405584:	mov	x0, xzr
  405588:	bl	403700 <dcgettext@plt>
  40558c:	mov	x27, x0
  405590:	mov	x0, x23
  405594:	bl	4049f4 <ferror@plt+0x1154>
  405598:	mov	x1, x0
  40559c:	mov	x0, x27
  4055a0:	bl	4037a0 <printf@plt>
  4055a4:	adrp	x1, 406000 <ferror@plt+0x2760>
  4055a8:	add	x1, x1, #0xa90
  4055ac:	mov	x0, x24
  4055b0:	mov	x2, x26
  4055b4:	bl	403050 <ctf_archive_iter@plt>
  4055b8:	mov	x0, x26
  4055bc:	bl	403540 <ctf_file_close@plt>
  4055c0:	mov	x0, x24
  4055c4:	bl	403640 <ctf_close@plt>
  4055c8:	mov	x0, x25
  4055cc:	bl	403640 <ctf_close@plt>
  4055d0:	mov	x0, x22
  4055d4:	bl	403510 <free@plt>
  4055d8:	mov	x0, x21
  4055dc:	bl	403510 <free@plt>
  4055e0:	adrp	x26, 466000 <_bfd_std_section+0x110>
  4055e4:	mov	w27, w20
  4055e8:	mov	x20, x28
  4055ec:	adrp	x28, 466000 <_bfd_std_section+0x110>
  4055f0:	adrp	x25, 466000 <_bfd_std_section+0x110>
  4055f4:	adrp	x24, 466000 <_bfd_std_section+0x110>
  4055f8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4055fc:	ldrb	w8, [x8, #1056]
  405600:	cmp	w8, #0x1
  405604:	b.ne	405718 <ferror@plt+0x1e78>  // b.any
  405608:	adrp	x21, 406000 <ferror@plt+0x2760>
  40560c:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  405610:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  405614:	add	x21, x21, #0xc54
  405618:	add	x8, x8, #0x2e2
  40561c:	add	x9, x9, #0x335
  405620:	add	x2, sp, #0x40
  405624:	mov	x0, x19
  405628:	mov	x1, x21
  40562c:	stp	x8, x9, [sp, #64]
  405630:	str	wzr, [sp, #80]
  405634:	bl	4037b0 <bfd_map_over_sections@plt>
  405638:	adrp	x22, 466000 <_bfd_std_section+0x110>
  40563c:	ldr	x0, [x22, #1176]
  405640:	bl	403510 <free@plt>
  405644:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  405648:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  40564c:	add	x8, x8, #0x2e8
  405650:	add	x9, x9, #0x2f3
  405654:	add	x2, sp, #0x40
  405658:	mov	x0, x19
  40565c:	mov	x1, x21
  405660:	str	xzr, [x22, #1176]
  405664:	stp	x8, x9, [sp, #64]
  405668:	str	wzr, [sp, #80]
  40566c:	bl	4037b0 <bfd_map_over_sections@plt>
  405670:	ldr	x0, [x22, #1176]
  405674:	bl	403510 <free@plt>
  405678:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  40567c:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  405680:	add	x8, x8, #0x301
  405684:	add	x9, x9, #0x30d
  405688:	add	x2, sp, #0x40
  40568c:	mov	x0, x19
  405690:	mov	x1, x21
  405694:	str	xzr, [x22, #1176]
  405698:	stp	x8, x9, [sp, #64]
  40569c:	str	wzr, [sp, #80]
  4056a0:	bl	4037b0 <bfd_map_over_sections@plt>
  4056a4:	ldr	x0, [x22, #1176]
  4056a8:	bl	403510 <free@plt>
  4056ac:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  4056b0:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  4056b4:	add	x8, x8, #0x31c
  4056b8:	add	x9, x9, #0x32c
  4056bc:	add	x2, sp, #0x40
  4056c0:	mov	x0, x19
  4056c4:	mov	x1, x21
  4056c8:	str	xzr, [x22, #1176]
  4056cc:	stp	x8, x9, [sp, #64]
  4056d0:	str	wzr, [sp, #80]
  4056d4:	bl	4037b0 <bfd_map_over_sections@plt>
  4056d8:	ldr	x0, [x22, #1176]
  4056dc:	bl	403510 <free@plt>
  4056e0:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  4056e4:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  4056e8:	add	x8, x8, #0x33e
  4056ec:	add	x9, x9, #0x34c
  4056f0:	add	x2, sp, #0x40
  4056f4:	mov	x0, x19
  4056f8:	mov	x1, x21
  4056fc:	str	xzr, [x22, #1176]
  405700:	stp	x8, x9, [sp, #64]
  405704:	str	wzr, [sp, #80]
  405708:	bl	4037b0 <bfd_map_over_sections@plt>
  40570c:	ldr	x0, [x22, #1176]
  405710:	bl	403510 <free@plt>
  405714:	str	xzr, [x22, #1176]
  405718:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40571c:	ldrb	w8, [x8, #980]
  405720:	tbnz	w8, #0, 40574c <ferror@plt+0x1eac>
  405724:	adrp	x9, 466000 <_bfd_std_section+0x110>
  405728:	ldrb	w9, [x9, #964]
  40572c:	cbz	w9, 40574c <ferror@plt+0x1eac>
  405730:	adrp	x1, 406000 <ferror@plt+0x2760>
  405734:	add	x1, x1, #0xf24
  405738:	mov	x0, x19
  40573c:	mov	x2, xzr
  405740:	bl	4037b0 <bfd_map_over_sections@plt>
  405744:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405748:	ldrb	w8, [x8, #980]
  40574c:	tbnz	w8, #0, 40580c <ferror@plt+0x1f6c>
  405750:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405754:	ldrb	w8, [x8, #1064]
  405758:	cbz	w8, 40580c <ferror@plt+0x1f6c>
  40575c:	ldr	x8, [x19, #8]
  405760:	mov	x0, x19
  405764:	ldr	x8, [x8, #856]
  405768:	blr	x8
  40576c:	tbnz	x0, #63, 405dc4 <ferror@plt+0x2524>
  405770:	mov	x21, x0
  405774:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  405778:	add	x0, x0, #0x484
  40577c:	bl	4037a0 <printf@plt>
  405780:	cbz	x21, 4057e8 <ferror@plt+0x1f48>
  405784:	mov	x0, x21
  405788:	bl	403290 <xmalloc@plt>
  40578c:	ldr	x8, [x19, #8]
  405790:	adrp	x9, 466000 <_bfd_std_section+0x110>
  405794:	ldr	x2, [x9, #1144]
  405798:	mov	x21, x0
  40579c:	ldr	x8, [x8, #864]
  4057a0:	mov	x0, x19
  4057a4:	mov	x1, x21
  4057a8:	blr	x8
  4057ac:	tbnz	x0, #63, 405dc4 <ferror@plt+0x2524>
  4057b0:	mov	x22, x0
  4057b4:	cbz	x0, 4057f8 <ferror@plt+0x1f58>
  4057b8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4057bc:	ldr	x1, [x8, #3816]
  4057c0:	mov	w0, #0xa                   	// #10
  4057c4:	bl	4030b0 <putc@plt>
  4057c8:	mov	x0, x19
  4057cc:	mov	x1, xzr
  4057d0:	mov	x2, x21
  4057d4:	mov	x3, x22
  4057d8:	bl	4070cc <ferror@plt+0x382c>
  4057dc:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  4057e0:	add	x0, x0, #0x573
  4057e4:	b	405800 <ferror@plt+0x1f60>
  4057e8:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  4057ec:	add	x0, x0, #0x70e
  4057f0:	bl	403440 <puts@plt>
  4057f4:	b	40580c <ferror@plt+0x1f6c>
  4057f8:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  4057fc:	add	x0, x0, #0x70e
  405800:	bl	403440 <puts@plt>
  405804:	mov	x0, x21
  405808:	bl	403510 <free@plt>
  40580c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405810:	ldrb	w8, [x8, #1060]
  405814:	cmp	w8, #0x1
  405818:	b.ne	405830 <ferror@plt+0x1f90>  // b.any
  40581c:	adrp	x1, 407000 <ferror@plt+0x3760>
  405820:	add	x1, x1, #0x6b4
  405824:	mov	x0, x19
  405828:	mov	x2, xzr
  40582c:	bl	4037b0 <bfd_map_over_sections@plt>
  405830:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405834:	ldrb	w8, [x8, #980]
  405838:	adrp	x23, 466000 <_bfd_std_section+0x110>
  40583c:	cmp	w8, #0x1
  405840:	b.ne	405cbc <ferror@plt+0x241c>  // b.any
  405844:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405848:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40584c:	mov	w10, #0xffffffff            	// #-1
  405850:	str	w10, [x9, #1232]
  405854:	adrp	x9, 466000 <_bfd_std_section+0x110>
  405858:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40585c:	str	xzr, [x8, #1216]
  405860:	ldr	x8, [x20, #1136]
  405864:	str	xzr, [x9, #1224]
  405868:	ldr	x9, [x24, #1152]
  40586c:	str	wzr, [x10, #1236]
  405870:	adrp	x10, 466000 <_bfd_std_section+0x110>
  405874:	ldr	x10, [x10, #1168]
  405878:	cmp	x8, #0x0
  40587c:	csel	x8, x9, x8, eq  // eq = none
  405880:	adrp	x21, 466000 <_bfd_std_section+0x110>
  405884:	str	x8, [x21, #1240]
  405888:	add	x8, x10, x8
  40588c:	lsl	x0, x8, #3
  405890:	str	w27, [sp, #4]
  405894:	bl	403290 <xmalloc@plt>
  405898:	ldr	x8, [x20, #1136]
  40589c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  4058a0:	adrp	x10, 466000 <_bfd_std_section+0x110>
  4058a4:	adrp	x11, 466000 <_bfd_std_section+0x110>
  4058a8:	add	x9, x9, #0x430
  4058ac:	add	x10, x10, #0x478
  4058b0:	cmp	x8, #0x0
  4058b4:	str	x0, [x11, #1248]
  4058b8:	csel	x8, x10, x9, eq  // eq = none
  4058bc:	ldr	x20, [x21, #1240]
  4058c0:	ldr	x1, [x8]
  4058c4:	mov	x25, x0
  4058c8:	lsl	x2, x20, #3
  4058cc:	bl	402f70 <memcpy@plt>
  4058d0:	cmp	x20, #0x1
  4058d4:	b.lt	40596c <ferror@plt+0x20cc>  // b.tstop
  4058d8:	adrp	x26, 466000 <_bfd_std_section+0x110>
  4058dc:	adrp	x22, 442000 <warn@@Base+0x4fcc>
  4058e0:	add	x27, x20, #0x1
  4058e4:	mov	w20, #0x104                 	// #260
  4058e8:	add	x26, x26, #0x8
  4058ec:	add	x22, x22, #0x545
  4058f0:	mov	x28, x25
  4058f4:	mov	x21, x25
  4058f8:	b	405908 <ferror@plt+0x2068>
  4058fc:	sub	x27, x27, #0x1
  405900:	cmp	x27, #0x1
  405904:	b.le	405970 <ferror@plt+0x20d0>
  405908:	ldr	x23, [x21], #8
  40590c:	ldr	x24, [x23, #8]
  405910:	cbz	x24, 4058fc <ferror@plt+0x205c>
  405914:	ldrb	w8, [x24]
  405918:	cbz	w8, 4058fc <ferror@plt+0x205c>
  40591c:	ldrh	w8, [x23, #24]
  405920:	tst	w8, w20
  405924:	b.eq	405950 <ferror@plt+0x20b0>  // b.none
  405928:	mov	w2, #0x4                   	// #4
  40592c:	mov	x0, x24
  405930:	mov	x1, x22
  405934:	bl	403210 <strncmp@plt>
  405938:	cbz	w0, 405950 <ferror@plt+0x20b0>
  40593c:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  405940:	mov	x0, x24
  405944:	add	x1, x1, #0x54a
  405948:	bl	4034a0 <strcmp@plt>
  40594c:	cbnz	w0, 4058fc <ferror@plt+0x205c>
  405950:	ldr	x8, [x23, #32]
  405954:	cmp	x8, x26
  405958:	b.eq	4058fc <ferror@plt+0x205c>  // b.none
  40595c:	ldrb	w8, [x8, #33]
  405960:	tbnz	w8, #4, 4058fc <ferror@plt+0x205c>
  405964:	str	x23, [x28], #8
  405968:	b	4058fc <ferror@plt+0x205c>
  40596c:	mov	x28, x25
  405970:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405974:	ldr	x9, [x8, #1168]
  405978:	ldr	w27, [sp, #4]
  40597c:	sub	x8, x28, x25
  405980:	asr	x8, x8, #3
  405984:	cmp	x9, #0x1
  405988:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40598c:	adrp	x26, 466000 <_bfd_std_section+0x110>
  405990:	adrp	x28, 466000 <_bfd_std_section+0x110>
  405994:	adrp	x23, 466000 <_bfd_std_section+0x110>
  405998:	str	x8, [x10, #1240]
  40599c:	b.lt	405a50 <ferror@plt+0x21b0>  // b.tstop
  4059a0:	ldr	x10, [x23, #1160]
  4059a4:	cmp	x9, #0x4
  4059a8:	b.cs	4059b4 <ferror@plt+0x2114>  // b.hs, b.nlast
  4059ac:	mov	x11, xzr
  4059b0:	b	405a28 <ferror@plt+0x2188>
  4059b4:	adrp	x13, 440000 <warn@@Base+0x2fcc>
  4059b8:	ldr	q1, [x13, #1536]
  4059bc:	mov	w13, #0x60                  	// #96
  4059c0:	and	x11, x9, #0xfffffffffffffffc
  4059c4:	add	x12, x25, x8, lsl #3
  4059c8:	dup	v2.2d, x13
  4059cc:	mov	w13, #0x4                   	// #4
  4059d0:	dup	v0.2d, x10
  4059d4:	add	x8, x8, x11
  4059d8:	add	x12, x12, #0x10
  4059dc:	dup	v3.2d, x13
  4059e0:	mov	x13, x11
  4059e4:	fmov	x14, d1
  4059e8:	add	x14, x14, x14, lsl #1
  4059ec:	mov	x15, v1.d[1]
  4059f0:	lsl	x14, x14, #4
  4059f4:	add	x15, x15, x15, lsl #1
  4059f8:	fmov	d4, x14
  4059fc:	lsl	x14, x15, #4
  405a00:	mov	v4.d[1], x14
  405a04:	add	v4.2d, v0.2d, v4.2d
  405a08:	add	v5.2d, v4.2d, v2.2d
  405a0c:	add	v1.2d, v1.2d, v3.2d
  405a10:	subs	x13, x13, #0x4
  405a14:	stp	q4, q5, [x12, #-16]
  405a18:	add	x12, x12, #0x20
  405a1c:	b.ne	4059e4 <ferror@plt+0x2144>  // b.any
  405a20:	cmp	x9, x11
  405a24:	b.eq	405a48 <ferror@plt+0x21a8>  // b.none
  405a28:	mov	w12, #0x30                  	// #48
  405a2c:	sub	x9, x9, x11
  405a30:	madd	x10, x11, x12, x10
  405a34:	str	x10, [x25, x8, lsl #3]
  405a38:	add	x8, x8, #0x1
  405a3c:	subs	x9, x9, #0x1
  405a40:	add	x10, x10, #0x30
  405a44:	b.ne	405a34 <ferror@plt+0x2194>  // b.any
  405a48:	adrp	x9, 466000 <_bfd_std_section+0x110>
  405a4c:	str	x8, [x9, #1240]
  405a50:	adrp	x8, 465000 <_sch_istable+0x1c50>
  405a54:	ldr	x1, [x8, #3816]
  405a58:	adrp	x2, 403000 <exit@plt>
  405a5c:	add	x2, x2, #0x880
  405a60:	add	x0, sp, #0x40
  405a64:	bl	403830 <init_disassemble_info@plt>
  405a68:	adrp	x9, 466000 <_bfd_std_section+0x110>
  405a6c:	adrp	x20, 466000 <_bfd_std_section+0x110>
  405a70:	ldr	x9, [x9, #984]
  405a74:	ldr	x0, [x20, #856]
  405a78:	add	x8, sp, #0x8
  405a7c:	adrp	x10, 407000 <ferror@plt+0x3760>
  405a80:	str	x8, [sp, #80]
  405a84:	adrp	x8, 407000 <ferror@plt+0x3760>
  405a88:	add	x10, x10, #0xae0
  405a8c:	add	x8, x8, #0xc54
  405a90:	adrp	x25, 466000 <_bfd_std_section+0x110>
  405a94:	stp	x10, x8, [sp, #184]
  405a98:	stp	xzr, x9, [sp, #48]
  405a9c:	str	x19, [sp, #8]
  405aa0:	str	wzr, [sp, #16]
  405aa4:	stp	xzr, xzr, [sp, #24]
  405aa8:	cbz	x0, 405ab8 <ferror@plt+0x2218>
  405aac:	bl	403610 <bfd_scan_arch@plt>
  405ab0:	cbz	x0, 405e00 <ferror@plt+0x2560>
  405ab4:	str	x0, [x19, #192]
  405ab8:	adrp	x20, 464000 <memcpy@GLIBC_2.17>
  405abc:	ldr	w8, [x20, #3048]
  405ac0:	cmp	w8, #0x2
  405ac4:	b.eq	405aec <ferror@plt+0x224c>  // b.none
  405ac8:	mov	w0, #0x378                 	// #888
  405acc:	bl	403290 <xmalloc@plt>
  405ad0:	ldr	x1, [x19, #8]
  405ad4:	mov	w2, #0x378                 	// #888
  405ad8:	mov	x21, x0
  405adc:	bl	402f70 <memcpy@plt>
  405ae0:	ldr	w8, [x20, #3048]
  405ae4:	str	w8, [x21, #12]
  405ae8:	str	x21, [x19, #8]
  405aec:	mov	x0, x19
  405af0:	bl	403450 <bfd_get_arch@plt>
  405af4:	ldr	x8, [x19, #8]
  405af8:	mov	w21, w0
  405afc:	mov	x0, x19
  405b00:	ldr	w8, [x8, #12]
  405b04:	cmp	w8, #0x0
  405b08:	cset	w22, eq  // eq = none
  405b0c:	bl	403530 <bfd_get_mach@plt>
  405b10:	mov	x2, x0
  405b14:	mov	w0, w21
  405b18:	mov	w1, w22
  405b1c:	mov	x3, x19
  405b20:	bl	403520 <disassembler@plt>
  405b24:	adrp	x24, 466000 <_bfd_std_section+0x110>
  405b28:	str	x0, [sp, #40]
  405b2c:	cbz	x0, 405ba8 <ferror@plt+0x2308>
  405b30:	ldr	x8, [x19, #8]
  405b34:	mov	x0, x19
  405b38:	ldr	w8, [x8, #8]
  405b3c:	str	w8, [sp, #88]
  405b40:	bl	403450 <bfd_get_arch@plt>
  405b44:	str	w0, [sp, #92]
  405b48:	mov	x0, x19
  405b4c:	bl	403530 <bfd_get_mach@plt>
  405b50:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405b54:	ldr	x8, [x8, #864]
  405b58:	str	x0, [sp, #96]
  405b5c:	mov	x0, x19
  405b60:	mov	x1, xzr
  405b64:	str	x8, [sp, #288]
  405b68:	bl	4033d0 <bfd_octets_per_byte@plt>
  405b6c:	adrp	x8, 440000 <warn@@Base+0x2fcc>
  405b70:	ldr	d0, [x8, #1088]
  405b74:	str	w0, [sp, #244]
  405b78:	str	wzr, [sp, #256]
  405b7c:	adrp	x20, 466000 <_bfd_std_section+0x110>
  405b80:	str	d0, [sp, #248]
  405b84:	ldr	x8, [x19, #8]
  405b88:	ldr	w8, [x8, #12]
  405b8c:	cbz	w8, 405bec <ferror@plt+0x234c>
  405b90:	cmp	w8, #0x1
  405b94:	adrp	x21, 466000 <_bfd_std_section+0x110>
  405b98:	b.ne	405bfc <ferror@plt+0x235c>  // b.any
  405b9c:	str	w8, [sp, #104]
  405ba0:	str	w8, [sp, #240]
  405ba4:	b	405c04 <ferror@plt+0x2364>
  405ba8:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  405bac:	add	x1, x1, #0x51e
  405bb0:	mov	w2, #0x5                   	// #5
  405bb4:	bl	403700 <dcgettext@plt>
  405bb8:	mov	x21, x0
  405bbc:	mov	x0, x19
  405bc0:	bl	403450 <bfd_get_arch@plt>
  405bc4:	mov	x1, xzr
  405bc8:	bl	4034b0 <bfd_printable_arch_mach@plt>
  405bcc:	mov	x1, x0
  405bd0:	mov	x0, x21
  405bd4:	bl	43c210 <ferror@plt+0x38970>
  405bd8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405bdc:	mov	w9, #0x1                   	// #1
  405be0:	str	w9, [x8, #936]
  405be4:	adrp	x20, 466000 <_bfd_std_section+0x110>
  405be8:	b	405cbc <ferror@plt+0x241c>
  405bec:	str	wzr, [sp, #104]
  405bf0:	str	wzr, [sp, #240]
  405bf4:	adrp	x21, 466000 <_bfd_std_section+0x110>
  405bf8:	b	405c04 <ferror@plt+0x2364>
  405bfc:	mov	w8, #0x2                   	// #2
  405c00:	str	w8, [sp, #104]
  405c04:	add	x0, sp, #0x40
  405c08:	bl	403270 <disassemble_init_for_target@plt>
  405c0c:	ldr	x8, [x19, #8]
  405c10:	mov	x0, x19
  405c14:	ldr	x8, [x8, #856]
  405c18:	blr	x8
  405c1c:	tbz	x0, #63, 405c2c <ferror@plt+0x238c>
  405c20:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405c24:	ldrb	w8, [x8, #1064]
  405c28:	cbnz	w8, 405dc4 <ferror@plt+0x2524>
  405c2c:	cmp	x0, #0x1
  405c30:	b.lt	405c78 <ferror@plt+0x23d8>  // b.tstop
  405c34:	bl	403290 <xmalloc@plt>
  405c38:	str	x0, [sp, #24]
  405c3c:	ldr	x8, [x19, #8]
  405c40:	adrp	x9, 466000 <_bfd_std_section+0x110>
  405c44:	ldr	x2, [x9, #1144]
  405c48:	mov	x1, x0
  405c4c:	ldr	x8, [x8, #864]
  405c50:	mov	x0, x19
  405c54:	blr	x8
  405c58:	str	x0, [sp, #32]
  405c5c:	tbnz	x0, #63, 405dc4 <ferror@plt+0x2524>
  405c60:	mov	x1, x0
  405c64:	ldr	x0, [sp, #24]
  405c68:	adrp	x3, 407000 <ferror@plt+0x3760>
  405c6c:	add	x3, x3, #0xc94
  405c70:	mov	w2, #0x8                   	// #8
  405c74:	bl	4030f0 <qsort@plt>
  405c78:	adrp	x9, 466000 <_bfd_std_section+0x110>
  405c7c:	ldr	x8, [x21, #1248]
  405c80:	ldr	x9, [x9, #1240]
  405c84:	adrp	x1, 407000 <ferror@plt+0x3760>
  405c88:	add	x1, x1, #0xcd8
  405c8c:	add	x2, sp, #0x40
  405c90:	mov	x0, x19
  405c94:	str	x8, [sp, #136]
  405c98:	str	w9, [sp, #148]
  405c9c:	bl	4037b0 <bfd_map_over_sections@plt>
  405ca0:	ldr	x0, [sp, #24]
  405ca4:	cbz	x0, 405cac <ferror@plt+0x240c>
  405ca8:	bl	403510 <free@plt>
  405cac:	ldr	x0, [x21, #1248]
  405cb0:	bl	403510 <free@plt>
  405cb4:	add	x0, sp, #0x40
  405cb8:	bl	403690 <disassemble_free_target@plt>
  405cbc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405cc0:	ldrb	w8, [x8, #1016]
  405cc4:	cmp	w8, #0x1
  405cc8:	b.ne	405d58 <ferror@plt+0x24b8>  // b.any
  405ccc:	ldr	x1, [x28, #1072]
  405cd0:	ldr	x2, [x20, #1136]
  405cd4:	mov	w3, #0x1                   	// #1
  405cd8:	mov	x0, x19
  405cdc:	bl	42fecc <ferror@plt+0x2c62c>
  405ce0:	cbz	x0, 405d44 <ferror@plt+0x24a4>
  405ce4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  405ce8:	mov	x21, x0
  405cec:	ldr	x3, [x28, #1072]
  405cf0:	ldr	x0, [x8, #3816]
  405cf4:	ldrb	w5, [x26, #1020]
  405cf8:	adrp	x4, 403000 <exit@plt>
  405cfc:	add	x4, x4, #0x5e0
  405d00:	mov	x1, x21
  405d04:	mov	x2, x19
  405d08:	bl	42a650 <ferror@plt+0x26db0>
  405d0c:	cbnz	w0, 405d38 <ferror@plt+0x2498>
  405d10:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  405d14:	add	x1, x1, #0xe2b
  405d18:	mov	w2, #0x5                   	// #5
  405d1c:	mov	x0, xzr
  405d20:	bl	403700 <dcgettext@plt>
  405d24:	ldr	x1, [x19]
  405d28:	bl	43c210 <ferror@plt+0x38970>
  405d2c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405d30:	mov	w9, #0x1                   	// #1
  405d34:	str	w9, [x8, #936]
  405d38:	mov	x0, x21
  405d3c:	bl	403510 <free@plt>
  405d40:	b	405d58 <ferror@plt+0x24b8>
  405d44:	ldrb	w8, [x25, #1024]
  405d48:	tbnz	w8, #0, 405d58 <ferror@plt+0x24b8>
  405d4c:	bl	40e7fc <ferror@plt+0xaf5c>
  405d50:	mov	x0, x19
  405d54:	bl	4061b0 <ferror@plt+0x2910>
  405d58:	ldr	x0, [x28, #1072]
  405d5c:	cbz	x0, 405d68 <ferror@plt+0x24c8>
  405d60:	bl	403510 <free@plt>
  405d64:	str	xzr, [x28, #1072]
  405d68:	adrp	x19, 466000 <_bfd_std_section+0x110>
  405d6c:	ldr	x0, [x19, #1144]
  405d70:	cbz	x0, 405d7c <ferror@plt+0x24dc>
  405d74:	bl	403510 <free@plt>
  405d78:	str	xzr, [x19, #1144]
  405d7c:	ldr	x0, [x23, #1160]
  405d80:	cbz	x0, 405d8c <ferror@plt+0x24ec>
  405d84:	bl	403510 <free@plt>
  405d88:	str	xzr, [x23, #1160]
  405d8c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405d90:	str	xzr, [x20, #1136]
  405d94:	str	xzr, [x24, #1152]
  405d98:	str	xzr, [x8, #1168]
  405d9c:	cbz	w27, 405da4 <ferror@plt+0x2504>
  405da0:	bl	40e294 <ferror@plt+0xa9f4>
  405da4:	ldp	x20, x19, [sp, #416]
  405da8:	ldp	x22, x21, [sp, #400]
  405dac:	ldp	x24, x23, [sp, #384]
  405db0:	ldp	x26, x25, [sp, #368]
  405db4:	ldp	x28, x27, [sp, #352]
  405db8:	ldp	x29, x30, [sp, #336]
  405dbc:	add	sp, sp, #0x1b0
  405dc0:	ret
  405dc4:	ldr	x0, [x19]
  405dc8:	bl	43c110 <ferror@plt+0x38870>
  405dcc:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  405dd0:	add	x1, x1, #0x1ee
  405dd4:	mov	w2, #0x5                   	// #5
  405dd8:	bl	403700 <dcgettext@plt>
  405ddc:	ldur	w8, [x29, #-20]
  405de0:	mov	x20, x0
  405de4:	mov	w0, w8
  405de8:	bl	403150 <ctf_errmsg@plt>
  405dec:	mov	x1, x0
  405df0:	mov	x0, x20
  405df4:	bl	43c210 <ferror@plt+0x38970>
  405df8:	ldr	x0, [x19]
  405dfc:	bl	43c110 <ferror@plt+0x38870>
  405e00:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  405e04:	add	x1, x1, #0x500
  405e08:	mov	w2, #0x5                   	// #5
  405e0c:	bl	403700 <dcgettext@plt>
  405e10:	ldr	x1, [x20, #856]
  405e14:	bl	43c1a4 <ferror@plt+0x38904>
  405e18:	ldrb	w8, [x1, #33]
  405e1c:	tbnz	w8, #5, 405e48 <ferror@plt+0x25a8>
  405e20:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405e24:	ldr	x8, [x8, #888]
  405e28:	ldr	x9, [x1, #40]
  405e2c:	add	x9, x9, x8
  405e30:	str	x9, [x1, #40]
  405e34:	ldr	w9, [x2]
  405e38:	cbz	w9, 405e48 <ferror@plt+0x25a8>
  405e3c:	ldr	x9, [x1, #48]
  405e40:	add	x8, x9, x8
  405e44:	str	x8, [x1, #48]
  405e48:	ret
  405e4c:	stp	x29, x30, [sp, #-48]!
  405e50:	stp	x22, x21, [sp, #16]
  405e54:	stp	x20, x19, [sp, #32]
  405e58:	ldrb	w8, [x0, #72]
  405e5c:	mov	x29, sp
  405e60:	tbnz	w8, #4, 405e74 <ferror@plt+0x25d4>
  405e64:	mov	x20, xzr
  405e68:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405e6c:	str	xzr, [x8, #1136]
  405e70:	b	405ee8 <ferror@plt+0x2648>
  405e74:	ldr	x8, [x0, #8]
  405e78:	mov	x19, x0
  405e7c:	ldr	x8, [x8, #496]
  405e80:	blr	x8
  405e84:	tbnz	x0, #63, 405f40 <ferror@plt+0x26a0>
  405e88:	mov	x20, x0
  405e8c:	cbz	x0, 405ec8 <ferror@plt+0x2628>
  405e90:	mov	x0, x19
  405e94:	bl	403430 <bfd_get_file_size@plt>
  405e98:	cmp	x0, #0x1
  405e9c:	b.lt	405ebc <ferror@plt+0x261c>  // b.tstop
  405ea0:	mov	x21, x0
  405ea4:	cmp	x0, x20
  405ea8:	b.ge	405ebc <ferror@plt+0x261c>  // b.tcont
  405eac:	ldr	x8, [x19, #8]
  405eb0:	ldr	w8, [x8, #8]
  405eb4:	cmp	w8, #0x10
  405eb8:	b.ne	405efc <ferror@plt+0x265c>  // b.any
  405ebc:	mov	x0, x20
  405ec0:	bl	403290 <xmalloc@plt>
  405ec4:	mov	x20, x0
  405ec8:	ldr	x8, [x19, #8]
  405ecc:	mov	x0, x19
  405ed0:	mov	x1, x20
  405ed4:	ldr	x8, [x8, #504]
  405ed8:	blr	x8
  405edc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405ee0:	str	x0, [x8, #1136]
  405ee4:	tbnz	x0, #63, 405f74 <ferror@plt+0x26d4>
  405ee8:	mov	x0, x20
  405eec:	ldp	x20, x19, [sp, #32]
  405ef0:	ldp	x22, x21, [sp, #16]
  405ef4:	ldp	x29, x30, [sp], #48
  405ef8:	ret
  405efc:	ldr	x22, [x19]
  405f00:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  405f04:	add	x1, x1, #0xf7a
  405f08:	mov	w2, #0x5                   	// #5
  405f0c:	mov	x0, xzr
  405f10:	bl	403700 <dcgettext@plt>
  405f14:	mov	x3, x0
  405f18:	mov	x0, x22
  405f1c:	mov	x1, x19
  405f20:	mov	x2, xzr
  405f24:	mov	x4, x20
  405f28:	mov	x5, x21
  405f2c:	bl	43bebc <ferror@plt+0x3861c>
  405f30:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405f34:	mov	w9, #0x1                   	// #1
  405f38:	str	w9, [x8, #936]
  405f3c:	b	405e64 <ferror@plt+0x25c4>
  405f40:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  405f44:	add	x1, x1, #0xf43
  405f48:	mov	w2, #0x5                   	// #5
  405f4c:	mov	x0, xzr
  405f50:	bl	403700 <dcgettext@plt>
  405f54:	ldr	x1, [x19]
  405f58:	bl	43c210 <ferror@plt+0x38970>
  405f5c:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  405f60:	add	x1, x1, #0xf68
  405f64:	mov	w2, #0x5                   	// #5
  405f68:	mov	x0, xzr
  405f6c:	bl	403700 <dcgettext@plt>
  405f70:	bl	43c110 <ferror@plt+0x38870>
  405f74:	ldr	x0, [x19]
  405f78:	bl	43c110 <ferror@plt+0x38870>
  405f7c:	stp	x29, x30, [sp, #-96]!
  405f80:	adrp	x10, 466000 <_bfd_std_section+0x110>
  405f84:	adrp	x11, 466000 <_bfd_std_section+0x110>
  405f88:	stp	x28, x27, [sp, #16]
  405f8c:	stp	x26, x25, [sp, #32]
  405f90:	stp	x24, x23, [sp, #48]
  405f94:	stp	x22, x21, [sp, #64]
  405f98:	stp	x20, x19, [sp, #80]
  405f9c:	cmp	w0, #0x0
  405fa0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  405fa4:	add	x10, x10, #0x470
  405fa8:	add	x11, x11, #0x480
  405fac:	adrp	x9, 466000 <_bfd_std_section+0x110>
  405fb0:	ldr	x21, [x8, #1072]
  405fb4:	csel	x8, x10, x11, eq  // eq = none
  405fb8:	ldr	x22, [x9, #1144]
  405fbc:	ldr	x25, [x8]
  405fc0:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  405fc4:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  405fc8:	add	x8, x8, #0x6c5
  405fcc:	add	x9, x9, #0x6cd
  405fd0:	mov	w20, w0
  405fd4:	csel	x0, x9, x8, eq  // eq = none
  405fd8:	mov	x29, sp
  405fdc:	bl	403440 <puts@plt>
  405fe0:	cbz	x25, 406174 <ferror@plt+0x28d4>
  405fe4:	cmp	x25, #0x1
  405fe8:	b.lt	40618c <ferror@plt+0x28ec>  // b.tstop
  405fec:	cmp	w20, #0x0
  405ff0:	adrp	x20, 442000 <warn@@Base+0x4fcc>
  405ff4:	mov	x19, xzr
  405ff8:	add	x20, x20, #0x141
  405ffc:	adrp	x26, 466000 <_bfd_std_section+0x110>
  406000:	adrp	x28, 465000 <_sch_istable+0x1c50>
  406004:	csel	x21, x21, x22, eq  // eq = none
  406008:	b	406034 <ferror@plt+0x2794>
  40600c:	mov	w2, #0x5                   	// #5
  406010:	mov	x0, xzr
  406014:	mov	x1, x20
  406018:	bl	403700 <dcgettext@plt>
  40601c:	mov	x1, x19
  406020:	bl	4037a0 <printf@plt>
  406024:	add	x19, x19, #0x1
  406028:	cmp	x19, x25
  40602c:	add	x21, x21, #0x8
  406030:	b.eq	40618c <ferror@plt+0x28ec>  // b.none
  406034:	ldr	x23, [x21]
  406038:	cbz	x23, 40600c <ferror@plt+0x276c>
  40603c:	ldr	x22, [x23]
  406040:	cbz	x22, 406070 <ferror@plt+0x27d0>
  406044:	ldr	x27, [x26, #1096]
  406048:	cbz	x27, 40608c <ferror@plt+0x27ec>
  40604c:	ldr	x8, [x23, #32]
  406050:	ldr	x24, [x8]
  406054:	ldr	x0, [x27]
  406058:	mov	x1, x24
  40605c:	bl	4034a0 <strcmp@plt>
  406060:	cbz	w0, 406084 <ferror@plt+0x27e4>
  406064:	ldr	x27, [x27, #16]
  406068:	cbnz	x27, 406054 <ferror@plt+0x27b4>
  40606c:	b	406024 <ferror@plt+0x2784>
  406070:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  406074:	mov	w2, #0x5                   	// #5
  406078:	mov	x0, xzr
  40607c:	add	x1, x1, #0x167
  406080:	b	406018 <ferror@plt+0x2778>
  406084:	mov	w8, #0x1                   	// #1
  406088:	str	w8, [x27, #8]
  40608c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  406090:	ldr	w8, [x8, #1092]
  406094:	cbz	w8, 406138 <ferror@plt+0x2898>
  406098:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40609c:	ldrb	w8, [x8, #880]
  4060a0:	cmp	w8, #0x1
  4060a4:	b.ne	40610c <ferror@plt+0x286c>  // b.any
  4060a8:	ldr	x24, [x23, #8]
  4060ac:	cbz	x24, 40610c <ferror@plt+0x286c>
  4060b0:	ldrb	w8, [x24]
  4060b4:	cbz	w8, 40610c <ferror@plt+0x286c>
  4060b8:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  4060bc:	ldr	w2, [x8, #3024]
  4060c0:	mov	x0, x22
  4060c4:	mov	x1, x24
  4060c8:	bl	4035e0 <bfd_demangle@plt>
  4060cc:	cbz	x0, 406158 <ferror@plt+0x28b8>
  4060d0:	ldr	x8, [x21]
  4060d4:	mov	x23, x0
  4060d8:	mov	w3, #0x2                   	// #2
  4060dc:	str	x0, [x8, #8]
  4060e0:	ldr	x8, [x22, #8]
  4060e4:	ldr	x1, [x28, #3816]
  4060e8:	ldr	x2, [x21]
  4060ec:	mov	x0, x22
  4060f0:	ldr	x8, [x8, #520]
  4060f4:	blr	x8
  4060f8:	ldr	x8, [x21]
  4060fc:	mov	x0, x23
  406100:	str	x24, [x8, #8]
  406104:	bl	403510 <free@plt>
  406108:	b	406128 <ferror@plt+0x2888>
  40610c:	ldr	x8, [x22, #8]
  406110:	ldr	x1, [x28, #3816]
  406114:	mov	w3, #0x2                   	// #2
  406118:	mov	x0, x22
  40611c:	ldr	x8, [x8, #520]
  406120:	mov	x2, x23
  406124:	blr	x8
  406128:	ldr	x1, [x28, #3816]
  40612c:	mov	w0, #0xa                   	// #10
  406130:	bl	4030b0 <putc@plt>
  406134:	b	406024 <ferror@plt+0x2784>
  406138:	ldr	x8, [x22, #8]
  40613c:	mov	x0, x22
  406140:	mov	x1, x23
  406144:	ldr	x8, [x8, #552]
  406148:	blr	x8
  40614c:	cbnz	w0, 406024 <ferror@plt+0x2784>
  406150:	ldr	x23, [x21]
  406154:	b	406098 <ferror@plt+0x27f8>
  406158:	ldr	x8, [x22, #8]
  40615c:	ldr	x1, [x28, #3816]
  406160:	ldr	x2, [x21]
  406164:	mov	w3, #0x2                   	// #2
  406168:	ldr	x8, [x8, #520]
  40616c:	mov	x0, x22
  406170:	b	406124 <ferror@plt+0x2884>
  406174:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  406178:	add	x1, x1, #0x3d7
  40617c:	mov	w2, #0x5                   	// #5
  406180:	mov	x0, xzr
  406184:	bl	403700 <dcgettext@plt>
  406188:	bl	4037a0 <printf@plt>
  40618c:	ldp	x20, x19, [sp, #80]
  406190:	ldp	x22, x21, [sp, #64]
  406194:	ldp	x24, x23, [sp, #48]
  406198:	ldp	x26, x25, [sp, #32]
  40619c:	ldp	x28, x27, [sp, #16]
  4061a0:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  4061a4:	add	x0, x0, #0x573
  4061a8:	ldp	x29, x30, [sp], #96
  4061ac:	b	403440 <puts@plt>
  4061b0:	stp	x29, x30, [sp, #-32]!
  4061b4:	stp	x20, x19, [sp, #16]
  4061b8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4061bc:	ldr	x8, [x8, #696]
  4061c0:	mov	x19, x0
  4061c4:	mov	x29, sp
  4061c8:	cbz	x8, 4061e4 <ferror@plt+0x2944>
  4061cc:	mov	x0, x19
  4061d0:	bl	403450 <bfd_get_arch@plt>
  4061d4:	cmp	w0, #0x1d
  4061d8:	b.ne	406208 <ferror@plt+0x2968>  // b.any
  4061dc:	mov	w8, #0x4                   	// #4
  4061e0:	b	406214 <ferror@plt+0x2974>
  4061e4:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  4061e8:	add	x1, x1, #0x19a
  4061ec:	mov	w2, #0x5                   	// #5
  4061f0:	mov	x0, xzr
  4061f4:	bl	403700 <dcgettext@plt>
  4061f8:	ldr	x1, [x19]
  4061fc:	ldp	x20, x19, [sp, #16]
  406200:	ldp	x29, x30, [sp], #32
  406204:	b	43d034 <warn@@Base>
  406208:	mov	x0, x19
  40620c:	bl	403870 <bfd_arch_bits_per_address@plt>
  406210:	lsr	w8, w0, #3
  406214:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  406218:	mov	x0, x19
  40621c:	str	w8, [x9, #636]
  406220:	bl	403450 <bfd_get_arch@plt>
  406224:	mov	w20, w0
  406228:	mov	x0, x19
  40622c:	bl	403530 <bfd_get_mach@plt>
  406230:	mov	x1, x0
  406234:	mov	w0, w20
  406238:	bl	40b800 <ferror@plt+0x7f60>
  40623c:	mov	x0, x19
  406240:	ldp	x20, x19, [sp, #16]
  406244:	adrp	x1, 406000 <ferror@plt+0x2760>
  406248:	add	x1, x1, #0x868
  40624c:	mov	x2, xzr
  406250:	ldp	x29, x30, [sp], #32
  406254:	b	4037b0 <bfd_map_over_sections@plt>
  406258:	stp	x29, x30, [sp, #-48]!
  40625c:	stp	x20, x19, [sp, #32]
  406260:	ldrb	w8, [x1, #34]
  406264:	str	x21, [sp, #16]
  406268:	mov	x29, sp
  40626c:	tbnz	w8, #4, 4062c0 <ferror@plt+0x2a20>
  406270:	adrp	x8, 466000 <_bfd_std_section+0x110>
  406274:	ldr	x21, [x8, #1096]
  406278:	ldr	x20, [x1]
  40627c:	mov	x19, x2
  406280:	cbz	x21, 4062a8 <ferror@plt+0x2a08>
  406284:	ldr	x0, [x21]
  406288:	mov	x1, x20
  40628c:	bl	4034a0 <strcmp@plt>
  406290:	cbz	w0, 4062a0 <ferror@plt+0x2a00>
  406294:	ldr	x21, [x21, #16]
  406298:	cbnz	x21, 406284 <ferror@plt+0x29e4>
  40629c:	b	4062c0 <ferror@plt+0x2a20>
  4062a0:	mov	w8, #0x1                   	// #1
  4062a4:	str	w8, [x21, #8]
  4062a8:	mov	x0, x20
  4062ac:	bl	402fd0 <strlen@plt>
  4062b0:	ldr	w8, [x19]
  4062b4:	cmp	w8, w0
  4062b8:	b.ge	4062c0 <ferror@plt+0x2a20>  // b.tcont
  4062bc:	str	w0, [x19]
  4062c0:	ldp	x20, x19, [sp, #32]
  4062c4:	ldr	x21, [sp, #16]
  4062c8:	ldp	x29, x30, [sp], #48
  4062cc:	ret
  4062d0:	stp	x29, x30, [sp, #-80]!
  4062d4:	str	x25, [sp, #16]
  4062d8:	stp	x24, x23, [sp, #32]
  4062dc:	stp	x22, x21, [sp, #48]
  4062e0:	stp	x20, x19, [sp, #64]
  4062e4:	mov	x29, sp
  4062e8:	mov	x21, x2
  4062ec:	mov	x19, x1
  4062f0:	mov	x20, x0
  4062f4:	bl	4033d0 <bfd_octets_per_byte@plt>
  4062f8:	ldrb	w8, [x19, #34]
  4062fc:	tbnz	w8, #4, 406330 <ferror@plt+0x2a90>
  406300:	adrp	x8, 466000 <_bfd_std_section+0x110>
  406304:	ldr	w21, [x21]
  406308:	ldr	x24, [x8, #1096]
  40630c:	ldr	x23, [x19]
  406310:	mov	w22, w0
  406314:	cbz	x24, 406350 <ferror@plt+0x2ab0>
  406318:	ldr	x0, [x24]
  40631c:	mov	x1, x23
  406320:	bl	4034a0 <strcmp@plt>
  406324:	cbz	w0, 406348 <ferror@plt+0x2aa8>
  406328:	ldr	x24, [x24, #16]
  40632c:	cbnz	x24, 406318 <ferror@plt+0x2a78>
  406330:	ldp	x20, x19, [sp, #64]
  406334:	ldp	x22, x21, [sp, #48]
  406338:	ldp	x24, x23, [sp, #32]
  40633c:	ldr	x25, [sp, #16]
  406340:	ldp	x29, x30, [sp], #80
  406344:	ret
  406348:	mov	w8, #0x1                   	// #1
  40634c:	str	w8, [x24, #8]
  406350:	ldr	w24, [x19, #12]
  406354:	mov	x0, x23
  406358:	add	x25, x19, #0x20
  40635c:	bl	4049f4 <ferror@plt+0x1154>
  406360:	ldr	x8, [x19, #56]
  406364:	mov	x3, x0
  406368:	mov	w9, w22
  40636c:	adrp	x0, 441000 <warn@@Base+0x3fcc>
  406370:	udiv	x4, x8, x9
  406374:	add	x0, x0, #0xffe
  406378:	mov	w1, w24
  40637c:	mov	w2, w21
  406380:	bl	4037a0 <printf@plt>
  406384:	adrp	x22, 465000 <_sch_istable+0x1c50>
  406388:	ldr	x1, [x22, #3816]
  40638c:	ldr	x2, [x19, #40]
  406390:	mov	x0, x20
  406394:	bl	403760 <bfd_fprintf_vma@plt>
  406398:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40639c:	add	x0, x0, #0x2d
  4063a0:	bl	4037a0 <printf@plt>
  4063a4:	ldr	x1, [x22, #3816]
  4063a8:	ldr	x2, [x19, #48]
  4063ac:	mov	x0, x20
  4063b0:	bl	403760 <bfd_fprintf_vma@plt>
  4063b4:	ldr	x1, [x19, #144]
  4063b8:	ldr	w2, [x19, #112]
  4063bc:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  4063c0:	add	x0, x0, #0xf
  4063c4:	bl	4037a0 <printf@plt>
  4063c8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4063cc:	ldrb	w8, [x8, #884]
  4063d0:	tbnz	w8, #0, 4063e0 <ferror@plt+0x2b40>
  4063d4:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  4063d8:	add	x0, x0, #0x1e
  4063dc:	bl	4037a0 <printf@plt>
  4063e0:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  4063e4:	add	x0, x0, #0x2d
  4063e8:	bl	4037a0 <printf@plt>
  4063ec:	ldr	w8, [x25]
  4063f0:	tbnz	w8, #8, 406404 <ferror@plt+0x2b64>
  4063f4:	adrp	x21, 442000 <warn@@Base+0x4fcc>
  4063f8:	add	x21, x21, #0x620
  4063fc:	tbnz	w8, #0, 406430 <ferror@plt+0x2b90>
  406400:	b	406454 <ferror@plt+0x2bb4>
  406404:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  406408:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40640c:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  406410:	add	x0, x0, #0xe84
  406414:	add	x1, x1, #0x620
  406418:	add	x2, x2, #0x10e
  40641c:	bl	4037a0 <printf@plt>
  406420:	ldr	w8, [x25]
  406424:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  406428:	add	x21, x21, #0xe65
  40642c:	tbz	w8, #0, 406454 <ferror@plt+0x2bb4>
  406430:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  406434:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  406438:	add	x0, x0, #0xe84
  40643c:	add	x2, x2, #0x30
  406440:	mov	x1, x21
  406444:	bl	4037a0 <printf@plt>
  406448:	ldr	w8, [x25]
  40644c:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  406450:	add	x21, x21, #0xe65
  406454:	tbnz	w8, #7, 406584 <ferror@plt+0x2ce4>
  406458:	tbnz	w8, #1, 4065ac <ferror@plt+0x2d0c>
  40645c:	tbnz	w8, #2, 4065d4 <ferror@plt+0x2d34>
  406460:	tbnz	w8, #3, 4065fc <ferror@plt+0x2d5c>
  406464:	tbnz	w8, #4, 406624 <ferror@plt+0x2d84>
  406468:	tbnz	w8, #5, 40664c <ferror@plt+0x2dac>
  40646c:	tbnz	w8, #6, 406674 <ferror@plt+0x2dd4>
  406470:	tbnz	w8, #13, 40669c <ferror@plt+0x2dfc>
  406474:	tbnz	w8, #9, 4066c4 <ferror@plt+0x2e24>
  406478:	tbnz	w8, #15, 4066ec <ferror@plt+0x2e4c>
  40647c:	tbz	w8, #16, 4064a0 <ferror@plt+0x2c00>
  406480:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  406484:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  406488:	add	x0, x0, #0xe84
  40648c:	add	x2, x2, #0x6c
  406490:	mov	x1, x21
  406494:	bl	4037a0 <printf@plt>
  406498:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  40649c:	add	x21, x21, #0xe65
  4064a0:	mov	x0, x20
  4064a4:	bl	403450 <bfd_get_arch@plt>
  4064a8:	cmp	w0, #0x26
  4064ac:	b.ne	406500 <ferror@plt+0x2c60>  // b.any
  4064b0:	ldr	w8, [x25]
  4064b4:	tbz	w8, #28, 4064dc <ferror@plt+0x2c3c>
  4064b8:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  4064bc:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  4064c0:	add	x0, x0, #0xe84
  4064c4:	add	x2, x2, #0x79
  4064c8:	mov	x1, x21
  4064cc:	bl	4037a0 <printf@plt>
  4064d0:	ldr	w8, [x25]
  4064d4:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  4064d8:	add	x21, x21, #0xe65
  4064dc:	tbz	w8, #29, 406500 <ferror@plt+0x2c60>
  4064e0:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  4064e4:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  4064e8:	add	x0, x0, #0xe84
  4064ec:	add	x2, x2, #0x7f
  4064f0:	mov	x1, x21
  4064f4:	bl	4037a0 <printf@plt>
  4064f8:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  4064fc:	add	x21, x21, #0xe65
  406500:	ldrb	w8, [x25, #2]
  406504:	tbz	w8, #6, 406528 <ferror@plt+0x2c88>
  406508:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  40650c:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  406510:	add	x0, x0, #0xe84
  406514:	add	x2, x2, #0x85
  406518:	mov	x1, x21
  40651c:	bl	4037a0 <printf@plt>
  406520:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  406524:	add	x21, x21, #0xe65
  406528:	ldr	x8, [x20, #8]
  40652c:	ldr	w8, [x8, #8]
  406530:	cmp	w8, #0x5
  406534:	b.eq	406718 <ferror@plt+0x2e78>  // b.none
  406538:	cmp	w8, #0x2
  40653c:	b.ne	406768 <ferror@plt+0x2ec8>  // b.any
  406540:	ldr	w8, [x25]
  406544:	tbz	w8, #27, 40656c <ferror@plt+0x2ccc>
  406548:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  40654c:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  406550:	add	x0, x0, #0xe84
  406554:	add	x2, x2, #0x90
  406558:	mov	x1, x21
  40655c:	bl	4037a0 <printf@plt>
  406560:	ldr	w8, [x25]
  406564:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  406568:	add	x21, x21, #0xe65
  40656c:	tbz	w8, #30, 406768 <ferror@plt+0x2ec8>
  406570:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  406574:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  406578:	add	x0, x0, #0xe84
  40657c:	add	x2, x2, #0x97
  406580:	b	406758 <ferror@plt+0x2eb8>
  406584:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  406588:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  40658c:	add	x0, x0, #0xe84
  406590:	add	x2, x2, #0x36
  406594:	mov	x1, x21
  406598:	bl	4037a0 <printf@plt>
  40659c:	ldr	w8, [x25]
  4065a0:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  4065a4:	add	x21, x21, #0xe65
  4065a8:	tbz	w8, #1, 40645c <ferror@plt+0x2bbc>
  4065ac:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  4065b0:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  4065b4:	add	x0, x0, #0xe84
  4065b8:	add	x2, x2, #0x5f
  4065bc:	mov	x1, x21
  4065c0:	bl	4037a0 <printf@plt>
  4065c4:	ldr	w8, [x25]
  4065c8:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  4065cc:	add	x21, x21, #0xe65
  4065d0:	tbz	w8, #2, 406460 <ferror@plt+0x2bc0>
  4065d4:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  4065d8:	adrp	x2, 441000 <warn@@Base+0x3fcc>
  4065dc:	add	x0, x0, #0xe84
  4065e0:	add	x2, x2, #0xe7b
  4065e4:	mov	x1, x21
  4065e8:	bl	4037a0 <printf@plt>
  4065ec:	ldr	w8, [x25]
  4065f0:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  4065f4:	add	x21, x21, #0xe65
  4065f8:	tbz	w8, #3, 406464 <ferror@plt+0x2bc4>
  4065fc:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  406600:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  406604:	add	x0, x0, #0xe84
  406608:	add	x2, x2, #0x42
  40660c:	mov	x1, x21
  406610:	bl	4037a0 <printf@plt>
  406614:	ldr	w8, [x25]
  406618:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  40661c:	add	x21, x21, #0xe65
  406620:	tbz	w8, #4, 406468 <ferror@plt+0x2bc8>
  406624:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  406628:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  40662c:	add	x0, x0, #0xe84
  406630:	add	x2, x2, #0xa9
  406634:	mov	x1, x21
  406638:	bl	4037a0 <printf@plt>
  40663c:	ldr	w8, [x25]
  406640:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  406644:	add	x21, x21, #0xe65
  406648:	tbz	w8, #5, 40646c <ferror@plt+0x2bcc>
  40664c:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  406650:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  406654:	add	x0, x0, #0xe84
  406658:	add	x2, x2, #0x8b
  40665c:	mov	x1, x21
  406660:	bl	4037a0 <printf@plt>
  406664:	ldr	w8, [x25]
  406668:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  40666c:	add	x21, x21, #0xe65
  406670:	tbz	w8, #6, 406470 <ferror@plt+0x2bd0>
  406674:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  406678:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  40667c:	add	x0, x0, #0xe84
  406680:	add	x2, x2, #0x4b
  406684:	mov	x1, x21
  406688:	bl	4037a0 <printf@plt>
  40668c:	ldr	w8, [x25]
  406690:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  406694:	add	x21, x21, #0xe65
  406698:	tbz	w8, #13, 406474 <ferror@plt+0x2bd4>
  40669c:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  4066a0:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  4066a4:	add	x0, x0, #0xe84
  4066a8:	add	x2, x2, #0x4f
  4066ac:	mov	x1, x21
  4066b0:	bl	4037a0 <printf@plt>
  4066b4:	ldr	w8, [x25]
  4066b8:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  4066bc:	add	x21, x21, #0xe65
  4066c0:	tbz	w8, #9, 406478 <ferror@plt+0x2bd8>
  4066c4:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  4066c8:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  4066cc:	add	x0, x0, #0xe84
  4066d0:	add	x2, x2, #0x59
  4066d4:	mov	x1, x21
  4066d8:	bl	4037a0 <printf@plt>
  4066dc:	ldr	w8, [x25]
  4066e0:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  4066e4:	add	x21, x21, #0xe65
  4066e8:	tbz	w8, #15, 40647c <ferror@plt+0x2bdc>
  4066ec:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  4066f0:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  4066f4:	add	x0, x0, #0xe84
  4066f8:	add	x2, x2, #0x64
  4066fc:	mov	x1, x21
  406700:	bl	4037a0 <printf@plt>
  406704:	ldr	w8, [x25]
  406708:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  40670c:	add	x21, x21, #0xe65
  406710:	tbnz	w8, #16, 406480 <ferror@plt+0x2be0>
  406714:	b	4064a0 <ferror@plt+0x2c00>
  406718:	ldr	w8, [x25]
  40671c:	tbz	w8, #30, 406744 <ferror@plt+0x2ea4>
  406720:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  406724:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  406728:	add	x0, x0, #0xe84
  40672c:	add	x2, x2, #0x9e
  406730:	mov	x1, x21
  406734:	bl	4037a0 <printf@plt>
  406738:	ldr	w8, [x25]
  40673c:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  406740:	add	x21, x21, #0xe65
  406744:	tbz	w8, #31, 406768 <ferror@plt+0x2ec8>
  406748:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  40674c:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  406750:	add	x0, x0, #0xe84
  406754:	add	x2, x2, #0xa5
  406758:	mov	x1, x21
  40675c:	bl	4037a0 <printf@plt>
  406760:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  406764:	add	x21, x21, #0xe65
  406768:	ldr	w8, [x25]
  40676c:	tbz	w8, #10, 406794 <ferror@plt+0x2ef4>
  406770:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  406774:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  406778:	add	x0, x0, #0xe84
  40677c:	add	x2, x2, #0xae
  406780:	mov	x1, x21
  406784:	bl	4037a0 <printf@plt>
  406788:	ldr	w8, [x25]
  40678c:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  406790:	add	x21, x21, #0xe65
  406794:	tbz	w8, #25, 4067b8 <ferror@plt+0x2f18>
  406798:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  40679c:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  4067a0:	add	x0, x0, #0xe84
  4067a4:	add	x2, x2, #0xbb
  4067a8:	mov	x1, x21
  4067ac:	bl	4037a0 <printf@plt>
  4067b0:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  4067b4:	add	x21, x21, #0xe65
  4067b8:	mov	x0, x20
  4067bc:	bl	403450 <bfd_get_arch@plt>
  4067c0:	cmp	w0, #0x34
  4067c4:	b.ne	4067f0 <ferror@plt+0x2f50>  // b.any
  4067c8:	ldrb	w8, [x25, #3]
  4067cc:	tbz	w8, #5, 4067f0 <ferror@plt+0x2f50>
  4067d0:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  4067d4:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  4067d8:	add	x0, x0, #0xe84
  4067dc:	add	x2, x2, #0xc1
  4067e0:	mov	x1, x21
  4067e4:	bl	4037a0 <printf@plt>
  4067e8:	adrp	x21, 441000 <warn@@Base+0x3fcc>
  4067ec:	add	x21, x21, #0xe65
  4067f0:	ldr	w8, [x25]
  4067f4:	tbz	w8, #17, 406848 <ferror@plt+0x2fa8>
  4067f8:	adrp	x9, 440000 <warn@@Base+0x2fcc>
  4067fc:	ubfx	x8, x8, #18, #2
  406800:	add	x9, x9, #0x5e0
  406804:	ldr	x2, [x9, x8, lsl #3]
  406808:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  40680c:	add	x0, x0, #0xe84
  406810:	mov	x1, x21
  406814:	bl	4037a0 <printf@plt>
  406818:	ldr	x8, [x20, #8]
  40681c:	ldr	w8, [x8, #8]
  406820:	cmp	w8, #0x2
  406824:	b.ne	406848 <ferror@plt+0x2fa8>  // b.any
  406828:	ldr	x8, [x19, #224]
  40682c:	cbz	x8, 406848 <ferror@plt+0x2fa8>
  406830:	ldr	x8, [x8, #64]
  406834:	cbz	x8, 406848 <ferror@plt+0x2fa8>
  406838:	ldp	x1, x2, [x8]
  40683c:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  406840:	add	x0, x0, #0x117
  406844:	bl	4037a0 <printf@plt>
  406848:	ldr	x1, [x22, #3816]
  40684c:	ldp	x20, x19, [sp, #64]
  406850:	ldp	x22, x21, [sp, #48]
  406854:	ldp	x24, x23, [sp, #32]
  406858:	ldr	x25, [sp, #16]
  40685c:	mov	w0, #0xa                   	// #10
  406860:	ldp	x29, x30, [sp], #80
  406864:	b	4030b0 <putc@plt>
  406868:	stp	x29, x30, [sp, #-80]!
  40686c:	stp	x24, x23, [sp, #32]
  406870:	stp	x22, x21, [sp, #48]
  406874:	stp	x20, x19, [sp, #64]
  406878:	ldr	x21, [x1]
  40687c:	mov	x20, x1
  406880:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  406884:	mov	x19, x0
  406888:	add	x1, x1, #0x1d0
  40688c:	mov	w2, #0x11                  	// #17
  406890:	mov	x0, x21
  406894:	str	x25, [sp, #16]
  406898:	mov	x29, sp
  40689c:	bl	403210 <strncmp@plt>
  4068a0:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  4068a4:	adrp	x9, 464000 <memcpy@GLIBC_2.17>
  4068a8:	add	x8, x8, #0x1e2
  4068ac:	cmp	w0, #0x0
  4068b0:	add	x9, x9, #0xbf8
  4068b4:	mov	x25, xzr
  4068b8:	csel	x21, x8, x21, eq  // eq = none
  4068bc:	add	x24, x9, #0x50
  4068c0:	b	4068d4 <ferror@plt+0x3034>
  4068c4:	sub	x25, x25, #0x1
  4068c8:	cmn	x25, #0x2b
  4068cc:	add	x24, x24, #0x70
  4068d0:	b.eq	406998 <ferror@plt+0x30f8>  // b.none
  4068d4:	ldur	x22, [x24, #-80]
  4068d8:	mov	x1, x21
  4068dc:	mov	x0, x22
  4068e0:	bl	4034a0 <strcmp@plt>
  4068e4:	mov	w23, w0
  4068e8:	cbz	w0, 4068fc <ferror@plt+0x305c>
  4068ec:	ldur	x0, [x24, #-72]
  4068f0:	mov	x1, x21
  4068f4:	bl	4034a0 <strcmp@plt>
  4068f8:	cbnz	w0, 4068c4 <ferror@plt+0x3024>
  4068fc:	ldr	x8, [x24, #16]
  406900:	cbz	x8, 4068c4 <ferror@plt+0x3024>
  406904:	ldr	w8, [x8]
  406908:	cbz	w8, 4068c4 <ferror@plt+0x3024>
  40690c:	neg	x21, x25
  406910:	cbz	w23, 406920 <ferror@plt+0x3080>
  406914:	ldur	x8, [x24, #-72]
  406918:	stur	x8, [x24, #-64]
  40691c:	b	406924 <ferror@plt+0x3084>
  406920:	stur	x22, [x24, #-64]
  406924:	mov	w0, w21
  406928:	mov	x1, x20
  40692c:	mov	x2, x19
  406930:	bl	403ab8 <ferror@plt+0x218>
  406934:	cbz	w0, 406998 <ferror@plt+0x30f8>
  406938:	ldr	x8, [x24, #8]
  40693c:	sub	x0, x24, #0x50
  406940:	mov	x1, x19
  406944:	blr	x8
  406948:	cbz	w21, 406998 <ferror@plt+0x30f8>
  40694c:	cmp	w21, #0x3
  406950:	b.eq	406998 <ferror@plt+0x30f8>  // b.none
  406954:	ldur	x0, [x24, #-48]
  406958:	cbz	x0, 406998 <ferror@plt+0x30f8>
  40695c:	ldr	x8, [x24]
  406960:	cbz	x8, 40698c <ferror@plt+0x30ec>
  406964:	ldr	x9, [x8, #176]
  406968:	cmp	x0, x9
  40696c:	b.ne	40698c <ferror@plt+0x30ec>  // b.any
  406970:	adrp	x9, 440000 <warn@@Base+0x2fcc>
  406974:	ldr	d0, [x8, #32]
  406978:	ldr	d1, [x9, #1080]
  40697c:	str	xzr, [x8, #176]
  406980:	and	v0.8b, v0.8b, v1.8b
  406984:	str	d0, [x8, #32]
  406988:	ldur	x0, [x24, #-48]
  40698c:	bl	403510 <free@plt>
  406990:	stp	xzr, xzr, [x24, #-48]
  406994:	stur	xzr, [x24, #-32]
  406998:	ldp	x20, x19, [sp, #64]
  40699c:	ldp	x22, x21, [sp, #48]
  4069a0:	ldp	x24, x23, [sp, #32]
  4069a4:	ldr	x25, [sp, #16]
  4069a8:	ldp	x29, x30, [sp], #80
  4069ac:	ret
  4069b0:	sub	sp, sp, #0x40
  4069b4:	stp	x29, x30, [sp, #16]
  4069b8:	stp	x22, x21, [sp, #32]
  4069bc:	stp	x20, x19, [sp, #48]
  4069c0:	add	x29, sp, #0x10
  4069c4:	mov	x21, x2
  4069c8:	mov	x19, x1
  4069cc:	mov	x20, x0
  4069d0:	bl	4032d0 <bfd_get_section_by_name@plt>
  4069d4:	cbz	x0, 406a00 <ferror@plt+0x3160>
  4069d8:	mov	x22, x0
  4069dc:	add	x2, sp, #0x8
  4069e0:	mov	x0, x20
  4069e4:	mov	x1, x22
  4069e8:	bl	403120 <bfd_malloc_and_get_section@plt>
  4069ec:	cbz	w0, 406a2c <ferror@plt+0x318c>
  4069f0:	ldr	x8, [x22, #56]
  4069f4:	str	x8, [x21]
  4069f8:	ldr	x0, [sp, #8]
  4069fc:	b	406a7c <ferror@plt+0x31dc>
  406a00:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  406a04:	add	x1, x1, #0x221
  406a08:	mov	w2, #0x5                   	// #5
  406a0c:	bl	403700 <dcgettext@plt>
  406a10:	mov	x20, x0
  406a14:	mov	x0, x19
  406a18:	bl	4049f4 <ferror@plt+0x1154>
  406a1c:	mov	x1, x0
  406a20:	mov	x0, x20
  406a24:	bl	4037a0 <printf@plt>
  406a28:	b	406a78 <ferror@plt+0x31d8>
  406a2c:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  406a30:	add	x1, x1, #0x239
  406a34:	mov	w2, #0x5                   	// #5
  406a38:	mov	x0, xzr
  406a3c:	bl	403700 <dcgettext@plt>
  406a40:	ldr	x20, [x20]
  406a44:	mov	x21, x0
  406a48:	bl	403250 <bfd_get_error@plt>
  406a4c:	bl	4036e0 <bfd_errmsg@plt>
  406a50:	mov	x3, x0
  406a54:	mov	x0, x21
  406a58:	mov	x1, x19
  406a5c:	mov	x2, x20
  406a60:	bl	43c210 <ferror@plt+0x38970>
  406a64:	ldr	x0, [sp, #8]
  406a68:	adrp	x8, 466000 <_bfd_std_section+0x110>
  406a6c:	mov	w9, #0x1                   	// #1
  406a70:	str	w9, [x8, #936]
  406a74:	bl	403510 <free@plt>
  406a78:	mov	x0, xzr
  406a7c:	ldp	x20, x19, [sp, #48]
  406a80:	ldp	x22, x21, [sp, #32]
  406a84:	ldp	x29, x30, [sp, #16]
  406a88:	add	sp, sp, #0x40
  406a8c:	ret
  406a90:	sub	sp, sp, #0x90
  406a94:	adrp	x8, 440000 <warn@@Base+0x2fcc>
  406a98:	add	x8, x8, #0x5a0
  406a9c:	ldp	q0, q2, [x8]
  406aa0:	ldp	q1, q3, [x8, #32]
  406aa4:	stp	x22, x21, [sp, #112]
  406aa8:	mov	x21, x1
  406aac:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  406ab0:	stp	x20, x19, [sp, #128]
  406ab4:	mov	x19, x0
  406ab8:	add	x1, x1, #0x2a1
  406abc:	mov	x0, x21
  406ac0:	stp	x29, x30, [sp, #64]
  406ac4:	str	x25, [sp, #80]
  406ac8:	stp	x24, x23, [sp, #96]
  406acc:	add	x29, sp, #0x40
  406ad0:	mov	x20, x2
  406ad4:	stp	q0, q2, [sp]
  406ad8:	stp	q1, q3, [sp, #32]
  406adc:	bl	4034a0 <strcmp@plt>
  406ae0:	cbz	w0, 406b1c <ferror@plt+0x327c>
  406ae4:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  406ae8:	add	x1, x1, #0x2a6
  406aec:	mov	w2, #0x5                   	// #5
  406af0:	mov	x0, xzr
  406af4:	bl	403700 <dcgettext@plt>
  406af8:	mov	x22, x0
  406afc:	mov	x0, x21
  406b00:	bl	4049f4 <ferror@plt+0x1154>
  406b04:	mov	x1, x0
  406b08:	mov	x0, x22
  406b0c:	bl	4037a0 <printf@plt>
  406b10:	mov	x0, x19
  406b14:	mov	x1, x20
  406b18:	bl	403860 <ctf_import@plt>
  406b1c:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  406b20:	adrp	x21, 442000 <warn@@Base+0x4fcc>
  406b24:	adrp	x22, 406000 <ferror@plt+0x2760>
  406b28:	adrp	x23, 442000 <warn@@Base+0x4fcc>
  406b2c:	mov	x20, xzr
  406b30:	add	x1, x1, #0x25d
  406b34:	mov	x25, sp
  406b38:	add	x21, x21, #0x2c0
  406b3c:	add	x22, x22, #0xc18
  406b40:	add	x23, x23, #0x2b
  406b44:	mov	x0, x21
  406b48:	str	xzr, [x29, #24]
  406b4c:	bl	4037a0 <printf@plt>
  406b50:	add	x1, x29, #0x18
  406b54:	mov	x0, x19
  406b58:	mov	w2, w20
  406b5c:	mov	x3, x22
  406b60:	mov	x4, x23
  406b64:	bl	403170 <ctf_dump@plt>
  406b68:	cbz	x0, 406ba0 <ferror@plt+0x3300>
  406b6c:	mov	x24, x0
  406b70:	mov	x0, x24
  406b74:	bl	403440 <puts@plt>
  406b78:	mov	x0, x24
  406b7c:	bl	403510 <free@plt>
  406b80:	add	x1, x29, #0x18
  406b84:	mov	x0, x19
  406b88:	mov	w2, w20
  406b8c:	mov	x3, x22
  406b90:	mov	x4, x23
  406b94:	bl	403170 <ctf_dump@plt>
  406b98:	mov	x24, x0
  406b9c:	cbnz	x0, 406b70 <ferror@plt+0x32d0>
  406ba0:	mov	x0, x19
  406ba4:	bl	403080 <ctf_errno@plt>
  406ba8:	cbnz	w0, 406bc0 <ferror@plt+0x3320>
  406bac:	ldr	x1, [x25, #8]!
  406bb0:	add	x20, x20, #0x1
  406bb4:	ldrb	w8, [x1]
  406bb8:	cbnz	w8, 406b44 <ferror@plt+0x32a4>
  406bbc:	b	406bf8 <ferror@plt+0x3358>
  406bc0:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  406bc4:	add	x1, x1, #0x2c8
  406bc8:	mov	w2, #0x5                   	// #5
  406bcc:	mov	x0, xzr
  406bd0:	bl	403700 <dcgettext@plt>
  406bd4:	ldr	x20, [x25]
  406bd8:	mov	x21, x0
  406bdc:	mov	x0, x19
  406be0:	bl	403080 <ctf_errno@plt>
  406be4:	bl	403150 <ctf_errmsg@plt>
  406be8:	mov	x2, x0
  406bec:	mov	x0, x21
  406bf0:	mov	x1, x20
  406bf4:	bl	43c210 <ferror@plt+0x38970>
  406bf8:	ldp	x20, x19, [sp, #128]
  406bfc:	ldp	x22, x21, [sp, #112]
  406c00:	ldp	x24, x23, [sp, #96]
  406c04:	ldr	x25, [sp, #80]
  406c08:	ldp	x29, x30, [sp, #64]
  406c0c:	mov	w0, wzr
  406c10:	add	sp, sp, #0x90
  406c14:	ret
  406c18:	stp	x29, x30, [sp, #-32]!
  406c1c:	str	x19, [sp, #16]
  406c20:	mov	x29, sp
  406c24:	mov	x19, x1
  406c28:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  406c2c:	add	x1, x1, #0xe84
  406c30:	add	x0, x29, #0x18
  406c34:	mov	x3, x19
  406c38:	bl	403110 <asprintf@plt>
  406c3c:	ldr	x8, [x29, #24]
  406c40:	cmp	w0, #0x0
  406c44:	csel	x0, x19, x8, lt  // lt = tstop
  406c48:	ldr	x19, [sp, #16]
  406c4c:	ldp	x29, x30, [sp], #32
  406c50:	ret
  406c54:	sub	sp, sp, #0x70
  406c58:	stp	x29, x30, [sp, #16]
  406c5c:	stp	x28, x27, [sp, #32]
  406c60:	stp	x26, x25, [sp, #48]
  406c64:	stp	x24, x23, [sp, #64]
  406c68:	stp	x22, x21, [sp, #80]
  406c6c:	stp	x20, x19, [sp, #96]
  406c70:	ldr	x25, [x2]
  406c74:	mov	x20, x0
  406c78:	add	x29, sp, #0x10
  406c7c:	mov	x19, x2
  406c80:	mov	x0, x25
  406c84:	mov	x21, x1
  406c88:	bl	402fd0 <strlen@plt>
  406c8c:	ldr	x22, [x21]
  406c90:	sxtw	x24, w0
  406c94:	mov	x23, x0
  406c98:	mov	x0, x25
  406c9c:	mov	x1, x22
  406ca0:	mov	x2, x24
  406ca4:	bl	403210 <strncmp@plt>
  406ca8:	cbz	w0, 406ccc <ferror@plt+0x342c>
  406cac:	ldp	x20, x19, [sp, #96]
  406cb0:	ldp	x22, x21, [sp, #80]
  406cb4:	ldp	x24, x23, [sp, #64]
  406cb8:	ldp	x26, x25, [sp, #48]
  406cbc:	ldp	x28, x27, [sp, #32]
  406cc0:	ldp	x29, x30, [sp, #16]
  406cc4:	add	sp, sp, #0x70
  406cc8:	ret
  406ccc:	ldrb	w8, [x22, x24]
  406cd0:	cbz	w8, 406d00 <ferror@plt+0x3460>
  406cd4:	cmp	w8, #0x2e
  406cd8:	b.ne	406cac <ferror@plt+0x340c>  // b.any
  406cdc:	lsl	x8, x23, #32
  406ce0:	mov	x9, #0x100000000           	// #4294967296
  406ce4:	add	x8, x8, x9
  406ce8:	asr	x8, x8, #32
  406cec:	ldrb	w8, [x22, x8]
  406cf0:	adrp	x9, 463000 <warn@@Base+0x25fcc>
  406cf4:	add	x9, x9, #0x3b0
  406cf8:	ldrh	w8, [x9, x8, lsl #1]
  406cfc:	tbz	w8, #2, 406cac <ferror@plt+0x340c>
  406d00:	adrp	x8, 466000 <_bfd_std_section+0x110>
  406d04:	ldr	x8, [x8, #1176]
  406d08:	cbnz	x8, 406d30 <ferror@plt+0x3490>
  406d0c:	ldr	x1, [x19, #8]
  406d10:	adrp	x2, 466000 <_bfd_std_section+0x110>
  406d14:	add	x2, x2, #0x4a0
  406d18:	mov	x0, x20
  406d1c:	bl	4069b0 <ferror@plt+0x3110>
  406d20:	adrp	x8, 466000 <_bfd_std_section+0x110>
  406d24:	str	x0, [x8, #1176]
  406d28:	cbz	x0, 406cac <ferror@plt+0x340c>
  406d2c:	ldr	x22, [x21]
  406d30:	adrp	x2, 466000 <_bfd_std_section+0x110>
  406d34:	add	x2, x2, #0x4a8
  406d38:	mov	x0, x20
  406d3c:	mov	x1, x22
  406d40:	bl	4069b0 <ferror@plt+0x3110>
  406d44:	adrp	x8, 466000 <_bfd_std_section+0x110>
  406d48:	str	x0, [x8, #1200]
  406d4c:	cbz	x0, 406cac <ferror@plt+0x340c>
  406d50:	adrp	x8, 466000 <_bfd_std_section+0x110>
  406d54:	ldr	x8, [x8, #1192]
  406d58:	ldr	x21, [x21]
  406d5c:	ldr	w26, [x19, #16]
  406d60:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  406d64:	mov	x24, x0
  406d68:	str	x19, [sp]
  406d6c:	add	x19, x0, x8
  406d70:	add	x1, x1, #0x35a
  406d74:	mov	w2, #0x5                   	// #5
  406d78:	mov	x0, xzr
  406d7c:	bl	403700 <dcgettext@plt>
  406d80:	mov	x22, x0
  406d84:	mov	x0, x21
  406d88:	bl	4049f4 <ferror@plt+0x1154>
  406d8c:	mov	x1, x0
  406d90:	mov	x0, x22
  406d94:	bl	4037a0 <printf@plt>
  406d98:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  406d9c:	add	x0, x0, #0x6db
  406da0:	bl	403440 <puts@plt>
  406da4:	sub	x8, x19, #0xc
  406da8:	cmp	x24, x8
  406dac:	str	x8, [sp, #8]
  406db0:	b.ls	406dd0 <ferror@plt+0x3530>  // b.plast
  406db4:	mov	w22, w26
  406db8:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  406dbc:	add	x0, x0, #0x573
  406dc0:	bl	403440 <puts@plt>
  406dc4:	ldr	x8, [sp]
  406dc8:	str	w22, [x8, #16]
  406dcc:	b	406cac <ferror@plt+0x340c>
  406dd0:	mov	w19, wzr
  406dd4:	mov	w21, #0xffffffff            	// #-1
  406dd8:	b	406dfc <ferror@plt+0x355c>
  406ddc:	add	w22, w26, w23
  406de0:	ldr	x8, [sp, #8]
  406de4:	add	x24, x24, #0x4
  406de8:	add	w21, w21, #0x1
  406dec:	mov	w19, w26
  406df0:	cmp	x24, x8
  406df4:	mov	w26, w22
  406df8:	b.hi	406db8 <ferror@plt+0x3518>  // b.pmore
  406dfc:	ldr	x8, [x20, #8]
  406e00:	mov	x0, x24
  406e04:	ldr	x8, [x8, #128]
  406e08:	blr	x8
  406e0c:	ldr	x8, [x20, #8]
  406e10:	ldrb	w28, [x24, #4]
  406e14:	ldrb	w22, [x24, #5]
  406e18:	mov	x27, x0
  406e1c:	ldr	x8, [x8, #152]
  406e20:	add	x0, x24, #0x6
  406e24:	blr	x8
  406e28:	ldr	x8, [x20, #8]
  406e2c:	add	x24, x24, #0x8
  406e30:	mov	x25, x0
  406e34:	mov	x0, x24
  406e38:	ldr	x8, [x8, #128]
  406e3c:	blr	x8
  406e40:	mov	x23, x0
  406e44:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  406e48:	add	x0, x0, #0x374
  406e4c:	mov	w1, w21
  406e50:	bl	4037a0 <printf@plt>
  406e54:	mov	w0, w28
  406e58:	bl	403040 <bfd_get_stab_name@plt>
  406e5c:	cbz	x0, 406e78 <ferror@plt+0x35d8>
  406e60:	bl	4049f4 <ferror@plt+0x1154>
  406e64:	mov	x1, x0
  406e68:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  406e6c:	add	x0, x0, #0x37b
  406e70:	bl	4037a0 <printf@plt>
  406e74:	b	406e9c <ferror@plt+0x35fc>
  406e78:	cbz	w28, 406e90 <ferror@plt+0x35f0>
  406e7c:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  406e80:	add	x0, x0, #0x387
  406e84:	mov	w1, w28
  406e88:	bl	4037a0 <printf@plt>
  406e8c:	b	406e9c <ferror@plt+0x35fc>
  406e90:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  406e94:	add	x0, x0, #0x380
  406e98:	bl	4037a0 <printf@plt>
  406e9c:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  406ea0:	and	w2, w25, #0xffff
  406ea4:	add	x0, x0, #0x38c
  406ea8:	mov	w1, w22
  406eac:	bl	4037a0 <printf@plt>
  406eb0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  406eb4:	ldr	x1, [x8, #3816]
  406eb8:	mov	x0, x20
  406ebc:	mov	x2, x23
  406ec0:	bl	403760 <bfd_fprintf_vma@plt>
  406ec4:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  406ec8:	add	x0, x0, #0x398
  406ecc:	mov	x1, x27
  406ed0:	bl	4037a0 <printf@plt>
  406ed4:	cbz	w28, 406ddc <ferror@plt+0x353c>
  406ed8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  406edc:	ldr	x9, [x8, #1184]
  406ee0:	add	x8, x27, w19, uxtw
  406ee4:	cmp	x9, x8
  406ee8:	b.ls	406f0c <ferror@plt+0x366c>  // b.plast
  406eec:	adrp	x10, 466000 <_bfd_std_section+0x110>
  406ef0:	ldr	x10, [x10, #1176]
  406ef4:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  406ef8:	sub	w1, w9, w8
  406efc:	add	x0, x0, #0x39f
  406f00:	add	x2, x10, x8
  406f04:	bl	4037a0 <printf@plt>
  406f08:	b	406f18 <ferror@plt+0x3678>
  406f0c:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  406f10:	add	x0, x0, #0x3a5
  406f14:	bl	4037a0 <printf@plt>
  406f18:	mov	w22, w26
  406f1c:	mov	w26, w19
  406f20:	b	406de0 <ferror@plt+0x3540>
  406f24:	stp	x29, x30, [sp, #-64]!
  406f28:	adrp	x8, 466000 <_bfd_std_section+0x110>
  406f2c:	add	x8, x8, #0x120
  406f30:	cmp	x1, x8
  406f34:	str	x23, [sp, #16]
  406f38:	stp	x22, x21, [sp, #32]
  406f3c:	stp	x20, x19, [sp, #48]
  406f40:	mov	x29, sp
  406f44:	b.eq	406fa0 <ferror@plt+0x3700>  // b.none
  406f48:	adrp	x8, 466000 <_bfd_std_section+0x110>
  406f4c:	add	x8, x8, #0x8
  406f50:	mov	x20, x1
  406f54:	cmp	x1, x8
  406f58:	b.eq	406fa0 <ferror@plt+0x3700>  // b.none
  406f5c:	ldr	w22, [x20, #32]
  406f60:	tbnz	w22, #12, 406fa0 <ferror@plt+0x3700>
  406f64:	adrp	x8, 466000 <_bfd_std_section+0x110>
  406f68:	ldr	x23, [x8, #1096]
  406f6c:	mov	x19, x0
  406f70:	cbz	x23, 406f9c <ferror@plt+0x36fc>
  406f74:	ldr	x21, [x20]
  406f78:	ldr	x0, [x23]
  406f7c:	mov	x1, x21
  406f80:	bl	4034a0 <strcmp@plt>
  406f84:	cbz	w0, 406f94 <ferror@plt+0x36f4>
  406f88:	ldr	x23, [x23, #16]
  406f8c:	cbnz	x23, 406f78 <ferror@plt+0x36d8>
  406f90:	b	406fa0 <ferror@plt+0x3700>
  406f94:	mov	w8, #0x1                   	// #1
  406f98:	str	w8, [x23, #8]
  406f9c:	tbnz	w22, #2, 406fb4 <ferror@plt+0x3714>
  406fa0:	ldp	x20, x19, [sp, #48]
  406fa4:	ldp	x22, x21, [sp, #32]
  406fa8:	ldr	x23, [sp, #16]
  406fac:	ldp	x29, x30, [sp], #64
  406fb0:	ret
  406fb4:	ldr	x0, [x20]
  406fb8:	bl	4049f4 <ferror@plt+0x1154>
  406fbc:	mov	x1, x0
  406fc0:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  406fc4:	add	x0, x0, #0x3a8
  406fc8:	bl	4037a0 <printf@plt>
  406fcc:	mov	x0, x19
  406fd0:	mov	x1, x20
  406fd4:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  406fd8:	cbz	x0, 40703c <ferror@plt+0x379c>
  406fdc:	tbnz	x0, #63, 40707c <ferror@plt+0x37dc>
  406fe0:	bl	403290 <xmalloc@plt>
  406fe4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  406fe8:	ldr	x3, [x8, #1072]
  406fec:	mov	x21, x0
  406ff0:	mov	x0, x19
  406ff4:	mov	x1, x20
  406ff8:	mov	x2, x21
  406ffc:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  407000:	tbnz	x0, #63, 40707c <ferror@plt+0x37dc>
  407004:	mov	x22, x0
  407008:	cbz	x0, 407058 <ferror@plt+0x37b8>
  40700c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  407010:	ldr	x1, [x8, #3816]
  407014:	mov	w0, #0xa                   	// #10
  407018:	bl	4030b0 <putc@plt>
  40701c:	mov	x0, x19
  407020:	mov	x1, x20
  407024:	mov	x2, x21
  407028:	mov	x3, x22
  40702c:	bl	4070cc <ferror@plt+0x382c>
  407030:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  407034:	add	x0, x0, #0x573
  407038:	b	407060 <ferror@plt+0x37c0>
  40703c:	ldp	x20, x19, [sp, #48]
  407040:	ldp	x22, x21, [sp, #32]
  407044:	ldr	x23, [sp, #16]
  407048:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40704c:	add	x0, x0, #0x70e
  407050:	ldp	x29, x30, [sp], #64
  407054:	b	403440 <puts@plt>
  407058:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40705c:	add	x0, x0, #0x70e
  407060:	bl	403440 <puts@plt>
  407064:	mov	x0, x21
  407068:	ldp	x20, x19, [sp, #48]
  40706c:	ldp	x22, x21, [sp, #32]
  407070:	ldr	x23, [sp, #16]
  407074:	ldp	x29, x30, [sp], #64
  407078:	b	403510 <free@plt>
  40707c:	mov	w0, #0xa                   	// #10
  407080:	bl	403800 <putchar@plt>
  407084:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  407088:	add	x1, x1, #0x3c5
  40708c:	mov	w2, #0x5                   	// #5
  407090:	mov	x0, xzr
  407094:	bl	403700 <dcgettext@plt>
  407098:	ldr	x8, [x19]
  40709c:	mov	x19, x0
  4070a0:	mov	x0, x8
  4070a4:	bl	4049f4 <ferror@plt+0x1154>
  4070a8:	mov	x1, x0
  4070ac:	mov	x0, x19
  4070b0:	bl	43c210 <ferror@plt+0x38970>
  4070b4:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  4070b8:	add	x1, x1, #0xf68
  4070bc:	mov	w2, #0x5                   	// #5
  4070c0:	mov	x0, xzr
  4070c4:	bl	403700 <dcgettext@plt>
  4070c8:	bl	43c110 <ferror@plt+0x38870>
  4070cc:	sub	sp, sp, #0xb0
  4070d0:	stp	x24, x23, [sp, #128]
  4070d4:	adrp	x23, 466000 <_bfd_std_section+0x110>
  4070d8:	stp	x20, x19, [sp, #160]
  4070dc:	mov	x20, x1
  4070e0:	ldr	w1, [x23, #1208]
  4070e4:	stp	x22, x21, [sp, #144]
  4070e8:	mov	x19, x3
  4070ec:	mov	x22, x2
  4070f0:	mov	x21, x0
  4070f4:	stp	x29, x30, [sp, #80]
  4070f8:	stp	x28, x27, [sp, #96]
  4070fc:	stp	x26, x25, [sp, #112]
  407100:	add	x29, sp, #0x50
  407104:	cbnz	w1, 407128 <ferror@plt+0x3888>
  407108:	sub	x1, x29, #0x20
  40710c:	mov	x2, #0xffffffffffffffff    	// #-1
  407110:	mov	x0, x21
  407114:	bl	4036a0 <bfd_sprintf_vma@plt>
  407118:	sub	x0, x29, #0x20
  40711c:	bl	402fd0 <strlen@plt>
  407120:	sub	w1, w0, #0x7
  407124:	str	w1, [x23, #1208]
  407128:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  40712c:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  407130:	add	x2, x2, #0x620
  407134:	add	x0, x0, #0x3e2
  407138:	mov	w3, #0xc                   	// #12
  40713c:	mov	x4, x2
  407140:	bl	4037a0 <printf@plt>
  407144:	cbz	x19, 407520 <ferror@plt+0x3c80>
  407148:	adrp	x10, 464000 <memcpy@GLIBC_2.17>
  40714c:	adrp	x26, 465000 <_sch_istable+0x1c50>
  407150:	stp	xzr, xzr, [sp, #8]
  407154:	str	xzr, [sp, #24]
  407158:	b	407178 <ferror@plt+0x38d8>
  40715c:	ldr	x1, [x26, #3816]
  407160:	mov	w0, #0xa                   	// #10
  407164:	bl	4030b0 <putc@plt>
  407168:	adrp	x10, 464000 <memcpy@GLIBC_2.17>
  40716c:	subs	x19, x19, #0x1
  407170:	add	x22, x22, #0x8
  407174:	b.eq	407508 <ferror@plt+0x3c68>  // b.none
  407178:	ldr	x23, [x22]
  40717c:	cbz	x23, 407508 <ferror@plt+0x3c68>
  407180:	ldr	x8, [x10, #3032]
  407184:	cmn	x8, #0x1
  407188:	b.eq	407198 <ferror@plt+0x38f8>  // b.none
  40718c:	ldr	x9, [x23, #8]
  407190:	cmp	x9, x8
  407194:	b.cc	40716c <ferror@plt+0x38cc>  // b.lo, b.ul, b.last
  407198:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  40719c:	ldr	x8, [x8, #3040]
  4071a0:	cmn	x8, #0x1
  4071a4:	b.eq	4071b4 <ferror@plt+0x3914>  // b.none
  4071a8:	ldr	x9, [x23, #8]
  4071ac:	cmp	x9, x8
  4071b0:	b.hi	40716c <ferror@plt+0x38cc>  // b.pmore
  4071b4:	cbz	x20, 407338 <ferror@plt+0x3a98>
  4071b8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4071bc:	ldrb	w8, [x8, #876]
  4071c0:	cbz	w8, 407338 <ferror@plt+0x3a98>
  4071c4:	ldr	x8, [x21, #8]
  4071c8:	adrp	x9, 466000 <_bfd_std_section+0x110>
  4071cc:	ldr	x1, [x9, #1072]
  4071d0:	ldr	x3, [x23, #8]
  4071d4:	ldr	x8, [x8, #568]
  4071d8:	sub	x4, x29, #0x20
  4071dc:	add	x5, sp, #0x28
  4071e0:	add	x6, sp, #0x24
  4071e4:	add	x7, sp, #0x20
  4071e8:	mov	x0, x21
  4071ec:	mov	x2, x20
  4071f0:	blr	x8
  4071f4:	cbz	w0, 407338 <ferror@plt+0x3a98>
  4071f8:	ldr	x25, [sp, #40]
  4071fc:	cbz	x25, 407260 <ferror@plt+0x39c0>
  407200:	ldr	x24, [sp, #16]
  407204:	cbz	x24, 40723c <ferror@plt+0x399c>
  407208:	mov	x0, x25
  40720c:	mov	x1, x24
  407210:	bl	4034a0 <strcmp@plt>
  407214:	cbz	w0, 407260 <ferror@plt+0x39c0>
  407218:	mov	x0, x25
  40721c:	bl	4049f4 <ferror@plt+0x1154>
  407220:	mov	x1, x0
  407224:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  407228:	add	x0, x0, #0x3fe
  40722c:	bl	4037a0 <printf@plt>
  407230:	mov	x0, x24
  407234:	bl	403510 <free@plt>
  407238:	b	407254 <ferror@plt+0x39b4>
  40723c:	mov	x0, x25
  407240:	bl	4049f4 <ferror@plt+0x1154>
  407244:	mov	x1, x0
  407248:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40724c:	add	x0, x0, #0x3fe
  407250:	bl	4037a0 <printf@plt>
  407254:	ldr	x0, [sp, #40]
  407258:	bl	4032c0 <xstrdup@plt>
  40725c:	str	x0, [sp, #16]
  407260:	ldr	w8, [sp, #36]
  407264:	cbz	w8, 407338 <ferror@plt+0x3a98>
  407268:	ldr	w9, [sp, #12]
  40726c:	cmp	w8, w9
  407270:	b.ne	407290 <ferror@plt+0x39f0>  // b.any
  407274:	ldr	x8, [sp, #24]
  407278:	cbz	x8, 407298 <ferror@plt+0x39f8>
  40727c:	ldur	x0, [x29, #-32]
  407280:	cbz	x0, 407298 <ferror@plt+0x39f8>
  407284:	ldr	x1, [sp, #24]
  407288:	bl	4030d0 <filename_cmp@plt>
  40728c:	cbz	w0, 407298 <ferror@plt+0x39f8>
  407290:	ldr	w8, [sp, #32]
  407294:	b	4072a8 <ferror@plt+0x3a08>
  407298:	ldr	w8, [sp, #32]
  40729c:	ldr	w9, [sp, #8]
  4072a0:	cmp	w8, w9
  4072a4:	b.eq	407338 <ferror@plt+0x3a98>  // b.none
  4072a8:	ldur	x0, [x29, #-32]
  4072ac:	cbz	w8, 4072c0 <ferror@plt+0x3a20>
  4072b0:	cbz	x0, 4072d4 <ferror@plt+0x3a34>
  4072b4:	bl	4049f4 <ferror@plt+0x1154>
  4072b8:	mov	x1, x0
  4072bc:	b	4072dc <ferror@plt+0x3a3c>
  4072c0:	cbz	x0, 4072f0 <ferror@plt+0x3a50>
  4072c4:	bl	4049f4 <ferror@plt+0x1154>
  4072c8:	ldr	w3, [sp, #32]
  4072cc:	mov	x1, x0
  4072d0:	b	4072fc <ferror@plt+0x3a5c>
  4072d4:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  4072d8:	add	x1, x1, #0x40c
  4072dc:	ldr	w2, [sp, #36]
  4072e0:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  4072e4:	add	x0, x0, #0x405
  4072e8:	bl	4037a0 <printf@plt>
  4072ec:	b	40730c <ferror@plt+0x3a6c>
  4072f0:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  4072f4:	mov	w3, wzr
  4072f8:	add	x1, x1, #0x40c
  4072fc:	ldr	w2, [sp, #36]
  407300:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  407304:	add	x0, x0, #0x410
  407308:	bl	4037a0 <printf@plt>
  40730c:	ldr	w8, [sp, #36]
  407310:	ldr	x0, [sp, #24]
  407314:	str	w8, [sp, #12]
  407318:	ldr	w8, [sp, #32]
  40731c:	str	w8, [sp, #8]
  407320:	cbz	x0, 407328 <ferror@plt+0x3a88>
  407324:	bl	403510 <free@plt>
  407328:	ldur	x0, [x29, #-32]
  40732c:	cbz	x0, 407358 <ferror@plt+0x3ab8>
  407330:	bl	4032c0 <xstrdup@plt>
  407334:	str	x0, [sp, #24]
  407338:	ldr	x8, [x23]
  40733c:	cbz	x8, 407364 <ferror@plt+0x3ac4>
  407340:	ldr	x8, [x8]
  407344:	cbz	x8, 407364 <ferror@plt+0x3ac4>
  407348:	ldr	x9, [x8, #32]
  40734c:	ldr	x27, [x8, #8]
  407350:	ldr	x24, [x9]
  407354:	b	40736c <ferror@plt+0x3acc>
  407358:	str	xzr, [sp, #24]
  40735c:	ldr	x8, [x23]
  407360:	cbnz	x8, 407340 <ferror@plt+0x3aa0>
  407364:	mov	x27, xzr
  407368:	mov	x24, xzr
  40736c:	ldr	x1, [x26, #3816]
  407370:	ldr	x2, [x23, #8]
  407374:	mov	x0, x21
  407378:	bl	403760 <bfd_fprintf_vma@plt>
  40737c:	ldr	x8, [x23, #24]
  407380:	cbz	x8, 407404 <ferror@plt+0x3b64>
  407384:	ldr	x25, [x8, #32]
  407388:	cbz	x25, 407458 <ferror@plt+0x3bb8>
  40738c:	ldr	x8, [x21, #8]
  407390:	ldr	w8, [x8, #8]
  407394:	cmp	w8, #0x5
  407398:	b.ne	4073cc <ferror@plt+0x3b2c>  // b.any
  40739c:	cmp	x19, #0x2
  4073a0:	mov	x28, xzr
  4073a4:	b.lt	4073d0 <ferror@plt+0x3b30>  // b.tstop
  4073a8:	ldr	x8, [x21, #248]
  4073ac:	ldrh	w8, [x8, #58]
  4073b0:	cmp	w8, #0x2b
  4073b4:	b.ne	4073d0 <ferror@plt+0x3b30>  // b.any
  4073b8:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  4073bc:	mov	x0, x25
  4073c0:	add	x1, x1, #0x43e
  4073c4:	bl	4034a0 <strcmp@plt>
  4073c8:	cbz	w0, 4074b8 <ferror@plt+0x3c18>
  4073cc:	mov	x28, xzr
  4073d0:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  4073d4:	add	x0, x0, #0x5f8
  4073d8:	mov	x1, x25
  4073dc:	bl	4037a0 <printf@plt>
  4073e0:	cbz	x27, 407418 <ferror@plt+0x3b78>
  4073e4:	ldr	x8, [x23]
  4073e8:	mov	x0, x21
  4073ec:	mov	x1, xzr
  4073f0:	ldr	x2, [x8]
  4073f4:	bl	407540 <ferror@plt+0x3ca0>
  4073f8:	ldr	x25, [x23, #16]
  4073fc:	cbnz	x25, 407444 <ferror@plt+0x3ba4>
  407400:	b	407494 <ferror@plt+0x3bf4>
  407404:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  407408:	add	x0, x0, #0x42a
  40740c:	bl	4037a0 <printf@plt>
  407410:	mov	x28, xzr
  407414:	cbnz	x27, 4073e4 <ferror@plt+0x3b44>
  407418:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  40741c:	cmp	x24, #0x0
  407420:	add	x8, x8, #0x46d
  407424:	csel	x0, x8, x24, eq  // eq = none
  407428:	bl	4049f4 <ferror@plt+0x1154>
  40742c:	mov	x1, x0
  407430:	adrp	x0, 44e000 <warn@@Base+0x10fcc>
  407434:	add	x0, x0, #0xae4
  407438:	bl	4037a0 <printf@plt>
  40743c:	ldr	x25, [x23, #16]
  407440:	cbz	x25, 407494 <ferror@plt+0x3bf4>
  407444:	tbnz	x25, #63, 407474 <ferror@plt+0x3bd4>
  407448:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40744c:	add	x0, x0, #0x47b
  407450:	bl	4037a0 <printf@plt>
  407454:	b	407484 <ferror@plt+0x3be4>
  407458:	ldr	w1, [x8]
  40745c:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  407460:	add	x0, x0, #0x464
  407464:	bl	4037a0 <printf@plt>
  407468:	mov	x28, xzr
  40746c:	cbnz	x27, 4073e4 <ferror@plt+0x3b44>
  407470:	b	407418 <ferror@plt+0x3b78>
  407474:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  407478:	add	x0, x0, #0x477
  40747c:	bl	4037a0 <printf@plt>
  407480:	neg	x25, x25
  407484:	ldr	x1, [x26, #3816]
  407488:	mov	x0, x21
  40748c:	mov	x2, x25
  407490:	bl	403760 <bfd_fprintf_vma@plt>
  407494:	cbz	x28, 40715c <ferror@plt+0x38bc>
  407498:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40749c:	add	x0, x0, #0x47b
  4074a0:	bl	4037a0 <printf@plt>
  4074a4:	ldr	x1, [x26, #3816]
  4074a8:	mov	x0, x21
  4074ac:	mov	x2, x28
  4074b0:	bl	403760 <bfd_fprintf_vma@plt>
  4074b4:	b	40715c <ferror@plt+0x38bc>
  4074b8:	mov	x11, x22
  4074bc:	ldr	x28, [x11, #8]!
  4074c0:	cbz	x28, 4073d0 <ferror@plt+0x3b30>
  4074c4:	ldr	x8, [x28, #24]
  4074c8:	cbz	x8, 4073cc <ferror@plt+0x3b2c>
  4074cc:	ldr	x9, [x23, #8]
  4074d0:	ldr	x10, [x28, #8]
  4074d4:	cmp	x9, x10
  4074d8:	b.ne	4073cc <ferror@plt+0x3b2c>  // b.any
  4074dc:	ldr	x0, [x8, #32]
  4074e0:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  4074e4:	add	x1, x1, #0x44b
  4074e8:	str	x11, [sp]
  4074ec:	bl	4034a0 <strcmp@plt>
  4074f0:	cbnz	w0, 4073cc <ferror@plt+0x3b2c>
  4074f4:	ldr	x28, [x28, #16]
  4074f8:	ldr	x22, [sp]
  4074fc:	adrp	x25, 442000 <warn@@Base+0x4fcc>
  407500:	add	x25, x25, #0x456
  407504:	b	4073d0 <ferror@plt+0x3b30>
  407508:	ldr	x0, [sp, #24]
  40750c:	cbz	x0, 407514 <ferror@plt+0x3c74>
  407510:	bl	403510 <free@plt>
  407514:	ldr	x0, [sp, #16]
  407518:	cbz	x0, 407520 <ferror@plt+0x3c80>
  40751c:	bl	403510 <free@plt>
  407520:	ldp	x20, x19, [sp, #160]
  407524:	ldp	x22, x21, [sp, #144]
  407528:	ldp	x24, x23, [sp, #128]
  40752c:	ldp	x26, x25, [sp, #112]
  407530:	ldp	x28, x27, [sp, #96]
  407534:	ldp	x29, x30, [sp, #80]
  407538:	add	sp, sp, #0xb0
  40753c:	ret
  407540:	stp	x29, x30, [sp, #-64]!
  407544:	mov	x29, sp
  407548:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40754c:	stp	x22, x21, [sp, #32]
  407550:	stp	x20, x19, [sp, #48]
  407554:	ldrb	w8, [x8, #880]
  407558:	str	wzr, [x29, #28]
  40755c:	ldr	x22, [x2, #8]
  407560:	str	x23, [sp, #16]
  407564:	mov	x23, x2
  407568:	mov	x20, x1
  40756c:	cmp	w8, #0x1
  407570:	mov	x21, x0
  407574:	b.ne	4075a4 <ferror@plt+0x3d04>  // b.any
  407578:	ldrb	w8, [x22]
  40757c:	cbz	w8, 4075a4 <ferror@plt+0x3d04>
  407580:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  407584:	ldr	w2, [x8, #3024]
  407588:	mov	x0, x21
  40758c:	mov	x1, x22
  407590:	bl	4035e0 <bfd_demangle@plt>
  407594:	cmp	x0, #0x0
  407598:	mov	x19, x0
  40759c:	csel	x22, x22, x0, eq  // eq = none
  4075a0:	b	4075a8 <ferror@plt+0x3d08>
  4075a4:	mov	x19, xzr
  4075a8:	ldr	w8, [x23, #24]
  4075ac:	mov	w9, #0x100                 	// #256
  4075b0:	movk	w9, #0x20, lsl #16
  4075b4:	tst	w8, w9
  4075b8:	b.eq	4075c4 <ferror@plt+0x3d24>  // b.none
  4075bc:	mov	x21, xzr
  4075c0:	b	4075e0 <ferror@plt+0x3d40>
  4075c4:	ldr	x8, [x21, #8]
  4075c8:	add	x2, x29, #0x1c
  4075cc:	mov	x0, x21
  4075d0:	mov	x1, x23
  4075d4:	ldr	x8, [x8, #536]
  4075d8:	blr	x8
  4075dc:	mov	x21, x0
  4075e0:	ldr	x8, [x23, #32]
  4075e4:	adrp	x9, 466000 <_bfd_std_section+0x110>
  4075e8:	add	x9, x9, #0x8
  4075ec:	cmp	x8, x9
  4075f0:	b.ne	4075fc <ferror@plt+0x3d5c>  // b.any
  4075f4:	mov	w8, #0x1                   	// #1
  4075f8:	str	w8, [x29, #28]
  4075fc:	mov	x0, x22
  407600:	bl	4049f4 <ferror@plt+0x1154>
  407604:	mov	x2, x0
  407608:	cbz	x20, 407654 <ferror@plt+0x3db4>
  40760c:	ldp	x8, x0, [x20]
  407610:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  407614:	add	x1, x1, #0x6a
  407618:	blr	x8
  40761c:	cbz	x21, 407694 <ferror@plt+0x3df4>
  407620:	ldrb	w8, [x21]
  407624:	cbz	w8, 407694 <ferror@plt+0x3df4>
  407628:	ldr	w8, [x29, #28]
  40762c:	ldp	x9, x0, [x20]
  407630:	adrp	x10, 442000 <warn@@Base+0x4fcc>
  407634:	adrp	x11, 442000 <warn@@Base+0x4fcc>
  407638:	add	x10, x10, #0x480
  40763c:	add	x11, x11, #0x47f
  407640:	cmp	w8, #0x0
  407644:	csel	x1, x11, x10, eq  // eq = none
  407648:	mov	x2, x21
  40764c:	blr	x9
  407650:	b	407694 <ferror@plt+0x3df4>
  407654:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  407658:	add	x0, x0, #0x6a
  40765c:	mov	x1, x2
  407660:	bl	4037a0 <printf@plt>
  407664:	cbz	x21, 407694 <ferror@plt+0x3df4>
  407668:	ldrb	w8, [x21]
  40766c:	cbz	w8, 407694 <ferror@plt+0x3df4>
  407670:	ldr	w8, [x29, #28]
  407674:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  407678:	adrp	x10, 442000 <warn@@Base+0x4fcc>
  40767c:	add	x9, x9, #0x480
  407680:	add	x10, x10, #0x47f
  407684:	cmp	w8, #0x0
  407688:	csel	x0, x10, x9, eq  // eq = none
  40768c:	mov	x1, x21
  407690:	bl	4037a0 <printf@plt>
  407694:	cbz	x19, 4076a0 <ferror@plt+0x3e00>
  407698:	mov	x0, x19
  40769c:	bl	403510 <free@plt>
  4076a0:	ldp	x20, x19, [sp, #48]
  4076a4:	ldp	x22, x21, [sp, #32]
  4076a8:	ldr	x23, [sp, #16]
  4076ac:	ldp	x29, x30, [sp], #64
  4076b0:	ret
  4076b4:	sub	sp, sp, #0xe0
  4076b8:	stp	x29, x30, [sp, #128]
  4076bc:	add	x29, sp, #0x80
  4076c0:	stp	x28, x27, [sp, #144]
  4076c4:	stp	x26, x25, [sp, #160]
  4076c8:	stp	x24, x23, [sp, #176]
  4076cc:	stp	x22, x21, [sp, #192]
  4076d0:	stp	x20, x19, [sp, #208]
  4076d4:	mov	x28, x1
  4076d8:	mov	x23, x0
  4076dc:	stur	xzr, [x29, #-8]
  4076e0:	bl	4033d0 <bfd_octets_per_byte@plt>
  4076e4:	ldrb	w8, [x28, #33]
  4076e8:	tbz	w8, #0, 407abc <ferror@plt+0x421c>
  4076ec:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4076f0:	ldr	x19, [x8, #1096]
  4076f4:	mov	w21, w0
  4076f8:	cbz	x19, 407724 <ferror@plt+0x3e84>
  4076fc:	ldr	x22, [x28]
  407700:	ldr	x0, [x19]
  407704:	mov	x1, x22
  407708:	bl	4034a0 <strcmp@plt>
  40770c:	cbz	w0, 40771c <ferror@plt+0x3e7c>
  407710:	ldr	x19, [x19, #16]
  407714:	cbnz	x19, 407700 <ferror@plt+0x3e60>
  407718:	b	407abc <ferror@plt+0x421c>
  40771c:	mov	w8, #0x1                   	// #1
  407720:	str	w8, [x19, #8]
  407724:	ldr	x8, [x28, #56]
  407728:	cbz	x8, 407abc <ferror@plt+0x421c>
  40772c:	adrp	x9, 464000 <memcpy@GLIBC_2.17>
  407730:	ldr	x9, [x9, #3032]
  407734:	cmn	x9, #0x1
  407738:	b.eq	40774c <ferror@plt+0x3eac>  // b.none
  40773c:	ldr	x10, [x28, #40]
  407740:	subs	x9, x9, x10
  407744:	csel	x24, xzr, x9, cc  // cc = lo, ul, last
  407748:	b	407750 <ferror@plt+0x3eb0>
  40774c:	mov	x24, xzr
  407750:	adrp	x9, 464000 <memcpy@GLIBC_2.17>
  407754:	ldr	x9, [x9, #3040]
  407758:	cmn	x9, #0x1
  40775c:	b.eq	407788 <ferror@plt+0x3ee8>  // b.none
  407760:	ldr	x10, [x28, #40]
  407764:	mov	w11, w21
  407768:	udiv	x8, x8, x11
  40776c:	subs	x9, x9, x10
  407770:	csel	x9, xzr, x9, cc  // cc = lo, ul, last
  407774:	cmp	x9, x8
  407778:	csel	x27, x8, x9, hi  // hi = pmore
  40777c:	cmp	x24, x27
  407780:	b.cc	407798 <ferror@plt+0x3ef8>  // b.lo, b.ul, b.last
  407784:	b	407abc <ferror@plt+0x421c>
  407788:	mov	w9, w21
  40778c:	udiv	x27, x8, x9
  407790:	cmp	x24, x27
  407794:	b.cs	407abc <ferror@plt+0x421c>  // b.hs, b.nlast
  407798:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40779c:	add	x1, x1, #0x49f
  4077a0:	mov	w2, #0x5                   	// #5
  4077a4:	mov	x0, xzr
  4077a8:	bl	403700 <dcgettext@plt>
  4077ac:	ldr	x8, [x28]
  4077b0:	mov	x22, x0
  4077b4:	mov	x0, x8
  4077b8:	bl	4049f4 <ferror@plt+0x1154>
  4077bc:	mov	x1, x0
  4077c0:	mov	x0, x22
  4077c4:	bl	4037a0 <printf@plt>
  4077c8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4077cc:	ldrb	w8, [x8, #872]
  4077d0:	cmp	w8, #0x1
  4077d4:	b.ne	4077f8 <ferror@plt+0x3f58>  // b.any
  4077d8:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  4077dc:	add	x1, x1, #0x4b7
  4077e0:	mov	w2, #0x5                   	// #5
  4077e4:	mov	x0, xzr
  4077e8:	bl	403700 <dcgettext@plt>
  4077ec:	ldr	x8, [x28, #144]
  4077f0:	add	x1, x8, x24
  4077f4:	bl	4037a0 <printf@plt>
  4077f8:	adrp	x26, 465000 <_sch_istable+0x1c50>
  4077fc:	ldr	x1, [x26, #3816]
  407800:	mov	w0, #0xa                   	// #10
  407804:	bl	4030b0 <putc@plt>
  407808:	sub	x2, x29, #0x8
  40780c:	mov	x0, x23
  407810:	mov	x1, x28
  407814:	bl	403310 <bfd_get_full_section_contents@plt>
  407818:	cbz	w0, 407a88 <ferror@plt+0x41e8>
  40781c:	ldr	x8, [x28, #40]
  407820:	add	x1, sp, #0x38
  407824:	mov	x0, x23
  407828:	add	x19, sp, #0x38
  40782c:	add	x2, x8, x24
  407830:	bl	4036a0 <bfd_sprintf_vma@plt>
  407834:	add	x0, sp, #0x38
  407838:	bl	402fd0 <strlen@plt>
  40783c:	cmp	x0, #0x3f
  407840:	b.hi	407adc <ferror@plt+0x423c>  // b.pmore
  407844:	ldrb	w9, [sp, #56]
  407848:	orr	x8, x19, #0x1
  40784c:	and	w9, w9, #0xff
  407850:	cmp	w9, #0x30
  407854:	mov	w10, w0
  407858:	b.ne	407868 <ferror@plt+0x3fc8>  // b.any
  40785c:	ldrb	w9, [x8], #1
  407860:	sub	w0, w10, #0x1
  407864:	cbnz	w9, 40784c <ferror@plt+0x3fac>
  407868:	ldr	x8, [x28, #40]
  40786c:	cmp	w10, #0x4
  407870:	mov	w9, #0x4                   	// #4
  407874:	add	x1, sp, #0x38
  407878:	add	x8, x27, x8
  40787c:	sub	x2, x8, #0x1
  407880:	mov	x0, x23
  407884:	csel	w19, w10, w9, gt
  407888:	add	x20, sp, #0x38
  40788c:	bl	4036a0 <bfd_sprintf_vma@plt>
  407890:	add	x0, sp, #0x38
  407894:	bl	402fd0 <strlen@plt>
  407898:	cmp	x0, #0x3f
  40789c:	b.hi	407adc <ferror@plt+0x423c>  // b.pmore
  4078a0:	ldrb	w10, [sp, #56]
  4078a4:	orr	x9, x20, #0x1
  4078a8:	str	x23, [sp, #40]
  4078ac:	and	w8, w10, #0xff
  4078b0:	cmp	w8, #0x30
  4078b4:	mov	w8, w0
  4078b8:	b.ne	4078c8 <ferror@plt+0x4028>  // b.any
  4078bc:	ldrb	w10, [x9], #1
  4078c0:	sub	w0, w8, #0x1
  4078c4:	cbnz	w10, 4078ac <ferror@plt+0x400c>
  4078c8:	cmp	w8, w19
  4078cc:	csel	w20, w8, w19, gt
  4078d0:	mov	w10, w21
  4078d4:	adrp	x22, 449000 <warn@@Base+0xbfcc>
  4078d8:	adrp	x23, 442000 <warn@@Base+0x4fcc>
  4078dc:	mov	w9, #0x10                  	// #16
  4078e0:	neg	x8, x20
  4078e4:	add	x22, x22, #0x562
  4078e8:	mov	w25, #0x2e                  	// #46
  4078ec:	add	x23, x23, #0x2d
  4078f0:	stp	x10, x27, [sp, #24]
  4078f4:	mul	x27, x27, x10
  4078f8:	str	x8, [sp, #16]
  4078fc:	udiv	w8, w9, w21
  407900:	str	x8, [sp, #8]
  407904:	str	x28, [sp, #48]
  407908:	b	407930 <ferror@plt+0x4090>
  40790c:	ldr	x1, [x26, #3816]
  407910:	mov	w0, #0xa                   	// #10
  407914:	bl	4030b0 <putc@plt>
  407918:	ldr	x8, [sp, #8]
  40791c:	ldr	x28, [sp, #48]
  407920:	add	x24, x24, x8
  407924:	ldr	x8, [sp, #32]
  407928:	cmp	x24, x8
  40792c:	b.cs	407a7c <ferror@plt+0x41dc>  // b.hs, b.nlast
  407930:	ldr	x8, [x28, #40]
  407934:	ldr	x0, [sp, #40]
  407938:	add	x1, sp, #0x38
  40793c:	add	x2, x8, x24
  407940:	bl	4036a0 <bfd_sprintf_vma@plt>
  407944:	add	x0, sp, #0x38
  407948:	bl	402fd0 <strlen@plt>
  40794c:	sxtw	x8, w0
  407950:	cmp	x8, #0x40
  407954:	b.cs	407adc <ferror@plt+0x423c>  // b.hs, b.nlast
  407958:	ldr	x1, [x26, #3816]
  40795c:	mov	x21, x0
  407960:	mov	w0, #0x20                  	// #32
  407964:	bl	4030b0 <putc@plt>
  407968:	cmp	w20, w21
  40796c:	b.le	40798c <ferror@plt+0x40ec>
  407970:	ldr	x1, [x26, #3816]
  407974:	mov	w0, #0x30                  	// #48
  407978:	bl	4030b0 <putc@plt>
  40797c:	add	w21, w21, #0x1
  407980:	cmp	w21, w20
  407984:	b.lt	407970 <ferror@plt+0x40d0>  // b.tstop
  407988:	mov	w21, w20
  40798c:	ldr	x9, [sp, #16]
  407990:	ldr	x1, [x26, #3816]
  407994:	add	x8, sp, #0x38
  407998:	add	x8, x8, w21, sxtw
  40799c:	add	x0, x8, x9
  4079a0:	bl	402fe0 <fputs@plt>
  4079a4:	ldr	x1, [x26, #3816]
  4079a8:	mov	w0, #0x20                  	// #32
  4079ac:	bl	4030b0 <putc@plt>
  4079b0:	ldr	x8, [sp, #24]
  4079b4:	mul	x28, x24, x8
  4079b8:	cmn	x28, #0x11
  4079bc:	add	x19, x28, #0x10
  4079c0:	mov	x21, x28
  4079c4:	b.ls	4079e4 <ferror@plt+0x4144>  // b.plast
  4079c8:	ldr	x1, [x26, #3816]
  4079cc:	mov	w0, #0x20                  	// #32
  4079d0:	bl	4030b0 <putc@plt>
  4079d4:	b	40790c <ferror@plt+0x406c>
  4079d8:	add	x21, x21, #0x1
  4079dc:	cmp	x21, x19
  4079e0:	b.cs	407a24 <ferror@plt+0x4184>  // b.hs, b.nlast
  4079e4:	cmp	x21, x27
  4079e8:	b.cs	407a00 <ferror@plt+0x4160>  // b.hs, b.nlast
  4079ec:	ldur	x8, [x29, #-8]
  4079f0:	mov	x0, x22
  4079f4:	ldrb	w1, [x8, x21]
  4079f8:	bl	4037a0 <printf@plt>
  4079fc:	b	407a08 <ferror@plt+0x4168>
  407a00:	mov	x0, x23
  407a04:	bl	4037a0 <printf@plt>
  407a08:	mvn	w8, w21
  407a0c:	tst	x8, #0x3
  407a10:	b.ne	4079d8 <ferror@plt+0x4138>  // b.any
  407a14:	ldr	x1, [x26, #3816]
  407a18:	mov	w0, #0x20                  	// #32
  407a1c:	bl	4030b0 <putc@plt>
  407a20:	b	4079d8 <ferror@plt+0x4138>
  407a24:	ldr	x1, [x26, #3816]
  407a28:	mov	w0, #0x20                  	// #32
  407a2c:	bl	4030b0 <putc@plt>
  407a30:	adrp	x21, 463000 <warn@@Base+0x25fcc>
  407a34:	cmn	x28, #0x11
  407a38:	add	x21, x21, #0x3b0
  407a3c:	b.ls	407a6c <ferror@plt+0x41cc>  // b.plast
  407a40:	b	40790c <ferror@plt+0x406c>
  407a44:	ldur	x8, [x29, #-8]
  407a48:	ldrb	w8, [x8, x28]
  407a4c:	ldrh	w9, [x21, w8, uxtw #1]
  407a50:	tst	w9, #0x10
  407a54:	csel	w0, w25, w8, eq  // eq = none
  407a58:	ldr	x1, [x26, #3816]
  407a5c:	bl	4030b0 <putc@plt>
  407a60:	add	x28, x28, #0x1
  407a64:	cmp	x28, x19
  407a68:	b.cs	40790c <ferror@plt+0x406c>  // b.hs, b.nlast
  407a6c:	cmp	x28, x27
  407a70:	b.cc	407a44 <ferror@plt+0x41a4>  // b.lo, b.ul, b.last
  407a74:	mov	w0, #0x20                  	// #32
  407a78:	b	407a58 <ferror@plt+0x41b8>
  407a7c:	ldur	x0, [x29, #-8]
  407a80:	bl	403510 <free@plt>
  407a84:	b	407abc <ferror@plt+0x421c>
  407a88:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  407a8c:	add	x1, x1, #0x4da
  407a90:	mov	w2, #0x5                   	// #5
  407a94:	mov	x0, xzr
  407a98:	bl	403700 <dcgettext@plt>
  407a9c:	ldr	x19, [x28]
  407aa0:	mov	x20, x0
  407aa4:	bl	403250 <bfd_get_error@plt>
  407aa8:	bl	4036e0 <bfd_errmsg@plt>
  407aac:	mov	x2, x0
  407ab0:	mov	x0, x20
  407ab4:	mov	x1, x19
  407ab8:	bl	43c210 <ferror@plt+0x38970>
  407abc:	ldp	x20, x19, [sp, #208]
  407ac0:	ldp	x22, x21, [sp, #192]
  407ac4:	ldp	x24, x23, [sp, #176]
  407ac8:	ldp	x26, x25, [sp, #160]
  407acc:	ldp	x28, x27, [sp, #144]
  407ad0:	ldp	x29, x30, [sp, #128]
  407ad4:	add	sp, sp, #0xe0
  407ad8:	ret
  407adc:	bl	4033f0 <abort@plt>
  407ae0:	sub	sp, sp, #0x50
  407ae4:	stp	x29, x30, [sp, #32]
  407ae8:	stp	x22, x21, [sp, #48]
  407aec:	stp	x20, x19, [sp, #64]
  407af0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  407af4:	ldr	w22, [x8, #1088]
  407af8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  407afc:	ldr	x8, [x8, #1240]
  407b00:	mov	x19, x1
  407b04:	cmp	w22, #0x0
  407b08:	cset	w21, eq  // eq = none
  407b0c:	cmp	x8, #0x0
  407b10:	mov	x20, x0
  407b14:	add	x29, sp, #0x20
  407b18:	b.le	407b98 <ferror@plt+0x42f8>
  407b1c:	ldr	x22, [x19, #16]
  407b20:	ldr	x8, [x22, #40]
  407b24:	cbz	x8, 407b5c <ferror@plt+0x42bc>
  407b28:	ldr	x8, [x8]
  407b2c:	cbz	x8, 407b5c <ferror@plt+0x42bc>
  407b30:	ldr	x2, [x8]
  407b34:	cbz	x2, 407b5c <ferror@plt+0x42bc>
  407b38:	ldr	x8, [x2, #32]
  407b3c:	ldr	x10, [x2, #16]
  407b40:	adrp	x11, 466000 <_bfd_std_section+0x110>
  407b44:	add	x11, x11, #0x8
  407b48:	ldr	x9, [x8, #40]
  407b4c:	cmp	x8, x11
  407b50:	add	x9, x9, x20
  407b54:	add	x20, x9, x10
  407b58:	b.eq	407b70 <ferror@plt+0x42d0>  // b.none
  407b5c:	mov	x0, x20
  407b60:	mov	x1, x19
  407b64:	mov	x2, xzr
  407b68:	bl	40a810 <ferror@plt+0x6f70>
  407b6c:	mov	x2, x0
  407b70:	ldr	x0, [x22]
  407b74:	ldr	x1, [x19, #48]
  407b78:	mov	x3, x20
  407b7c:	mov	x4, x19
  407b80:	mov	w5, w21
  407b84:	ldp	x20, x19, [sp, #64]
  407b88:	ldp	x22, x21, [sp, #48]
  407b8c:	ldp	x29, x30, [sp, #32]
  407b90:	add	sp, sp, #0x50
  407b94:	b	40ad44 <ferror@plt+0x74a4>
  407b98:	ldp	x8, x0, [x19]
  407b9c:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  407ba0:	add	x1, x1, #0xee9
  407ba4:	blr	x8
  407ba8:	ldr	x8, [x19, #16]
  407bac:	mov	x1, sp
  407bb0:	mov	x2, x20
  407bb4:	mov	x21, sp
  407bb8:	ldr	x0, [x8]
  407bbc:	bl	4036a0 <bfd_sprintf_vma@plt>
  407bc0:	cbnz	w22, 407be4 <ferror@plt+0x4344>
  407bc4:	mov	x21, sp
  407bc8:	ldrb	w8, [x21]
  407bcc:	cmp	w8, #0x30
  407bd0:	b.ne	407bdc <ferror@plt+0x433c>  // b.any
  407bd4:	add	x21, x21, #0x1
  407bd8:	b	407bc8 <ferror@plt+0x4328>
  407bdc:	cbnz	w8, 407be4 <ferror@plt+0x4344>
  407be0:	sub	x21, x21, #0x1
  407be4:	ldp	x8, x0, [x19]
  407be8:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  407bec:	add	x1, x1, #0x6a
  407bf0:	mov	x2, x21
  407bf4:	blr	x8
  407bf8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  407bfc:	ldrb	w8, [x8, #872]
  407c00:	cmp	w8, #0x1
  407c04:	b.ne	407c40 <ferror@plt+0x43a0>  // b.any
  407c08:	ldp	x22, x21, [x19]
  407c0c:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  407c10:	add	x1, x1, #0x54f
  407c14:	mov	w2, #0x5                   	// #5
  407c18:	mov	x0, xzr
  407c1c:	bl	403700 <dcgettext@plt>
  407c20:	ldr	x8, [x19, #48]
  407c24:	mov	x1, x0
  407c28:	mov	x0, x21
  407c2c:	ldr	x9, [x8, #144]
  407c30:	ldr	x8, [x8, #40]
  407c34:	add	x9, x9, x20
  407c38:	sub	x2, x9, x8
  407c3c:	blr	x22
  407c40:	ldp	x20, x19, [sp, #64]
  407c44:	ldp	x22, x21, [sp, #48]
  407c48:	ldp	x29, x30, [sp, #32]
  407c4c:	add	sp, sp, #0x50
  407c50:	ret
  407c54:	stp	x29, x30, [sp, #-32]!
  407c58:	mov	x2, xzr
  407c5c:	str	x19, [sp, #16]
  407c60:	mov	x29, sp
  407c64:	mov	x19, x0
  407c68:	bl	40a810 <ferror@plt+0x6f70>
  407c6c:	cbz	x0, 407c88 <ferror@plt+0x43e8>
  407c70:	ldr	x8, [x0, #32]
  407c74:	ldr	x9, [x0, #16]
  407c78:	ldr	x8, [x8, #40]
  407c7c:	add	x8, x9, x8
  407c80:	cmp	x8, x19
  407c84:	cset	w0, eq  // eq = none
  407c88:	ldr	x19, [sp, #16]
  407c8c:	ldp	x29, x30, [sp], #32
  407c90:	ret
  407c94:	ldr	x8, [x0]
  407c98:	ldr	x9, [x1]
  407c9c:	ldr	x10, [x8, #8]
  407ca0:	ldr	x11, [x9, #8]
  407ca4:	cmp	x10, x11
  407ca8:	b.ls	407cb4 <ferror@plt+0x4414>  // b.plast
  407cac:	mov	w0, #0x1                   	// #1
  407cb0:	ret
  407cb4:	b.cs	407cc0 <ferror@plt+0x4420>  // b.hs, b.nlast
  407cb8:	mov	w0, #0xffffffff            	// #-1
  407cbc:	ret
  407cc0:	cmp	x8, x9
  407cc4:	b.ls	407cd0 <ferror@plt+0x4430>  // b.plast
  407cc8:	mov	w0, #0x1                   	// #1
  407ccc:	ret
  407cd0:	csetm	w0, cc  // cc = lo, ul, last
  407cd4:	ret
  407cd8:	stp	x29, x30, [sp, #-96]!
  407cdc:	stp	x28, x27, [sp, #16]
  407ce0:	stp	x26, x25, [sp, #32]
  407ce4:	stp	x24, x23, [sp, #48]
  407ce8:	stp	x22, x21, [sp, #64]
  407cec:	stp	x20, x19, [sp, #80]
  407cf0:	mov	x29, sp
  407cf4:	sub	sp, sp, #0x2d0
  407cf8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  407cfc:	ldr	x20, [x8, #1096]
  407d00:	ldr	w21, [x2, #180]
  407d04:	mov	x23, x2
  407d08:	str	x1, [sp, #136]
  407d0c:	str	x0, [sp, #64]
  407d10:	stp	xzr, xzr, [x29, #-144]
  407d14:	cbnz	x20, 407d38 <ferror@plt+0x4498>
  407d18:	adrp	x8, 466000 <_bfd_std_section+0x110>
  407d1c:	ldrb	w8, [x8, #996]
  407d20:	cbnz	w8, 407d38 <ferror@plt+0x4498>
  407d24:	ldr	x8, [sp, #136]
  407d28:	mov	w9, #0x110                 	// #272
  407d2c:	ldr	w8, [x8, #32]
  407d30:	bics	wzr, w9, w8
  407d34:	b.ne	40a7e4 <ferror@plt+0x6f44>  // b.any
  407d38:	cbz	x20, 407d68 <ferror@plt+0x44c8>
  407d3c:	ldr	x8, [sp, #136]
  407d40:	ldr	x19, [x8]
  407d44:	ldr	x0, [x20]
  407d48:	mov	x1, x19
  407d4c:	bl	4034a0 <strcmp@plt>
  407d50:	cbz	w0, 407d60 <ferror@plt+0x44c0>
  407d54:	ldr	x20, [x20, #16]
  407d58:	cbnz	x20, 407d44 <ferror@plt+0x44a4>
  407d5c:	b	40a7e4 <ferror@plt+0x6f44>
  407d60:	mov	w8, #0x1                   	// #1
  407d64:	str	w8, [x20, #8]
  407d68:	ldr	x8, [sp, #136]
  407d6c:	ldr	x20, [x8, #56]
  407d70:	cbz	x20, 40a7e4 <ferror@plt+0x6f44>
  407d74:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  407d78:	ldr	x8, [x8, #3032]
  407d7c:	cmn	x8, #0x1
  407d80:	b.eq	407d98 <ferror@plt+0x44f8>  // b.none
  407d84:	ldr	x10, [sp, #136]
  407d88:	ldr	x9, [x10, #40]
  407d8c:	subs	x8, x8, x9
  407d90:	csel	x26, xzr, x8, cc  // cc = lo, ul, last
  407d94:	b	407da0 <ferror@plt+0x4500>
  407d98:	ldr	x10, [sp, #136]
  407d9c:	mov	x26, xzr
  407da0:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  407da4:	ldr	x8, [x8, #3040]
  407da8:	udiv	x22, x20, x21
  407dac:	cmn	x8, #0x1
  407db0:	b.eq	407dc8 <ferror@plt+0x4528>  // b.none
  407db4:	ldr	x9, [x10, #40]
  407db8:	subs	x8, x8, x9
  407dbc:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  407dc0:	cmp	x8, x22
  407dc4:	csel	x22, x22, x8, hi  // hi = pmore
  407dc8:	cmp	x26, x22
  407dcc:	b.cs	40a7e4 <ferror@plt+0x6f44>  // b.hs, b.nlast
  407dd0:	ldr	x8, [x23, #16]
  407dd4:	ldr	x24, [x8, #16]
  407dd8:	str	x8, [sp, #80]
  407ddc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  407de0:	cbz	x24, 407e08 <ferror@plt+0x4568>
  407de4:	ldrb	w8, [x8, #1064]
  407de8:	cbz	w8, 407e08 <ferror@plt+0x4568>
  407dec:	ldr	x8, [sp, #80]
  407df0:	ldr	x21, [sp, #136]
  407df4:	mov	x25, xzr
  407df8:	ldr	x19, [x8, #24]
  407dfc:	ldr	x8, [x21, #40]
  407e00:	str	x8, [sp, #184]
  407e04:	b	407eb0 <ferror@plt+0x4610>
  407e08:	ldr	x21, [sp, #136]
  407e0c:	ldrb	w8, [x21, #32]
  407e10:	tbnz	w8, #2, 407e28 <ferror@plt+0x4588>
  407e14:	mov	x24, xzr
  407e18:	mov	x25, xzr
  407e1c:	mov	x19, xzr
  407e20:	str	xzr, [sp, #184]
  407e24:	b	407eb0 <ferror@plt+0x4610>
  407e28:	adrp	x8, 466000 <_bfd_std_section+0x110>
  407e2c:	ldrb	w8, [x8, #964]
  407e30:	tbnz	w8, #0, 407e3c <ferror@plt+0x459c>
  407e34:	ldr	w8, [x23, #192]
  407e38:	cbz	w8, 407e9c <ferror@plt+0x45fc>
  407e3c:	ldr	x0, [sp, #64]
  407e40:	ldr	x1, [sp, #136]
  407e44:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  407e48:	tbnz	x0, #63, 40a804 <ferror@plt+0x6f64>
  407e4c:	cbz	x0, 407e9c <ferror@plt+0x45fc>
  407e50:	bl	403290 <xmalloc@plt>
  407e54:	adrp	x8, 466000 <_bfd_std_section+0x110>
  407e58:	ldr	x3, [x8, #1072]
  407e5c:	mov	x21, x0
  407e60:	ldr	x0, [sp, #64]
  407e64:	ldr	x1, [sp, #136]
  407e68:	mov	x2, x21
  407e6c:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  407e70:	tbnz	x0, #63, 40a804 <ferror@plt+0x6f64>
  407e74:	mov	x19, x0
  407e78:	adrp	x3, 407000 <ferror@plt+0x3760>
  407e7c:	add	x3, x3, #0xc94
  407e80:	mov	w2, #0x8                   	// #8
  407e84:	mov	x0, x21
  407e88:	mov	x1, x19
  407e8c:	bl	4030f0 <qsort@plt>
  407e90:	mov	x24, x21
  407e94:	mov	x25, x21
  407e98:	b	407ea8 <ferror@plt+0x4608>
  407e9c:	mov	x24, xzr
  407ea0:	mov	x25, xzr
  407ea4:	mov	x19, xzr
  407ea8:	str	xzr, [sp, #184]
  407eac:	ldr	x21, [sp, #136]
  407eb0:	ldr	x0, [sp, #64]
  407eb4:	sub	x2, x29, #0x88
  407eb8:	mov	x1, x21
  407ebc:	bl	403120 <bfd_malloc_and_get_section@plt>
  407ec0:	cbz	w0, 407fd0 <ferror@plt+0x4730>
  407ec4:	ldur	x8, [x29, #-136]
  407ec8:	adrp	x9, 466000 <_bfd_std_section+0x110>
  407ecc:	adrp	x10, 466000 <_bfd_std_section+0x110>
  407ed0:	adrp	x3, 40b000 <ferror@plt+0x7760>
  407ed4:	str	x8, [x23, #144]
  407ed8:	ldr	x8, [x21, #40]
  407edc:	str	x21, [x23, #48]
  407ee0:	add	x3, x3, #0x18
  407ee4:	mov	w2, #0x8                   	// #8
  407ee8:	stp	x8, x20, [x23, #152]
  407eec:	ldr	x0, [x9, #1248]
  407ef0:	ldr	x1, [x10, #1240]
  407ef4:	add	x8, x24, x19, lsl #3
  407ef8:	str	x8, [sp, #208]
  407efc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  407f00:	str	x21, [x8, #1256]
  407f04:	bl	4030f0 <qsort@plt>
  407f08:	cmp	x19, #0x1
  407f0c:	b.lt	407f38 <ferror@plt+0x4698>  // b.tstop
  407f10:	ldr	x8, [sp, #184]
  407f14:	add	x8, x8, x26
  407f18:	ldr	x9, [x24]
  407f1c:	ldr	x9, [x9, #8]
  407f20:	cmp	x9, x8
  407f24:	b.cs	407f38 <ferror@plt+0x4698>  // b.hs, b.nlast
  407f28:	ldr	x9, [sp, #208]
  407f2c:	add	x24, x24, #0x8
  407f30:	cmp	x24, x9
  407f34:	b.cc	407f18 <ferror@plt+0x4678>  // b.lo, b.ul, b.last
  407f38:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  407f3c:	add	x1, x1, #0x56d
  407f40:	mov	w2, #0x5                   	// #5
  407f44:	mov	x0, xzr
  407f48:	str	x24, [sp, #168]
  407f4c:	str	x25, [sp]
  407f50:	bl	403700 <dcgettext@plt>
  407f54:	ldr	x20, [sp, #136]
  407f58:	mov	x19, x0
  407f5c:	ldr	x8, [x20]
  407f60:	mov	x0, x8
  407f64:	bl	4049f4 <ferror@plt+0x1154>
  407f68:	mov	x1, x0
  407f6c:	mov	x0, x19
  407f70:	bl	4037a0 <printf@plt>
  407f74:	ldr	x19, [sp, #80]
  407f78:	mov	w8, #0x1                   	// #1
  407f7c:	sub	x2, x29, #0x90
  407f80:	mov	x1, x23
  407f84:	str	w8, [x19, #8]
  407f88:	ldr	x8, [x20, #40]
  407f8c:	add	x0, x8, x26
  407f90:	bl	40a810 <ferror@plt+0x6f70>
  407f94:	ldr	x8, [sp, #64]
  407f98:	str	wzr, [x19, #8]
  407f9c:	mov	x11, x0
  407fa0:	mov	x15, x22
  407fa4:	ldr	x8, [x8, #8]
  407fa8:	ldr	w9, [x8, #8]
  407fac:	cmp	w9, #0x5
  407fb0:	mov	x9, xzr
  407fb4:	b.ne	40801c <ferror@plt+0x477c>  // b.any
  407fb8:	ldr	x8, [x8, #880]
  407fbc:	cbz	x8, 407fc8 <ferror@plt+0x4728>
  407fc0:	ldrb	w9, [x8, #929]
  407fc4:	tbnz	w9, #0, 408008 <ferror@plt+0x4768>
  407fc8:	mov	x9, xzr
  407fcc:	b	40801c <ferror@plt+0x477c>
  407fd0:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  407fd4:	add	x1, x1, #0x4da
  407fd8:	mov	w2, #0x5                   	// #5
  407fdc:	mov	x0, xzr
  407fe0:	bl	403700 <dcgettext@plt>
  407fe4:	ldr	x19, [x21]
  407fe8:	mov	x20, x0
  407fec:	bl	403250 <bfd_get_error@plt>
  407ff0:	bl	4036e0 <bfd_errmsg@plt>
  407ff4:	mov	x2, x0
  407ff8:	mov	x0, x20
  407ffc:	mov	x1, x19
  408000:	bl	43c210 <ferror@plt+0x38970>
  408004:	b	40a7e4 <ferror@plt+0x6f44>
  408008:	ldr	x8, [x8, #784]
  40800c:	mov	w9, #0x1                   	// #1
  408010:	ldrb	w8, [x8, #10]
  408014:	sub	w8, w8, #0x1
  408018:	lsl	x9, x9, x8
  40801c:	ldr	x8, [sp, #80]
  408020:	adrp	x10, 440000 <warn@@Base+0x2fcc>
  408024:	ldr	q0, [x10, #1552]
  408028:	ldr	x14, [sp, #136]
  40802c:	ldr	x8, [x8, #48]
  408030:	str	x9, [sp, #48]
  408034:	lsl	x9, x9, #1
  408038:	adrp	x27, 449000 <warn@@Base+0xbfcc>
  40803c:	cmp	x8, #0x0
  408040:	sub	x8, x9, #0x1
  408044:	add	x27, x27, #0x562
  408048:	cset	w20, eq  // eq = none
  40804c:	str	wzr, [sp, #12]
  408050:	str	q0, [sp, #16]
  408054:	str	x8, [sp, #40]
  408058:	str	x23, [sp, #312]
  40805c:	b	40807c <ferror@plt+0x47dc>
  408060:	ldr	x14, [sp, #136]
  408064:	ldr	x15, [sp, #112]
  408068:	ldr	x26, [sp, #176]
  40806c:	ldr	w20, [sp, #92]
  408070:	ldr	x11, [sp, #56]
  408074:	cmp	x26, x15
  408078:	b.cs	40a7d0 <ferror@plt+0x6f30>  // b.hs, b.nlast
  40807c:	ldr	x8, [x14, #40]
  408080:	ldr	x9, [sp, #40]
  408084:	mov	x19, x11
  408088:	str	x26, [sp, #192]
  40808c:	add	x8, x8, x26
  408090:	and	x8, x8, x9
  408094:	ldr	x9, [sp, #48]
  408098:	eor	x8, x8, x9
  40809c:	sub	x24, x8, x9
  4080a0:	cbz	x11, 4080bc <ferror@plt+0x481c>
  4080a4:	ldr	x8, [x19, #32]
  4080a8:	ldr	x9, [x19, #16]
  4080ac:	ldr	x8, [x8, #40]
  4080b0:	add	x8, x9, x8
  4080b4:	cmp	x8, x24
  4080b8:	b.ls	4080cc <ferror@plt+0x482c>  // b.plast
  4080bc:	mov	w9, wzr
  4080c0:	mov	w8, #0xffffffff            	// #-1
  4080c4:	str	xzr, [x23, #56]
  4080c8:	b	408128 <ferror@plt+0x4888>
  4080cc:	adrp	x9, 466000 <_bfd_std_section+0x110>
  4080d0:	ldur	x8, [x29, #-144]
  4080d4:	ldr	x11, [x9, #1240]
  4080d8:	adrp	x9, 466000 <_bfd_std_section+0x110>
  4080dc:	ldr	x9, [x9, #1248]
  4080e0:	mov	w10, w8
  4080e4:	cmp	x11, w8, sxtw
  4080e8:	b.le	408118 <ferror@plt+0x4878>
  4080ec:	sxtw	x10, w8
  4080f0:	ldr	x12, [x9, x10, lsl #3]
  4080f4:	ldr	x13, [x12, #32]
  4080f8:	ldr	x12, [x12, #16]
  4080fc:	ldr	x13, [x13, #40]
  408100:	add	x12, x12, x13
  408104:	cmp	x12, x24
  408108:	b.hi	408118 <ferror@plt+0x4878>  // b.pmore
  40810c:	add	x10, x10, #0x1
  408110:	cmp	x11, x10
  408114:	b.gt	4080f0 <ferror@plt+0x4850>
  408118:	ldr	x26, [sp, #192]
  40811c:	add	x9, x9, x8, lsl #3
  408120:	str	x9, [x23, #56]
  408124:	sub	w9, w10, w8
  408128:	str	w9, [x23, #64]
  40812c:	str	w8, [x23, #80]
  408130:	str	x15, [sp, #112]
  408134:	cbz	x19, 40826c <ferror@plt+0x49cc>
  408138:	ldr	x8, [sp, #80]
  40813c:	ldr	x1, [x8, #48]
  408140:	cbz	x1, 40826c <ferror@plt+0x49cc>
  408144:	cbz	w20, 408174 <ferror@plt+0x48d4>
  408148:	ldr	w8, [sp, #12]
  40814c:	cmp	w8, #0x2
  408150:	b.eq	4081d4 <ferror@plt+0x4934>  // b.none
  408154:	cmp	w8, #0x1
  408158:	b.ne	40826c <ferror@plt+0x49cc>  // b.any
  40815c:	ldrb	w8, [x19, #24]
  408160:	tst	w8, #0x8
  408164:	mov	w8, #0x1                   	// #1
  408168:	csel	w20, w20, wzr, eq  // eq = none
  40816c:	str	w8, [sp, #12]
  408170:	b	40826c <ferror@plt+0x49cc>
  408174:	adrp	x8, 466000 <_bfd_std_section+0x110>
  408178:	ldrb	w8, [x8, #880]
  40817c:	ldr	x26, [x19, #8]
  408180:	cmp	w8, #0x1
  408184:	b.ne	4081bc <ferror@plt+0x491c>  // b.any
  408188:	ldrb	w8, [x26]
  40818c:	cbz	w8, 4081bc <ferror@plt+0x491c>
  408190:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  408194:	ldr	w2, [x8, #3024]
  408198:	ldr	x0, [sp, #64]
  40819c:	mov	x1, x26
  4081a0:	bl	4035e0 <bfd_demangle@plt>
  4081a4:	ldr	x8, [sp, #80]
  4081a8:	cmp	x0, #0x0
  4081ac:	mov	x25, x0
  4081b0:	csel	x26, x26, x0, eq  // eq = none
  4081b4:	ldr	x1, [x8, #48]
  4081b8:	b	4081c0 <ferror@plt+0x4920>
  4081bc:	mov	x25, xzr
  4081c0:	mov	x0, x26
  4081c4:	bl	4034a0 <strcmp@plt>
  4081c8:	cbz	w0, 4081fc <ferror@plt+0x495c>
  4081cc:	mov	w20, wzr
  4081d0:	b	40825c <ferror@plt+0x49bc>
  4081d4:	ldr	x0, [sp, #64]
  4081d8:	mov	x1, x19
  4081dc:	bl	403820 <bfd_is_local_label@plt>
  4081e0:	ldr	x26, [sp, #192]
  4081e4:	ldr	x14, [sp, #136]
  4081e8:	cmp	w0, #0x0
  4081ec:	mov	w8, #0x2                   	// #2
  4081f0:	csel	w20, wzr, w20, eq  // eq = none
  4081f4:	str	w8, [sp, #12]
  4081f8:	b	40826c <ferror@plt+0x49cc>
  4081fc:	ldrb	w8, [x19, #24]
  408200:	ldr	x9, [sp, #112]
  408204:	tbnz	w8, #3, 408214 <ferror@plt+0x4974>
  408208:	mov	w8, #0x2                   	// #2
  40820c:	str	w8, [sp, #12]
  408210:	b	408248 <ferror@plt+0x49a8>
  408214:	ldr	x8, [sp, #64]
  408218:	ldr	x8, [x8, #8]
  40821c:	ldr	w8, [x8, #8]
  408220:	cmp	w8, #0x5
  408224:	b.ne	408250 <ferror@plt+0x49b0>  // b.any
  408228:	ldr	x8, [x19, #56]
  40822c:	ldr	x10, [sp, #192]
  408230:	cmp	x8, #0x0
  408234:	add	x8, x8, x10
  408238:	cset	w10, eq  // eq = none
  40823c:	csel	x9, x9, x8, eq  // eq = none
  408240:	str	w10, [sp, #12]
  408244:	str	x9, [sp, #112]
  408248:	mov	w20, #0x1                   	// #1
  40824c:	b	40825c <ferror@plt+0x49bc>
  408250:	mov	w8, #0x1                   	// #1
  408254:	mov	w20, #0x1                   	// #1
  408258:	str	w8, [sp, #12]
  40825c:	mov	x0, x25
  408260:	bl	403510 <free@plt>
  408264:	ldr	x14, [sp, #136]
  408268:	ldr	x26, [sp, #192]
  40826c:	cbz	w20, 4082c0 <ferror@plt+0x4a20>
  408270:	adrp	x8, 466000 <_bfd_std_section+0x110>
  408274:	ldr	w8, [x8, #1088]
  408278:	cbnz	w8, 4082c0 <ferror@plt+0x4a20>
  40827c:	ldp	x8, x0, [x23]
  408280:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  408284:	add	x1, x1, #0x573
  408288:	blr	x8
  40828c:	ldr	x0, [sp, #64]
  408290:	ldr	x1, [sp, #136]
  408294:	mov	x2, x19
  408298:	mov	x3, x24
  40829c:	mov	x4, x23
  4082a0:	mov	w5, wzr
  4082a4:	bl	40ad44 <ferror@plt+0x74a4>
  4082a8:	ldp	x8, x0, [x23]
  4082ac:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  4082b0:	add	x1, x1, #0x402
  4082b4:	blr	x8
  4082b8:	ldr	x26, [sp, #192]
  4082bc:	ldr	x14, [sp, #136]
  4082c0:	str	w20, [sp, #92]
  4082c4:	cbz	x19, 408390 <ferror@plt+0x4af0>
  4082c8:	ldr	x8, [x19, #32]
  4082cc:	ldr	x9, [x19, #16]
  4082d0:	ldr	x15, [sp, #112]
  4082d4:	mov	x11, x19
  4082d8:	ldr	x8, [x8, #40]
  4082dc:	add	x8, x9, x8
  4082e0:	cmp	x8, x24
  4082e4:	b.hi	4083c0 <ferror@plt+0x4b20>  // b.pmore
  4082e8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4082ec:	ldur	x20, [x29, #-144]
  4082f0:	ldr	x21, [x8, #1240]
  4082f4:	cmp	x20, x21
  4082f8:	b.lt	408324 <ferror@plt+0x4a84>  // b.tstop
  4082fc:	cmp	x20, x21
  408300:	b.ge	40839c <ferror@plt+0x4afc>  // b.tcont
  408304:	adrp	x8, 466000 <_bfd_std_section+0x110>
  408308:	ldr	x8, [x8, #1248]
  40830c:	ldr	x11, [x8, x20, lsl #3]
  408310:	b	4083a0 <ferror@plt+0x4b00>
  408314:	add	x20, x20, #0x1
  408318:	cmp	x20, x21
  40831c:	stur	x20, [x29, #-144]
  408320:	b.ge	4082fc <ferror@plt+0x4a5c>  // b.tcont
  408324:	adrp	x8, 466000 <_bfd_std_section+0x110>
  408328:	ldr	x8, [x8, #1248]
  40832c:	ldr	x25, [x8, x20, lsl #3]
  408330:	ldr	x8, [sp, #136]
  408334:	ldr	x22, [x25, #32]
  408338:	ldr	x1, [x8]
  40833c:	ldr	x0, [x22]
  408340:	bl	4034a0 <strcmp@plt>
  408344:	cbnz	w0, 408314 <ferror@plt+0x4a74>
  408348:	ldr	x8, [x19, #32]
  40834c:	ldr	x9, [x22, #40]
  408350:	ldr	x10, [x25, #16]
  408354:	ldr	x11, [x19, #16]
  408358:	ldr	x8, [x8, #40]
  40835c:	add	x9, x10, x9
  408360:	add	x8, x11, x8
  408364:	cmp	x9, x8
  408368:	b.ls	408314 <ferror@plt+0x4a74>  // b.plast
  40836c:	ldr	x8, [x23, #136]
  408370:	mov	x0, x25
  408374:	mov	x1, x23
  408378:	blr	x8
  40837c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  408380:	ldur	x20, [x29, #-144]
  408384:	ldr	x21, [x8, #1240]
  408388:	cbz	w0, 408314 <ferror@plt+0x4a74>
  40838c:	b	4082fc <ferror@plt+0x4a5c>
  408390:	ldr	x15, [sp, #112]
  408394:	mov	x11, xzr
  408398:	b	4083f8 <ferror@plt+0x4b58>
  40839c:	mov	x11, xzr
  4083a0:	ldr	x8, [x19, #32]
  4083a4:	ldr	x9, [x19, #16]
  4083a8:	ldr	x14, [sp, #136]
  4083ac:	ldr	x15, [sp, #112]
  4083b0:	ldr	x8, [x8, #40]
  4083b4:	ldr	w20, [sp, #92]
  4083b8:	ldr	x26, [sp, #192]
  4083bc:	add	x8, x9, x8
  4083c0:	cmp	x8, x24
  4083c4:	b.ls	4083d4 <ferror@plt+0x4b34>  // b.plast
  4083c8:	ldr	x9, [x14, #40]
  4083cc:	sub	x8, x8, x9
  4083d0:	b	4083fc <ferror@plt+0x4b5c>
  4083d4:	cbz	x11, 4083f8 <ferror@plt+0x4b58>
  4083d8:	ldr	x8, [x11, #32]
  4083dc:	ldr	x9, [x11, #16]
  4083e0:	ldr	x10, [x14, #40]
  4083e4:	ldr	x26, [sp, #192]
  4083e8:	ldr	x8, [x8, #40]
  4083ec:	add	x8, x9, x8
  4083f0:	sub	x8, x8, x10
  4083f4:	b	4083fc <ferror@plt+0x4b5c>
  4083f8:	mov	x8, x15
  4083fc:	cmp	x8, x26
  408400:	ccmp	x8, x15, #0x2, hi  // hi = pmore
  408404:	csel	x26, x8, x15, ls  // ls = plast
  408408:	mov	w8, #0x1                   	// #1
  40840c:	str	w8, [sp, #148]
  408410:	str	x26, [sp, #176]
  408414:	cbz	x19, 408460 <ferror@plt+0x4bc0>
  408418:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40841c:	ldrb	w8, [x8, #996]
  408420:	tbnz	w8, #0, 408460 <ferror@plt+0x4bc0>
  408424:	ldr	x8, [x19, #32]
  408428:	cmp	x8, x14
  40842c:	b.eq	408440 <ferror@plt+0x4ba0>  // b.none
  408430:	mov	w8, #0x1                   	// #1
  408434:	str	w8, [sp, #148]
  408438:	cbnz	w20, 408464 <ferror@plt+0x4bc4>
  40843c:	b	408074 <ferror@plt+0x47d4>
  408440:	ldr	x8, [x14, #40]
  408444:	ldr	x9, [x19, #16]
  408448:	add	x8, x9, x8
  40844c:	cmp	x8, x24
  408450:	b.ls	408b80 <ferror@plt+0x52e0>  // b.plast
  408454:	ldr	x26, [sp, #176]
  408458:	mov	w8, #0x1                   	// #1
  40845c:	str	w8, [sp, #148]
  408460:	cbz	w20, 408074 <ferror@plt+0x47d4>
  408464:	str	x11, [sp, #56]
  408468:	cbz	x19, 408ed8 <ferror@plt+0x5638>
  40846c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  408470:	ldrb	w8, [x8, #924]
  408474:	cbz	w8, 408ed8 <ferror@plt+0x5638>
  408478:	ldr	x0, [x19, #8]
  40847c:	cbz	x0, 408ed8 <ferror@plt+0x5638>
  408480:	bl	402fd0 <strlen@plt>
  408484:	add	x0, x0, #0x28
  408488:	stur	x0, [x29, #-56]
  40848c:	bl	403290 <xmalloc@plt>
  408490:	stp	x0, xzr, [x29, #-72]
  408494:	ldr	x0, [sp, #64]
  408498:	adrp	x20, 40b000 <ferror@plt+0x7760>
  40849c:	add	x20, x20, #0x330
  4084a0:	sub	x8, x29, #0x48
  4084a4:	add	x1, sp, #0x148
  4084a8:	mov	x2, x19
  4084ac:	stp	x20, x8, [sp, #328]
  4084b0:	bl	407540 <ferror@plt+0x3ca0>
  4084b4:	ldr	x8, [sp, #80]
  4084b8:	ldr	w26, [x23, #180]
  4084bc:	ldr	x24, [x23, #16]
  4084c0:	ldr	x27, [x23, #48]
  4084c4:	ldr	x28, [x8, #32]
  4084c8:	mov	w8, #0x78                  	// #120
  4084cc:	mov	w0, #0x78                  	// #120
  4084d0:	stur	x8, [x29, #-112]
  4084d4:	bl	403290 <xmalloc@plt>
  4084d8:	ldr	x8, [sp, #176]
  4084dc:	ldr	x25, [sp, #192]
  4084e0:	stp	x0, xzr, [x29, #-128]
  4084e4:	strb	wzr, [x23, #196]
  4084e8:	cmp	x25, x8
  4084ec:	sub	x8, x29, #0x80
  4084f0:	stp	x20, x8, [x23]
  4084f4:	mov	x20, xzr
  4084f8:	b.cs	4086b8 <ferror@plt+0x4e18>  // b.hs, b.nlast
  4084fc:	ldr	x11, [sp, #168]
  408500:	mov	w19, w26
  408504:	str	x24, [sp, #320]
  408508:	b	408524 <ferror@plt+0x4c84>
  40850c:	ldr	x9, [sp, #176]
  408510:	udiv	w8, w19, w26
  408514:	add	x25, x25, x8
  408518:	cmp	x25, x9
  40851c:	str	xzr, [x23, #232]
  408520:	b.cs	4086b4 <ferror@plt+0x4e14>  // b.hs, b.nlast
  408524:	stur	xzr, [x29, #-120]
  408528:	str	xzr, [x23, #168]
  40852c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  408530:	ldrb	w8, [x8, #996]
  408534:	adrp	x9, 466000 <_bfd_std_section+0x110>
  408538:	ldrb	w9, [x9, #884]
  40853c:	mov	w10, #0x40000000            	// #1073741824
  408540:	cmp	w8, #0x0
  408544:	csel	x10, x10, xzr, ne  // ne = any
  408548:	cmp	w9, #0x0
  40854c:	mov	w9, #0x10000000            	// #268435456
  408550:	csel	x9, x9, xzr, ne  // ne = any
  408554:	orr	x9, x9, x10
  408558:	str	x9, [x23, #88]
  40855c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  408560:	ldr	x10, [x10, #856]
  408564:	cbz	x10, 408570 <ferror@plt+0x4cd0>
  408568:	orr	x9, x9, #0x20000000
  40856c:	str	x9, [x23, #88]
  408570:	ldr	w10, [x23, #192]
  408574:	cbz	w10, 4085cc <ferror@plt+0x4d2c>
  408578:	ldr	x10, [sp, #208]
  40857c:	cmp	x11, x10
  408580:	b.cs	4085cc <ferror@plt+0x4d2c>  // b.hs, b.nlast
  408584:	ldr	x10, [x24]
  408588:	mov	w12, #0x42                  	// #66
  40858c:	ldr	w10, [x10, #72]
  408590:	and	w10, w10, w12
  408594:	cbnz	w10, 4085cc <ferror@plt+0x4d2c>
  408598:	ldr	x10, [x11]
  40859c:	ldr	x11, [sp, #184]
  4085a0:	ldr	x10, [x10, #8]
  4085a4:	add	x11, x25, x11
  4085a8:	subs	x10, x10, x11
  4085ac:	b.eq	4085c4 <ferror@plt+0x4d24>  // b.none
  4085b0:	cmp	x10, #0x1
  4085b4:	b.lt	4085cc <ferror@plt+0x4d2c>  // b.tstop
  4085b8:	udiv	w11, w19, w26
  4085bc:	cmp	x10, x11
  4085c0:	b.ge	4085cc <ferror@plt+0x4d2c>  // b.tcont
  4085c4:	orr	x9, x9, #0x80000000
  4085c8:	str	x9, [x23, #88]
  4085cc:	tbnz	w8, #0, 4085f0 <ferror@plt+0x4d50>
  4085d0:	ldr	w8, [x27, #32]
  4085d4:	mov	w9, #0x110                 	// #272
  4085d8:	bics	wzr, w9, w8
  4085dc:	b.ne	4085f0 <ferror@plt+0x4d50>  // b.any
  4085e0:	ldr	x8, [x27, #40]
  4085e4:	ldr	x9, [sp, #176]
  4085e8:	add	x8, x8, x9
  4085ec:	str	x8, [x23, #232]
  4085f0:	ldr	x8, [sp, #176]
  4085f4:	strb	wzr, [x23, #196]
  4085f8:	mov	x1, x23
  4085fc:	str	x8, [x23, #240]
  408600:	ldr	x8, [x27, #40]
  408604:	add	x0, x8, x25
  408608:	blr	x28
  40860c:	ldrb	w8, [x23, #196]
  408610:	mov	w19, w0
  408614:	cbz	w8, 4086ac <ferror@plt+0x4e0c>
  408618:	ldr	w8, [x23, #200]
  40861c:	ldr	x11, [sp, #168]
  408620:	ldr	x9, [sp, #192]
  408624:	sub	w8, w8, #0x2
  408628:	cmp	w8, #0x3
  40862c:	b.hi	40850c <ferror@plt+0x4c6c>  // b.pmore
  408630:	ldr	x8, [x27, #40]
  408634:	ldr	x21, [x23, #208]
  408638:	add	x9, x8, x9
  40863c:	cmp	x21, x9
  408640:	b.cc	40850c <ferror@plt+0x4c6c>  // b.lo, b.ul, b.last
  408644:	ldr	x9, [sp, #176]
  408648:	add	x9, x8, x9
  40864c:	cmp	x21, x9
  408650:	b.cs	40850c <ferror@plt+0x4c6c>  // b.hs, b.nlast
  408654:	mov	w0, #0x38                  	// #56
  408658:	add	x22, x8, x25
  40865c:	bl	403290 <xmalloc@plt>
  408660:	mov	x24, x0
  408664:	stp	xzr, xzr, [x0]
  408668:	mov	w0, #0x10                  	// #16
  40866c:	bl	403290 <xmalloc@plt>
  408670:	ldr	q0, [sp, #16]
  408674:	mov	w8, #0xffffffff            	// #-1
  408678:	str	x0, [x24, #16]
  40867c:	str	x22, [x0]
  408680:	stur	q0, [x24, #24]
  408684:	str	x21, [x24, #40]
  408688:	str	w8, [x24, #48]
  40868c:	str	x20, [x24]
  408690:	cbz	x20, 408698 <ferror@plt+0x4df8>
  408694:	str	x24, [x20, #8]
  408698:	str	xzr, [x24, #8]
  40869c:	mov	x20, x24
  4086a0:	ldp	x11, x9, [sp, #168]
  4086a4:	ldr	x24, [sp, #320]
  4086a8:	b	408510 <ferror@plt+0x4c70>
  4086ac:	ldp	x11, x9, [sp, #168]
  4086b0:	b	408510 <ferror@plt+0x4c70>
  4086b4:	ldur	x0, [x29, #-128]
  4086b8:	adrp	x8, 403000 <exit@plt>
  4086bc:	add	x8, x8, #0x880
  4086c0:	str	x8, [x23]
  4086c4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4086c8:	ldr	x8, [x8, #3816]
  4086cc:	str	x8, [x23, #8]
  4086d0:	bl	403510 <free@plt>
  4086d4:	adrp	x27, 449000 <warn@@Base+0xbfcc>
  4086d8:	add	x27, x27, #0x562
  4086dc:	cbz	x20, 408ec8 <ferror@plt+0x5628>
  4086e0:	mov	x21, x20
  4086e4:	b	4086f0 <ferror@plt+0x4e50>
  4086e8:	ldr	x21, [x21]
  4086ec:	cbz	x21, 4087c8 <ferror@plt+0x4f28>
  4086f0:	ldr	x19, [x21]
  4086f4:	cbnz	x19, 408708 <ferror@plt+0x4e68>
  4086f8:	b	4087c8 <ferror@plt+0x4f28>
  4086fc:	mov	x22, x19
  408700:	ldr	x19, [x22]
  408704:	cbz	x19, 4086e8 <ferror@plt+0x4e48>
  408708:	ldr	x8, [x21, #40]
  40870c:	ldr	x9, [x19, #40]
  408710:	cmp	x8, x9
  408714:	b.ne	4086fc <ferror@plt+0x4e5c>  // b.any
  408718:	ldr	x8, [x19, #24]
  40871c:	ldp	x10, x9, [x21, #24]
  408720:	add	x10, x8, x10
  408724:	cmp	x10, x9
  408728:	b.ls	40874c <ferror@plt+0x4eac>  // b.plast
  40872c:	ldr	x8, [x19, #32]
  408730:	ldr	x0, [x21, #16]
  408734:	add	x8, x8, x9
  408738:	lsl	x1, x8, #3
  40873c:	str	x8, [x21, #32]
  408740:	bl	4031e0 <xrealloc@plt>
  408744:	str	x0, [x21, #16]
  408748:	ldr	x8, [x19, #24]
  40874c:	cbz	x8, 408780 <ferror@plt+0x4ee0>
  408750:	ldr	x8, [x19, #16]
  408754:	ldr	x9, [x21, #16]
  408758:	mov	x10, xzr
  40875c:	ldr	x11, [x21, #24]
  408760:	ldr	x12, [x8, x10, lsl #3]
  408764:	add	x10, x10, #0x1
  408768:	add	x13, x11, #0x1
  40876c:	str	x13, [x21, #24]
  408770:	str	x12, [x9, x11, lsl #3]
  408774:	ldr	x11, [x19, #24]
  408778:	cmp	x10, x11
  40877c:	b.cc	40875c <ferror@plt+0x4ebc>  // b.lo, b.ul, b.last
  408780:	ldp	x8, x22, [x19]
  408784:	mov	x9, x22
  408788:	cbz	x8, 408794 <ferror@plt+0x4ef4>
  40878c:	str	x22, [x8, #8]
  408790:	ldr	x9, [x19, #8]
  408794:	cbz	x9, 4087a0 <ferror@plt+0x4f00>
  408798:	str	x8, [x9]
  40879c:	b	4087a4 <ferror@plt+0x4f04>
  4087a0:	mov	x20, x8
  4087a4:	ldr	x0, [x19, #16]
  4087a8:	stp	xzr, xzr, [x19]
  4087ac:	cbz	x0, 4087b4 <ferror@plt+0x4f14>
  4087b0:	bl	403510 <free@plt>
  4087b4:	mov	x0, x19
  4087b8:	bl	403510 <free@plt>
  4087bc:	ldr	x19, [x22]
  4087c0:	cbnz	x19, 408708 <ferror@plt+0x4e68>
  4087c4:	b	4086e8 <ferror@plt+0x4e48>
  4087c8:	cbz	x20, 408ec8 <ferror@plt+0x5628>
  4087cc:	mov	x8, x20
  4087d0:	b	4087dc <ferror@plt+0x4f3c>
  4087d4:	mov	x8, x9
  4087d8:	cbz	x8, 408be4 <ferror@plt+0x5344>
  4087dc:	ldr	x9, [x8]
  4087e0:	ldr	x12, [x8, #24]
  4087e4:	ldr	x10, [x8, #40]
  4087e8:	cbz	x12, 408878 <ferror@plt+0x4fd8>
  4087ec:	ldr	x11, [x8, #16]
  4087f0:	cmp	x12, #0x1
  4087f4:	mov	x14, x12
  4087f8:	mov	x13, x10
  4087fc:	b.eq	40884c <ferror@plt+0x4fac>  // b.none
  408800:	and	x15, x12, #0xfffffffffffffffe
  408804:	add	x13, x11, x12, lsl #3
  408808:	and	x14, x12, #0x1
  40880c:	sub	x13, x13, #0x8
  408810:	mov	x17, x15
  408814:	mov	x16, x10
  408818:	mov	x18, x10
  40881c:	ldp	x1, x0, [x13, #-8]
  408820:	sub	x13, x13, #0x10
  408824:	cmp	x0, x16
  408828:	csel	x16, x0, x16, hi  // hi = pmore
  40882c:	cmp	x1, x18
  408830:	csel	x18, x1, x18, hi  // hi = pmore
  408834:	subs	x17, x17, #0x2
  408838:	b.ne	40881c <ferror@plt+0x4f7c>  // b.any
  40883c:	cmp	x16, x18
  408840:	csel	x13, x16, x18, hi  // hi = pmore
  408844:	cmp	x12, x15
  408848:	b.eq	408868 <ferror@plt+0x4fc8>  // b.none
  40884c:	sub	x15, x11, #0x8
  408850:	ldr	x16, [x15, x14, lsl #3]
  408854:	sub	x17, x14, #0x1
  408858:	mov	x14, x17
  40885c:	cmp	x16, x13
  408860:	csel	x13, x16, x13, hi  // hi = pmore
  408864:	cbnz	x17, 408850 <ferror@plt+0x4fb0>
  408868:	cmp	x12, #0x2
  40886c:	b.cs	408880 <ferror@plt+0x4fe0>  // b.hs, b.nlast
  408870:	mov	x14, x12
  408874:	b	4088c8 <ferror@plt+0x5028>
  408878:	mov	x13, x10
  40887c:	b	4088e4 <ferror@plt+0x5044>
  408880:	and	x15, x12, #0xfffffffffffffffe
  408884:	add	x16, x11, x12, lsl #3
  408888:	and	x14, x12, #0x1
  40888c:	sub	x16, x16, #0x8
  408890:	mov	x17, x15
  408894:	mov	x18, x10
  408898:	ldp	x1, x0, [x16, #-8]
  40889c:	sub	x16, x16, #0x10
  4088a0:	cmp	x0, x10
  4088a4:	csel	x10, x0, x10, cc  // cc = lo, ul, last
  4088a8:	cmp	x1, x18
  4088ac:	csel	x18, x1, x18, cc  // cc = lo, ul, last
  4088b0:	subs	x17, x17, #0x2
  4088b4:	b.ne	408898 <ferror@plt+0x4ff8>  // b.any
  4088b8:	cmp	x10, x18
  4088bc:	csel	x10, x10, x18, cc  // cc = lo, ul, last
  4088c0:	cmp	x12, x15
  4088c4:	b.eq	4088e4 <ferror@plt+0x5044>  // b.none
  4088c8:	sub	x11, x11, #0x8
  4088cc:	ldr	x12, [x11, x14, lsl #3]
  4088d0:	sub	x15, x14, #0x1
  4088d4:	mov	x14, x15
  4088d8:	cmp	x12, x10
  4088dc:	csel	x10, x12, x10, cc  // cc = lo, ul, last
  4088e0:	cbnz	x15, 4088cc <ferror@plt+0x502c>
  4088e4:	cbz	x9, 408be4 <ferror@plt+0x5344>
  4088e8:	sub	x12, x13, x10
  4088ec:	mov	x11, x9
  4088f0:	mov	x10, x8
  4088f4:	b	408908 <ferror@plt+0x5068>
  4088f8:	mov	x10, x11
  4088fc:	mov	x12, x15
  408900:	ldr	x11, [x11]
  408904:	cbz	x11, 408b2c <ferror@plt+0x528c>
  408908:	ldr	x13, [x11, #40]
  40890c:	ldr	x14, [x11, #24]
  408910:	mov	x16, x13
  408914:	mov	x18, x13
  408918:	cbz	x14, 408a10 <ferror@plt+0x5170>
  40891c:	ldr	x15, [x11, #16]
  408920:	cmp	x14, #0x1
  408924:	mov	x17, x14
  408928:	mov	x16, x13
  40892c:	b.eq	40897c <ferror@plt+0x50dc>  // b.none
  408930:	and	x18, x14, #0xfffffffffffffffe
  408934:	add	x16, x15, x14, lsl #3
  408938:	and	x17, x14, #0x1
  40893c:	sub	x16, x16, #0x8
  408940:	mov	x1, x18
  408944:	mov	x0, x13
  408948:	mov	x2, x13
  40894c:	ldp	x4, x3, [x16, #-8]
  408950:	sub	x16, x16, #0x10
  408954:	cmp	x3, x0
  408958:	csel	x0, x3, x0, hi  // hi = pmore
  40895c:	cmp	x4, x2
  408960:	csel	x2, x4, x2, hi  // hi = pmore
  408964:	subs	x1, x1, #0x2
  408968:	b.ne	40894c <ferror@plt+0x50ac>  // b.any
  40896c:	cmp	x0, x2
  408970:	csel	x16, x0, x2, hi  // hi = pmore
  408974:	cmp	x14, x18
  408978:	b.eq	408998 <ferror@plt+0x50f8>  // b.none
  40897c:	sub	x18, x15, #0x8
  408980:	ldr	x0, [x18, x17, lsl #3]
  408984:	sub	x1, x17, #0x1
  408988:	mov	x17, x1
  40898c:	cmp	x0, x16
  408990:	csel	x16, x0, x16, hi  // hi = pmore
  408994:	cbnz	x1, 408980 <ferror@plt+0x50e0>
  408998:	cmp	x14, #0x2
  40899c:	mov	x17, x14
  4089a0:	mov	x18, x13
  4089a4:	b.cc	4089f4 <ferror@plt+0x5154>  // b.lo, b.ul, b.last
  4089a8:	and	x0, x14, #0xfffffffffffffffe
  4089ac:	add	x18, x15, x14, lsl #3
  4089b0:	and	x17, x14, #0x1
  4089b4:	sub	x18, x18, #0x8
  4089b8:	mov	x2, x0
  4089bc:	mov	x1, x13
  4089c0:	mov	x3, x13
  4089c4:	ldp	x5, x4, [x18, #-8]
  4089c8:	sub	x18, x18, #0x10
  4089cc:	cmp	x4, x1
  4089d0:	csel	x1, x4, x1, cc  // cc = lo, ul, last
  4089d4:	cmp	x5, x3
  4089d8:	csel	x3, x5, x3, cc  // cc = lo, ul, last
  4089dc:	subs	x2, x2, #0x2
  4089e0:	b.ne	4089c4 <ferror@plt+0x5124>  // b.any
  4089e4:	cmp	x1, x3
  4089e8:	csel	x18, x1, x3, cc  // cc = lo, ul, last
  4089ec:	cmp	x14, x0
  4089f0:	b.eq	408a10 <ferror@plt+0x5170>  // b.none
  4089f4:	sub	x15, x15, #0x8
  4089f8:	ldr	x0, [x15, x17, lsl #3]
  4089fc:	sub	x1, x17, #0x1
  408a00:	mov	x17, x1
  408a04:	cmp	x0, x18
  408a08:	csel	x18, x0, x18, cc  // cc = lo, ul, last
  408a0c:	cbnz	x1, 4089f8 <ferror@plt+0x5158>
  408a10:	sub	x15, x16, x18
  408a14:	cmp	x15, x12
  408a18:	b.cc	4088f8 <ferror@plt+0x5058>  // b.lo, b.ul, b.last
  408a1c:	b.ne	408900 <ferror@plt+0x5060>  // b.any
  408a20:	cbz	x14, 408a9c <ferror@plt+0x51fc>
  408a24:	ldr	x17, [x11, #16]
  408a28:	cmp	x14, #0x1
  408a2c:	b.ne	408a38 <ferror@plt+0x5198>  // b.any
  408a30:	mov	x16, x14
  408a34:	b	408a80 <ferror@plt+0x51e0>
  408a38:	and	x18, x14, #0xfffffffffffffffe
  408a3c:	add	x0, x17, x14, lsl #3
  408a40:	and	x16, x14, #0x1
  408a44:	sub	x0, x0, #0x8
  408a48:	mov	x1, x18
  408a4c:	mov	x2, x13
  408a50:	ldp	x4, x3, [x0, #-8]
  408a54:	sub	x0, x0, #0x10
  408a58:	cmp	x3, x13
  408a5c:	csel	x13, x3, x13, cc  // cc = lo, ul, last
  408a60:	cmp	x4, x2
  408a64:	csel	x2, x4, x2, cc  // cc = lo, ul, last
  408a68:	subs	x1, x1, #0x2
  408a6c:	b.ne	408a50 <ferror@plt+0x51b0>  // b.any
  408a70:	cmp	x13, x2
  408a74:	csel	x13, x13, x2, cc  // cc = lo, ul, last
  408a78:	cmp	x14, x18
  408a7c:	b.eq	408a9c <ferror@plt+0x51fc>  // b.none
  408a80:	sub	x14, x17, #0x8
  408a84:	ldr	x17, [x14, x16, lsl #3]
  408a88:	sub	x18, x16, #0x1
  408a8c:	mov	x16, x18
  408a90:	cmp	x17, x13
  408a94:	csel	x13, x17, x13, cc  // cc = lo, ul, last
  408a98:	cbnz	x18, 408a84 <ferror@plt+0x51e4>
  408a9c:	ldr	x18, [x10, #24]
  408aa0:	ldr	x14, [x10, #40]
  408aa4:	cbz	x18, 408b20 <ferror@plt+0x5280>
  408aa8:	ldr	x17, [x10, #16]
  408aac:	cmp	x18, #0x1
  408ab0:	b.ne	408abc <ferror@plt+0x521c>  // b.any
  408ab4:	mov	x16, x18
  408ab8:	b	408b04 <ferror@plt+0x5264>
  408abc:	and	x0, x18, #0xfffffffffffffffe
  408ac0:	add	x1, x17, x18, lsl #3
  408ac4:	and	x16, x18, #0x1
  408ac8:	sub	x1, x1, #0x8
  408acc:	mov	x2, x0
  408ad0:	mov	x3, x14
  408ad4:	ldp	x5, x4, [x1, #-8]
  408ad8:	sub	x1, x1, #0x10
  408adc:	cmp	x4, x14
  408ae0:	csel	x14, x4, x14, cc  // cc = lo, ul, last
  408ae4:	cmp	x5, x3
  408ae8:	csel	x3, x5, x3, cc  // cc = lo, ul, last
  408aec:	subs	x2, x2, #0x2
  408af0:	b.ne	408ad4 <ferror@plt+0x5234>  // b.any
  408af4:	cmp	x14, x3
  408af8:	csel	x14, x14, x3, cc  // cc = lo, ul, last
  408afc:	cmp	x18, x0
  408b00:	b.eq	408b20 <ferror@plt+0x5280>  // b.none
  408b04:	sub	x17, x17, #0x8
  408b08:	ldr	x18, [x17, x16, lsl #3]
  408b0c:	sub	x0, x16, #0x1
  408b10:	mov	x16, x0
  408b14:	cmp	x18, x14
  408b18:	csel	x14, x18, x14, cc  // cc = lo, ul, last
  408b1c:	cbnz	x0, 408b08 <ferror@plt+0x5268>
  408b20:	cmp	x13, x14
  408b24:	b.cc	4088f8 <ferror@plt+0x5058>  // b.lo, b.ul, b.last
  408b28:	b	408900 <ferror@plt+0x5060>
  408b2c:	cmp	x10, x8
  408b30:	b.eq	4087d4 <ferror@plt+0x4f34>  // b.none
  408b34:	ldr	x9, [x10]
  408b38:	cbz	x9, 408b44 <ferror@plt+0x52a4>
  408b3c:	ldr	x11, [x10, #8]
  408b40:	str	x11, [x9, #8]
  408b44:	ldr	x11, [x10, #8]
  408b48:	cbz	x11, 408b54 <ferror@plt+0x52b4>
  408b4c:	str	x9, [x11]
  408b50:	b	408b58 <ferror@plt+0x52b8>
  408b54:	mov	x20, x9
  408b58:	stp	x8, xzr, [x10]
  408b5c:	ldr	x9, [x8, #8]
  408b60:	str	x9, [x10, #8]
  408b64:	str	x10, [x8, #8]
  408b68:	ldr	x9, [x10, #8]
  408b6c:	cbz	x9, 408b78 <ferror@plt+0x52d8>
  408b70:	str	x10, [x9]
  408b74:	b	4087d8 <ferror@plt+0x4f38>
  408b78:	mov	x20, x10
  408b7c:	b	4087d8 <ferror@plt+0x4f38>
  408b80:	ldr	w20, [x19, #24]
  408b84:	tbnz	w20, #16, 408bc8 <ferror@plt+0x5328>
  408b88:	ldr	x24, [x19, #8]
  408b8c:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  408b90:	add	x1, x1, #0x58a
  408b94:	mov	x21, x11
  408b98:	mov	x0, x24
  408b9c:	bl	4036d0 <strstr@plt>
  408ba0:	ldr	x15, [sp, #112]
  408ba4:	mov	x11, x21
  408ba8:	cbnz	x0, 408bc8 <ferror@plt+0x5328>
  408bac:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  408bb0:	mov	x0, x24
  408bb4:	add	x1, x1, #0x597
  408bb8:	bl	4036d0 <strstr@plt>
  408bbc:	ldr	x15, [sp, #112]
  408bc0:	mov	x11, x21
  408bc4:	cbz	x0, 40a7c8 <ferror@plt+0x6f28>
  408bc8:	ubfx	w8, w20, #3, #1
  408bcc:	ldr	x14, [sp, #136]
  408bd0:	ldr	x26, [sp, #176]
  408bd4:	ldr	w20, [sp, #92]
  408bd8:	str	w8, [sp, #148]
  408bdc:	cbnz	w20, 408464 <ferror@plt+0x4bc4>
  408be0:	b	408074 <ferror@plt+0x47d4>
  408be4:	cbz	x20, 408ec8 <ferror@plt+0x5628>
  408be8:	mov	w8, #0xffffffff            	// #-1
  408bec:	mov	x9, x20
  408bf0:	b	408bfc <ferror@plt+0x535c>
  408bf4:	mov	x9, x10
  408bf8:	cbz	x10, 408ec8 <ferror@plt+0x5628>
  408bfc:	ldr	x11, [x9]
  408c00:	add	w8, w8, #0x1
  408c04:	str	w8, [x9, #48]
  408c08:	cbz	x11, 408ec8 <ferror@plt+0x5628>
  408c0c:	mov	x10, x11
  408c10:	b	408c2c <ferror@plt+0x538c>
  408c14:	ldr	x10, [x11]
  408c18:	mov	x12, x11
  408c1c:	str	w8, [x11, #48]
  408c20:	mov	x11, x12
  408c24:	ldr	x11, [x11]
  408c28:	cbz	x11, 408bf4 <ferror@plt+0x5354>
  408c2c:	cmp	x9, x10
  408c30:	b.eq	408e74 <ferror@plt+0x55d4>  // b.none
  408c34:	ldr	x12, [x11, #24]
  408c38:	ldr	x13, [x11, #40]
  408c3c:	mov	x16, x9
  408c40:	and	x14, x12, #0xfffffffffffffffe
  408c44:	and	x15, x12, #0x1
  408c48:	b	408c60 <ferror@plt+0x53c0>
  408c4c:	cmp	x17, x0
  408c50:	b.ls	408c24 <ferror@plt+0x5384>  // b.plast
  408c54:	ldr	x16, [x16]
  408c58:	cmp	x16, x10
  408c5c:	b.eq	408e74 <ferror@plt+0x55d4>  // b.none
  408c60:	ldr	x17, [x16, #40]
  408c64:	ldr	x18, [x16, #24]
  408c68:	mov	x0, x17
  408c6c:	cbz	x18, 408cec <ferror@plt+0x544c>
  408c70:	ldr	x2, [x16, #16]
  408c74:	cmp	x18, #0x1
  408c78:	mov	x1, x18
  408c7c:	mov	x0, x17
  408c80:	b.eq	408cd0 <ferror@plt+0x5430>  // b.none
  408c84:	and	x3, x18, #0xfffffffffffffffe
  408c88:	add	x0, x2, x18, lsl #3
  408c8c:	and	x1, x18, #0x1
  408c90:	sub	x0, x0, #0x8
  408c94:	mov	x5, x3
  408c98:	mov	x4, x17
  408c9c:	mov	x6, x17
  408ca0:	ldp	x19, x7, [x0, #-8]
  408ca4:	sub	x0, x0, #0x10
  408ca8:	cmp	x7, x4
  408cac:	csel	x4, x7, x4, hi  // hi = pmore
  408cb0:	cmp	x19, x6
  408cb4:	csel	x6, x19, x6, hi  // hi = pmore
  408cb8:	subs	x5, x5, #0x2
  408cbc:	b.ne	408ca0 <ferror@plt+0x5400>  // b.any
  408cc0:	cmp	x4, x6
  408cc4:	csel	x0, x4, x6, hi  // hi = pmore
  408cc8:	cmp	x18, x3
  408ccc:	b.eq	408cec <ferror@plt+0x544c>  // b.none
  408cd0:	sub	x2, x2, #0x8
  408cd4:	ldr	x3, [x2, x1, lsl #3]
  408cd8:	sub	x4, x1, #0x1
  408cdc:	mov	x1, x4
  408ce0:	cmp	x3, x0
  408ce4:	csel	x0, x3, x0, hi  // hi = pmore
  408ce8:	cbnz	x4, 408cd4 <ferror@plt+0x5434>
  408cec:	mov	x2, x13
  408cf0:	cbz	x12, 408d6c <ferror@plt+0x54cc>
  408cf4:	ldr	x1, [x11, #16]
  408cf8:	cmp	x12, #0x1
  408cfc:	mov	x3, x12
  408d00:	mov	x2, x13
  408d04:	b.eq	408d50 <ferror@plt+0x54b0>  // b.none
  408d08:	add	x2, x1, x12, lsl #3
  408d0c:	sub	x2, x2, #0x8
  408d10:	mov	x4, x14
  408d14:	mov	x3, x13
  408d18:	mov	x5, x13
  408d1c:	ldp	x7, x6, [x2, #-8]
  408d20:	sub	x2, x2, #0x10
  408d24:	cmp	x6, x3
  408d28:	csel	x3, x6, x3, cc  // cc = lo, ul, last
  408d2c:	cmp	x7, x5
  408d30:	csel	x5, x7, x5, cc  // cc = lo, ul, last
  408d34:	subs	x4, x4, #0x2
  408d38:	b.ne	408d1c <ferror@plt+0x547c>  // b.any
  408d3c:	cmp	x3, x5
  408d40:	csel	x2, x3, x5, cc  // cc = lo, ul, last
  408d44:	cmp	x12, x14
  408d48:	mov	x3, x15
  408d4c:	b.eq	408d6c <ferror@plt+0x54cc>  // b.none
  408d50:	sub	x1, x1, #0x8
  408d54:	ldr	x4, [x1, x3, lsl #3]
  408d58:	sub	x5, x3, #0x1
  408d5c:	mov	x3, x5
  408d60:	cmp	x4, x2
  408d64:	csel	x2, x4, x2, cc  // cc = lo, ul, last
  408d68:	cbnz	x5, 408d54 <ferror@plt+0x54b4>
  408d6c:	cmp	x0, x2
  408d70:	b.cc	408c54 <ferror@plt+0x53b4>  // b.lo, b.ul, b.last
  408d74:	cbz	x18, 408df0 <ferror@plt+0x5550>
  408d78:	ldr	x1, [x16, #16]
  408d7c:	cmp	x18, #0x1
  408d80:	b.ne	408d8c <ferror@plt+0x54ec>  // b.any
  408d84:	mov	x0, x18
  408d88:	b	408dd4 <ferror@plt+0x5534>
  408d8c:	and	x2, x18, #0xfffffffffffffffe
  408d90:	add	x3, x1, x18, lsl #3
  408d94:	and	x0, x18, #0x1
  408d98:	sub	x3, x3, #0x8
  408d9c:	mov	x4, x2
  408da0:	mov	x5, x17
  408da4:	ldp	x7, x6, [x3, #-8]
  408da8:	sub	x3, x3, #0x10
  408dac:	cmp	x6, x17
  408db0:	csel	x17, x6, x17, cc  // cc = lo, ul, last
  408db4:	cmp	x7, x5
  408db8:	csel	x5, x7, x5, cc  // cc = lo, ul, last
  408dbc:	subs	x4, x4, #0x2
  408dc0:	b.ne	408da4 <ferror@plt+0x5504>  // b.any
  408dc4:	cmp	x17, x5
  408dc8:	csel	x17, x17, x5, cc  // cc = lo, ul, last
  408dcc:	cmp	x18, x2
  408dd0:	b.eq	408df0 <ferror@plt+0x5550>  // b.none
  408dd4:	sub	x18, x1, #0x8
  408dd8:	ldr	x1, [x18, x0, lsl #3]
  408ddc:	sub	x2, x0, #0x1
  408de0:	mov	x0, x2
  408de4:	cmp	x1, x17
  408de8:	csel	x17, x1, x17, cc  // cc = lo, ul, last
  408dec:	cbnz	x2, 408dd8 <ferror@plt+0x5538>
  408df0:	mov	x0, x13
  408df4:	cbz	x12, 408c4c <ferror@plt+0x53ac>
  408df8:	ldr	x18, [x11, #16]
  408dfc:	cmp	x12, #0x1
  408e00:	mov	x1, x12
  408e04:	mov	x0, x13
  408e08:	b.eq	408e54 <ferror@plt+0x55b4>  // b.none
  408e0c:	add	x0, x18, x12, lsl #3
  408e10:	sub	x0, x0, #0x8
  408e14:	mov	x2, x14
  408e18:	mov	x1, x13
  408e1c:	mov	x3, x13
  408e20:	ldp	x5, x4, [x0, #-8]
  408e24:	sub	x0, x0, #0x10
  408e28:	cmp	x4, x1
  408e2c:	csel	x1, x4, x1, hi  // hi = pmore
  408e30:	cmp	x5, x3
  408e34:	csel	x3, x5, x3, hi  // hi = pmore
  408e38:	subs	x2, x2, #0x2
  408e3c:	b.ne	408e20 <ferror@plt+0x5580>  // b.any
  408e40:	cmp	x1, x3
  408e44:	csel	x0, x1, x3, hi  // hi = pmore
  408e48:	cmp	x12, x14
  408e4c:	mov	x1, x15
  408e50:	b.eq	408c4c <ferror@plt+0x53ac>  // b.none
  408e54:	sub	x18, x18, #0x8
  408e58:	ldr	x2, [x18, x1, lsl #3]
  408e5c:	sub	x3, x1, #0x1
  408e60:	mov	x1, x3
  408e64:	cmp	x2, x0
  408e68:	csel	x0, x2, x0, hi  // hi = pmore
  408e6c:	cbnz	x3, 408e58 <ferror@plt+0x55b8>
  408e70:	b	408c4c <ferror@plt+0x53ac>
  408e74:	cmp	x11, x10
  408e78:	b.eq	408c14 <ferror@plt+0x5374>  // b.none
  408e7c:	ldp	x13, x12, [x11]
  408e80:	mov	x14, x12
  408e84:	cbz	x13, 408e90 <ferror@plt+0x55f0>
  408e88:	str	x12, [x13, #8]
  408e8c:	ldr	x14, [x11, #8]
  408e90:	cbz	x14, 408e9c <ferror@plt+0x55fc>
  408e94:	str	x13, [x14]
  408e98:	b	408ea0 <ferror@plt+0x5600>
  408e9c:	mov	x20, x13
  408ea0:	stp	x10, xzr, [x11]
  408ea4:	ldr	x13, [x10, #8]
  408ea8:	str	x13, [x11, #8]
  408eac:	str	x11, [x10, #8]
  408eb0:	ldr	x13, [x11, #8]
  408eb4:	cbz	x13, 408ec0 <ferror@plt+0x5620>
  408eb8:	str	x11, [x13]
  408ebc:	b	408c1c <ferror@plt+0x537c>
  408ec0:	mov	x20, x11
  408ec4:	b	408c1c <ferror@plt+0x537c>
  408ec8:	ldur	x0, [x29, #-72]
  408ecc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  408ed0:	str	x20, [x8, #1264]
  408ed4:	bl	403510 <free@plt>
  408ed8:	ldr	x8, [sp, #80]
  408edc:	ldr	x22, [x23, #48]
  408ee0:	mov	w0, #0x78                  	// #120
  408ee4:	ldr	x8, [x8, #32]
  408ee8:	str	x8, [sp, #128]
  408eec:	ldur	x8, [x29, #-136]
  408ef0:	str	x8, [sp, #304]
  408ef4:	ldp	w24, w8, [x23, #180]
  408ef8:	str	x8, [sp, #96]
  408efc:	ldr	w8, [x23, #188]
  408f00:	str	x8, [sp, #72]
  408f04:	ldr	x8, [x23, #16]
  408f08:	str	x8, [sp, #256]
  408f0c:	mov	w8, #0x78                  	// #120
  408f10:	stur	x8, [x29, #-56]
  408f14:	bl	403290 <xmalloc@plt>
  408f18:	adrp	x8, 466000 <_bfd_std_section+0x110>
  408f1c:	ldr	w10, [sp, #148]
  408f20:	ldr	w8, [x8, #916]
  408f24:	adrp	x9, 466000 <_bfd_std_section+0x110>
  408f28:	ldr	w9, [x9, #1088]
  408f2c:	cmp	w10, #0x0
  408f30:	mov	w10, #0x10                  	// #16
  408f34:	mov	w11, #0x4                   	// #4
  408f38:	csel	w10, w10, w11, eq  // eq = none
  408f3c:	cmp	w8, #0x0
  408f40:	mov	x21, xzr
  408f44:	csel	w8, w10, w8, eq  // eq = none
  408f48:	stp	x0, xzr, [x29, #-72]
  408f4c:	str	w8, [sp, #268]
  408f50:	cbnz	w9, 408fb4 <ferror@plt+0x5714>
  408f54:	ldr	x10, [sp, #256]
  408f58:	ldr	x8, [x22, #56]
  408f5c:	ldr	x9, [x22, #40]
  408f60:	add	x1, sp, #0x148
  408f64:	ldr	x0, [x10]
  408f68:	udiv	x8, x8, x24
  408f6c:	add	x2, x8, x9
  408f70:	bl	4036a0 <bfd_sprintf_vma@plt>
  408f74:	mov	x8, xzr
  408f78:	add	x10, sp, #0x148
  408f7c:	ldrb	w9, [x10, x8]
  408f80:	cmp	w9, #0x30
  408f84:	b.ne	408f90 <ferror@plt+0x56f0>  // b.any
  408f88:	add	x8, x8, #0x1
  408f8c:	b	408f7c <ferror@plt+0x56dc>
  408f90:	cbnz	w9, 408fa0 <ferror@plt+0x5700>
  408f94:	ldr	x9, [x22, #40]
  408f98:	cmp	x9, #0x0
  408f9c:	csel	w8, w8, wzr, eq  // eq = none
  408fa0:	sub	w9, w8, #0x1
  408fa4:	and	w9, w9, #0xfffffffc
  408fa8:	cmp	w8, #0x0
  408fac:	csel	w8, wzr, w9, eq  // eq = none
  408fb0:	sxtw	x21, w8
  408fb4:	strb	wzr, [x23, #196]
  408fb8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  408fbc:	ldr	x8, [x8, #1264]
  408fc0:	ldr	x20, [sp, #168]
  408fc4:	ldr	x3, [sp, #192]
  408fc8:	cbz	x8, 409024 <ferror@plt+0x5784>
  408fcc:	mov	w10, #0xffffffff            	// #-1
  408fd0:	ldr	w9, [x8, #48]
  408fd4:	ldr	x8, [x8]
  408fd8:	cmp	w9, w10
  408fdc:	csel	w10, w9, w10, gt
  408fe0:	cbnz	x8, 408fd0 <ferror@plt+0x5730>
  408fe4:	add	w8, w10, w10, lsl #1
  408fe8:	add	w8, w8, #0x4
  408fec:	sxtw	x19, w8
  408ff0:	mov	x0, x19
  408ff4:	str	x10, [sp, #152]
  408ff8:	bl	403290 <xmalloc@plt>
  408ffc:	sub	x20, x19, #0x1
  409000:	str	x0, [sp, #248]
  409004:	strb	wzr, [x0, x20]
  409008:	mov	x0, x19
  40900c:	bl	403290 <xmalloc@plt>
  409010:	strb	wzr, [x0, x20]
  409014:	ldr	x20, [sp, #168]
  409018:	ldr	x3, [sp, #192]
  40901c:	str	x0, [sp, #200]
  409020:	b	409034 <ferror@plt+0x5794>
  409024:	mov	w8, #0xffffffff            	// #-1
  409028:	str	xzr, [sp, #248]
  40902c:	str	xzr, [sp, #200]
  409030:	str	x8, [sp, #152]
  409034:	ldr	x8, [sp, #176]
  409038:	mov	w28, #0x20                  	// #32
  40903c:	cmp	x3, x8
  409040:	b.cs	40a770 <ferror@plt+0x6ed0>  // b.hs, b.nlast
  409044:	mul	x8, x8, x24
  409048:	str	x8, [sp, #320]
  40904c:	sub	x8, x29, #0x80
  409050:	add	x8, x8, x21
  409054:	str	x8, [sp, #272]
  409058:	ldr	x8, [sp, #152]
  40905c:	stp	x22, x24, [sp, #216]
  409060:	add	w8, w8, w8, lsl #1
  409064:	add	w8, w8, #0x3
  409068:	sxtw	x8, w8
  40906c:	str	x8, [sp, #120]
  409070:	sub	x8, x8, #0x1
  409074:	str	x8, [sp, #160]
  409078:	ldr	x8, [sp, #304]
  40907c:	sub	x8, x8, #0x1
  409080:	str	x8, [sp, #104]
  409084:	b	4090ac <ferror@plt+0x580c>
  409088:	ldr	x8, [sp, #240]
  40908c:	ldr	x3, [sp, #192]
  409090:	adrp	x27, 449000 <warn@@Base+0xbfcc>
  409094:	add	x27, x27, #0x562
  409098:	udiv	w8, w8, w24
  40909c:	add	x3, x3, x8
  4090a0:	ldr	x8, [sp, #176]
  4090a4:	cmp	x3, x8
  4090a8:	b.cs	40a770 <ferror@plt+0x6ed0>  // b.hs, b.nlast
  4090ac:	ldr	x8, [sp, #320]
  4090b0:	mul	x26, x3, x24
  4090b4:	str	x3, [sp, #192]
  4090b8:	cmp	x26, x8
  4090bc:	ldr	x8, [sp, #256]
  4090c0:	str	xzr, [x8, #40]
  4090c4:	mov	x8, x26
  4090c8:	b.cs	4090fc <ferror@plt+0x585c>  // b.hs, b.nlast
  4090cc:	ldr	x8, [sp, #176]
  4090d0:	sub	x8, x8, x3
  4090d4:	mul	x9, x24, x8
  4090d8:	mov	x8, x26
  4090dc:	ldr	x10, [sp, #304]
  4090e0:	ldrb	w10, [x10, x8]
  4090e4:	cbnz	w10, 4090f8 <ferror@plt+0x5858>
  4090e8:	subs	x9, x9, #0x1
  4090ec:	add	x8, x8, #0x1
  4090f0:	b.ne	4090dc <ferror@plt+0x583c>  // b.any
  4090f4:	ldr	x8, [sp, #320]
  4090f8:	ldr	x3, [sp, #192]
  4090fc:	adrp	x9, 466000 <_bfd_std_section+0x110>
  409100:	ldrb	w9, [x9, #992]
  409104:	str	x20, [sp, #168]
  409108:	tbnz	w9, #0, 40911c <ferror@plt+0x587c>
  40910c:	ldrb	w9, [x23, #196]
  409110:	cbz	w9, 4091a0 <ferror@plt+0x5900>
  409114:	ldrb	w9, [x23, #197]
  409118:	cbz	w9, 4091a0 <ferror@plt+0x5900>
  40911c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409120:	ldrb	w8, [x8, #876]
  409124:	adrp	x20, 442000 <warn@@Base+0x4fcc>
  409128:	add	x20, x20, #0x63a
  40912c:	tbnz	w8, #0, 40913c <ferror@plt+0x589c>
  409130:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409134:	ldrb	w8, [x8, #1000]
  409138:	cbz	w8, 40976c <ferror@plt+0x5ecc>
  40913c:	ldr	x8, [sp, #256]
  409140:	adrp	x9, 466000 <_bfd_std_section+0x110>
  409144:	ldr	x1, [x9, #1072]
  409148:	sub	x4, x29, #0x10
  40914c:	ldr	x25, [x8]
  409150:	sub	x5, x29, #0x18
  409154:	sub	x6, x29, #0x1c
  409158:	sub	x7, x29, #0x20
  40915c:	ldr	x8, [x25, #8]
  409160:	mov	x0, x25
  409164:	mov	x2, x22
  409168:	ldr	x8, [x8, #568]
  40916c:	blr	x8
  409170:	cbz	w0, 409768 <ferror@plt+0x5ec8>
  409174:	str	x26, [sp, #232]
  409178:	ldur	x26, [x29, #-16]
  40917c:	cbz	x26, 409188 <ferror@plt+0x58e8>
  409180:	ldrb	w8, [x26]
  409184:	cbz	w8, 40923c <ferror@plt+0x599c>
  409188:	ldur	x8, [x29, #-24]
  40918c:	cbz	x8, 40924c <ferror@plt+0x59ac>
  409190:	ldrb	w8, [x8]
  409194:	cbnz	w8, 40924c <ferror@plt+0x59ac>
  409198:	stur	xzr, [x29, #-24]
  40919c:	b	40924c <ferror@plt+0x59ac>
  4091a0:	ldr	x10, [sp, #96]
  4091a4:	sub	x9, x8, x26
  4091a8:	cmp	x9, x10
  4091ac:	b.cs	4091c8 <ferror@plt+0x5928>  // b.hs, b.nlast
  4091b0:	ldr	x10, [sp, #320]
  4091b4:	cmp	x8, x10
  4091b8:	b.ne	40911c <ferror@plt+0x587c>  // b.any
  4091bc:	ldr	x10, [sp, #72]
  4091c0:	cmp	x9, x10
  4091c4:	b.cs	40911c <ferror@plt+0x587c>  // b.hs, b.nlast
  4091c8:	ldr	x11, [sp, #320]
  4091cc:	adrp	x10, 466000 <_bfd_std_section+0x110>
  4091d0:	ldrb	w10, [x10, #872]
  4091d4:	and	w9, w9, #0xfffffffc
  4091d8:	add	w9, w9, w26
  4091dc:	cmp	x8, x11
  4091e0:	csel	w8, w8, w9, eq  // eq = none
  4091e4:	cmp	w10, #0x1
  4091e8:	sub	w10, w8, w26
  4091ec:	str	x10, [sp, #240]
  4091f0:	b.ne	409228 <ferror@plt+0x5988>  // b.any
  4091f4:	ldr	x8, [sp, #192]
  4091f8:	ldr	x9, [sp, #176]
  4091fc:	udiv	w1, w10, w24
  409200:	add	x8, x8, x1
  409204:	cmp	x8, x9
  409208:	b.cs	409228 <ferror@plt+0x5988>  // b.hs, b.nlast
  40920c:	ldr	x9, [x22, #144]
  409210:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  409214:	add	x0, x0, #0x5a5
  409218:	add	x2, x9, x8
  40921c:	bl	4037a0 <printf@plt>
  409220:	mov	w8, wzr
  409224:	b	40a4c4 <ferror@plt+0x6c24>
  409228:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40922c:	add	x0, x0, #0x717
  409230:	bl	403440 <puts@plt>
  409234:	mov	w8, wzr
  409238:	b	40a4c4 <ferror@plt+0x6c24>
  40923c:	mov	x26, xzr
  409240:	stur	xzr, [x29, #-16]
  409244:	ldur	x8, [x29, #-24]
  409248:	cbnz	x8, 409190 <ferror@plt+0x58f0>
  40924c:	cbz	x26, 409308 <ferror@plt+0x5a68>
  409250:	ldrb	w8, [x26]
  409254:	mov	w19, wzr
  409258:	mov	x21, xzr
  40925c:	cmp	w8, #0x2f
  409260:	b.ne	409310 <ferror@plt+0x5a70>  // b.any
  409264:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409268:	ldr	x8, [x8, #896]
  40926c:	cbz	x8, 409310 <ferror@plt+0x5a70>
  409270:	adrp	x19, 466000 <_bfd_std_section+0x110>
  409274:	ldr	x8, [x19, #904]
  409278:	mov	w9, #0x1001                	// #4097
  40927c:	add	x0, x8, x9
  409280:	bl	403290 <xmalloc@plt>
  409284:	ldr	x19, [x19, #904]
  409288:	mov	x21, x0
  40928c:	cbz	x19, 4092a4 <ferror@plt+0x5a04>
  409290:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409294:	ldr	x1, [x8, #896]
  409298:	mov	x0, x21
  40929c:	mov	x2, x19
  4092a0:	bl	402f70 <memcpy@plt>
  4092a4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4092a8:	ldr	w8, [x8, #912]
  4092ac:	add	x0, x21, x19
  4092b0:	cmp	w8, #0x1
  4092b4:	b.lt	4092e8 <ferror@plt+0x5a48>  // b.tstop
  4092b8:	mov	x9, x26
  4092bc:	ldrb	w10, [x9, #1]!
  4092c0:	cbz	w10, 4092e8 <ferror@plt+0x5a48>
  4092c4:	mov	w11, wzr
  4092c8:	and	w10, w10, #0xff
  4092cc:	cmp	w10, #0x2f
  4092d0:	csel	x26, x9, x26, eq  // eq = none
  4092d4:	ldrb	w10, [x9, #1]!
  4092d8:	cinc	w11, w11, eq  // eq = none
  4092dc:	cmp	w11, w8
  4092e0:	b.ge	4092e8 <ferror@plt+0x5a48>  // b.tcont
  4092e4:	cbnz	w10, 4092c8 <ferror@plt+0x5a28>
  4092e8:	mov	w2, #0x1000                	// #4096
  4092ec:	mov	x1, x26
  4092f0:	bl	403730 <strncpy@plt>
  4092f4:	mov	w8, #0x1000                	// #4096
  4092f8:	mov	w19, #0x1                   	// #1
  4092fc:	strb	wzr, [x0, x8]
  409300:	stur	x21, [x29, #-16]
  409304:	b	409310 <ferror@plt+0x5a70>
  409308:	mov	x21, xzr
  40930c:	mov	w19, wzr
  409310:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409314:	ldrb	w8, [x8, #876]
  409318:	cmp	w8, #0x1
  40931c:	b.ne	409478 <ferror@plt+0x5bd8>  // b.any
  409320:	ldur	x26, [x29, #-24]
  409324:	cbz	x26, 409364 <ferror@plt+0x5ac4>
  409328:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40932c:	ldr	x1, [x8, #1224]
  409330:	cbz	x1, 409340 <ferror@plt+0x5aa0>
  409334:	mov	x0, x26
  409338:	bl	4034a0 <strcmp@plt>
  40933c:	cbz	w0, 409364 <ferror@plt+0x5ac4>
  409340:	mov	x0, x26
  409344:	bl	4049f4 <ferror@plt+0x1154>
  409348:	mov	x1, x0
  40934c:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  409350:	add	x0, x0, #0x3fe
  409354:	bl	4037a0 <printf@plt>
  409358:	mov	w8, #0xffffffff            	// #-1
  40935c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  409360:	str	w8, [x9, #1232]
  409364:	ldur	w2, [x29, #-28]
  409368:	cbz	w2, 4093ec <ferror@plt+0x5b4c>
  40936c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409370:	ldr	w8, [x8, #1232]
  409374:	ldur	w3, [x29, #-32]
  409378:	cmp	w2, w8
  40937c:	b.ne	409390 <ferror@plt+0x5af0>  // b.any
  409380:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409384:	ldr	w8, [x8, #1236]
  409388:	cmp	w3, w8
  40938c:	b.eq	4093ec <ferror@plt+0x5b4c>  // b.none
  409390:	ldur	x0, [x29, #-16]
  409394:	cbz	w3, 4093ac <ferror@plt+0x5b0c>
  409398:	cbz	x0, 4093c0 <ferror@plt+0x5b20>
  40939c:	bl	4049f4 <ferror@plt+0x1154>
  4093a0:	ldp	w3, w2, [x29, #-32]
  4093a4:	mov	x1, x0
  4093a8:	b	4093c8 <ferror@plt+0x5b28>
  4093ac:	cbz	x0, 4093d8 <ferror@plt+0x5b38>
  4093b0:	bl	4049f4 <ferror@plt+0x1154>
  4093b4:	ldur	w2, [x29, #-28]
  4093b8:	mov	x1, x0
  4093bc:	b	4093e0 <ferror@plt+0x5b40>
  4093c0:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  4093c4:	add	x1, x1, #0x40c
  4093c8:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  4093cc:	add	x0, x0, #0x410
  4093d0:	bl	4037a0 <printf@plt>
  4093d4:	b	4093ec <ferror@plt+0x5b4c>
  4093d8:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  4093dc:	add	x1, x1, #0x40c
  4093e0:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  4093e4:	add	x0, x0, #0x405
  4093e8:	bl	4037a0 <printf@plt>
  4093ec:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4093f0:	ldrb	w8, [x8, #920]
  4093f4:	cmp	w8, #0x1
  4093f8:	b.ne	409478 <ferror@plt+0x5bd8>  // b.any
  4093fc:	ldr	x8, [x25, #8]
  409400:	add	x1, sp, #0x148
  409404:	sub	x2, x29, #0x28
  409408:	sub	x3, x29, #0x2c
  40940c:	ldr	x8, [x8, #584]
  409410:	mov	x0, x25
  409414:	mov	x26, x21
  409418:	blr	x8
  40941c:	adrp	x21, 44a000 <warn@@Base+0xcfcc>
  409420:	add	x21, x21, #0xa90
  409424:	cbz	w0, 409474 <ferror@plt+0x5bd4>
  409428:	ldr	x0, [sp, #328]
  40942c:	bl	4049f4 <ferror@plt+0x1154>
  409430:	ldur	w2, [x29, #-44]
  409434:	mov	x1, x0
  409438:	mov	x0, x20
  40943c:	bl	4037a0 <printf@plt>
  409440:	ldur	x0, [x29, #-40]
  409444:	bl	4049f4 <ferror@plt+0x1154>
  409448:	mov	x1, x0
  40944c:	mov	x0, x21
  409450:	bl	4037a0 <printf@plt>
  409454:	ldr	x8, [x25, #8]
  409458:	add	x1, sp, #0x148
  40945c:	sub	x2, x29, #0x28
  409460:	sub	x3, x29, #0x2c
  409464:	ldr	x8, [x8, #584]
  409468:	mov	x0, x25
  40946c:	blr	x8
  409470:	cbnz	w0, 409428 <ferror@plt+0x5b88>
  409474:	mov	x21, x26
  409478:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40947c:	ldrb	w8, [x8, #1000]
  409480:	cmp	w8, #0x1
  409484:	b.ne	4096d4 <ferror@plt+0x5e34>  // b.any
  409488:	ldur	x1, [x29, #-16]
  40948c:	cbz	x1, 4096d4 <ferror@plt+0x5e34>
  409490:	ldur	w8, [x29, #-28]
  409494:	cbz	w8, 4096d4 <ferror@plt+0x5e34>
  409498:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40949c:	ldr	x8, [x8, #1216]
  4094a0:	cbz	x8, 4094d8 <ferror@plt+0x5c38>
  4094a4:	ldr	x0, [x8, #8]
  4094a8:	bl	4030d0 <filename_cmp@plt>
  4094ac:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4094b0:	ldr	x26, [x8, #1216]
  4094b4:	cbz	w0, 4094d4 <ferror@plt+0x5c34>
  4094b8:	ldr	x8, [x26]
  4094bc:	cbz	x8, 4094d8 <ferror@plt+0x5c38>
  4094c0:	ldur	x1, [x29, #-16]
  4094c4:	ldr	x0, [x8, #8]
  4094c8:	bl	4030d0 <filename_cmp@plt>
  4094cc:	ldr	x26, [x26]
  4094d0:	cbnz	w0, 4094b8 <ferror@plt+0x5c18>
  4094d4:	cbnz	x26, 409540 <ferror@plt+0x5ca0>
  4094d8:	str	x21, [sp, #288]
  4094dc:	ldur	x21, [x29, #-16]
  4094e0:	cbz	w19, 4094f4 <ferror@plt+0x5c54>
  4094e4:	mov	x0, x21
  4094e8:	bl	4032c0 <xstrdup@plt>
  4094ec:	mov	x21, x0
  4094f0:	stur	x0, [x29, #-16]
  4094f4:	add	x2, sp, #0x148
  4094f8:	mov	x0, x21
  4094fc:	mov	x1, x21
  409500:	bl	40b448 <ferror@plt+0x7ba8>
  409504:	mov	x26, x0
  409508:	cbz	x0, 409570 <ferror@plt+0x5cd0>
  40950c:	mov	x0, x25
  409510:	bl	403190 <bfd_get_mtime@plt>
  409514:	ldr	x8, [sp, #416]
  409518:	cmp	x8, x0
  40951c:	b.le	40953c <ferror@plt+0x5c9c>
  409520:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  409524:	mov	w2, #0x5                   	// #5
  409528:	mov	x0, xzr
  40952c:	add	x1, x1, #0x64b
  409530:	bl	403700 <dcgettext@plt>
  409534:	mov	x1, x21
  409538:	bl	43d034 <warn@@Base>
  40953c:	ldr	x21, [sp, #288]
  409540:	ldur	w19, [x29, #-28]
  409544:	ldr	w8, [x26, #52]
  409548:	cmp	w19, w8
  40954c:	b.eq	4096d4 <ferror@plt+0x5e34>  // b.none
  409550:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409554:	ldr	w8, [x8, #1080]
  409558:	mov	x20, x21
  40955c:	cbz	w8, 4095f8 <ferror@plt+0x5d58>
  409560:	ldr	w8, [x26, #60]
  409564:	cbz	w8, 4095f8 <ferror@plt+0x5d58>
  409568:	mov	w21, #0x1                   	// #1
  40956c:	b	409614 <ferror@plt+0x5d74>
  409570:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409574:	ldr	w8, [x8, #1104]
  409578:	cbz	w8, 4095f0 <ferror@plt+0x5d50>
  40957c:	mov	x0, x21
  409580:	bl	403320 <lbasename@plt>
  409584:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409588:	ldr	w8, [x8, #1104]
  40958c:	str	x0, [sp, #296]
  409590:	cmp	w8, #0x1
  409594:	b.lt	4095f0 <ferror@plt+0x5d50>  // b.tstop
  409598:	mov	x20, xzr
  40959c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4095a0:	ldr	x8, [x8, #1112]
  4095a4:	ldr	x2, [sp, #296]
  4095a8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  4095ac:	add	x1, x1, #0x89b
  4095b0:	ldr	x0, [x8, x20, lsl #3]
  4095b4:	mov	x3, xzr
  4095b8:	bl	403200 <concat@plt>
  4095bc:	mov	x19, x0
  4095c0:	add	x2, sp, #0x148
  4095c4:	mov	x0, x21
  4095c8:	mov	x1, x19
  4095cc:	bl	40b448 <ferror@plt+0x7ba8>
  4095d0:	cbnz	x0, 40a728 <ferror@plt+0x6e88>
  4095d4:	mov	x0, x19
  4095d8:	bl	403510 <free@plt>
  4095dc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4095e0:	ldrsw	x8, [x8, #1104]
  4095e4:	add	x20, x20, #0x1
  4095e8:	cmp	x20, x8
  4095ec:	b.lt	40959c <ferror@plt+0x5cfc>  // b.tstop
  4095f0:	ldr	x21, [sp, #288]
  4095f4:	b	4096d4 <ferror@plt+0x5e34>
  4095f8:	ldr	w8, [x26, #56]
  4095fc:	subs	w9, w19, #0x5
  409600:	csinc	w21, w9, wzr, cs  // cs = hs, nlast
  409604:	cmp	w8, w21
  409608:	b.cc	409614 <ferror@plt+0x5d74>  // b.lo, b.ul, b.last
  40960c:	cmp	w8, w19
  409610:	csinc	w21, w19, w8, cs  // cs = hs, nlast
  409614:	cmp	w21, w19
  409618:	b.hi	4096b8 <ferror@plt+0x5e18>  // b.pmore
  40961c:	ldr	x8, [x26, #24]
  409620:	cbnz	x8, 409644 <ferror@plt+0x5da4>
  409624:	b	4096b8 <ferror@plt+0x5e18>
  409628:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40962c:	ldr	x1, [x8, #3816]
  409630:	mov	w0, #0xa                   	// #10
  409634:	bl	4030b0 <putc@plt>
  409638:	add	w21, w21, #0x1
  40963c:	cmp	w21, w19
  409640:	b.hi	4096b4 <ferror@plt+0x5e14>  // b.pmore
  409644:	ldr	w9, [x26, #48]
  409648:	sub	w8, w21, #0x1
  40964c:	cmp	w8, w9
  409650:	b.cs	409638 <ferror@plt+0x5d98>  // b.hs, b.nlast
  409654:	ldr	x9, [x26, #40]
  409658:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40965c:	ldr	x1, [x10, #1008]
  409660:	ldr	x25, [x9, w8, uxtw #3]
  409664:	cbz	x1, 40967c <ferror@plt+0x5ddc>
  409668:	ldrb	w8, [x25]
  40966c:	cbz	w8, 40967c <ferror@plt+0x5ddc>
  409670:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  409674:	add	x0, x0, #0x6a
  409678:	bl	4037a0 <printf@plt>
  40967c:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  409680:	mov	x0, x25
  409684:	add	x1, x1, #0x67b
  409688:	bl	403770 <strcspn@plt>
  40968c:	cbz	x0, 409628 <ferror@plt+0x5d88>
  409690:	adrp	x8, 465000 <_sch_istable+0x1c50>
  409694:	ldr	x3, [x8, #3816]
  409698:	mov	x1, x0
  40969c:	mov	w2, #0x1                   	// #1
  4096a0:	mov	x0, x25
  4096a4:	bl	4035b0 <fwrite@plt>
  4096a8:	cmp	x0, #0x1
  4096ac:	b.eq	409628 <ferror@plt+0x5d88>  // b.none
  4096b0:	b	409638 <ferror@plt+0x5d98>
  4096b4:	ldur	w19, [x29, #-28]
  4096b8:	ldr	w8, [x26, #56]
  4096bc:	cmp	w8, w19
  4096c0:	b.cs	4096c8 <ferror@plt+0x5e28>  // b.hs, b.nlast
  4096c4:	str	w19, [x26, #56]
  4096c8:	mov	x21, x20
  4096cc:	str	w19, [x26, #52]
  4096d0:	str	wzr, [x26, #60]
  4096d4:	ldur	x0, [x29, #-24]
  4096d8:	ldr	x26, [sp, #232]
  4096dc:	cbz	x0, 409720 <ferror@plt+0x5e80>
  4096e0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4096e4:	ldr	x25, [x8, #1224]
  4096e8:	cbz	x25, 409704 <ferror@plt+0x5e64>
  4096ec:	mov	x1, x25
  4096f0:	bl	4034a0 <strcmp@plt>
  4096f4:	cbz	w0, 409720 <ferror@plt+0x5e80>
  4096f8:	mov	x0, x25
  4096fc:	bl	403510 <free@plt>
  409700:	ldur	x0, [x29, #-24]
  409704:	bl	402fd0 <strlen@plt>
  409708:	add	x0, x0, #0x1
  40970c:	bl	403290 <xmalloc@plt>
  409710:	ldur	x1, [x29, #-24]
  409714:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409718:	str	x0, [x8, #1224]
  40971c:	bl	403620 <strcpy@plt>
  409720:	ldur	w8, [x29, #-28]
  409724:	cbz	w8, 409740 <ferror@plt+0x5ea0>
  409728:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40972c:	ldr	w9, [x9, #1232]
  409730:	cmp	w8, w9
  409734:	b.eq	409740 <ferror@plt+0x5ea0>  // b.none
  409738:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40973c:	str	w8, [x9, #1232]
  409740:	adrp	x9, 466000 <_bfd_std_section+0x110>
  409744:	ldur	w8, [x29, #-32]
  409748:	ldr	w9, [x9, #1236]
  40974c:	cmp	w8, w9
  409750:	b.eq	40975c <ferror@plt+0x5ebc>  // b.none
  409754:	adrp	x9, 466000 <_bfd_std_section+0x110>
  409758:	str	w8, [x9, #1236]
  40975c:	cbz	x21, 409768 <ferror@plt+0x5ec8>
  409760:	mov	x0, x21
  409764:	bl	403510 <free@plt>
  409768:	ldr	x3, [sp, #192]
  40976c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409770:	ldr	w8, [x8, #1088]
  409774:	cbz	w8, 4097b4 <ferror@plt+0x5f14>
  409778:	ldr	x19, [sp, #256]
  40977c:	mov	w8, #0x1                   	// #1
  409780:	mov	x1, x23
  409784:	str	w8, [x19, #8]
  409788:	ldr	x8, [x22, #40]
  40978c:	add	x0, x8, x3
  409790:	bl	407ae0 <ferror@plt+0x4240>
  409794:	str	wzr, [x19, #8]
  409798:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40979c:	ldr	x1, [x8, #3816]
  4097a0:	mov	w0, #0x20                  	// #32
  4097a4:	bl	4030b0 <putc@plt>
  4097a8:	ldr	x8, [sp, #248]
  4097ac:	cbnz	x8, 409808 <ferror@plt+0x5f68>
  4097b0:	b	409ecc <ferror@plt+0x662c>
  4097b4:	ldr	x9, [sp, #256]
  4097b8:	ldr	x8, [x22, #40]
  4097bc:	sub	x1, x29, #0x80
  4097c0:	ldr	x0, [x9]
  4097c4:	add	x2, x8, x3
  4097c8:	bl	4036a0 <bfd_sprintf_vma@plt>
  4097cc:	ldr	x8, [sp, #272]
  4097d0:	ldrb	w9, [x8]
  4097d4:	cmp	w9, #0x30
  4097d8:	b.ne	4097e4 <ferror@plt+0x5f44>  // b.any
  4097dc:	strb	w28, [x8], #1
  4097e0:	b	4097d0 <ferror@plt+0x5f30>
  4097e4:	cbnz	w9, 4097f0 <ferror@plt+0x5f50>
  4097e8:	mov	w9, #0x30                  	// #48
  4097ec:	sturb	w9, [x8, #-1]
  4097f0:	ldr	x1, [sp, #272]
  4097f4:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  4097f8:	add	x0, x0, #0x5e0
  4097fc:	bl	4037a0 <printf@plt>
  409800:	ldr	x8, [sp, #248]
  409804:	cbz	x8, 409ecc <ferror@plt+0x662c>
  409808:	ldr	x20, [sp, #120]
  40980c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409810:	ldr	x0, [sp, #248]
  409814:	ldr	x19, [x22, #40]
  409818:	ldr	x25, [x8, #1264]
  40981c:	mov	w1, #0x20                  	// #32
  409820:	mov	x2, x20
  409824:	bl	403280 <memset@plt>
  409828:	ldr	x0, [sp, #200]
  40982c:	mov	w1, wzr
  409830:	mov	x2, x20
  409834:	bl	403280 <memset@plt>
  409838:	cbz	x25, 409db0 <ferror@plt+0x6510>
  40983c:	ldr	x8, [sp, #192]
  409840:	add	x19, x19, x8
  409844:	b	409870 <ferror@plt+0x5fd0>
  409848:	mov	w10, #0x5c                  	// #92
  40984c:	cmp	x9, x19
  409850:	mov	w9, #0x2b                  	// #43
  409854:	csel	w9, w10, w9, eq  // eq = none
  409858:	ldr	x10, [sp, #248]
  40985c:	strb	w9, [x10, x8]
  409860:	ldr	x9, [sp, #200]
  409864:	strb	w0, [x9, x8]
  409868:	ldr	x25, [x25]
  40986c:	cbz	x25, 409db0 <ferror@plt+0x6510>
  409870:	ldr	x8, [x25, #40]
  409874:	ldr	x9, [x25, #24]
  409878:	mov	x13, x8
  40987c:	cbz	x9, 4098fc <ferror@plt+0x605c>
  409880:	ldr	x11, [x25, #16]
  409884:	cmp	x9, #0x1
  409888:	mov	x10, x9
  40988c:	mov	x13, x8
  409890:	b.eq	4098e0 <ferror@plt+0x6040>  // b.none
  409894:	and	x12, x9, #0xfffffffffffffffe
  409898:	add	x13, x11, x9, lsl #3
  40989c:	and	x10, x9, #0x1
  4098a0:	sub	x13, x13, #0x8
  4098a4:	mov	x15, x12
  4098a8:	mov	x14, x8
  4098ac:	mov	x16, x8
  4098b0:	ldp	x18, x17, [x13, #-8]
  4098b4:	sub	x13, x13, #0x10
  4098b8:	cmp	x17, x14
  4098bc:	csel	x14, x17, x14, hi  // hi = pmore
  4098c0:	cmp	x18, x16
  4098c4:	csel	x16, x18, x16, hi  // hi = pmore
  4098c8:	subs	x15, x15, #0x2
  4098cc:	b.ne	4098b0 <ferror@plt+0x6010>  // b.any
  4098d0:	cmp	x14, x16
  4098d4:	csel	x13, x14, x16, hi  // hi = pmore
  4098d8:	cmp	x9, x12
  4098dc:	b.eq	4098fc <ferror@plt+0x605c>  // b.none
  4098e0:	sub	x11, x11, #0x8
  4098e4:	ldr	x12, [x11, x10, lsl #3]
  4098e8:	sub	x14, x10, #0x1
  4098ec:	mov	x10, x14
  4098f0:	cmp	x12, x13
  4098f4:	csel	x13, x12, x13, hi  // hi = pmore
  4098f8:	cbnz	x14, 4098e4 <ferror@plt+0x6044>
  4098fc:	cmp	x13, x19
  409900:	b.cs	409950 <ferror@plt+0x60b0>  // b.hs, b.nlast
  409904:	ldr	x20, [x25]
  409908:	cbz	x20, 409914 <ferror@plt+0x6074>
  40990c:	ldr	x8, [x25, #8]
  409910:	str	x8, [x20, #8]
  409914:	ldr	x8, [x25, #8]
  409918:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40991c:	add	x9, x9, #0x4f0
  409920:	cmp	x8, #0x0
  409924:	csel	x8, x9, x8, eq  // eq = none
  409928:	str	x20, [x8]
  40992c:	ldr	x0, [x25, #16]
  409930:	stp	xzr, xzr, [x25]
  409934:	cbz	x0, 40993c <ferror@plt+0x609c>
  409938:	bl	403510 <free@plt>
  40993c:	mov	x0, x25
  409940:	bl	403510 <free@plt>
  409944:	mov	x25, x20
  409948:	cbnz	x20, 409870 <ferror@plt+0x5fd0>
  40994c:	b	409db0 <ferror@plt+0x6510>
  409950:	mov	x13, x8
  409954:	cbz	x9, 4099d4 <ferror@plt+0x6134>
  409958:	ldr	x10, [x25, #16]
  40995c:	cmp	x9, #0x1
  409960:	mov	x13, x8
  409964:	b.eq	4099b8 <ferror@plt+0x6118>  // b.none
  409968:	and	x11, x9, #0xfffffffffffffffe
  40996c:	add	x13, x10, x9, lsl #3
  409970:	and	x12, x9, #0x1
  409974:	sub	x13, x13, #0x8
  409978:	mov	x15, x11
  40997c:	mov	x14, x8
  409980:	mov	x16, x8
  409984:	ldp	x18, x17, [x13, #-8]
  409988:	sub	x13, x13, #0x10
  40998c:	cmp	x17, x14
  409990:	csel	x14, x17, x14, cc  // cc = lo, ul, last
  409994:	cmp	x18, x16
  409998:	csel	x16, x18, x16, cc  // cc = lo, ul, last
  40999c:	subs	x15, x15, #0x2
  4099a0:	b.ne	409984 <ferror@plt+0x60e4>  // b.any
  4099a4:	cmp	x14, x16
  4099a8:	csel	x13, x14, x16, cc  // cc = lo, ul, last
  4099ac:	cmp	x9, x11
  4099b0:	mov	x9, x12
  4099b4:	b.eq	4099d4 <ferror@plt+0x6134>  // b.none
  4099b8:	sub	x10, x10, #0x8
  4099bc:	ldr	x11, [x10, x9, lsl #3]
  4099c0:	sub	x12, x9, #0x1
  4099c4:	mov	x9, x12
  4099c8:	cmp	x11, x13
  4099cc:	csel	x13, x11, x13, cc  // cc = lo, ul, last
  4099d0:	cbnz	x12, 4099bc <ferror@plt+0x611c>
  4099d4:	cmp	x13, x19
  4099d8:	b.hi	409868 <ferror@plt+0x5fc8>  // b.pmore
  4099dc:	add	x0, sp, #0x148
  4099e0:	mov	w1, #0x8                   	// #8
  4099e4:	mov	w2, wzr
  4099e8:	str	x8, [sp, #328]
  4099ec:	bl	4037e0 <iterative_hash@plt>
  4099f0:	ldr	x10, [sp, #152]
  4099f4:	ldrsw	x8, [x25, #48]
  4099f8:	ldr	x9, [x25, #24]
  4099fc:	sxtw	x10, w10
  409a00:	sub	x8, x10, x8
  409a04:	add	x8, x8, x8, lsl #1
  409a08:	sub	x9, x9, #0x1
  409a0c:	cmn	x9, #0x1
  409a10:	b.eq	409a84 <ferror@plt+0x61e4>  // b.none
  409a14:	ldr	x10, [x25, #16]
  409a18:	ldr	x10, [x10, x9, lsl #3]
  409a1c:	sub	x9, x9, #0x1
  409a20:	cmp	x10, x19
  409a24:	b.ne	409a0c <ferror@plt+0x616c>  // b.any
  409a28:	ldr	x9, [sp, #248]
  409a2c:	add	x11, x8, #0x1
  409a30:	ldr	x13, [sp, #160]
  409a34:	add	x9, x9, x11
  409a38:	ldrb	w12, [x9]
  409a3c:	cmp	w12, #0x20
  409a40:	cset	w10, eq  // eq = none
  409a44:	subs	x13, x13, x11
  409a48:	b.ls	409b0c <ferror@plt+0x626c>  // b.plast
  409a4c:	ldr	x12, [sp, #200]
  409a50:	mov	w14, #0x2d                  	// #45
  409a54:	add	x11, x12, x11
  409a58:	b	409a74 <ferror@plt+0x61d4>
  409a5c:	ldrb	w12, [x9, #1]!
  409a60:	add	x11, x11, #0x1
  409a64:	cmp	w12, #0x20
  409a68:	cset	w10, eq  // eq = none
  409a6c:	subs	x13, x13, #0x1
  409a70:	b.eq	409b08 <ferror@plt+0x6268>  // b.none
  409a74:	tbz	w10, #0, 409a5c <ferror@plt+0x61bc>
  409a78:	strb	w14, [x9]
  409a7c:	strb	w0, [x11]
  409a80:	b	409a5c <ferror@plt+0x61bc>
  409a84:	ldr	x9, [x25, #40]
  409a88:	mov	w14, #0x2d                  	// #45
  409a8c:	cmp	x9, x19
  409a90:	b.ne	409af0 <ferror@plt+0x6250>  // b.any
  409a94:	sxtw	x9, w8
  409a98:	add	x11, x9, #0x1
  409a9c:	ldr	x9, [sp, #248]
  409aa0:	ldr	x13, [sp, #160]
  409aa4:	add	x9, x9, x11
  409aa8:	ldrb	w12, [x9]
  409aac:	cmp	w12, #0x20
  409ab0:	cset	w10, eq  // eq = none
  409ab4:	subs	x13, x13, x11
  409ab8:	b.ls	409bd0 <ferror@plt+0x6330>  // b.plast
  409abc:	ldr	x12, [sp, #200]
  409ac0:	add	x11, x12, x11
  409ac4:	b	409ae0 <ferror@plt+0x6240>
  409ac8:	ldrb	w12, [x9, #1]!
  409acc:	add	x11, x11, #0x1
  409ad0:	cmp	w12, #0x20
  409ad4:	cset	w10, eq  // eq = none
  409ad8:	subs	x13, x13, #0x1
  409adc:	b.eq	409bcc <ferror@plt+0x632c>  // b.none
  409ae0:	tbz	w10, #0, 409ac8 <ferror@plt+0x6228>
  409ae4:	strb	w14, [x9]
  409ae8:	strb	w0, [x11]
  409aec:	b	409ac8 <ferror@plt+0x6228>
  409af0:	ldr	x9, [sp, #248]
  409af4:	ldrb	w9, [x9, x8]
  409af8:	cmp	w9, #0x20
  409afc:	b.ne	409868 <ferror@plt+0x5fc8>  // b.any
  409b00:	mov	w9, #0x7c                  	// #124
  409b04:	b	409858 <ferror@plt+0x5fb8>
  409b08:	ldr	x11, [sp, #160]
  409b0c:	tbz	w10, #0, 409b18 <ferror@plt+0x6278>
  409b10:	mov	w10, #0x2d                  	// #45
  409b14:	b	409b24 <ferror@plt+0x6284>
  409b18:	cmp	w12, #0x3e
  409b1c:	b.ne	409b30 <ferror@plt+0x6290>  // b.any
  409b20:	mov	w10, #0x58                  	// #88
  409b24:	strb	w10, [x9]
  409b28:	ldr	x9, [sp, #200]
  409b2c:	strb	w0, [x9, x11]
  409b30:	ldr	x9, [sp, #248]
  409b34:	ldrb	w9, [x9, x8]
  409b38:	cmp	w9, #0x20
  409b3c:	b.ne	409868 <ferror@plt+0x5fc8>  // b.any
  409b40:	ldr	x9, [x25, #40]
  409b44:	ldr	x10, [x25, #24]
  409b48:	cmp	x9, x19
  409b4c:	b.cs	409cb0 <ferror@plt+0x6410>  // b.hs, b.nlast
  409b50:	cbz	x10, 409848 <ferror@plt+0x5fa8>
  409b54:	ldr	x11, [x25, #16]
  409b58:	cmp	x10, #0x1
  409b5c:	b.eq	409bac <ferror@plt+0x630c>  // b.none
  409b60:	and	x13, x10, #0xfffffffffffffffe
  409b64:	add	x14, x11, x10, lsl #3
  409b68:	and	x12, x10, #0x1
  409b6c:	sub	x14, x14, #0x8
  409b70:	mov	x15, x13
  409b74:	mov	x16, x9
  409b78:	ldp	x18, x17, [x14, #-8]
  409b7c:	sub	x14, x14, #0x10
  409b80:	cmp	x17, x9
  409b84:	csel	x9, x17, x9, hi  // hi = pmore
  409b88:	cmp	x18, x16
  409b8c:	csel	x16, x18, x16, hi  // hi = pmore
  409b90:	subs	x15, x15, #0x2
  409b94:	b.ne	409b78 <ferror@plt+0x62d8>  // b.any
  409b98:	cmp	x9, x16
  409b9c:	csel	x9, x9, x16, hi  // hi = pmore
  409ba0:	cmp	x10, x13
  409ba4:	b.eq	409848 <ferror@plt+0x5fa8>  // b.none
  409ba8:	mov	x10, x12
  409bac:	sub	x11, x11, #0x8
  409bb0:	ldr	x12, [x11, x10, lsl #3]
  409bb4:	sub	x13, x10, #0x1
  409bb8:	mov	x10, x13
  409bbc:	cmp	x12, x9
  409bc0:	csel	x9, x12, x9, hi  // hi = pmore
  409bc4:	cbnz	x13, 409bb0 <ferror@plt+0x6310>
  409bc8:	b	409848 <ferror@plt+0x5fa8>
  409bcc:	ldr	x11, [sp, #160]
  409bd0:	tbz	w10, #0, 409bdc <ferror@plt+0x633c>
  409bd4:	mov	w10, #0x3e                  	// #62
  409bd8:	b	409be8 <ferror@plt+0x6348>
  409bdc:	cmp	w12, #0x2d
  409be0:	b.ne	409bf4 <ferror@plt+0x6354>  // b.any
  409be4:	mov	w10, #0x58                  	// #88
  409be8:	strb	w10, [x9]
  409bec:	ldr	x9, [sp, #200]
  409bf0:	strb	w0, [x9, x11]
  409bf4:	ldr	x9, [sp, #248]
  409bf8:	ldrb	w9, [x9, x8]
  409bfc:	cmp	w9, #0x20
  409c00:	b.ne	409868 <ferror@plt+0x5fc8>  // b.any
  409c04:	ldr	x9, [x25, #40]
  409c08:	ldr	x10, [x25, #24]
  409c0c:	mov	x14, x9
  409c10:	cbz	x10, 409c90 <ferror@plt+0x63f0>
  409c14:	ldr	x12, [x25, #16]
  409c18:	cmp	x10, #0x1
  409c1c:	mov	x11, x10
  409c20:	mov	x14, x9
  409c24:	b.eq	409c74 <ferror@plt+0x63d4>  // b.none
  409c28:	and	x13, x10, #0xfffffffffffffffe
  409c2c:	add	x14, x12, x10, lsl #3
  409c30:	and	x11, x10, #0x1
  409c34:	sub	x14, x14, #0x8
  409c38:	mov	x16, x13
  409c3c:	mov	x15, x9
  409c40:	mov	x17, x9
  409c44:	ldp	x1, x18, [x14, #-8]
  409c48:	sub	x14, x14, #0x10
  409c4c:	cmp	x18, x15
  409c50:	csel	x15, x18, x15, cc  // cc = lo, ul, last
  409c54:	cmp	x1, x17
  409c58:	csel	x17, x1, x17, cc  // cc = lo, ul, last
  409c5c:	subs	x16, x16, #0x2
  409c60:	b.ne	409c44 <ferror@plt+0x63a4>  // b.any
  409c64:	cmp	x15, x17
  409c68:	csel	x14, x15, x17, cc  // cc = lo, ul, last
  409c6c:	cmp	x10, x13
  409c70:	b.eq	409c90 <ferror@plt+0x63f0>  // b.none
  409c74:	sub	x12, x12, #0x8
  409c78:	ldr	x13, [x12, x11, lsl #3]
  409c7c:	sub	x15, x11, #0x1
  409c80:	mov	x11, x15
  409c84:	cmp	x13, x14
  409c88:	csel	x14, x13, x14, cc  // cc = lo, ul, last
  409c8c:	cbnz	x15, 409c78 <ferror@plt+0x63d8>
  409c90:	cmp	x14, x19
  409c94:	b.cs	409d30 <ferror@plt+0x6490>  // b.hs, b.nlast
  409c98:	cbz	x10, 409d9c <ferror@plt+0x64fc>
  409c9c:	ldr	x12, [x25, #16]
  409ca0:	cmp	x10, #0x1
  409ca4:	b.ne	409d38 <ferror@plt+0x6498>  // b.any
  409ca8:	mov	x11, x10
  409cac:	b	409d80 <ferror@plt+0x64e0>
  409cb0:	cbz	x10, 409d28 <ferror@plt+0x6488>
  409cb4:	ldr	x11, [x25, #16]
  409cb8:	cmp	x10, #0x1
  409cbc:	b.eq	409d0c <ferror@plt+0x646c>  // b.none
  409cc0:	and	x13, x10, #0xfffffffffffffffe
  409cc4:	add	x14, x11, x10, lsl #3
  409cc8:	and	x12, x10, #0x1
  409ccc:	sub	x14, x14, #0x8
  409cd0:	mov	x15, x13
  409cd4:	mov	x16, x9
  409cd8:	ldp	x18, x17, [x14, #-8]
  409cdc:	sub	x14, x14, #0x10
  409ce0:	cmp	x17, x9
  409ce4:	csel	x9, x17, x9, cc  // cc = lo, ul, last
  409ce8:	cmp	x18, x16
  409cec:	csel	x16, x18, x16, cc  // cc = lo, ul, last
  409cf0:	subs	x15, x15, #0x2
  409cf4:	b.ne	409cd8 <ferror@plt+0x6438>  // b.any
  409cf8:	cmp	x9, x16
  409cfc:	csel	x9, x9, x16, cc  // cc = lo, ul, last
  409d00:	cmp	x10, x13
  409d04:	b.eq	409d28 <ferror@plt+0x6488>  // b.none
  409d08:	mov	x10, x12
  409d0c:	sub	x11, x11, #0x8
  409d10:	ldr	x12, [x11, x10, lsl #3]
  409d14:	sub	x13, x10, #0x1
  409d18:	mov	x10, x13
  409d1c:	cmp	x12, x9
  409d20:	csel	x9, x12, x9, cc  // cc = lo, ul, last
  409d24:	cbnz	x13, 409d10 <ferror@plt+0x6470>
  409d28:	mov	w10, #0x2f                  	// #47
  409d2c:	b	40984c <ferror@plt+0x5fac>
  409d30:	mov	w9, #0x2f                  	// #47
  409d34:	b	409858 <ferror@plt+0x5fb8>
  409d38:	and	x13, x10, #0xfffffffffffffffe
  409d3c:	add	x14, x12, x10, lsl #3
  409d40:	and	x11, x10, #0x1
  409d44:	sub	x14, x14, #0x8
  409d48:	mov	x15, x13
  409d4c:	mov	x16, x9
  409d50:	ldp	x18, x17, [x14, #-8]
  409d54:	sub	x14, x14, #0x10
  409d58:	cmp	x17, x9
  409d5c:	csel	x9, x17, x9, hi  // hi = pmore
  409d60:	cmp	x18, x16
  409d64:	csel	x16, x18, x16, hi  // hi = pmore
  409d68:	subs	x15, x15, #0x2
  409d6c:	b.ne	409d50 <ferror@plt+0x64b0>  // b.any
  409d70:	cmp	x9, x16
  409d74:	csel	x9, x9, x16, hi  // hi = pmore
  409d78:	cmp	x10, x13
  409d7c:	b.eq	409d9c <ferror@plt+0x64fc>  // b.none
  409d80:	sub	x10, x12, #0x8
  409d84:	ldr	x12, [x10, x11, lsl #3]
  409d88:	sub	x13, x11, #0x1
  409d8c:	mov	x11, x13
  409d90:	cmp	x12, x9
  409d94:	csel	x9, x12, x9, hi  // hi = pmore
  409d98:	cbnz	x13, 409d84 <ferror@plt+0x64e4>
  409d9c:	cmp	x9, x19
  409da0:	mov	w9, #0x5c                  	// #92
  409da4:	mov	w10, #0x3e                  	// #62
  409da8:	csel	w9, w10, w9, hi  // hi = pmore
  409dac:	b	409858 <ferror@plt+0x5fb8>
  409db0:	ldr	x0, [sp, #248]
  409db4:	bl	402fd0 <strlen@plt>
  409db8:	mov	x25, x0
  409dbc:	mov	x19, xzr
  409dc0:	mov	w20, wzr
  409dc4:	b	409de8 <ferror@plt+0x6548>
  409dc8:	ldr	x8, [sp, #248]
  409dcc:	ldrb	w0, [x8, x19]
  409dd0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  409dd4:	ldr	x1, [x8, #3816]
  409dd8:	bl	4030b0 <putc@plt>
  409ddc:	add	x19, x19, #0x1
  409de0:	cmp	x19, x25
  409de4:	b.hi	409ecc <ferror@plt+0x662c>  // b.pmore
  409de8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409dec:	ldrb	w8, [x8, #928]
  409df0:	cmp	w8, #0x1
  409df4:	b.ne	409e10 <ferror@plt+0x6570>  // b.any
  409df8:	cmp	x19, x25
  409dfc:	b.cs	409e20 <ferror@plt+0x6580>  // b.hs, b.nlast
  409e00:	ldr	x8, [sp, #200]
  409e04:	ldrb	w21, [x8, x19]
  409e08:	cmp	w21, w20, uxtb
  409e0c:	b.ne	409e2c <ferror@plt+0x658c>  // b.any
  409e10:	cmp	x19, x25
  409e14:	b.cc	409dc8 <ferror@plt+0x6528>  // b.lo, b.ul, b.last
  409e18:	mov	w0, #0x20                  	// #32
  409e1c:	b	409dd0 <ferror@plt+0x6530>
  409e20:	mov	w21, wzr
  409e24:	cmp	w21, w20, uxtb
  409e28:	b.eq	409e10 <ferror@plt+0x6570>  // b.none
  409e2c:	cbz	w21, 409e6c <ferror@plt+0x65cc>
  409e30:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409e34:	ldrb	w8, [x8, #932]
  409e38:	cmp	w8, #0x1
  409e3c:	b.ne	409e88 <ferror@plt+0x65e8>  // b.any
  409e40:	mov	w9, #0x12f7                	// #4855
  409e44:	lsr	w8, w21, #2
  409e48:	movk	w9, #0x4bda, lsl #16
  409e4c:	umull	x8, w8, w9
  409e50:	lsr	x8, x8, #35
  409e54:	mov	w9, #0x6c                  	// #108
  409e58:	msub	w8, w8, w9, w21
  409e5c:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  409e60:	add	w1, w8, #0x7c
  409e64:	add	x0, x0, #0x5e5
  409e68:	b	409eb8 <ferror@plt+0x6618>
  409e6c:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  409e70:	add	x0, x0, #0x5f6
  409e74:	bl	4037a0 <printf@plt>
  409e78:	mov	w20, wzr
  409e7c:	cmp	x19, x25
  409e80:	b.cc	409dc8 <ferror@plt+0x6528>  // b.lo, b.ul, b.last
  409e84:	b	409e18 <ferror@plt+0x6578>
  409e88:	mov	w8, #0x4925                	// #18725
  409e8c:	movk	w8, #0x2492, lsl #16
  409e90:	umull	x8, w21, w8
  409e94:	lsr	x8, x8, #32
  409e98:	sub	w9, w21, w8
  409e9c:	add	w8, w8, w9, lsr #1
  409ea0:	lsr	w8, w8, #2
  409ea4:	sub	w8, w8, w8, lsl #3
  409ea8:	add	w8, w21, w8
  409eac:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  409eb0:	add	w1, w8, #0x1f
  409eb4:	add	x0, x0, #0x5f0
  409eb8:	bl	4037a0 <printf@plt>
  409ebc:	mov	w20, w21
  409ec0:	cmp	x19, x25
  409ec4:	b.cc	409dc8 <ferror@plt+0x6528>  // b.lo, b.ul, b.last
  409ec8:	b	409e18 <ferror@plt+0x6578>
  409ecc:	ldr	w8, [sp, #148]
  409ed0:	cbz	w8, 409fa4 <ferror@plt+0x6704>
  409ed4:	adrp	x8, 40b000 <ferror@plt+0x7760>
  409ed8:	add	x8, x8, #0x330
  409edc:	stur	xzr, [x29, #-64]
  409ee0:	str	x8, [x23]
  409ee4:	sub	x8, x29, #0x48
  409ee8:	str	x8, [x23, #8]
  409eec:	str	xzr, [x23, #168]
  409ef0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  409ef4:	ldrb	w8, [x8, #996]
  409ef8:	adrp	x9, 466000 <_bfd_std_section+0x110>
  409efc:	ldrb	w9, [x9, #884]
  409f00:	ldr	x11, [sp, #168]
  409f04:	cmp	w8, #0x0
  409f08:	mov	w8, #0x40000000            	// #1073741824
  409f0c:	csel	x8, x8, xzr, ne  // ne = any
  409f10:	cmp	w9, #0x0
  409f14:	mov	w9, #0x10000000            	// #268435456
  409f18:	csel	x9, x9, xzr, ne  // ne = any
  409f1c:	orr	x8, x9, x8
  409f20:	str	x8, [x23, #88]
  409f24:	adrp	x9, 466000 <_bfd_std_section+0x110>
  409f28:	ldr	x9, [x9, #856]
  409f2c:	cbz	x9, 409f38 <ferror@plt+0x6698>
  409f30:	orr	x8, x8, #0x20000000
  409f34:	str	x8, [x23, #88]
  409f38:	ldr	w9, [x23, #192]
  409f3c:	cbz	w9, 40a094 <ferror@plt+0x67f4>
  409f40:	ldr	x9, [sp, #208]
  409f44:	cmp	x11, x9
  409f48:	b.cs	40a094 <ferror@plt+0x67f4>  // b.hs, b.nlast
  409f4c:	ldr	x9, [sp, #256]
  409f50:	mov	w12, #0x42                  	// #66
  409f54:	ldr	x10, [x9]
  409f58:	ldr	w9, [x10, #72]
  409f5c:	and	w9, w9, w12
  409f60:	cbnz	w9, 40a094 <ferror@plt+0x67f4>
  409f64:	ldr	x9, [x11]
  409f68:	ldr	x12, [sp, #184]
  409f6c:	ldr	x11, [x9, #8]
  409f70:	sub	x11, x11, x12
  409f74:	ldr	x12, [sp, #192]
  409f78:	sub	x19, x11, x12
  409f7c:	cmp	x19, #0x1
  409f80:	b.lt	40a024 <ferror@plt+0x6784>  // b.tstop
  409f84:	ldr	x8, [x10, #192]
  409f88:	ldrsw	x8, [x8, #80]
  409f8c:	tbnz	w8, #31, 40a02c <ferror@plt+0x678c>
  409f90:	cmp	x19, x8
  409f94:	b.le	40a02c <ferror@plt+0x678c>
  409f98:	ldr	x9, [sp, #168]
  409f9c:	mov	w0, wzr
  409fa0:	b	40a070 <ferror@plt+0x67d0>
  409fa4:	ldr	w12, [sp, #268]
  409fa8:	ldr	x10, [sp, #176]
  409fac:	ldr	x11, [sp, #192]
  409fb0:	adrp	x14, 463000 <warn@@Base+0x25fcc>
  409fb4:	udiv	w8, w12, w24
  409fb8:	add	x14, x14, #0x3b0
  409fbc:	sub	w9, w10, w11
  409fc0:	add	x8, x11, x8
  409fc4:	mul	w9, w24, w9
  409fc8:	cmp	x8, x10
  409fcc:	csel	w20, w9, w12, hi  // hi = pmore
  409fd0:	sxtw	x9, w20
  409fd4:	add	x8, x26, x9
  409fd8:	cmp	x26, x8
  409fdc:	mov	x10, x26
  409fe0:	mov	w15, #0x2e                  	// #46
  409fe4:	b.cs	40a014 <ferror@plt+0x6774>  // b.hs, b.nlast
  409fe8:	ldr	x10, [sp, #304]
  409fec:	sub	x11, x29, #0x80
  409ff0:	add	x10, x10, x26
  409ff4:	ldrb	w12, [x10], #1
  409ff8:	ldrh	w13, [x14, x12, lsl #1]
  409ffc:	tst	w13, #0x10
  40a000:	csel	w12, w15, w12, eq  // eq = none
  40a004:	subs	x9, x9, #0x1
  40a008:	strb	w12, [x11], #1
  40a00c:	b.ne	409ff4 <ferror@plt+0x6754>  // b.any
  40a010:	mov	x10, x8
  40a014:	sub	x8, x10, x26
  40a018:	sub	x9, x29, #0x80
  40a01c:	strb	wzr, [x9, x8]
  40a020:	b	40a128 <ferror@plt+0x6888>
  40a024:	cbnz	x19, 40a094 <ferror@plt+0x67f4>
  40a028:	b	40a084 <ferror@plt+0x67e4>
  40a02c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40a030:	ldr	w0, [x8, #916]
  40a034:	ldr	x9, [sp, #168]
  40a038:	cbnz	w0, 40a070 <ferror@plt+0x67d0>
  40a03c:	adrp	x8, 40b000 <ferror@plt+0x7760>
  40a040:	add	x8, x8, #0x418
  40a044:	str	x8, [x23]
  40a048:	ldr	x8, [x22, #40]
  40a04c:	ldr	x9, [sp, #192]
  40a050:	mov	x1, x23
  40a054:	add	x0, x8, x9
  40a058:	ldr	x8, [sp, #128]
  40a05c:	blr	x8
  40a060:	ldr	x9, [sp, #168]
  40a064:	adrp	x8, 40b000 <ferror@plt+0x7760>
  40a068:	add	x8, x8, #0x330
  40a06c:	str	x8, [x23]
  40a070:	sdiv	w8, w0, w24
  40a074:	cmp	x19, w8, sxtw
  40a078:	b.ge	40a094 <ferror@plt+0x67f4>  // b.tcont
  40a07c:	ldr	x8, [x23, #88]
  40a080:	ldr	x9, [x9]
  40a084:	orr	x8, x8, #0x80000000
  40a088:	str	x8, [x23, #88]
  40a08c:	ldr	x8, [sp, #256]
  40a090:	str	x9, [x8, #40]
  40a094:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40a098:	ldrb	w8, [x8, #996]
  40a09c:	tbnz	w8, #0, 40a0c0 <ferror@plt+0x6820>
  40a0a0:	ldr	w8, [x22, #32]
  40a0a4:	mov	w9, #0x110                 	// #272
  40a0a8:	bics	wzr, w9, w8
  40a0ac:	b.ne	40a0c0 <ferror@plt+0x6820>  // b.any
  40a0b0:	ldr	x8, [x22, #40]
  40a0b4:	ldr	x9, [sp, #176]
  40a0b8:	add	x8, x8, x9
  40a0bc:	str	x8, [x23, #232]
  40a0c0:	ldr	x8, [sp, #176]
  40a0c4:	ldr	x9, [sp, #192]
  40a0c8:	mov	x1, x23
  40a0cc:	str	x8, [x23, #240]
  40a0d0:	ldr	x8, [x22, #40]
  40a0d4:	add	x0, x8, x9
  40a0d8:	ldr	x8, [sp, #128]
  40a0dc:	blr	x8
  40a0e0:	adrp	x8, 403000 <exit@plt>
  40a0e4:	add	x8, x8, #0x880
  40a0e8:	str	xzr, [x23, #232]
  40a0ec:	str	x8, [x23]
  40a0f0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40a0f4:	ldr	x8, [x8, #3816]
  40a0f8:	mov	w20, w0
  40a0fc:	str	x8, [x23, #8]
  40a100:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40a104:	ldr	w8, [x8, #916]
  40a108:	cbnz	w8, 40a120 <ferror@plt+0x6880>
  40a10c:	ldr	w8, [x23, #168]
  40a110:	ldr	w9, [sp, #268]
  40a114:	cmp	w8, #0x0
  40a118:	csel	w9, w9, w8, eq  // eq = none
  40a11c:	str	w9, [sp, #268]
  40a120:	cmp	w20, w24
  40a124:	b.lt	40a730 <ferror@plt+0x6e90>  // b.tstop
  40a128:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40a12c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40a130:	ldr	w8, [x8, #1088]
  40a134:	ldr	w9, [x9, #1084]
  40a138:	str	x20, [sp, #240]
  40a13c:	cbz	w8, 40a2bc <ferror@plt+0x6a1c>
  40a140:	cmp	w9, #0x0
  40a144:	b.le	40a2c0 <ferror@plt+0x6a20>
  40a148:	ldr	w12, [sp, #268]
  40a14c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40a150:	ldrb	w9, [x9, #884]
  40a154:	ldr	w10, [x23, #172]
  40a158:	cmp	w20, w12
  40a15c:	cset	w11, le
  40a160:	cmp	w8, #0x0
  40a164:	cset	w8, ne  // ne = any
  40a168:	orr	w8, w11, w8
  40a16c:	orr	w8, w8, w9
  40a170:	tst	w8, #0x1
  40a174:	csel	w8, w20, w12, ne  // ne = any
  40a178:	cmp	w10, #0x0
  40a17c:	add	x21, x26, w8, sxtw
  40a180:	csinc	w19, w10, wzr, ne  // ne = any
  40a184:	cmp	x26, x21
  40a188:	str	w8, [sp, #284]
  40a18c:	b.cs	40a238 <ferror@plt+0x6998>  // b.hs, b.nlast
  40a190:	ldr	x8, [sp, #304]
  40a194:	sxtw	x22, w19
  40a198:	sub	x20, x22, #0x1
  40a19c:	mov	x25, x26
  40a1a0:	add	x24, x8, x26
  40a1a4:	b	40a1c4 <ferror@plt+0x6924>
  40a1a8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40a1ac:	ldr	x1, [x8, #3816]
  40a1b0:	mov	w0, #0x20                  	// #32
  40a1b4:	bl	4030b0 <putc@plt>
  40a1b8:	cmp	x25, x21
  40a1bc:	add	x24, x24, x22
  40a1c0:	b.cs	40a238 <ferror@plt+0x6998>  // b.hs, b.nlast
  40a1c4:	ldr	x8, [sp, #320]
  40a1c8:	add	x25, x25, x22
  40a1cc:	cmp	x25, x8
  40a1d0:	b.hi	40a1a8 <ferror@plt+0x6908>  // b.pmore
  40a1d4:	ldr	x8, [sp, #312]
  40a1d8:	ldr	w8, [x8, #176]
  40a1dc:	cmp	w8, #0x1
  40a1e0:	b.ne	40a210 <ferror@plt+0x6970>  // b.any
  40a1e4:	cmp	w19, #0x1
  40a1e8:	b.lt	40a1a8 <ferror@plt+0x6908>  // b.tstop
  40a1ec:	mov	x23, x20
  40a1f0:	ldrb	w1, [x24, x23]
  40a1f4:	mov	x0, x27
  40a1f8:	bl	4037a0 <printf@plt>
  40a1fc:	add	x8, x23, #0x1
  40a200:	sub	x23, x23, #0x1
  40a204:	cmp	x8, #0x1
  40a208:	b.gt	40a1f0 <ferror@plt+0x6950>
  40a20c:	b	40a1a8 <ferror@plt+0x6908>
  40a210:	cmp	w19, #0x1
  40a214:	b.lt	40a1a8 <ferror@plt+0x6908>  // b.tstop
  40a218:	mov	x23, xzr
  40a21c:	ldrb	w1, [x24, x23]
  40a220:	mov	x0, x27
  40a224:	bl	4037a0 <printf@plt>
  40a228:	add	x23, x23, #0x1
  40a22c:	cmp	x23, x22
  40a230:	b.lt	40a21c <ferror@plt+0x697c>  // b.tstop
  40a234:	b	40a1a8 <ferror@plt+0x6908>
  40a238:	ldr	w8, [sp, #268]
  40a23c:	ldr	w23, [sp, #284]
  40a240:	ldr	x22, [sp, #216]
  40a244:	adrp	x21, 442000 <warn@@Base+0x4fcc>
  40a248:	add	x21, x21, #0x2d
  40a24c:	cmp	w23, w8
  40a250:	b.lt	40a298 <ferror@plt+0x69f8>  // b.tstop
  40a254:	ldr	w8, [sp, #148]
  40a258:	ldr	x24, [sp, #224]
  40a25c:	cbz	w8, 40a2e0 <ferror@plt+0x6a40>
  40a260:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40a264:	ldr	x1, [x8, #3816]
  40a268:	mov	w0, #0x9                   	// #9
  40a26c:	bl	4030b0 <putc@plt>
  40a270:	ldr	x20, [sp, #240]
  40a274:	b	40a2d0 <ferror@plt+0x6a30>
  40a278:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40a27c:	ldr	x1, [x8, #3816]
  40a280:	mov	w0, #0x20                  	// #32
  40a284:	bl	4030b0 <putc@plt>
  40a288:	ldr	w8, [sp, #268]
  40a28c:	add	w23, w23, w19
  40a290:	cmp	w23, w8
  40a294:	b.ge	40a254 <ferror@plt+0x69b4>  // b.tcont
  40a298:	cmp	w19, #0x1
  40a29c:	b.lt	40a278 <ferror@plt+0x69d8>  // b.tstop
  40a2a0:	mov	w20, wzr
  40a2a4:	mov	x0, x21
  40a2a8:	bl	4037a0 <printf@plt>
  40a2ac:	add	w20, w20, #0x1
  40a2b0:	cmp	w20, w19
  40a2b4:	b.lt	40a2a4 <ferror@plt+0x6a04>  // b.tstop
  40a2b8:	b	40a278 <ferror@plt+0x69d8>
  40a2bc:	tbz	w9, #31, 40a148 <ferror@plt+0x68a8>
  40a2c0:	ldr	w8, [sp, #148]
  40a2c4:	mov	w23, wzr
  40a2c8:	mov	w19, wzr
  40a2cc:	cbz	w8, 40a2f0 <ferror@plt+0x6a50>
  40a2d0:	ldur	x8, [x29, #-64]
  40a2d4:	cbz	x8, 40a300 <ferror@plt+0x6a60>
  40a2d8:	ldur	x1, [x29, #-72]
  40a2dc:	b	40a2f4 <ferror@plt+0x6a54>
  40a2e0:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40a2e4:	add	x0, x0, #0x2b
  40a2e8:	bl	4037a0 <printf@plt>
  40a2ec:	ldr	x20, [sp, #240]
  40a2f0:	sub	x1, x29, #0x80
  40a2f4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40a2f8:	add	x0, x0, #0x6a
  40a2fc:	bl	4037a0 <printf@plt>
  40a300:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40a304:	ldr	w9, [x8, #1088]
  40a308:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40a30c:	ldr	w8, [x8, #1084]
  40a310:	cmp	w23, w20
  40a314:	cbz	w9, 40a328 <ferror@plt+0x6a88>
  40a318:	b.ge	40a498 <ferror@plt+0x6bf8>  // b.tcont
  40a31c:	cmp	w8, #0x0
  40a320:	b.gt	40a330 <ferror@plt+0x6a90>
  40a324:	b	40a498 <ferror@plt+0x6bf8>
  40a328:	b.ge	40a498 <ferror@plt+0x6bf8>  // b.tcont
  40a32c:	tbnz	w8, #31, 40a498 <ferror@plt+0x6bf8>
  40a330:	sxtw	x27, w19
  40a334:	add	x8, x27, #0x1
  40a338:	str	x8, [sp, #296]
  40a33c:	ldr	x8, [sp, #104]
  40a340:	mov	w21, w19
  40a344:	str	x26, [sp, #232]
  40a348:	add	x8, x8, x27
  40a34c:	str	x8, [sp, #288]
  40a350:	b	40a36c <ferror@plt+0x6acc>
  40a354:	ldp	x26, x20, [sp, #232]
  40a358:	ldp	x22, x24, [sp, #216]
  40a35c:	ldr	w23, [sp, #284]
  40a360:	mov	w28, #0x20                  	// #32
  40a364:	cmp	w20, w25
  40a368:	b.le	40a498 <ferror@plt+0x6bf8>
  40a36c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40a370:	ldr	x1, [x8, #3816]
  40a374:	mov	w0, #0xa                   	// #10
  40a378:	bl	4030b0 <putc@plt>
  40a37c:	ldr	x9, [sp, #256]
  40a380:	ldr	x8, [x22, #40]
  40a384:	add	x22, x26, w23, sxtw
  40a388:	sub	x1, x29, #0x80
  40a38c:	ldr	x0, [x9]
  40a390:	udiv	x9, x22, x24
  40a394:	add	x2, x9, x8
  40a398:	bl	4036a0 <bfd_sprintf_vma@plt>
  40a39c:	ldr	x8, [sp, #272]
  40a3a0:	ldrb	w9, [x8]
  40a3a4:	cmp	w9, #0x30
  40a3a8:	b.ne	40a3b4 <ferror@plt+0x6b14>  // b.any
  40a3ac:	strb	w28, [x8], #1
  40a3b0:	b	40a3a0 <ferror@plt+0x6b00>
  40a3b4:	cbnz	w9, 40a3c0 <ferror@plt+0x6b20>
  40a3b8:	mov	w9, #0x30                  	// #48
  40a3bc:	sturb	w9, [x8, #-1]
  40a3c0:	ldr	x1, [sp, #272]
  40a3c4:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40a3c8:	add	x0, x0, #0x5e0
  40a3cc:	bl	4037a0 <printf@plt>
  40a3d0:	ldr	w8, [sp, #268]
  40a3d4:	add	w25, w23, w8
  40a3d8:	cmp	w25, w20
  40a3dc:	csel	w8, w20, w25, gt
  40a3e0:	add	x20, x26, w8, sxtw
  40a3e4:	cmp	x22, x20
  40a3e8:	str	w8, [sp, #284]
  40a3ec:	b.cc	40a410 <ferror@plt+0x6b70>  // b.lo, b.ul, b.last
  40a3f0:	b	40a354 <ferror@plt+0x6ab4>
  40a3f4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40a3f8:	ldr	x1, [x8, #3816]
  40a3fc:	mov	w0, #0x20                  	// #32
  40a400:	bl	4030b0 <putc@plt>
  40a404:	cmp	x28, x20
  40a408:	mov	x22, x28
  40a40c:	b.cs	40a354 <ferror@plt+0x6ab4>  // b.hs, b.nlast
  40a410:	ldr	x8, [sp, #320]
  40a414:	add	x28, x22, x27
  40a418:	cmp	x28, x8
  40a41c:	b.hi	40a3f4 <ferror@plt+0x6b54>  // b.pmore
  40a420:	ldr	x8, [sp, #312]
  40a424:	ldr	w8, [x8, #176]
  40a428:	cmp	w8, #0x1
  40a42c:	b.ne	40a464 <ferror@plt+0x6bc4>  // b.any
  40a430:	adrp	x26, 449000 <warn@@Base+0xbfcc>
  40a434:	cmp	w19, #0x1
  40a438:	add	x26, x26, #0x562
  40a43c:	b.lt	40a3f4 <ferror@plt+0x6b54>  // b.tstop
  40a440:	ldp	x24, x23, [sp, #288]
  40a444:	ldrb	w1, [x24, x22]
  40a448:	mov	x0, x26
  40a44c:	bl	4037a0 <printf@plt>
  40a450:	sub	x23, x23, #0x1
  40a454:	cmp	x23, #0x1
  40a458:	sub	x24, x24, #0x1
  40a45c:	b.gt	40a444 <ferror@plt+0x6ba4>
  40a460:	b	40a3f4 <ferror@plt+0x6b54>
  40a464:	ldr	x23, [sp, #304]
  40a468:	adrp	x26, 449000 <warn@@Base+0xbfcc>
  40a46c:	cmp	w19, #0x1
  40a470:	mov	x24, x21
  40a474:	add	x26, x26, #0x562
  40a478:	b.lt	40a3f4 <ferror@plt+0x6b54>  // b.tstop
  40a47c:	ldrb	w1, [x23, x22]
  40a480:	mov	x0, x26
  40a484:	bl	4037a0 <printf@plt>
  40a488:	subs	x24, x24, #0x1
  40a48c:	add	x23, x23, #0x1
  40a490:	b.ne	40a47c <ferror@plt+0x6bdc>  // b.any
  40a494:	b	40a3f4 <ferror@plt+0x6b54>
  40a498:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40a49c:	ldrb	w8, [x8, #884]
  40a4a0:	tbz	w8, #0, 40a4ac <ferror@plt+0x6c0c>
  40a4a4:	mov	w8, #0x1                   	// #1
  40a4a8:	b	40a4c0 <ferror@plt+0x6c20>
  40a4ac:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40a4b0:	ldr	x1, [x8, #3816]
  40a4b4:	mov	w0, #0xa                   	// #10
  40a4b8:	bl	4030b0 <putc@plt>
  40a4bc:	mov	w8, wzr
  40a4c0:	ldr	x23, [sp, #312]
  40a4c4:	ldr	x20, [sp, #168]
  40a4c8:	ldr	x9, [sp, #208]
  40a4cc:	ldr	x10, [sp, #192]
  40a4d0:	cmp	x20, x9
  40a4d4:	b.cs	40a710 <ferror@plt+0x6e70>  // b.hs, b.nlast
  40a4d8:	ldr	x9, [sp, #184]
  40a4dc:	add	x9, x10, x9
  40a4e0:	ldr	x10, [sp, #240]
  40a4e4:	udiv	w10, w10, w24
  40a4e8:	add	x19, x9, x10
  40a4ec:	b	40a528 <ferror@plt+0x6c88>
  40a4f0:	ldp	x8, x0, [x23]
  40a4f4:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40a4f8:	add	x1, x1, #0x6a
  40a4fc:	mov	x2, x26
  40a500:	blr	x8
  40a504:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40a508:	ldr	x1, [x8, #3816]
  40a50c:	mov	w0, #0xa                   	// #10
  40a510:	bl	4030b0 <putc@plt>
  40a514:	mov	w8, wzr
  40a518:	ldr	x9, [sp, #208]
  40a51c:	add	x20, x20, #0x8
  40a520:	cmp	x20, x9
  40a524:	b.cs	40a710 <ferror@plt+0x6e70>  // b.hs, b.nlast
  40a528:	ldr	x27, [x20]
  40a52c:	ldr	x9, [x27, #8]
  40a530:	cmp	x9, x19
  40a534:	b.cs	40a710 <ferror@plt+0x6e70>  // b.hs, b.nlast
  40a538:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40a53c:	ldrb	w9, [x9, #964]
  40a540:	tbnz	w9, #0, 40a550 <ferror@plt+0x6cb0>
  40a544:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40a548:	ldrb	w9, [x9, #1064]
  40a54c:	cbz	w9, 40a518 <ferror@plt+0x6c78>
  40a550:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40a554:	ldrb	w8, [x8, #884]
  40a558:	cmp	w8, #0x1
  40a55c:	b.ne	40a574 <ferror@plt+0x6cd4>  // b.any
  40a560:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40a564:	ldr	x1, [x8, #3816]
  40a568:	mov	w0, #0x9                   	// #9
  40a56c:	bl	4030b0 <putc@plt>
  40a570:	b	40a580 <ferror@plt+0x6ce0>
  40a574:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40a578:	add	x0, x0, #0x61d
  40a57c:	bl	4037a0 <printf@plt>
  40a580:	ldr	x8, [x23, #16]
  40a584:	ldr	x9, [x22, #40]
  40a588:	ldr	x10, [x27, #8]
  40a58c:	add	x1, sp, #0x148
  40a590:	ldr	x0, [x8]
  40a594:	ldr	x8, [sp, #184]
  40a598:	add	x26, sp, #0x148
  40a59c:	sub	x8, x9, x8
  40a5a0:	add	x2, x8, x10
  40a5a4:	bl	4036a0 <bfd_sprintf_vma@plt>
  40a5a8:	ldrb	w8, [x26]
  40a5ac:	cmp	w8, #0x30
  40a5b0:	b.ne	40a5bc <ferror@plt+0x6d1c>  // b.any
  40a5b4:	add	x26, x26, #0x1
  40a5b8:	b	40a5a8 <ferror@plt+0x6d08>
  40a5bc:	cbnz	w8, 40a5c4 <ferror@plt+0x6d24>
  40a5c0:	sub	x26, x26, #0x1
  40a5c4:	ldp	x8, x0, [x23]
  40a5c8:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40a5cc:	add	x1, x1, #0x6a
  40a5d0:	mov	x2, x26
  40a5d4:	blr	x8
  40a5d8:	ldr	x8, [x27, #24]
  40a5dc:	cbz	x8, 40a600 <ferror@plt+0x6d60>
  40a5e0:	ldr	x1, [x8, #32]
  40a5e4:	cbz	x1, 40a618 <ferror@plt+0x6d78>
  40a5e8:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40a5ec:	add	x0, x0, #0x62e
  40a5f0:	bl	4037a0 <printf@plt>
  40a5f4:	ldr	x8, [x27]
  40a5f8:	cbnz	x8, 40a630 <ferror@plt+0x6d90>
  40a5fc:	b	40a664 <ferror@plt+0x6dc4>
  40a600:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40a604:	add	x0, x0, #0x621
  40a608:	bl	4037a0 <printf@plt>
  40a60c:	ldr	x8, [x27]
  40a610:	cbnz	x8, 40a630 <ferror@plt+0x6d90>
  40a614:	b	40a664 <ferror@plt+0x6dc4>
  40a618:	ldr	w1, [x8]
  40a61c:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40a620:	add	x0, x0, #0x634
  40a624:	bl	4037a0 <printf@plt>
  40a628:	ldr	x8, [x27]
  40a62c:	cbz	x8, 40a664 <ferror@plt+0x6dc4>
  40a630:	ldr	x2, [x8]
  40a634:	cbz	x2, 40a664 <ferror@plt+0x6dc4>
  40a638:	ldr	x8, [x2, #8]
  40a63c:	cbz	x8, 40a67c <ferror@plt+0x6ddc>
  40a640:	ldrb	w8, [x8]
  40a644:	cbz	w8, 40a67c <ferror@plt+0x6ddc>
  40a648:	ldr	x8, [sp, #256]
  40a64c:	mov	x1, x23
  40a650:	ldr	x0, [x8]
  40a654:	bl	407540 <ferror@plt+0x3ca0>
  40a658:	ldr	x27, [x27, #16]
  40a65c:	cbnz	x27, 40a6b4 <ferror@plt+0x6e14>
  40a660:	b	40a504 <ferror@plt+0x6c64>
  40a664:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40a668:	add	x0, x0, #0x46d
  40a66c:	bl	4037a0 <printf@plt>
  40a670:	ldr	x27, [x27, #16]
  40a674:	cbnz	x27, 40a6b4 <ferror@plt+0x6e14>
  40a678:	b	40a504 <ferror@plt+0x6c64>
  40a67c:	ldr	x8, [x2, #32]
  40a680:	ldr	x0, [x8]
  40a684:	cbz	x0, 40a690 <ferror@plt+0x6df0>
  40a688:	ldrb	w8, [x0]
  40a68c:	cbnz	w8, 40a698 <ferror@plt+0x6df8>
  40a690:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40a694:	add	x0, x0, #0x46d
  40a698:	bl	4049f4 <ferror@plt+0x1154>
  40a69c:	mov	x1, x0
  40a6a0:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40a6a4:	add	x0, x0, #0x6a
  40a6a8:	bl	4037a0 <printf@plt>
  40a6ac:	ldr	x27, [x27, #16]
  40a6b0:	cbz	x27, 40a504 <ferror@plt+0x6c64>
  40a6b4:	tbnz	x27, #63, 40a6c8 <ferror@plt+0x6e28>
  40a6b8:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40a6bc:	add	x0, x0, #0x47b
  40a6c0:	bl	4037a0 <printf@plt>
  40a6c4:	b	40a6d8 <ferror@plt+0x6e38>
  40a6c8:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40a6cc:	add	x0, x0, #0x477
  40a6d0:	bl	4037a0 <printf@plt>
  40a6d4:	neg	x27, x27
  40a6d8:	ldr	x8, [x23, #16]
  40a6dc:	add	x1, sp, #0x148
  40a6e0:	mov	x2, x27
  40a6e4:	add	x26, sp, #0x148
  40a6e8:	ldr	x0, [x8]
  40a6ec:	bl	4036a0 <bfd_sprintf_vma@plt>
  40a6f0:	ldrb	w8, [x26]
  40a6f4:	cmp	w8, #0x30
  40a6f8:	b.ne	40a704 <ferror@plt+0x6e64>  // b.any
  40a6fc:	add	x26, x26, #0x1
  40a700:	b	40a6f0 <ferror@plt+0x6e50>
  40a704:	cbnz	w8, 40a4f0 <ferror@plt+0x6c50>
  40a708:	sub	x26, x26, #0x1
  40a70c:	b	40a4f0 <ferror@plt+0x6c50>
  40a710:	cbz	w8, 409088 <ferror@plt+0x57e8>
  40a714:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40a718:	ldr	x1, [x8, #3816]
  40a71c:	mov	w0, #0xa                   	// #10
  40a720:	bl	4030b0 <putc@plt>
  40a724:	b	409088 <ferror@plt+0x57e8>
  40a728:	mov	x26, x0
  40a72c:	b	40950c <ferror@plt+0x5c6c>
  40a730:	ldur	x8, [x29, #-64]
  40a734:	cbz	x8, 40a740 <ferror@plt+0x6ea0>
  40a738:	ldur	x0, [x29, #-72]
  40a73c:	bl	403440 <puts@plt>
  40a740:	tbnz	w20, #31, 40a76c <ferror@plt+0x6ecc>
  40a744:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40a748:	mov	w2, #0x5                   	// #5
  40a74c:	mov	x0, xzr
  40a750:	add	x1, x1, #0x5fb
  40a754:	bl	403700 <dcgettext@plt>
  40a758:	mov	w1, w20
  40a75c:	bl	43c210 <ferror@plt+0x38970>
  40a760:	mov	w8, #0x1                   	// #1
  40a764:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40a768:	str	w8, [x9, #936]
  40a76c:	ldr	x20, [sp, #168]
  40a770:	ldur	x0, [x29, #-72]
  40a774:	str	x20, [sp, #168]
  40a778:	bl	403510 <free@plt>
  40a77c:	ldr	x0, [sp, #248]
  40a780:	bl	403510 <free@plt>
  40a784:	ldr	x0, [sp, #200]
  40a788:	bl	403510 <free@plt>
  40a78c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40a790:	ldr	x19, [x8, #1264]
  40a794:	cbnz	x19, 40a7b4 <ferror@plt+0x6f14>
  40a798:	b	408060 <ferror@plt+0x47c0>
  40a79c:	mov	x0, x19
  40a7a0:	bl	403510 <free@plt>
  40a7a4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40a7a8:	mov	x19, x20
  40a7ac:	str	x20, [x8, #1264]
  40a7b0:	cbz	x20, 408060 <ferror@plt+0x47c0>
  40a7b4:	ldr	x0, [x19, #16]
  40a7b8:	ldr	x20, [x19]
  40a7bc:	cbz	x0, 40a79c <ferror@plt+0x6efc>
  40a7c0:	bl	403510 <free@plt>
  40a7c4:	b	40a79c <ferror@plt+0x6efc>
  40a7c8:	mov	w8, #0x1                   	// #1
  40a7cc:	b	408bcc <ferror@plt+0x532c>
  40a7d0:	ldur	x0, [x29, #-136]
  40a7d4:	bl	403510 <free@plt>
  40a7d8:	ldr	x0, [sp]
  40a7dc:	cbz	x0, 40a7e4 <ferror@plt+0x6f44>
  40a7e0:	bl	403510 <free@plt>
  40a7e4:	add	sp, sp, #0x2d0
  40a7e8:	ldp	x20, x19, [sp, #80]
  40a7ec:	ldp	x22, x21, [sp, #64]
  40a7f0:	ldp	x24, x23, [sp, #48]
  40a7f4:	ldp	x26, x25, [sp, #32]
  40a7f8:	ldp	x28, x27, [sp, #16]
  40a7fc:	ldp	x29, x30, [sp], #96
  40a800:	ret
  40a804:	ldr	x8, [sp, #64]
  40a808:	ldr	x0, [x8]
  40a80c:	bl	43c110 <ferror@plt+0x38870>
  40a810:	sub	sp, sp, #0x80
  40a814:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40a818:	stp	x20, x19, [sp, #112]
  40a81c:	ldr	x19, [x8, #1240]
  40a820:	stp	x29, x30, [sp, #32]
  40a824:	stp	x28, x27, [sp, #48]
  40a828:	stp	x26, x25, [sp, #64]
  40a82c:	cmp	x19, #0x1
  40a830:	stp	x24, x23, [sp, #80]
  40a834:	stp	x22, x21, [sp, #96]
  40a838:	add	x29, sp, #0x20
  40a83c:	b.lt	40abf8 <ferror@plt+0x7358>  // b.tstop
  40a840:	ldr	x13, [x1, #16]
  40a844:	ldr	w8, [x1, #180]
  40a848:	adrp	x23, 466000 <_bfd_std_section+0x110>
  40a84c:	ldr	x25, [x1, #48]
  40a850:	ldr	x9, [x23, #1248]
  40a854:	str	x8, [sp]
  40a858:	ldr	x8, [x13]
  40a85c:	mov	x21, x1
  40a860:	mov	x20, x0
  40a864:	cmp	x19, #0x1
  40a868:	str	x8, [sp, #8]
  40a86c:	b.ne	40a878 <ferror@plt+0x6fd8>  // b.any
  40a870:	mov	x8, xzr
  40a874:	b	40a8c8 <ferror@plt+0x7028>
  40a878:	mov	x10, xzr
  40a87c:	b	40a898 <ferror@plt+0x6ff8>
  40a880:	mov	x19, x8
  40a884:	mov	x8, x10
  40a888:	add	x10, x8, #0x1
  40a88c:	cmp	x10, x19
  40a890:	mov	x10, x8
  40a894:	b.ge	40a8c8 <ferror@plt+0x7028>  // b.tcont
  40a898:	add	x8, x10, x19
  40a89c:	cmp	x8, #0x0
  40a8a0:	cinc	x8, x8, lt  // lt = tstop
  40a8a4:	asr	x8, x8, #1
  40a8a8:	ldr	x11, [x9, x8, lsl #3]
  40a8ac:	ldr	x12, [x11, #32]
  40a8b0:	ldr	x11, [x11, #16]
  40a8b4:	ldr	x12, [x12, #40]
  40a8b8:	add	x11, x11, x12
  40a8bc:	cmp	x11, x20
  40a8c0:	b.hi	40a880 <ferror@plt+0x6fe0>  // b.pmore
  40a8c4:	b.cc	40a888 <ferror@plt+0x6fe8>  // b.lo, b.ul, b.last
  40a8c8:	add	x10, x9, x8, lsl #3
  40a8cc:	stur	x13, [x29, #-8]
  40a8d0:	str	x2, [sp, #16]
  40a8d4:	mov	x27, x8
  40a8d8:	subs	x8, x8, #0x1
  40a8dc:	mov	x9, x10
  40a8e0:	b.lt	40a918 <ferror@plt+0x7078>  // b.tstop
  40a8e4:	ldr	x11, [x9]
  40a8e8:	mov	x10, x9
  40a8ec:	ldr	x12, [x11, #32]
  40a8f0:	ldr	x11, [x11, #16]
  40a8f4:	ldr	x12, [x12, #40]
  40a8f8:	ldr	x13, [x10, #-8]!
  40a8fc:	add	x11, x11, x12
  40a900:	ldr	x14, [x13, #32]
  40a904:	ldr	x13, [x13, #16]
  40a908:	ldr	x14, [x14, #40]
  40a90c:	add	x12, x13, x14
  40a910:	cmp	x11, x12
  40a914:	b.eq	40a8d4 <ferror@plt+0x7034>  // b.none
  40a918:	cmp	x27, x19
  40a91c:	mov	x24, x27
  40a920:	b.ge	40a9b0 <ferror@plt+0x7110>  // b.tcont
  40a924:	mov	x24, x27
  40a928:	cbnz	wzr, 40a9b0 <ferror@plt+0x7110>
  40a92c:	ldr	x22, [x9]
  40a930:	sub	x26, x19, #0x1
  40a934:	mov	x28, x27
  40a938:	ldr	x8, [x22, #32]
  40a93c:	ldr	x0, [x8]
  40a940:	ldr	x1, [x25]
  40a944:	bl	4034a0 <strcmp@plt>
  40a948:	cbnz	w0, 40a960 <ferror@plt+0x70c0>
  40a94c:	ldr	x8, [x21, #136]
  40a950:	mov	x0, x22
  40a954:	mov	x1, x21
  40a958:	blr	x8
  40a95c:	cbnz	w0, 40ac28 <ferror@plt+0x7388>
  40a960:	cmp	x26, x28
  40a964:	b.eq	40a9ac <ferror@plt+0x710c>  // b.none
  40a968:	ldr	x8, [x23, #1248]
  40a96c:	add	x24, x28, #0x1
  40a970:	add	x9, x8, x28, lsl #3
  40a974:	ldr	x22, [x9, #8]
  40a978:	ldr	x9, [x8, x27, lsl #3]
  40a97c:	mov	x28, x24
  40a980:	ldr	x8, [x22, #32]
  40a984:	ldr	x10, [x9, #32]
  40a988:	ldr	x9, [x9, #16]
  40a98c:	ldr	x11, [x22, #16]
  40a990:	ldr	x12, [x8, #40]
  40a994:	ldr	x10, [x10, #40]
  40a998:	add	x11, x11, x12
  40a99c:	add	x9, x9, x10
  40a9a0:	cmp	x11, x9
  40a9a4:	b.eq	40a93c <ferror@plt+0x709c>  // b.none
  40a9a8:	b	40a9b0 <ferror@plt+0x7110>
  40a9ac:	mov	x24, x19
  40a9b0:	ldur	x26, [x29, #-8]
  40a9b4:	ldr	w8, [x26, #8]
  40a9b8:	cbz	w8, 40a9e4 <ferror@plt+0x7144>
  40a9bc:	ldr	x8, [x23, #1248]
  40a9c0:	ldr	x22, [x8, x27, lsl #3]
  40a9c4:	ldr	x8, [x22, #32]
  40a9c8:	ldr	x1, [x25]
  40a9cc:	ldr	x0, [x8]
  40a9d0:	bl	4034a0 <strcmp@plt>
  40a9d4:	mov	w19, wzr
  40a9d8:	mov	w28, #0x1                   	// #1
  40a9dc:	cbnz	w0, 40aa30 <ferror@plt+0x7190>
  40a9e0:	b	40aa0c <ferror@plt+0x716c>
  40a9e4:	ldr	x8, [sp, #8]
  40a9e8:	ldrb	w8, [x8, #72]
  40a9ec:	tbz	w8, #0, 40a9fc <ferror@plt+0x715c>
  40a9f0:	ldr	x8, [x25, #40]
  40a9f4:	cmp	x8, x20
  40a9f8:	b.ls	40ac00 <ferror@plt+0x7360>  // b.plast
  40a9fc:	ldr	x8, [x23, #1248]
  40aa00:	mov	w28, wzr
  40aa04:	ldr	x22, [x8, x27, lsl #3]
  40aa08:	mov	w19, #0x1                   	// #1
  40aa0c:	ldr	x8, [x21, #136]
  40aa10:	mov	x0, x22
  40aa14:	mov	x1, x21
  40aa18:	blr	x8
  40aa1c:	cbz	w0, 40aa30 <ferror@plt+0x7190>
  40aa20:	ldr	x13, [sp, #16]
  40aa24:	mov	x24, x27
  40aa28:	tbnz	w28, #0, 40acc8 <ferror@plt+0x7428>
  40aa2c:	b	40ab44 <ferror@plt+0x72a4>
  40aa30:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40aa34:	str	w28, [sp, #8]
  40aa38:	ldr	x28, [x8, #1240]
  40aa3c:	subs	x24, x24, #0x1
  40aa40:	b.ge	40aa6c <ferror@plt+0x71cc>  // b.tcont
  40aa44:	b	40aaf4 <ferror@plt+0x7254>
  40aa48:	ldr	x8, [x22, #32]
  40aa4c:	ldr	x1, [x25]
  40aa50:	ldr	x0, [x8]
  40aa54:	bl	4034a0 <strcmp@plt>
  40aa58:	cbz	w0, 40aa78 <ferror@plt+0x71d8>
  40aa5c:	add	x8, x24, #0x1
  40aa60:	sub	x24, x24, #0x1
  40aa64:	cmp	x8, #0x1
  40aa68:	b.le	40aadc <ferror@plt+0x723c>
  40aa6c:	ldr	x8, [x23, #1248]
  40aa70:	ldr	x22, [x8, x24, lsl #3]
  40aa74:	tbz	w19, #0, 40aa48 <ferror@plt+0x71a8>
  40aa78:	ldr	x8, [x21, #136]
  40aa7c:	mov	x0, x22
  40aa80:	mov	x1, x21
  40aa84:	blr	x8
  40aa88:	cbz	w0, 40aa5c <ferror@plt+0x71bc>
  40aa8c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40aa90:	ldr	x8, [x8, #1240]
  40aa94:	ldr	x10, [x23, #1248]
  40aa98:	cmp	x28, x8
  40aa9c:	csel	x9, x24, x28, eq  // eq = none
  40aaa0:	ldr	x11, [x10, x24, lsl #3]
  40aaa4:	ldr	x10, [x10, x9, lsl #3]
  40aaa8:	mov	x28, x24
  40aaac:	ldr	x12, [x11, #32]
  40aab0:	ldr	x13, [x10, #32]
  40aab4:	ldr	x11, [x11, #16]
  40aab8:	ldr	x10, [x10, #16]
  40aabc:	ldr	x12, [x12, #40]
  40aac0:	ldr	x13, [x13, #40]
  40aac4:	add	x11, x11, x12
  40aac8:	add	x10, x10, x13
  40aacc:	cmp	x11, x10
  40aad0:	b.eq	40aa5c <ferror@plt+0x71bc>  // b.none
  40aad4:	mov	x28, x9
  40aad8:	b	40aae4 <ferror@plt+0x7244>
  40aadc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40aae0:	ldr	x8, [x8, #1240]
  40aae4:	mov	x24, x28
  40aae8:	cmp	x28, x8
  40aaec:	mov	x28, x8
  40aaf0:	b.ne	40ab04 <ferror@plt+0x7264>  // b.any
  40aaf4:	add	x24, x27, #0x1
  40aaf8:	cmp	x24, x28
  40aafc:	b.lt	40abd4 <ferror@plt+0x7334>  // b.tstop
  40ab00:	mov	x24, x27
  40ab04:	ldr	x8, [x23, #1248]
  40ab08:	ldr	x22, [x8, x24, lsl #3]
  40ab0c:	tbnz	w19, #0, 40ab24 <ferror@plt+0x7284>
  40ab10:	ldr	x8, [x22, #32]
  40ab14:	ldr	x1, [x25]
  40ab18:	ldr	x0, [x8]
  40ab1c:	bl	4034a0 <strcmp@plt>
  40ab20:	cbnz	w0, 40abf8 <ferror@plt+0x7358>
  40ab24:	ldr	x8, [x21, #136]
  40ab28:	mov	x0, x22
  40ab2c:	mov	x1, x21
  40ab30:	blr	x8
  40ab34:	cbz	w0, 40abf8 <ferror@plt+0x7358>
  40ab38:	ldr	x13, [sp, #16]
  40ab3c:	ldr	w8, [sp, #8]
  40ab40:	tbnz	w8, #0, 40acc8 <ferror@plt+0x7428>
  40ab44:	ldr	x8, [x26, #24]
  40ab48:	cmp	x8, #0x1
  40ab4c:	b.lt	40acc8 <ferror@plt+0x7428>  // b.tstop
  40ab50:	ldr	x9, [x23, #1248]
  40ab54:	ldr	x10, [x9, x24, lsl #3]
  40ab58:	ldr	x9, [x10, #16]
  40ab5c:	cmp	x9, x20
  40ab60:	b.eq	40acc8 <ferror@plt+0x7428>  // b.none
  40ab64:	ldr	x9, [x26, #16]
  40ab68:	cbz	x9, 40acc8 <ferror@plt+0x7428>
  40ab6c:	ldr	x11, [x9]
  40ab70:	ldr	x11, [x11, #8]
  40ab74:	cmp	x11, x20
  40ab78:	b.hi	40acc8 <ferror@plt+0x7428>  // b.pmore
  40ab7c:	add	x11, x9, x8, lsl #3
  40ab80:	ldur	x11, [x11, #-8]
  40ab84:	ldr	x11, [x11, #8]
  40ab88:	cmp	x11, x20
  40ab8c:	b.cc	40acc8 <ferror@plt+0x7428>  // b.lo, b.ul, b.last
  40ab90:	ldrb	w10, [x10, #26]
  40ab94:	tbnz	w10, #5, 40acc8 <ferror@plt+0x7428>
  40ab98:	add	x8, x9, x8, lsl #3
  40ab9c:	sub	x8, x8, #0x8
  40aba0:	cmp	x9, x8
  40aba4:	b.ls	40ac4c <ferror@plt+0x73ac>  // b.plast
  40aba8:	b	40acc8 <ferror@plt+0x7428>
  40abac:	ldr	x8, [x21, #136]
  40abb0:	mov	x0, x22
  40abb4:	mov	x1, x21
  40abb8:	blr	x8
  40abbc:	cbnz	w0, 40ab04 <ferror@plt+0x7264>
  40abc0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40abc4:	ldr	x8, [x8, #1240]
  40abc8:	add	x24, x24, #0x1
  40abcc:	cmp	x24, x8
  40abd0:	b.ge	40ab00 <ferror@plt+0x7260>  // b.tcont
  40abd4:	ldr	x8, [x23, #1248]
  40abd8:	ldr	x22, [x8, x24, lsl #3]
  40abdc:	tbnz	w19, #0, 40abac <ferror@plt+0x730c>
  40abe0:	ldr	x8, [x22, #32]
  40abe4:	ldr	x1, [x25]
  40abe8:	ldr	x0, [x8]
  40abec:	bl	4034a0 <strcmp@plt>
  40abf0:	cbnz	w0, 40abc0 <ferror@plt+0x7320>
  40abf4:	b	40abac <ferror@plt+0x730c>
  40abf8:	mov	x0, xzr
  40abfc:	b	40acd8 <ferror@plt+0x7438>
  40ac00:	ldr	x10, [x23, #1248]
  40ac04:	ldr	x9, [x25, #56]
  40ac08:	ldr	x11, [sp]
  40ac0c:	ldr	x22, [x10, x27, lsl #3]
  40ac10:	udiv	x9, x9, x11
  40ac14:	add	x8, x9, x8
  40ac18:	cmp	x8, x20
  40ac1c:	b.hi	40a9c4 <ferror@plt+0x7124>  // b.pmore
  40ac20:	mov	w28, wzr
  40ac24:	b	40aa08 <ferror@plt+0x7168>
  40ac28:	ldr	x8, [sp, #16]
  40ac2c:	cbz	x8, 40ac34 <ferror@plt+0x7394>
  40ac30:	str	x28, [x8]
  40ac34:	ldr	x8, [x23, #1248]
  40ac38:	ldr	x0, [x8, x28, lsl #3]
  40ac3c:	b	40acd8 <ferror@plt+0x7438>
  40ac40:	mov	x8, x10
  40ac44:	cmp	x9, x8
  40ac48:	b.hi	40acc8 <ferror@plt+0x7428>  // b.pmore
  40ac4c:	sub	x10, x8, x9
  40ac50:	asr	x10, x10, #3
  40ac54:	cmp	x10, #0x0
  40ac58:	cinc	x10, x10, lt  // lt = tstop
  40ac5c:	asr	x10, x10, #1
  40ac60:	add	x10, x9, x10, lsl #3
  40ac64:	ldr	x11, [x10]
  40ac68:	ldr	x11, [x11, #8]
  40ac6c:	cmp	x11, x20
  40ac70:	b.eq	40ac98 <ferror@plt+0x73f8>  // b.none
  40ac74:	b.hi	40ac40 <ferror@plt+0x73a0>  // b.pmore
  40ac78:	ldr	x9, [x10, #8]!
  40ac7c:	ldr	x9, [x9, #8]
  40ac80:	cmp	x9, x20
  40ac84:	b.hi	40acc8 <ferror@plt+0x7428>  // b.pmore
  40ac88:	mov	x9, x10
  40ac8c:	cmp	x9, x8
  40ac90:	b.ls	40ac4c <ferror@plt+0x73ac>  // b.plast
  40ac94:	b	40acc8 <ferror@plt+0x7428>
  40ac98:	sub	x11, x10, #0x8
  40ac9c:	mov	x10, x11
  40aca0:	cmp	x11, x9
  40aca4:	b.cc	40acbc <ferror@plt+0x741c>  // b.lo, b.ul, b.last
  40aca8:	mov	x11, x10
  40acac:	ldr	x12, [x11], #-8
  40acb0:	ldr	x12, [x12, #8]
  40acb4:	cmp	x12, x20
  40acb8:	b.eq	40ac9c <ferror@plt+0x73fc>  // b.none
  40acbc:	add	x9, x10, #0x8
  40acc0:	cmp	x9, x8
  40acc4:	b.ls	40acf8 <ferror@plt+0x7458>  // b.plast
  40acc8:	cbz	x13, 40acd0 <ferror@plt+0x7430>
  40accc:	str	x24, [x13]
  40acd0:	ldr	x8, [x23, #1248]
  40acd4:	ldr	x0, [x8, x24, lsl #3]
  40acd8:	ldp	x20, x19, [sp, #112]
  40acdc:	ldp	x22, x21, [sp, #96]
  40ace0:	ldp	x24, x23, [sp, #80]
  40ace4:	ldp	x26, x25, [sp, #64]
  40ace8:	ldp	x28, x27, [sp, #48]
  40acec:	ldp	x29, x30, [sp, #32]
  40acf0:	add	sp, sp, #0x80
  40acf4:	ret
  40acf8:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40acfc:	add	x10, x10, #0x120
  40ad00:	b	40ad10 <ferror@plt+0x7470>
  40ad04:	add	x9, x9, #0x8
  40ad08:	cmp	x9, x8
  40ad0c:	b.hi	40acc8 <ferror@plt+0x7428>  // b.pmore
  40ad10:	ldr	x11, [x9]
  40ad14:	ldr	x12, [x11, #8]
  40ad18:	cmp	x12, x20
  40ad1c:	b.ne	40acc8 <ferror@plt+0x7428>  // b.any
  40ad20:	ldr	x11, [x11]
  40ad24:	cbz	x11, 40ad04 <ferror@plt+0x7464>
  40ad28:	ldr	x0, [x11]
  40ad2c:	ldr	x11, [x0, #32]
  40ad30:	cmp	x11, x10
  40ad34:	b.eq	40ad04 <ferror@plt+0x7464>  // b.none
  40ad38:	cbz	x13, 40acd8 <ferror@plt+0x7438>
  40ad3c:	str	x24, [x13]
  40ad40:	b	40acd8 <ferror@plt+0x7438>
  40ad44:	sub	sp, sp, #0x70
  40ad48:	stp	x29, x30, [sp, #32]
  40ad4c:	stp	x24, x23, [sp, #64]
  40ad50:	stp	x22, x21, [sp, #80]
  40ad54:	stp	x20, x19, [sp, #96]
  40ad58:	ldr	x8, [x4, #16]
  40ad5c:	mov	x23, x0
  40ad60:	mov	x22, x2
  40ad64:	mov	x20, x1
  40ad68:	ldr	x0, [x8]
  40ad6c:	mov	x1, sp
  40ad70:	mov	x2, x3
  40ad74:	str	x25, [sp, #48]
  40ad78:	add	x29, sp, #0x20
  40ad7c:	mov	w25, w5
  40ad80:	mov	x21, x4
  40ad84:	mov	x19, x3
  40ad88:	mov	x24, sp
  40ad8c:	bl	4036a0 <bfd_sprintf_vma@plt>
  40ad90:	cbz	w25, 40adb4 <ferror@plt+0x7514>
  40ad94:	mov	x24, sp
  40ad98:	ldrb	w8, [x24]
  40ad9c:	cmp	w8, #0x30
  40ada0:	b.ne	40adac <ferror@plt+0x750c>  // b.any
  40ada4:	add	x24, x24, #0x1
  40ada8:	b	40ad98 <ferror@plt+0x74f8>
  40adac:	cbnz	w8, 40adb4 <ferror@plt+0x7514>
  40adb0:	sub	x24, x24, #0x1
  40adb4:	ldp	x8, x0, [x21]
  40adb8:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40adbc:	add	x1, x1, #0x6a
  40adc0:	mov	x2, x24
  40adc4:	blr	x8
  40adc8:	ldp	x25, x24, [x21]
  40adcc:	cbz	x22, 40ae7c <ferror@plt+0x75dc>
  40add0:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40add4:	add	x1, x1, #0x56a
  40add8:	mov	x0, x24
  40addc:	blr	x25
  40ade0:	mov	x0, x23
  40ade4:	mov	x1, x21
  40ade8:	mov	x2, x22
  40adec:	bl	407540 <ferror@plt+0x3ca0>
  40adf0:	ldr	x9, [x22, #32]
  40adf4:	ldr	x10, [x22, #16]
  40adf8:	ldr	x8, [x9, #40]
  40adfc:	add	x8, x10, x8
  40ae00:	cmp	x8, x19
  40ae04:	b.eq	40afa8 <ferror@plt+0x7708>  // b.none
  40ae08:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40ae0c:	add	x10, x10, #0x8
  40ae10:	cmp	x9, x10
  40ae14:	b.ne	40ae28 <ferror@plt+0x7588>  // b.any
  40ae18:	ldr	w9, [x23, #72]
  40ae1c:	mov	w10, #0x42                  	// #66
  40ae20:	and	w9, w9, w10
  40ae24:	cbnz	w9, 40afa8 <ferror@plt+0x7708>
  40ae28:	cmp	x8, x19
  40ae2c:	b.ls	40af3c <ferror@plt+0x769c>  // b.plast
  40ae30:	ldp	x8, x0, [x21]
  40ae34:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40ae38:	add	x1, x1, #0x477
  40ae3c:	mov	x23, sp
  40ae40:	blr	x8
  40ae44:	ldr	x8, [x22, #32]
  40ae48:	ldr	x9, [x21, #16]
  40ae4c:	ldr	x10, [x22, #16]
  40ae50:	mov	x1, sp
  40ae54:	ldr	x8, [x8, #40]
  40ae58:	ldr	x0, [x9]
  40ae5c:	sub	x8, x8, x19
  40ae60:	add	x2, x8, x10
  40ae64:	bl	4036a0 <bfd_sprintf_vma@plt>
  40ae68:	ldrb	w8, [x23]
  40ae6c:	cmp	w8, #0x30
  40ae70:	b.ne	40af8c <ferror@plt+0x76ec>  // b.any
  40ae74:	add	x23, x23, #0x1
  40ae78:	b	40ae68 <ferror@plt+0x75c8>
  40ae7c:	ldr	x0, [x20]
  40ae80:	bl	4049f4 <ferror@plt+0x1154>
  40ae84:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40ae88:	mov	x2, x0
  40ae8c:	add	x1, x1, #0x565
  40ae90:	mov	x0, x24
  40ae94:	blr	x25
  40ae98:	ldr	x24, [x20, #40]
  40ae9c:	subs	x23, x24, x19
  40aea0:	b.ls	40aee0 <ferror@plt+0x7640>  // b.plast
  40aea4:	ldp	x8, x0, [x21]
  40aea8:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40aeac:	add	x1, x1, #0x477
  40aeb0:	mov	x22, sp
  40aeb4:	blr	x8
  40aeb8:	ldr	x8, [x21, #16]
  40aebc:	mov	x1, sp
  40aec0:	mov	x2, x23
  40aec4:	ldr	x0, [x8]
  40aec8:	bl	4036a0 <bfd_sprintf_vma@plt>
  40aecc:	ldrb	w8, [x22]
  40aed0:	cmp	w8, #0x30
  40aed4:	b.ne	40af20 <ferror@plt+0x7680>  // b.any
  40aed8:	add	x22, x22, #0x1
  40aedc:	b	40aecc <ferror@plt+0x762c>
  40aee0:	b.cs	40afa8 <ferror@plt+0x7708>  // b.hs, b.nlast
  40aee4:	ldp	x8, x0, [x21]
  40aee8:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40aeec:	add	x1, x1, #0x47b
  40aef0:	mov	x22, sp
  40aef4:	blr	x8
  40aef8:	ldr	x8, [x21, #16]
  40aefc:	sub	x2, x19, x24
  40af00:	mov	x1, sp
  40af04:	ldr	x0, [x8]
  40af08:	bl	4036a0 <bfd_sprintf_vma@plt>
  40af0c:	ldrb	w8, [x22]
  40af10:	cmp	w8, #0x30
  40af14:	b.ne	40af20 <ferror@plt+0x7680>  // b.any
  40af18:	add	x22, x22, #0x1
  40af1c:	b	40af0c <ferror@plt+0x766c>
  40af20:	cbnz	w8, 40af28 <ferror@plt+0x7688>
  40af24:	sub	x22, x22, #0x1
  40af28:	ldp	x8, x0, [x21]
  40af2c:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40af30:	add	x1, x1, #0x6a
  40af34:	mov	x2, x22
  40af38:	b	40afa4 <ferror@plt+0x7704>
  40af3c:	b.cs	40afa8 <ferror@plt+0x7708>  // b.hs, b.nlast
  40af40:	ldp	x8, x0, [x21]
  40af44:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40af48:	add	x1, x1, #0x47b
  40af4c:	mov	x23, sp
  40af50:	blr	x8
  40af54:	ldr	x8, [x22, #32]
  40af58:	ldr	x9, [x21, #16]
  40af5c:	ldr	x10, [x22, #16]
  40af60:	mov	x1, sp
  40af64:	ldr	x8, [x8, #40]
  40af68:	ldr	x0, [x9]
  40af6c:	sub	x8, x19, x8
  40af70:	sub	x2, x8, x10
  40af74:	bl	4036a0 <bfd_sprintf_vma@plt>
  40af78:	ldrb	w8, [x23]
  40af7c:	cmp	w8, #0x30
  40af80:	b.ne	40af8c <ferror@plt+0x76ec>  // b.any
  40af84:	add	x23, x23, #0x1
  40af88:	b	40af78 <ferror@plt+0x76d8>
  40af8c:	cbnz	w8, 40af94 <ferror@plt+0x76f4>
  40af90:	sub	x23, x23, #0x1
  40af94:	ldp	x8, x0, [x21]
  40af98:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40af9c:	add	x1, x1, #0x6a
  40afa0:	mov	x2, x23
  40afa4:	blr	x8
  40afa8:	ldp	x8, x0, [x21]
  40afac:	adrp	x1, 441000 <warn@@Base+0x3fcc>
  40afb0:	add	x1, x1, #0xdcd
  40afb4:	blr	x8
  40afb8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40afbc:	ldrb	w8, [x8, #872]
  40afc0:	cmp	w8, #0x1
  40afc4:	b.ne	40affc <ferror@plt+0x775c>  // b.any
  40afc8:	ldp	x22, x21, [x21]
  40afcc:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40afd0:	add	x1, x1, #0x54f
  40afd4:	mov	w2, #0x5                   	// #5
  40afd8:	mov	x0, xzr
  40afdc:	bl	403700 <dcgettext@plt>
  40afe0:	ldr	x8, [x20, #144]
  40afe4:	ldr	x9, [x20, #40]
  40afe8:	mov	x1, x0
  40afec:	mov	x0, x21
  40aff0:	add	x8, x8, x19
  40aff4:	sub	x2, x8, x9
  40aff8:	blr	x22
  40affc:	ldp	x20, x19, [sp, #96]
  40b000:	ldp	x22, x21, [sp, #80]
  40b004:	ldp	x24, x23, [sp, #64]
  40b008:	ldr	x25, [sp, #48]
  40b00c:	ldp	x29, x30, [sp, #32]
  40b010:	add	sp, sp, #0x70
  40b014:	ret
  40b018:	stp	x29, x30, [sp, #-80]!
  40b01c:	stp	x24, x23, [sp, #32]
  40b020:	stp	x22, x21, [sp, #48]
  40b024:	stp	x20, x19, [sp, #64]
  40b028:	ldr	x24, [x0]
  40b02c:	ldr	x23, [x1]
  40b030:	str	x25, [sp, #16]
  40b034:	mov	x29, sp
  40b038:	ldr	x8, [x24, #32]
  40b03c:	ldr	x19, [x23, #32]
  40b040:	ldr	x9, [x24, #16]
  40b044:	ldr	x10, [x23, #16]
  40b048:	ldr	x11, [x8, #40]
  40b04c:	ldr	x12, [x19, #40]
  40b050:	add	x9, x9, x11
  40b054:	add	x10, x10, x12
  40b058:	cmp	x9, x10
  40b05c:	b.ls	40b068 <ferror@plt+0x77c8>  // b.plast
  40b060:	mov	w0, #0x1                   	// #1
  40b064:	b	40b0a0 <ferror@plt+0x7800>
  40b068:	b.cc	40b09c <ferror@plt+0x77fc>  // b.lo, b.ul, b.last
  40b06c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40b070:	ldr	x9, [x9, #1256]
  40b074:	ldr	x1, [x8]
  40b078:	ldr	x20, [x9]
  40b07c:	mov	x0, x20
  40b080:	bl	4034a0 <strcmp@plt>
  40b084:	ldr	x1, [x19]
  40b088:	mov	w19, w0
  40b08c:	mov	x0, x20
  40b090:	bl	4034a0 <strcmp@plt>
  40b094:	cbnz	w19, 40b0b8 <ferror@plt+0x7818>
  40b098:	cbz	w0, 40b0b8 <ferror@plt+0x7818>
  40b09c:	mov	w0, #0xffffffff            	// #-1
  40b0a0:	ldp	x20, x19, [sp, #64]
  40b0a4:	ldp	x22, x21, [sp, #48]
  40b0a8:	ldp	x24, x23, [sp, #32]
  40b0ac:	ldr	x25, [sp, #16]
  40b0b0:	ldp	x29, x30, [sp], #80
  40b0b4:	ret
  40b0b8:	cbz	w19, 40b0c0 <ferror@plt+0x7820>
  40b0bc:	cbz	w0, 40b060 <ferror@plt+0x77c0>
  40b0c0:	ldr	x19, [x24, #8]
  40b0c4:	ldr	x20, [x23, #8]
  40b0c8:	mov	x0, x19
  40b0cc:	bl	402fd0 <strlen@plt>
  40b0d0:	mov	x22, x0
  40b0d4:	mov	x0, x20
  40b0d8:	bl	402fd0 <strlen@plt>
  40b0dc:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40b0e0:	mov	x21, x0
  40b0e4:	add	x1, x1, #0x58a
  40b0e8:	mov	x0, x19
  40b0ec:	bl	4036d0 <strstr@plt>
  40b0f0:	cbz	x0, 40b0fc <ferror@plt+0x785c>
  40b0f4:	mov	w25, #0x1                   	// #1
  40b0f8:	b	40b114 <ferror@plt+0x7874>
  40b0fc:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40b100:	add	x1, x1, #0x597
  40b104:	mov	x0, x19
  40b108:	bl	4036d0 <strstr@plt>
  40b10c:	cmp	x0, #0x0
  40b110:	cset	w25, ne  // ne = any
  40b114:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40b118:	add	x1, x1, #0x58a
  40b11c:	mov	x0, x20
  40b120:	bl	4036d0 <strstr@plt>
  40b124:	cbz	x0, 40b174 <ferror@plt+0x78d4>
  40b128:	eor	w9, w25, #0x1
  40b12c:	mov	w8, #0x1                   	// #1
  40b130:	cbz	w9, 40b138 <ferror@plt+0x7898>
  40b134:	tbnz	w8, #0, 40b09c <ferror@plt+0x77fc>
  40b138:	ldr	w8, [x24, #24]
  40b13c:	tbnz	w8, #14, 40b19c <ferror@plt+0x78fc>
  40b140:	cmp	x22, #0x3
  40b144:	b.cc	40b1a4 <ferror@plt+0x7904>  // b.lo, b.ul, b.last
  40b148:	add	x9, x22, x19
  40b14c:	ldurb	w10, [x9, #-2]
  40b150:	cmp	w10, #0x2e
  40b154:	b.ne	40b1a4 <ferror@plt+0x7904>  // b.any
  40b158:	ldurb	w9, [x9, #-1]
  40b15c:	cmp	w9, #0x6f
  40b160:	cset	w10, ne  // ne = any
  40b164:	cmp	w9, #0x61
  40b168:	cset	w9, ne  // ne = any
  40b16c:	and	w10, w10, w9
  40b170:	b	40b1a8 <ferror@plt+0x7908>
  40b174:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  40b178:	add	x1, x1, #0x597
  40b17c:	mov	x0, x20
  40b180:	bl	4036d0 <strstr@plt>
  40b184:	cmp	x0, #0x0
  40b188:	cset	w8, ne  // ne = any
  40b18c:	eor	w9, w25, #0x1
  40b190:	cbnz	x0, 40b130 <ferror@plt+0x7890>
  40b194:	cbz	w9, 40b060 <ferror@plt+0x77c0>
  40b198:	b	40b130 <ferror@plt+0x7890>
  40b19c:	mov	w10, wzr
  40b1a0:	b	40b1a8 <ferror@plt+0x7908>
  40b1a4:	mov	w10, #0x1                   	// #1
  40b1a8:	ldr	w9, [x23, #24]
  40b1ac:	tbnz	w9, #14, 40b1e4 <ferror@plt+0x7944>
  40b1b0:	cmp	x21, #0x3
  40b1b4:	b.cc	40b1ec <ferror@plt+0x794c>  // b.lo, b.ul, b.last
  40b1b8:	add	x11, x21, x20
  40b1bc:	ldurb	w12, [x11, #-2]
  40b1c0:	cmp	w12, #0x2e
  40b1c4:	b.ne	40b1ec <ferror@plt+0x794c>  // b.any
  40b1c8:	ldurb	w11, [x11, #-1]
  40b1cc:	cmp	w11, #0x6f
  40b1d0:	cset	w12, eq  // eq = none
  40b1d4:	cmp	w11, #0x61
  40b1d8:	cset	w11, eq  // eq = none
  40b1dc:	orr	w11, w12, w11
  40b1e0:	b	40b1f0 <ferror@plt+0x7950>
  40b1e4:	mov	w11, #0x1                   	// #1
  40b1e8:	b	40b1fc <ferror@plt+0x795c>
  40b1ec:	mov	w11, wzr
  40b1f0:	orr	w12, w10, w11
  40b1f4:	cmp	w12, #0x1
  40b1f8:	b.ne	40b060 <ferror@plt+0x77c0>  // b.any
  40b1fc:	and	w10, w10, w11
  40b200:	tbnz	w10, #0, 40b09c <ferror@plt+0x77fc>
  40b204:	and	w10, w8, #0x4
  40b208:	and	w11, w9, #0x4
  40b20c:	cmp	w10, w11
  40b210:	b.ne	40b2a4 <ferror@plt+0x7a04>  // b.any
  40b214:	and	w10, w8, #0x100
  40b218:	and	w11, w9, #0x100
  40b21c:	cmp	w10, w11
  40b220:	b.ne	40b2a4 <ferror@plt+0x7a04>  // b.any
  40b224:	and	w10, w8, #0x8
  40b228:	and	w11, w9, #0x8
  40b22c:	cmp	w10, w11
  40b230:	b.ne	40b2b4 <ferror@plt+0x7a14>  // b.any
  40b234:	and	w10, w8, #0x10000
  40b238:	and	w11, w9, #0x10000
  40b23c:	cmp	w10, w11
  40b240:	b.ne	40b2b4 <ferror@plt+0x7a14>  // b.any
  40b244:	and	w10, w8, #0x1
  40b248:	and	w11, w9, #0x1
  40b24c:	cmp	w10, w11
  40b250:	b.ne	40b2a4 <ferror@plt+0x7a04>  // b.any
  40b254:	and	w10, w8, #0x2
  40b258:	and	w11, w9, #0x2
  40b25c:	cmp	w10, w11
  40b260:	b.ne	40b2b4 <ferror@plt+0x7a14>  // b.any
  40b264:	ldr	x10, [x24]
  40b268:	ldr	x10, [x10, #8]
  40b26c:	ldr	w10, [x10, #8]
  40b270:	cmp	w10, #0x5
  40b274:	b.ne	40b2ec <ferror@plt+0x7a4c>  // b.any
  40b278:	ldr	x10, [x23]
  40b27c:	ldr	x10, [x10, #8]
  40b280:	ldr	w10, [x10, #8]
  40b284:	cmp	w10, #0x5
  40b288:	b.ne	40b2ec <ferror@plt+0x7a4c>  // b.any
  40b28c:	mov	w10, #0x100                 	// #256
  40b290:	movk	w10, #0x20, lsl #16
  40b294:	tst	w8, w10
  40b298:	b.eq	40b2c4 <ferror@plt+0x7a24>  // b.none
  40b29c:	mov	x8, xzr
  40b2a0:	b	40b2c8 <ferror@plt+0x7a28>
  40b2a4:	cmp	w10, #0x0
  40b2a8:	mov	w8, #0xffffffff            	// #-1
  40b2ac:	cneg	w0, w8, ne  // ne = any
  40b2b0:	b	40b0a0 <ferror@plt+0x7800>
  40b2b4:	cmp	w10, #0x0
  40b2b8:	mov	w8, #0x1                   	// #1
  40b2bc:	cneg	w0, w8, ne  // ne = any
  40b2c0:	b	40b0a0 <ferror@plt+0x7800>
  40b2c4:	ldr	x8, [x24, #56]
  40b2c8:	tst	w9, w10
  40b2cc:	b.eq	40b2d8 <ferror@plt+0x7a38>  // b.none
  40b2d0:	mov	x9, xzr
  40b2d4:	b	40b2dc <ferror@plt+0x7a3c>
  40b2d8:	ldr	x9, [x23, #56]
  40b2dc:	cmp	x8, x9
  40b2e0:	mov	w8, #0xffffffff            	// #-1
  40b2e4:	cneg	w0, w8, ls  // ls = plast
  40b2e8:	b.ne	40b0a0 <ferror@plt+0x7800>  // b.any
  40b2ec:	ldrb	w9, [x19]
  40b2f0:	ldrb	w8, [x20]
  40b2f4:	cmp	w9, #0x2e
  40b2f8:	b.ne	40b308 <ferror@plt+0x7a68>  // b.any
  40b2fc:	cmp	w8, #0x2e
  40b300:	b.ne	40b060 <ferror@plt+0x77c0>  // b.any
  40b304:	b	40b310 <ferror@plt+0x7a70>
  40b308:	cmp	w8, #0x2e
  40b30c:	b.eq	40b09c <ferror@plt+0x77fc>  // b.none
  40b310:	mov	x0, x19
  40b314:	mov	x1, x20
  40b318:	ldp	x20, x19, [sp, #64]
  40b31c:	ldp	x22, x21, [sp, #48]
  40b320:	ldp	x24, x23, [sp, #32]
  40b324:	ldr	x25, [sp, #16]
  40b328:	ldp	x29, x30, [sp], #80
  40b32c:	b	4034a0 <strcmp@plt>
  40b330:	sub	sp, sp, #0x140
  40b334:	stp	x29, x30, [sp, #240]
  40b338:	add	x29, sp, #0xf0
  40b33c:	stp	x22, x21, [sp, #288]
  40b340:	mov	x22, #0xffffffffffffffd0    	// #-48
  40b344:	mov	x8, sp
  40b348:	sub	x9, x29, #0x70
  40b34c:	stp	x28, x25, [sp, #256]
  40b350:	stp	x24, x23, [sp, #272]
  40b354:	stp	x20, x19, [sp, #304]
  40b358:	mov	x20, x1
  40b35c:	mov	x19, x0
  40b360:	movk	x22, #0xff80, lsl #32
  40b364:	add	x23, x8, #0x80
  40b368:	add	x24, x9, #0x30
  40b36c:	add	x25, x29, #0x50
  40b370:	stp	x2, x3, [x29, #-112]
  40b374:	stp	x4, x5, [x29, #-96]
  40b378:	stp	x6, x7, [x29, #-80]
  40b37c:	stp	q1, q2, [sp, #16]
  40b380:	stp	q3, q4, [sp, #48]
  40b384:	str	q0, [sp]
  40b388:	stp	q5, q6, [sp, #80]
  40b38c:	str	q7, [sp, #112]
  40b390:	ldp	x9, x8, [x19, #8]
  40b394:	stp	x23, x22, [x29, #-16]
  40b398:	stp	x25, x24, [x29, #-32]
  40b39c:	ldp	x10, x11, [x19]
  40b3a0:	ldp	q0, q1, [x29, #-32]
  40b3a4:	sub	x21, x8, x9
  40b3a8:	sub	x3, x29, #0x40
  40b3ac:	add	x0, x10, x11
  40b3b0:	mov	x1, x21
  40b3b4:	mov	x2, x20
  40b3b8:	stp	q0, q1, [x29, #-64]
  40b3bc:	bl	403710 <vsnprintf@plt>
  40b3c0:	sxtw	x0, w0
  40b3c4:	cmp	x21, x0
  40b3c8:	b.hi	40b3f0 <ferror@plt+0x7b50>  // b.pmore
  40b3cc:	ldr	x9, [x19, #16]
  40b3d0:	ldr	x8, [x19]
  40b3d4:	add	x9, x9, x0
  40b3d8:	lsl	x1, x9, #1
  40b3dc:	mov	x0, x8
  40b3e0:	str	x1, [x19, #16]
  40b3e4:	bl	4031e0 <xrealloc@plt>
  40b3e8:	str	x0, [x19]
  40b3ec:	b	40b390 <ferror@plt+0x7af0>
  40b3f0:	ldr	x8, [x19, #8]
  40b3f4:	add	x8, x8, x0
  40b3f8:	str	x8, [x19, #8]
  40b3fc:	ldp	x20, x19, [sp, #304]
  40b400:	ldp	x22, x21, [sp, #288]
  40b404:	ldp	x24, x23, [sp, #272]
  40b408:	ldp	x28, x25, [sp, #256]
  40b40c:	ldp	x29, x30, [sp, #240]
  40b410:	add	sp, sp, #0x140
  40b414:	ret
  40b418:	sub	sp, sp, #0xb0
  40b41c:	stp	x2, x3, [sp, #128]
  40b420:	stp	x4, x5, [sp, #144]
  40b424:	stp	x6, x7, [sp, #160]
  40b428:	stp	q1, q2, [sp, #16]
  40b42c:	stp	q3, q4, [sp, #48]
  40b430:	str	q0, [sp]
  40b434:	stp	q5, q6, [sp, #80]
  40b438:	mov	w0, #0x1                   	// #1
  40b43c:	str	q7, [sp, #112]
  40b440:	add	sp, sp, #0xb0
  40b444:	ret
  40b448:	sub	sp, sp, #0x70
  40b44c:	stp	x20, x19, [sp, #96]
  40b450:	mov	x20, x0
  40b454:	mov	w0, #0x40                  	// #64
  40b458:	stp	x29, x30, [sp, #16]
  40b45c:	stp	x28, x27, [sp, #32]
  40b460:	stp	x26, x25, [sp, #48]
  40b464:	stp	x24, x23, [sp, #64]
  40b468:	stp	x22, x21, [sp, #80]
  40b46c:	add	x29, sp, #0x10
  40b470:	mov	x22, x2
  40b474:	mov	x21, x1
  40b478:	bl	403290 <xmalloc@plt>
  40b47c:	mov	x19, x0
  40b480:	bl	403330 <getpagesize@plt>
  40b484:	mov	w25, w0
  40b488:	mov	x0, x21
  40b48c:	mov	w1, wzr
  40b490:	bl	4031d0 <open@plt>
  40b494:	tbnz	w0, #31, 40b604 <ferror@plt+0x7d64>
  40b498:	mov	w23, w0
  40b49c:	mov	w0, wzr
  40b4a0:	mov	w1, w23
  40b4a4:	mov	x2, x22
  40b4a8:	bl	4036c0 <__fxstat@plt>
  40b4ac:	tbnz	w0, #31, 40b5fc <ferror@plt+0x7d5c>
  40b4b0:	ldr	x24, [x22, #48]
  40b4b4:	neg	w8, w25
  40b4b8:	sxtw	x8, w8
  40b4bc:	mov	w2, #0x1                   	// #1
  40b4c0:	add	x9, x24, w25, sxtw
  40b4c4:	sub	x9, x9, #0x1
  40b4c8:	and	x1, x9, x8
  40b4cc:	mov	w3, #0x1                   	// #1
  40b4d0:	mov	x0, xzr
  40b4d4:	mov	w4, w23
  40b4d8:	mov	x5, xzr
  40b4dc:	str	x24, [x19, #32]
  40b4e0:	bl	4034d0 <mmap@plt>
  40b4e4:	mov	x22, x0
  40b4e8:	cmn	x0, #0x1
  40b4ec:	b.ne	40b528 <ferror@plt+0x7c88>  // b.any
  40b4f0:	mov	x0, x24
  40b4f4:	bl	4031c0 <malloc@plt>
  40b4f8:	mov	x22, x0
  40b4fc:	cbz	x0, 40b51c <ferror@plt+0x7c7c>
  40b500:	mov	w0, w23
  40b504:	mov	x1, x22
  40b508:	mov	x2, x24
  40b50c:	bl	403650 <read@plt>
  40b510:	ldr	x8, [x19, #32]
  40b514:	cmp	x0, x8
  40b518:	b.eq	40b528 <ferror@plt+0x7c88>  // b.none
  40b51c:	mov	x0, x22
  40b520:	bl	403510 <free@plt>
  40b524:	mov	x22, xzr
  40b528:	mov	w0, w23
  40b52c:	bl	403380 <close@plt>
  40b530:	str	x22, [x19, #24]
  40b534:	cbz	x22, 40b604 <ferror@plt+0x7d64>
  40b538:	ldr	x23, [x19, #32]
  40b53c:	str	x20, [sp, #8]
  40b540:	cmp	x23, #0x1
  40b544:	b.lt	40b614 <ferror@plt+0x7d74>  // b.tstop
  40b548:	mov	x27, xzr
  40b54c:	mov	x0, xzr
  40b550:	mov	w24, wzr
  40b554:	add	x25, x22, x23
  40b558:	mov	w26, #0x2d                  	// #45
  40b55c:	mov	x28, x22
  40b560:	b	40b5a4 <ferror@plt+0x7d04>
  40b564:	sub	w8, w26, #0x5
  40b568:	cmp	w26, #0x7
  40b56c:	csinc	w26, w8, wzr, ge  // ge = tcont
  40b570:	sxtw	x8, w26
  40b574:	udiv	x8, x23, x8
  40b578:	add	x9, x8, #0x1
  40b57c:	cmp	x9, x20
  40b580:	csinc	x27, x20, x8, cc  // cc = lo, ul, last
  40b584:	lsl	x1, x27, #3
  40b588:	bl	4031e0 <xrealloc@plt>
  40b58c:	str	x28, [x0, w24, uxtw #3]
  40b590:	add	x28, x22, #0x1
  40b594:	mov	w24, w20
  40b598:	add	x22, x22, #0x1
  40b59c:	cmp	x22, x25
  40b5a0:	b.cs	40b61c <ferror@plt+0x7d7c>  // b.hs, b.nlast
  40b5a4:	ldrb	w8, [x22]
  40b5a8:	cmp	w8, #0xd
  40b5ac:	b.eq	40b5d0 <ferror@plt+0x7d30>  // b.none
  40b5b0:	cmp	w8, #0xa
  40b5b4:	b.ne	40b598 <ferror@plt+0x7cf8>  // b.any
  40b5b8:	add	x8, x22, #0x1
  40b5bc:	cmp	x8, x25
  40b5c0:	b.cs	40b5e8 <ferror@plt+0x7d48>  // b.hs, b.nlast
  40b5c4:	ldrb	w9, [x22, #1]
  40b5c8:	cmp	w9, #0xd
  40b5cc:	b	40b5e4 <ferror@plt+0x7d44>
  40b5d0:	add	x8, x22, #0x1
  40b5d4:	cmp	x8, x25
  40b5d8:	b.cs	40b5e8 <ferror@plt+0x7d48>  // b.hs, b.nlast
  40b5dc:	ldrb	w9, [x22, #1]
  40b5e0:	cmp	w9, #0xa
  40b5e4:	csel	x22, x8, x22, eq  // eq = none
  40b5e8:	add	w20, w24, #0x1
  40b5ec:	cbz	x0, 40b564 <ferror@plt+0x7cc4>
  40b5f0:	cmp	x27, x20
  40b5f4:	b.cs	40b58c <ferror@plt+0x7cec>  // b.hs, b.nlast
  40b5f8:	b	40b564 <ferror@plt+0x7cc4>
  40b5fc:	mov	w0, w23
  40b600:	bl	403380 <close@plt>
  40b604:	mov	x0, x19
  40b608:	bl	403510 <free@plt>
  40b60c:	mov	x19, xzr
  40b610:	b	40b644 <ferror@plt+0x7da4>
  40b614:	mov	w24, wzr
  40b618:	mov	x0, xzr
  40b61c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40b620:	mov	w9, #0x1                   	// #1
  40b624:	ldr	x10, [x8, #1216]
  40b628:	stp	wzr, w9, [x19, #56]
  40b62c:	ldr	x9, [sp, #8]
  40b630:	str	x0, [x19, #40]
  40b634:	stp	w24, wzr, [x19, #48]
  40b638:	str	x10, [x19]
  40b63c:	stp	x9, x21, [x19, #8]
  40b640:	str	x19, [x8, #1216]
  40b644:	mov	x0, x19
  40b648:	ldp	x20, x19, [sp, #96]
  40b64c:	ldp	x22, x21, [sp, #80]
  40b650:	ldp	x24, x23, [sp, #64]
  40b654:	ldp	x26, x25, [sp, #48]
  40b658:	ldp	x28, x27, [sp, #32]
  40b65c:	ldp	x29, x30, [sp, #16]
  40b660:	add	sp, sp, #0x70
  40b664:	ret
  40b668:	mov	x8, x0
  40b66c:	mov	x10, xzr
  40b670:	mov	x0, xzr
  40b674:	mov	w11, wzr
  40b678:	mov	w9, #0x1                   	// #1
  40b67c:	b	40b694 <ferror@plt+0x7df4>
  40b680:	orr	w14, w9, #0x2
  40b684:	cmp	w13, #0x0
  40b688:	csel	w9, w9, w14, eq  // eq = none
  40b68c:	add	x10, x10, #0x1
  40b690:	tbz	w12, #7, 40b6d8 <ferror@plt+0x7e38>
  40b694:	add	x12, x8, x10
  40b698:	cmp	x12, x1
  40b69c:	b.cs	40b6f8 <ferror@plt+0x7e58>  // b.hs, b.nlast
  40b6a0:	ldrb	w12, [x12]
  40b6a4:	cmp	w11, #0x3f
  40b6a8:	and	x13, x12, #0x7f
  40b6ac:	b.hi	40b680 <ferror@plt+0x7de0>  // b.pmore
  40b6b0:	mov	w14, w11
  40b6b4:	lsl	x16, x13, x14
  40b6b8:	orr	x0, x16, x0
  40b6bc:	lsr	x14, x0, x14
  40b6c0:	orr	w15, w9, #0x2
  40b6c4:	cmp	x14, x13
  40b6c8:	csel	w9, w9, w15, eq  // eq = none
  40b6cc:	add	w11, w11, #0x7
  40b6d0:	add	x10, x10, #0x1
  40b6d4:	tbnz	w12, #7, 40b694 <ferror@plt+0x7df4>
  40b6d8:	and	w9, w9, #0xfffffffe
  40b6dc:	cbz	w2, 40b6f8 <ferror@plt+0x7e58>
  40b6e0:	tbz	w12, #6, 40b6f8 <ferror@plt+0x7e58>
  40b6e4:	cmp	w11, #0x40
  40b6e8:	b.cs	40b6f8 <ferror@plt+0x7e58>  // b.hs, b.nlast
  40b6ec:	mov	x8, #0xffffffffffffffff    	// #-1
  40b6f0:	lsl	x8, x8, x11
  40b6f4:	orr	x0, x8, x0
  40b6f8:	cbz	x3, 40b700 <ferror@plt+0x7e60>
  40b6fc:	str	w10, [x3]
  40b700:	cbz	x4, 40b708 <ferror@plt+0x7e68>
  40b704:	str	w9, [x4]
  40b708:	ret
  40b70c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40b710:	cmp	w0, #0xb3
  40b714:	str	xzr, [x8, #1288]
  40b718:	b.gt	40b74c <ferror@plt+0x7eac>
  40b71c:	cmp	w0, #0x15
  40b720:	b.gt	40b77c <ferror@plt+0x7edc>
  40b724:	cmp	w0, #0x3
  40b728:	b.eq	40b7a4 <ferror@plt+0x7f04>  // b.none
  40b72c:	cmp	w0, #0x6
  40b730:	b.ne	40b7fc <ferror@plt+0x7f5c>  // b.any
  40b734:	adrp	x9, 41c000 <ferror@plt+0x18760>
  40b738:	adrp	x11, 444000 <warn@@Base+0x6fcc>
  40b73c:	add	x9, x9, #0x754
  40b740:	mov	w10, #0x65                  	// #101
  40b744:	add	x11, x11, #0x9d8
  40b748:	b	40b7e8 <ferror@plt+0x7f48>
  40b74c:	sub	w9, w0, #0xb4
  40b750:	cmp	w9, #0x2
  40b754:	b.cc	40b78c <ferror@plt+0x7eec>  // b.lo, b.ul, b.last
  40b758:	cmp	w0, #0xb7
  40b75c:	b.eq	40b7d4 <ferror@plt+0x7f34>  // b.none
  40b760:	cmp	w0, #0xf3
  40b764:	b.ne	40b7fc <ferror@plt+0x7f5c>  // b.any
  40b768:	adrp	x9, 41c000 <ferror@plt+0x18760>
  40b76c:	mov	x11, xzr
  40b770:	add	x9, x9, #0x784
  40b774:	mov	w10, #0x2000                	// #8192
  40b778:	b	40b7e8 <ferror@plt+0x7f48>
  40b77c:	cmp	w0, #0x16
  40b780:	b.eq	40b7bc <ferror@plt+0x7f1c>  // b.none
  40b784:	cmp	w0, #0x3e
  40b788:	b.ne	40b7fc <ferror@plt+0x7f5c>  // b.any
  40b78c:	adrp	x9, 41c000 <ferror@plt+0x18760>
  40b790:	adrp	x11, 444000 <warn@@Base+0x6fcc>
  40b794:	add	x9, x9, #0x754
  40b798:	mov	w10, #0x7e                  	// #126
  40b79c:	add	x11, x11, #0xd00
  40b7a0:	b	40b7e8 <ferror@plt+0x7f48>
  40b7a4:	adrp	x9, 41c000 <ferror@plt+0x18760>
  40b7a8:	adrp	x11, 444000 <warn@@Base+0x6fcc>
  40b7ac:	add	x9, x9, #0x754
  40b7b0:	mov	w10, #0x65                  	// #101
  40b7b4:	add	x11, x11, #0x6b0
  40b7b8:	b	40b7e8 <ferror@plt+0x7f48>
  40b7bc:	adrp	x9, 41c000 <ferror@plt+0x18760>
  40b7c0:	adrp	x11, 445000 <warn@@Base+0x7fcc>
  40b7c4:	add	x9, x9, #0x754
  40b7c8:	mov	w10, #0x54                  	// #84
  40b7cc:	add	x11, x11, #0x4f0
  40b7d0:	b	40b7e8 <ferror@plt+0x7f48>
  40b7d4:	adrp	x9, 41c000 <ferror@plt+0x18760>
  40b7d8:	adrp	x11, 445000 <warn@@Base+0x7fcc>
  40b7dc:	add	x9, x9, #0x754
  40b7e0:	mov	w10, #0x80                  	// #128
  40b7e4:	add	x11, x11, #0xf0
  40b7e8:	adrp	x12, 466000 <_bfd_std_section+0x110>
  40b7ec:	adrp	x13, 466000 <_bfd_std_section+0x110>
  40b7f0:	str	x11, [x12, #1336]
  40b7f4:	str	w10, [x13, #1344]
  40b7f8:	str	x9, [x8, #1288]
  40b7fc:	ret
  40b800:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40b804:	cmp	w0, #0x41
  40b808:	str	xzr, [x8, #1288]
  40b80c:	b.le	40b840 <ferror@plt+0x7fa0>
  40b810:	cmp	w0, #0x42
  40b814:	b.eq	40b868 <ferror@plt+0x7fc8>  // b.none
  40b818:	cmp	w0, #0x45
  40b81c:	b.eq	40b87c <ferror@plt+0x7fdc>  // b.none
  40b820:	cmp	w0, #0x52
  40b824:	b.ne	40b900 <ferror@plt+0x8060>  // b.any
  40b828:	adrp	x9, 41c000 <ferror@plt+0x18760>
  40b82c:	adrp	x11, 445000 <warn@@Base+0x7fcc>
  40b830:	add	x9, x9, #0x754
  40b834:	mov	w10, #0x80                  	// #128
  40b838:	add	x11, x11, #0xf0
  40b83c:	b	40b8ec <ferror@plt+0x804c>
  40b840:	cmp	w0, #0x8
  40b844:	b.eq	40b894 <ferror@plt+0x7ff4>  // b.none
  40b848:	cmp	w0, #0xb
  40b84c:	b.ne	40b900 <ferror@plt+0x8060>  // b.any
  40b850:	adrp	x9, 41c000 <ferror@plt+0x18760>
  40b854:	adrp	x11, 444000 <warn@@Base+0x6fcc>
  40b858:	add	x9, x9, #0x754
  40b85c:	mov	w10, #0x65                  	// #101
  40b860:	add	x11, x11, #0x9d8
  40b864:	b	40b8ec <ferror@plt+0x804c>
  40b868:	adrp	x9, 41c000 <ferror@plt+0x18760>
  40b86c:	mov	x11, xzr
  40b870:	add	x9, x9, #0x784
  40b874:	mov	w10, #0x2000                	// #8192
  40b878:	b	40b8ec <ferror@plt+0x804c>
  40b87c:	adrp	x9, 41c000 <ferror@plt+0x18760>
  40b880:	adrp	x11, 445000 <warn@@Base+0x7fcc>
  40b884:	add	x9, x9, #0x754
  40b888:	mov	w10, #0x54                  	// #84
  40b88c:	add	x11, x11, #0x4f0
  40b890:	b	40b8ec <ferror@plt+0x804c>
  40b894:	adrp	x9, 41c000 <ferror@plt+0x18760>
  40b898:	adrp	x11, 444000 <warn@@Base+0x6fcc>
  40b89c:	add	x9, x9, #0x754
  40b8a0:	mov	w10, #0x7e                  	// #126
  40b8a4:	cmp	x1, #0x11
  40b8a8:	add	x11, x11, #0xd00
  40b8ac:	b.hi	40b8c8 <ferror@plt+0x8028>  // b.pmore
  40b8b0:	mov	w12, #0x1                   	// #1
  40b8b4:	mov	w13, #0x300                 	// #768
  40b8b8:	lsl	x12, x12, x1
  40b8bc:	movk	w13, #0x3, lsl #16
  40b8c0:	tst	x12, x13
  40b8c4:	b.ne	40b8ec <ferror@plt+0x804c>  // b.any
  40b8c8:	cmp	x1, #0x88
  40b8cc:	b.eq	40b8ec <ferror@plt+0x804c>  // b.none
  40b8d0:	cmp	x1, #0x90
  40b8d4:	b.eq	40b8ec <ferror@plt+0x804c>  // b.none
  40b8d8:	adrp	x9, 41c000 <ferror@plt+0x18760>
  40b8dc:	adrp	x11, 444000 <warn@@Base+0x6fcc>
  40b8e0:	add	x9, x9, #0x754
  40b8e4:	mov	w10, #0x65                  	// #101
  40b8e8:	add	x11, x11, #0x6b0
  40b8ec:	adrp	x12, 466000 <_bfd_std_section+0x110>
  40b8f0:	adrp	x13, 466000 <_bfd_std_section+0x110>
  40b8f4:	str	x11, [x12, #1336]
  40b8f8:	str	w10, [x13, #1344]
  40b8fc:	str	x9, [x8, #1288]
  40b900:	ret
  40b904:	stp	x29, x30, [sp, #-48]!
  40b908:	stp	x22, x21, [sp, #16]
  40b90c:	adrp	x21, 465000 <_sch_istable+0x1c50>
  40b910:	ldr	w8, [x21, #3784]
  40b914:	stp	x20, x19, [sp, #32]
  40b918:	mov	w19, w1
  40b91c:	mov	x29, sp
  40b920:	cmn	w8, #0x1
  40b924:	b.eq	40b934 <ferror@plt+0x8094>  // b.none
  40b928:	mov	x0, xzr
  40b92c:	cbnz	w8, 40ba20 <ferror@plt+0x8180>
  40b930:	b	40ba74 <ferror@plt+0x81d4>
  40b934:	mov	x20, x0
  40b938:	mov	w8, #0x1                   	// #1
  40b93c:	mov	w0, #0x26                  	// #38
  40b940:	mov	x1, x20
  40b944:	str	w8, [x21, #3784]
  40b948:	bl	4039f8 <ferror@plt+0x158>
  40b94c:	cbz	w0, 40b978 <ferror@plt+0x80d8>
  40b950:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40b954:	ldr	x9, [x8, #3248]
  40b958:	cbz	x9, 40ba84 <ferror@plt+0x81e4>
  40b95c:	adrp	x0, 465000 <_sch_istable+0x1c50>
  40b960:	add	x0, x0, #0xc98
  40b964:	mov	w1, wzr
  40b968:	bl	41d39c <ferror@plt+0x19afc>
  40b96c:	cbnz	w0, 40b9a8 <ferror@plt+0x8108>
  40b970:	str	wzr, [x21, #3784]
  40b974:	b	40b9a8 <ferror@plt+0x8108>
  40b978:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40b97c:	ldr	w8, [x8, #620]
  40b980:	cbz	w8, 40b9a8 <ferror@plt+0x8108>
  40b984:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40b988:	ldr	x22, [x8, #1272]
  40b98c:	cbz	x22, 40b9a8 <ferror@plt+0x8108>
  40b990:	ldr	x1, [x22]
  40b994:	mov	w0, #0x26                  	// #38
  40b998:	bl	4039f8 <ferror@plt+0x158>
  40b99c:	cbnz	w0, 40bacc <ferror@plt+0x822c>
  40b9a0:	ldr	x22, [x22, #16]
  40b9a4:	cbnz	x22, 40b990 <ferror@plt+0x80f0>
  40b9a8:	mov	w0, #0x27                  	// #39
  40b9ac:	mov	x1, x20
  40b9b0:	bl	4039f8 <ferror@plt+0x158>
  40b9b4:	cbz	w0, 40b9e4 <ferror@plt+0x8144>
  40b9b8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40b9bc:	ldr	x9, [x8, #3360]
  40b9c0:	cbz	x9, 40baa8 <ferror@plt+0x8208>
  40b9c4:	adrp	x0, 465000 <_sch_istable+0x1c50>
  40b9c8:	add	x0, x0, #0xd08
  40b9cc:	mov	w1, wzr
  40b9d0:	bl	41d39c <ferror@plt+0x19afc>
  40b9d4:	cbnz	w0, 40ba14 <ferror@plt+0x8174>
  40b9d8:	mov	x0, xzr
  40b9dc:	str	wzr, [x21, #3784]
  40b9e0:	b	40ba74 <ferror@plt+0x81d4>
  40b9e4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40b9e8:	ldr	w8, [x8, #620]
  40b9ec:	cbz	w8, 40ba14 <ferror@plt+0x8174>
  40b9f0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40b9f4:	ldr	x20, [x8, #1272]
  40b9f8:	cbz	x20, 40ba14 <ferror@plt+0x8174>
  40b9fc:	ldr	x1, [x20]
  40ba00:	mov	w0, #0x27                  	// #39
  40ba04:	bl	4039f8 <ferror@plt+0x158>
  40ba08:	cbnz	w0, 40badc <ferror@plt+0x823c>
  40ba0c:	ldr	x20, [x20, #16]
  40ba10:	cbnz	x20, 40b9fc <ferror@plt+0x815c>
  40ba14:	ldr	w8, [x21, #3784]
  40ba18:	mov	x0, xzr
  40ba1c:	cbz	w8, 40ba74 <ferror@plt+0x81d4>
  40ba20:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40ba24:	ldr	w9, [x8, #1296]
  40ba28:	cbz	w9, 40ba74 <ferror@plt+0x81d4>
  40ba2c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40ba30:	ldr	x8, [x8, #1304]
  40ba34:	mov	x10, xzr
  40ba38:	ldr	w11, [x8, w10, uxtw #2]
  40ba3c:	cmp	w11, w19
  40ba40:	b.eq	40ba68 <ferror@plt+0x81c8>  // b.none
  40ba44:	add	x10, x10, #0x1
  40ba48:	cmp	w10, w9
  40ba4c:	b.cc	40ba38 <ferror@plt+0x8198>  // b.lo, b.ul, b.last
  40ba50:	mov	x0, xzr
  40ba54:	b	40ba74 <ferror@plt+0x81d4>
  40ba58:	sub	w10, w9, #0x1
  40ba5c:	ldr	w11, [x8, w10, uxtw #2]
  40ba60:	sub	x10, x9, #0x1
  40ba64:	cbz	w11, 40ba70 <ferror@plt+0x81d0>
  40ba68:	mov	x9, x10
  40ba6c:	cbnz	x10, 40ba58 <ferror@plt+0x81b8>
  40ba70:	add	x0, x8, w9, uxtw #2
  40ba74:	ldp	x20, x19, [sp, #32]
  40ba78:	ldp	x22, x21, [sp, #16]
  40ba7c:	ldp	x29, x30, [sp], #48
  40ba80:	ret
  40ba84:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40ba88:	ldr	x9, [x9, #1272]
  40ba8c:	cbz	x9, 40b95c <ferror@plt+0x80bc>
  40ba90:	ldr	x10, [x9]
  40ba94:	cmp	x10, x20
  40ba98:	b.eq	40baec <ferror@plt+0x824c>  // b.none
  40ba9c:	ldr	x9, [x9, #16]
  40baa0:	cbnz	x9, 40ba90 <ferror@plt+0x81f0>
  40baa4:	b	40b95c <ferror@plt+0x80bc>
  40baa8:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40baac:	ldr	x9, [x9, #1272]
  40bab0:	cbz	x9, 40b9c4 <ferror@plt+0x8124>
  40bab4:	ldr	x10, [x9]
  40bab8:	cmp	x10, x20
  40babc:	b.eq	40baf8 <ferror@plt+0x8258>  // b.none
  40bac0:	ldr	x9, [x9, #16]
  40bac4:	cbnz	x9, 40bab4 <ferror@plt+0x8214>
  40bac8:	b	40b9c4 <ferror@plt+0x8124>
  40bacc:	ldr	x8, [x22, #8]
  40bad0:	adrp	x9, 465000 <_sch_istable+0x1c50>
  40bad4:	str	x8, [x9, #3248]
  40bad8:	b	40b95c <ferror@plt+0x80bc>
  40badc:	ldr	x8, [x20, #8]
  40bae0:	adrp	x9, 465000 <_sch_istable+0x1c50>
  40bae4:	str	x8, [x9, #3360]
  40bae8:	b	40b9c4 <ferror@plt+0x8124>
  40baec:	ldr	x9, [x9, #8]
  40baf0:	str	x9, [x8, #3248]
  40baf4:	b	40b95c <ferror@plt+0x80bc>
  40baf8:	ldr	x9, [x9, #8]
  40bafc:	str	x9, [x8, #3360]
  40bb00:	b	40b9c4 <ferror@plt+0x8124>
  40bb04:	mov	x8, #0xffffffffffffffff    	// #-1
  40bb08:	udiv	x8, x8, x1
  40bb0c:	cmp	x8, x0
  40bb10:	b.ls	40bb1c <ferror@plt+0x827c>  // b.plast
  40bb14:	mul	x0, x1, x0
  40bb18:	b	403290 <xmalloc@plt>
  40bb1c:	mov	x0, xzr
  40bb20:	ret
  40bb24:	mov	x8, #0xffffffffffffffff    	// #-1
  40bb28:	udiv	x8, x8, x1
  40bb2c:	cmp	x8, x0
  40bb30:	b.ls	40bb3c <ferror@plt+0x829c>  // b.plast
  40bb34:	mul	x0, x1, x0
  40bb38:	b	403290 <xmalloc@plt>
  40bb3c:	stp	x29, x30, [sp, #-32]!
  40bb40:	stp	x20, x19, [sp, #16]
  40bb44:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40bb48:	ldr	x19, [x8, #3792]
  40bb4c:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  40bb50:	add	x1, x1, #0x21c
  40bb54:	mov	w2, #0x5                   	// #5
  40bb58:	mov	x20, x0
  40bb5c:	mov	x0, xzr
  40bb60:	mov	x29, sp
  40bb64:	bl	403700 <dcgettext@plt>
  40bb68:	mov	x1, x0
  40bb6c:	mov	x0, x19
  40bb70:	mov	x2, x20
  40bb74:	bl	403880 <fprintf@plt>
  40bb78:	mov	w0, #0x1                   	// #1
  40bb7c:	bl	403670 <xexit@plt>
  40bb80:	mov	x8, #0xffffffffffffffff    	// #-1
  40bb84:	udiv	x8, x8, x2
  40bb88:	cmp	x8, x1
  40bb8c:	b.ls	40bb98 <ferror@plt+0x82f8>  // b.plast
  40bb90:	mul	x1, x2, x1
  40bb94:	b	4031e0 <xrealloc@plt>
  40bb98:	stp	x29, x30, [sp, #-32]!
  40bb9c:	adrp	x8, 446000 <warn@@Base+0x8fcc>
  40bba0:	add	x8, x8, #0x266
  40bba4:	str	x19, [sp, #16]
  40bba8:	mov	w2, #0x5                   	// #5
  40bbac:	mov	x0, xzr
  40bbb0:	mov	x19, x1
  40bbb4:	mov	x1, x8
  40bbb8:	mov	x29, sp
  40bbbc:	bl	403700 <dcgettext@plt>
  40bbc0:	mov	x1, x19
  40bbc4:	bl	43cf70 <error@@Base>
  40bbc8:	mov	w0, #0x1                   	// #1
  40bbcc:	bl	403670 <xexit@plt>
  40bbd0:	mov	x8, #0xffffffffffffffff    	// #-1
  40bbd4:	udiv	x8, x8, x1
  40bbd8:	cmp	x8, x0
  40bbdc:	b.ls	40bbe4 <ferror@plt+0x8344>  // b.plast
  40bbe0:	b	403840 <xcalloc@plt>
  40bbe4:	stp	x29, x30, [sp, #-32]!
  40bbe8:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  40bbec:	str	x19, [sp, #16]
  40bbf0:	add	x1, x1, #0x2b3
  40bbf4:	mov	w2, #0x5                   	// #5
  40bbf8:	mov	x19, x0
  40bbfc:	mov	x0, xzr
  40bc00:	mov	x29, sp
  40bc04:	bl	403700 <dcgettext@plt>
  40bc08:	mov	x1, x19
  40bc0c:	bl	43cf70 <error@@Base>
  40bc10:	mov	w0, #0x1                   	// #1
  40bc14:	bl	403670 <xexit@plt>
  40bc18:	sub	sp, sp, #0x70
  40bc1c:	stp	x28, x27, [sp, #32]
  40bc20:	adrp	x27, 469000 <_bfd_std_section+0x3110>
  40bc24:	adrp	x28, 469000 <_bfd_std_section+0x3110>
  40bc28:	ldr	w8, [x27, #620]
  40bc2c:	ldr	w9, [x28, #668]
  40bc30:	stp	x29, x30, [sp, #16]
  40bc34:	stp	x26, x25, [sp, #48]
  40bc38:	stp	x24, x23, [sp, #64]
  40bc3c:	orr	w8, w9, w8
  40bc40:	stp	x22, x21, [sp, #80]
  40bc44:	stp	x20, x19, [sp, #96]
  40bc48:	add	x29, sp, #0x10
  40bc4c:	cbz	w8, 40bfc0 <ferror@plt+0x8720>
  40bc50:	mov	x20, x0
  40bc54:	mov	x19, x1
  40bc58:	mov	w0, #0xa                   	// #10
  40bc5c:	mov	x1, x20
  40bc60:	bl	4039f8 <ferror@plt+0x158>
  40bc64:	cbz	w0, 40bf3c <ferror@plt+0x869c>
  40bc68:	mov	w0, wzr
  40bc6c:	mov	x1, x20
  40bc70:	bl	4039f8 <ferror@plt+0x158>
  40bc74:	cbz	w0, 40bf3c <ferror@plt+0x869c>
  40bc78:	mov	w0, #0x3                   	// #3
  40bc7c:	mov	x1, x20
  40bc80:	bl	4039f8 <ferror@plt+0x158>
  40bc84:	cbz	w0, 40bf3c <ferror@plt+0x869c>
  40bc88:	adrp	x21, 466000 <_bfd_std_section+0x110>
  40bc8c:	ldr	x0, [x21, #1312]
  40bc90:	cbz	x0, 40bca4 <ferror@plt+0x8404>
  40bc94:	ldr	x22, [x0, #16]
  40bc98:	bl	403510 <free@plt>
  40bc9c:	mov	x0, x22
  40bca0:	cbnz	x22, 40bc94 <ferror@plt+0x83f4>
  40bca4:	adrp	x0, 464000 <memcpy@GLIBC_2.17>
  40bca8:	add	x0, x0, #0xd48
  40bcac:	mov	w3, #0x1                   	// #1
  40bcb0:	mov	x1, x20
  40bcb4:	mov	w2, wzr
  40bcb8:	mov	w4, wzr
  40bcbc:	str	xzr, [x21, #1312]
  40bcc0:	bl	40bff0 <ferror@plt+0x8750>
  40bcc4:	cbz	w0, 40bf3c <ferror@plt+0x869c>
  40bcc8:	ldr	x23, [x21, #1312]
  40bccc:	cbz	x23, 40bf3c <ferror@plt+0x869c>
  40bcd0:	adrp	x26, 449000 <warn@@Base+0xbfcc>
  40bcd4:	mov	x25, xzr
  40bcd8:	mov	x21, xzr
  40bcdc:	add	x26, x26, #0x561
  40bce0:	str	wzr, [sp, #4]
  40bce4:	b	40bd08 <ferror@plt+0x8468>
  40bce8:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  40bcec:	mov	w2, #0x5                   	// #5
  40bcf0:	mov	x0, xzr
  40bcf4:	add	x1, x1, #0x382
  40bcf8:	bl	403700 <dcgettext@plt>
  40bcfc:	bl	43cf70 <error@@Base>
  40bd00:	ldr	x23, [x23, #16]
  40bd04:	cbz	x23, 40bf3c <ferror@plt+0x869c>
  40bd08:	ldr	w8, [x23]
  40bd0c:	cmp	w8, #0x2
  40bd10:	b.eq	40be60 <ferror@plt+0x85c0>  // b.none
  40bd14:	cmp	w8, #0x1
  40bd18:	b.eq	40be68 <ferror@plt+0x85c8>  // b.none
  40bd1c:	cbnz	w8, 40bce8 <ferror@plt+0x8448>
  40bd20:	ldr	w8, [x28, #668]
  40bd24:	cbz	w8, 40be8c <ferror@plt+0x85ec>
  40bd28:	ldr	w8, [sp, #4]
  40bd2c:	cbnz	w8, 40bd58 <ferror@plt+0x84b8>
  40bd30:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  40bd34:	mov	w2, #0x5                   	// #5
  40bd38:	mov	x0, xzr
  40bd3c:	add	x1, x1, #0x304
  40bd40:	bl	403700 <dcgettext@plt>
  40bd44:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  40bd48:	ldr	x1, [x8, #3400]
  40bd4c:	bl	4037a0 <printf@plt>
  40bd50:	mov	w8, #0x1                   	// #1
  40bd54:	str	w8, [sp, #4]
  40bd58:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  40bd5c:	mov	w2, #0x5                   	// #5
  40bd60:	mov	x0, xzr
  40bd64:	add	x1, x1, #0x336
  40bd68:	bl	403700 <dcgettext@plt>
  40bd6c:	ldr	x1, [x23, #8]
  40bd70:	bl	4037a0 <printf@plt>
  40bd74:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  40bd78:	mov	w2, #0x5                   	// #5
  40bd7c:	mov	x0, xzr
  40bd80:	add	x1, x1, #0x347
  40bd84:	bl	403700 <dcgettext@plt>
  40bd88:	mov	x22, x0
  40bd8c:	mov	x1, x21
  40bd90:	cbnz	x21, 40bdac <ferror@plt+0x850c>
  40bd94:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  40bd98:	mov	w2, #0x5                   	// #5
  40bd9c:	mov	x0, xzr
  40bda0:	add	x1, x1, #0x358
  40bda4:	bl	403700 <dcgettext@plt>
  40bda8:	mov	x1, x0
  40bdac:	mov	x0, x22
  40bdb0:	bl	4037a0 <printf@plt>
  40bdb4:	mov	w2, #0x5                   	// #5
  40bdb8:	mov	x0, xzr
  40bdbc:	cbz	x25, 40be70 <ferror@plt+0x85d0>
  40bdc0:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  40bdc4:	add	x1, x1, #0x364
  40bdc8:	bl	403700 <dcgettext@plt>
  40bdcc:	bl	4037a0 <printf@plt>
  40bdd0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40bdd4:	ldr	w8, [x8, #632]
  40bdd8:	cbnz	w8, 40bdfc <ferror@plt+0x855c>
  40bddc:	mov	w8, #0x50                  	// #80
  40bde0:	sub	x8, x8, w0, sxtw
  40bde4:	cmp	x8, #0x1b
  40bde8:	b.cs	40bdfc <ferror@plt+0x855c>  // b.hs, b.nlast
  40bdec:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40bdf0:	ldr	x1, [x8, #3816]
  40bdf4:	mov	w0, #0xa                   	// #10
  40bdf8:	bl	4030b0 <putc@plt>
  40bdfc:	ldrb	w1, [x25]
  40be00:	mov	x0, x26
  40be04:	bl	4037a0 <printf@plt>
  40be08:	ldrb	w1, [x25, #1]
  40be0c:	mov	x0, x26
  40be10:	bl	4037a0 <printf@plt>
  40be14:	ldrb	w1, [x25, #2]
  40be18:	mov	x0, x26
  40be1c:	bl	4037a0 <printf@plt>
  40be20:	ldrb	w1, [x25, #3]
  40be24:	mov	x0, x26
  40be28:	bl	4037a0 <printf@plt>
  40be2c:	ldrb	w1, [x25, #4]
  40be30:	mov	x0, x26
  40be34:	bl	4037a0 <printf@plt>
  40be38:	ldrb	w1, [x25, #5]
  40be3c:	mov	x0, x26
  40be40:	bl	4037a0 <printf@plt>
  40be44:	ldrb	w1, [x25, #6]
  40be48:	mov	x0, x26
  40be4c:	bl	4037a0 <printf@plt>
  40be50:	ldrb	w1, [x25, #7]
  40be54:	mov	x0, x26
  40be58:	bl	4037a0 <printf@plt>
  40be5c:	b	40be80 <ferror@plt+0x85e0>
  40be60:	ldr	x25, [x23, #8]
  40be64:	b	40bd00 <ferror@plt+0x8460>
  40be68:	ldr	x21, [x23, #8]
  40be6c:	b	40bd00 <ferror@plt+0x8460>
  40be70:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  40be74:	add	x1, x1, #0x371
  40be78:	bl	403700 <dcgettext@plt>
  40be7c:	bl	4037a0 <printf@plt>
  40be80:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  40be84:	add	x0, x0, #0x573
  40be88:	bl	403440 <puts@plt>
  40be8c:	ldr	w8, [x27, #620]
  40be90:	cbz	w8, 40bd00 <ferror@plt+0x8460>
  40be94:	ldr	x2, [x23, #8]
  40be98:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  40be9c:	mov	x0, x21
  40bea0:	add	x1, x1, #0x89b
  40bea4:	mov	x3, xzr
  40bea8:	bl	403200 <concat@plt>
  40beac:	cbz	x0, 40bf00 <ferror@plt+0x8660>
  40beb0:	mov	x24, x0
  40beb4:	bl	403dc0 <ferror@plt+0x520>
  40beb8:	cbz	x0, 40bf18 <ferror@plt+0x8678>
  40bebc:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40bec0:	mov	x22, x0
  40bec4:	mov	w2, #0x5                   	// #5
  40bec8:	mov	x0, xzr
  40becc:	add	x1, x1, #0x5ab
  40bed0:	bl	403700 <dcgettext@plt>
  40bed4:	mov	x1, x19
  40bed8:	mov	x2, x24
  40bedc:	bl	4037a0 <printf@plt>
  40bee0:	mov	w0, #0x18                  	// #24
  40bee4:	bl	403290 <xmalloc@plt>
  40bee8:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40beec:	ldr	x8, [x9, #1272]
  40bef0:	stp	x22, x24, [x0]
  40bef4:	str	x0, [x9, #1272]
  40bef8:	str	x8, [x0, #16]
  40befc:	b	40bd00 <ferror@plt+0x8460>
  40bf00:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40bf04:	mov	w2, #0x5                   	// #5
  40bf08:	add	x1, x1, #0x567
  40bf0c:	bl	403700 <dcgettext@plt>
  40bf10:	bl	43d034 <warn@@Base>
  40bf14:	b	40bd00 <ferror@plt+0x8460>
  40bf18:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40bf1c:	mov	w2, #0x5                   	// #5
  40bf20:	add	x1, x1, #0x58e
  40bf24:	bl	403700 <dcgettext@plt>
  40bf28:	mov	x1, x24
  40bf2c:	bl	43d034 <warn@@Base>
  40bf30:	mov	x0, x24
  40bf34:	bl	403510 <free@plt>
  40bf38:	b	40bd00 <ferror@plt+0x8460>
  40bf3c:	ldr	w8, [x27, #620]
  40bf40:	cbz	w8, 40bfc0 <ferror@plt+0x8720>
  40bf44:	mov	w0, #0x29                  	// #41
  40bf48:	mov	x1, x20
  40bf4c:	bl	4039f8 <ferror@plt+0x158>
  40bf50:	cbz	w0, 40bf78 <ferror@plt+0x86d8>
  40bf54:	adrp	x1, 465000 <_sch_istable+0x1c50>
  40bf58:	adrp	x2, 40e000 <ferror@plt+0xa760>
  40bf5c:	adrp	x3, 40e000 <ferror@plt+0xa760>
  40bf60:	add	x1, x1, #0xde8
  40bf64:	add	x2, x2, #0x60
  40bf68:	add	x3, x3, #0xd4
  40bf6c:	add	x4, sp, #0x8
  40bf70:	mov	x0, x19
  40bf74:	bl	40dbec <ferror@plt+0xa34c>
  40bf78:	mov	w0, #0x28                  	// #40
  40bf7c:	mov	x1, x20
  40bf80:	bl	4039f8 <ferror@plt+0x158>
  40bf84:	cbz	w0, 40bfac <ferror@plt+0x870c>
  40bf88:	adrp	x1, 465000 <_sch_istable+0x1c50>
  40bf8c:	adrp	x2, 40e000 <ferror@plt+0xa760>
  40bf90:	adrp	x3, 40e000 <ferror@plt+0xa760>
  40bf94:	add	x1, x1, #0xd78
  40bf98:	add	x2, x2, #0xf0
  40bf9c:	add	x3, x3, #0x160
  40bfa0:	add	x4, sp, #0x8
  40bfa4:	mov	x0, x19
  40bfa8:	bl	40dbec <ferror@plt+0xa34c>
  40bfac:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40bfb0:	ldr	x8, [x8, #1272]
  40bfb4:	cbz	x8, 40bfe4 <ferror@plt+0x8744>
  40bfb8:	mov	w0, #0x1                   	// #1
  40bfbc:	b	40bfc4 <ferror@plt+0x8724>
  40bfc0:	mov	w0, wzr
  40bfc4:	ldp	x20, x19, [sp, #96]
  40bfc8:	ldp	x22, x21, [sp, #80]
  40bfcc:	ldp	x24, x23, [sp, #64]
  40bfd0:	ldp	x26, x25, [sp, #48]
  40bfd4:	ldp	x28, x27, [sp, #32]
  40bfd8:	ldp	x29, x30, [sp, #16]
  40bfdc:	add	sp, sp, #0x70
  40bfe0:	ret
  40bfe4:	mov	w0, wzr
  40bfe8:	str	wzr, [x27, #620]
  40bfec:	b	40bfc4 <ferror@plt+0x8724>
  40bff0:	sub	sp, sp, #0x1e0
  40bff4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40bff8:	stp	x29, x30, [sp, #384]
  40bffc:	stp	x28, x27, [sp, #400]
  40c000:	stp	x26, x25, [sp, #416]
  40c004:	stp	x24, x23, [sp, #432]
  40c008:	stp	x22, x21, [sp, #448]
  40c00c:	stp	x20, x19, [sp, #464]
  40c010:	ldr	w8, [x8, #612]
  40c014:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  40c018:	ldr	x10, [x0, #32]
  40c01c:	ldr	x27, [x0, #48]
  40c020:	ldr	w9, [x9, #648]
  40c024:	orr	w8, w8, w3
  40c028:	add	x29, sp, #0x180
  40c02c:	mov	w19, w2
  40c030:	mov	x20, x1
  40c034:	mov	x24, x0
  40c038:	mov	w25, wzr
  40c03c:	add	x23, x10, x27
  40c040:	orr	w8, w8, w9
  40c044:	adrp	x28, 466000 <_bfd_std_section+0x110>
  40c048:	stur	x10, [x29, #-128]
  40c04c:	stur	w3, [x29, #-156]
  40c050:	str	x0, [sp, #192]
  40c054:	stur	w4, [x29, #-164]
  40c058:	cbz	w8, 40c194 <ferror@plt+0x88f4>
  40c05c:	ldr	w8, [x28, #1328]
  40c060:	orr	w8, w8, w4
  40c064:	cbnz	w8, 40c194 <ferror@plt+0x88f4>
  40c068:	cmp	x27, #0x1
  40c06c:	b.lt	40c1e8 <ferror@plt+0x8948>  // b.tstop
  40c070:	ldur	x22, [x29, #-128]
  40c074:	stur	x27, [x29, #-136]
  40c078:	mov	w26, wzr
  40c07c:	mov	w27, #0x4                   	// #4
  40c080:	adrp	x28, 469000 <_bfd_std_section+0x3110>
  40c084:	mov	w25, #0xffffffff            	// #-1
  40c088:	add	x24, x22, #0x4
  40c08c:	sub	w8, w23, w22
  40c090:	cmp	x24, x23
  40c094:	csel	w1, w27, w8, cc  // cc = lo, ul, last
  40c098:	sub	w8, w1, #0x1
  40c09c:	cmp	w8, #0x7
  40c0a0:	b.ls	40c0ac <ferror@plt+0x880c>  // b.plast
  40c0a4:	mov	x21, xzr
  40c0a8:	b	40c0fc <ferror@plt+0x885c>
  40c0ac:	ldr	x8, [x28, #696]
  40c0b0:	mov	x0, x22
  40c0b4:	blr	x8
  40c0b8:	cmp	x0, x25
  40c0bc:	b.ne	40c0e4 <ferror@plt+0x8844>  // b.any
  40c0c0:	add	x8, x22, #0xc
  40c0c4:	cmp	x8, x23
  40c0c8:	b.cs	40c10c <ferror@plt+0x886c>  // b.hs, b.nlast
  40c0cc:	mov	w1, #0x8                   	// #8
  40c0d0:	ldr	x8, [x28, #696]
  40c0d4:	mov	x0, x24
  40c0d8:	blr	x8
  40c0dc:	mov	x21, x0
  40c0e0:	b	40c128 <ferror@plt+0x8888>
  40c0e4:	mov	x8, #0xffffffffffff0010    	// #-65520
  40c0e8:	movk	x8, #0x0, lsl #16
  40c0ec:	add	x8, x0, x8
  40c0f0:	mov	x21, x0
  40c0f4:	cmp	x8, #0xe
  40c0f8:	b.ls	40d7e8 <ferror@plt+0x9f48>  // b.plast
  40c0fc:	add	x8, x21, #0x4
  40c100:	cmp	x21, #0x1
  40c104:	b.ge	40c134 <ferror@plt+0x8894>  // b.tcont
  40c108:	b	40c27c <ferror@plt+0x89dc>
  40c10c:	cmp	x24, x23
  40c110:	b.cs	40c124 <ferror@plt+0x8884>  // b.hs, b.nlast
  40c114:	sub	w1, w23, w24
  40c118:	sub	w8, w1, #0x1
  40c11c:	cmp	w8, #0x7
  40c120:	b.ls	40c0d0 <ferror@plt+0x8830>  // b.plast
  40c124:	mov	x21, xzr
  40c128:	add	x8, x21, #0xc
  40c12c:	cmp	x21, #0x1
  40c130:	b.lt	40c27c <ferror@plt+0x89dc>  // b.tstop
  40c134:	add	x22, x22, x8
  40c138:	ldur	x8, [x29, #-128]
  40c13c:	cmp	x22, x8
  40c140:	b.cc	40c27c <ferror@plt+0x89dc>  // b.lo, b.ul, b.last
  40c144:	cmp	x22, x23
  40c148:	sub	w26, w26, #0x1
  40c14c:	b.cc	40c088 <ferror@plt+0x87e8>  // b.lo, b.ul, b.last
  40c150:	ldr	x24, [sp, #192]
  40c154:	ldur	x27, [x29, #-136]
  40c158:	adrp	x28, 466000 <_bfd_std_section+0x110>
  40c15c:	cbz	w26, 40c1e8 <ferror@plt+0x8948>
  40c160:	neg	w25, w26
  40c164:	mov	w8, #0x68                  	// #104
  40c168:	umull	x21, w25, w8
  40c16c:	mov	x0, x21
  40c170:	bl	403290 <xmalloc@plt>
  40c174:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40c178:	adrp	x22, 466000 <_bfd_std_section+0x110>
  40c17c:	str	x0, [x8, #1320]
  40c180:	cbz	x0, 40d88c <ferror@plt+0x9fec>
  40c184:	mov	w1, wzr
  40c188:	mov	x2, x21
  40c18c:	bl	403280 <memset@plt>
  40c190:	str	w25, [x22, #1332]
  40c194:	ldur	w8, [x29, #-156]
  40c198:	cbz	w8, 40c208 <ferror@plt+0x8968>
  40c19c:	mov	w0, w19
  40c1a0:	mov	x1, x20
  40c1a4:	bl	4039f8 <ferror@plt+0x158>
  40c1a8:	adrp	x21, 464000 <memcpy@GLIBC_2.17>
  40c1ac:	add	x21, x21, #0xbf8
  40c1b0:	cbz	w0, 40c248 <ferror@plt+0x89a8>
  40c1b4:	mov	w8, #0x70                  	// #112
  40c1b8:	umaddl	x8, w19, w8, x21
  40c1bc:	ldr	x9, [x8, #24]!
  40c1c0:	cbnz	x9, 40c2d8 <ferror@plt+0x8a38>
  40c1c4:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40c1c8:	ldr	x9, [x9, #1272]
  40c1cc:	cbz	x9, 40c2d8 <ferror@plt+0x8a38>
  40c1d0:	ldr	x10, [x9]
  40c1d4:	cmp	x10, x20
  40c1d8:	b.eq	40c2bc <ferror@plt+0x8a1c>  // b.none
  40c1dc:	ldr	x9, [x9, #16]
  40c1e0:	cbnz	x9, 40c1d0 <ferror@plt+0x8930>
  40c1e4:	b	40c2d8 <ferror@plt+0x8a38>
  40c1e8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c1ec:	add	x1, x1, #0x871
  40c1f0:	mov	w2, #0x5                   	// #5
  40c1f4:	mov	x0, xzr
  40c1f8:	bl	403700 <dcgettext@plt>
  40c1fc:	ldr	x1, [x24, #16]
  40c200:	bl	43cf70 <error@@Base>
  40c204:	b	40d868 <ferror@plt+0x9fc8>
  40c208:	mov	w0, #0xa                   	// #10
  40c20c:	mov	x1, x20
  40c210:	bl	4039f8 <ferror@plt+0x158>
  40c214:	cbz	w0, 40c288 <ferror@plt+0x89e8>
  40c218:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40c21c:	ldr	x9, [x8, #112]
  40c220:	cbnz	x9, 40d8cc <ferror@plt+0xa02c>
  40c224:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40c228:	ldr	x9, [x9, #1272]
  40c22c:	cbz	x9, 40d8cc <ferror@plt+0xa02c>
  40c230:	ldr	x10, [x9]
  40c234:	cmp	x10, x20
  40c238:	b.eq	40d8b4 <ferror@plt+0xa014>  // b.none
  40c23c:	ldr	x9, [x9, #16]
  40c240:	cbnz	x9, 40c230 <ferror@plt+0x8990>
  40c244:	b	40d8cc <ferror@plt+0xa02c>
  40c248:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c24c:	ldr	w8, [x8, #620]
  40c250:	cbz	w8, 40c2d8 <ferror@plt+0x8a38>
  40c254:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40c258:	ldr	x20, [x8, #1272]
  40c25c:	cbz	x20, 40c2d8 <ferror@plt+0x8a38>
  40c260:	ldr	x1, [x20]
  40c264:	mov	w0, w19
  40c268:	bl	4039f8 <ferror@plt+0x158>
  40c26c:	cbnz	w0, 40c2c8 <ferror@plt+0x8a28>
  40c270:	ldr	x20, [x20, #16]
  40c274:	cbnz	x20, 40c260 <ferror@plt+0x89c0>
  40c278:	b	40c2d8 <ferror@plt+0x8a38>
  40c27c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c280:	add	x1, x1, #0x841
  40c284:	b	40d7f0 <ferror@plt+0x9f50>
  40c288:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c28c:	ldr	w8, [x8, #620]
  40c290:	cbz	w8, 40d8cc <ferror@plt+0xa02c>
  40c294:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40c298:	ldr	x21, [x8, #1272]
  40c29c:	cbz	x21, 40d8cc <ferror@plt+0xa02c>
  40c2a0:	ldr	x1, [x21]
  40c2a4:	mov	w0, #0xa                   	// #10
  40c2a8:	bl	4039f8 <ferror@plt+0x158>
  40c2ac:	cbnz	w0, 40d8c0 <ferror@plt+0xa020>
  40c2b0:	ldr	x21, [x21, #16]
  40c2b4:	cbnz	x21, 40c2a0 <ferror@plt+0x8a00>
  40c2b8:	b	40d8cc <ferror@plt+0xa02c>
  40c2bc:	ldr	x9, [x9, #8]
  40c2c0:	str	x9, [x8]
  40c2c4:	b	40c2d8 <ferror@plt+0x8a38>
  40c2c8:	ldr	x8, [x20, #8]
  40c2cc:	mov	w9, #0x70                  	// #112
  40c2d0:	umaddl	x9, w19, w9, x21
  40c2d4:	str	x8, [x9, #24]
  40c2d8:	mov	w8, #0x70                  	// #112
  40c2dc:	umaddl	x20, w19, w8, x21
  40c2e0:	ldr	x8, [x20, #32]!
  40c2e4:	mov	w19, w19
  40c2e8:	cbz	x8, 40d640 <ferror@plt+0x9da0>
  40c2ec:	ldur	w8, [x29, #-156]
  40c2f0:	cbnz	w8, 40c330 <ferror@plt+0x8a90>
  40c2f4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c2f8:	ldr	x8, [x8, #680]
  40c2fc:	cbnz	x8, 40c330 <ferror@plt+0x8a90>
  40c300:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c304:	ldr	w8, [x8, #620]
  40c308:	cbz	w8, 40d668 <ferror@plt+0x9dc8>
  40c30c:	ldr	x8, [x24, #24]
  40c310:	cbz	x8, 40d668 <ferror@plt+0x9dc8>
  40c314:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c318:	add	x1, x1, #0x789
  40c31c:	mov	w2, #0x5                   	// #5
  40c320:	mov	x0, xzr
  40c324:	bl	403700 <dcgettext@plt>
  40c328:	ldp	x1, x2, [x24, #16]
  40c32c:	bl	4037a0 <printf@plt>
  40c330:	cmp	x27, #0x1
  40c334:	b.lt	40d68c <ferror@plt+0x9dec>  // b.tstop
  40c338:	ldur	w8, [x29, #-156]
  40c33c:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  40c340:	ldr	q0, [x9, #1824]
  40c344:	ldur	x22, [x29, #-128]
  40c348:	cmp	w8, #0x0
  40c34c:	mov	w8, #0x70                  	// #112
  40c350:	madd	x8, x19, x8, x21
  40c354:	ldur	w19, [x29, #-164]
  40c358:	add	x8, x8, #0x30
  40c35c:	str	x8, [sp, #128]
  40c360:	cset	w8, eq  // eq = none
  40c364:	str	x20, [sp, #80]
  40c368:	str	w25, [sp, #76]
  40c36c:	stur	wzr, [x29, #-160]
  40c370:	str	q0, [sp, #96]
  40c374:	str	w8, [sp, #92]
  40c378:	b	40c398 <ferror@plt+0x8af8>
  40c37c:	add	x8, x22, x12
  40c380:	add	x22, x8, x13
  40c384:	ldur	w8, [x29, #-160]
  40c388:	cmp	x22, x23
  40c38c:	add	w8, w8, #0x1
  40c390:	stur	w8, [x29, #-160]
  40c394:	b.cs	40d77c <ferror@plt+0x9edc>  // b.hs, b.nlast
  40c398:	add	x20, x22, #0x4
  40c39c:	sub	w8, w23, w22
  40c3a0:	cmp	x20, x23
  40c3a4:	mov	w27, #0x4                   	// #4
  40c3a8:	csel	w1, w27, w8, cc  // cc = lo, ul, last
  40c3ac:	sub	w8, w1, #0x1
  40c3b0:	cmp	w8, #0x7
  40c3b4:	stp	xzr, xzr, [x29, #-56]
  40c3b8:	b.ls	40c3c4 <ferror@plt+0x8b24>  // b.plast
  40c3bc:	mov	x0, xzr
  40c3c0:	b	40c408 <ferror@plt+0x8b68>
  40c3c4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c3c8:	ldr	x8, [x8, #696]
  40c3cc:	mov	x0, x22
  40c3d0:	blr	x8
  40c3d4:	mov	w8, #0xffffffff            	// #-1
  40c3d8:	cmp	x0, x8
  40c3dc:	b.ne	40c404 <ferror@plt+0x8b64>  // b.any
  40c3e0:	add	x25, x22, #0xc
  40c3e4:	cmp	x25, x23
  40c3e8:	b.cs	40c414 <ferror@plt+0x8b74>  // b.hs, b.nlast
  40c3ec:	mov	w1, #0x8                   	// #8
  40c3f0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c3f4:	ldr	x8, [x8, #696]
  40c3f8:	mov	x0, x20
  40c3fc:	blr	x8
  40c400:	b	40c430 <ferror@plt+0x8b90>
  40c404:	mov	w27, #0x4                   	// #4
  40c408:	mov	x25, x20
  40c40c:	mov	w8, #0x4                   	// #4
  40c410:	b	40c438 <ferror@plt+0x8b98>
  40c414:	cmp	x20, x23
  40c418:	b.cs	40c42c <ferror@plt+0x8b8c>  // b.hs, b.nlast
  40c41c:	sub	w1, w23, w20
  40c420:	sub	w8, w1, #0x1
  40c424:	cmp	w8, #0x7
  40c428:	b.ls	40c3f0 <ferror@plt+0x8b50>  // b.plast
  40c42c:	mov	x0, xzr
  40c430:	mov	w27, #0x8                   	// #8
  40c434:	mov	w8, #0xc                   	// #12
  40c438:	add	x26, x25, #0x2
  40c43c:	cmp	x26, x23
  40c440:	stur	x8, [x29, #-152]
  40c444:	stur	x0, [x29, #-136]
  40c448:	b.cs	40c464 <ferror@plt+0x8bc4>  // b.hs, b.nlast
  40c44c:	mov	w1, #0x2                   	// #2
  40c450:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c454:	ldr	x8, [x8, #696]
  40c458:	mov	x0, x25
  40c45c:	blr	x8
  40c460:	b	40c480 <ferror@plt+0x8be0>
  40c464:	cmp	x25, x23
  40c468:	b.cs	40c47c <ferror@plt+0x8bdc>  // b.hs, b.nlast
  40c46c:	sub	w1, w23, w25
  40c470:	sub	w8, w1, #0x1
  40c474:	cmp	w8, #0x7
  40c478:	b.ls	40c450 <ferror@plt+0x8bb0>  // b.plast
  40c47c:	mov	w0, wzr
  40c480:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40c484:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40c488:	cmp	w19, #0x0
  40c48c:	add	x8, x8, #0x560
  40c490:	add	x9, x9, #0x550
  40c494:	csel	x8, x8, x9, eq  // eq = none
  40c498:	ldur	x9, [x29, #-128]
  40c49c:	ldr	w8, [x8]
  40c4a0:	sub	x24, x22, x9
  40c4a4:	mov	w9, #0x1                   	// #1
  40c4a8:	cinc	x9, x9, ne  // ne = any
  40c4ac:	cbz	w8, 40c4ec <ferror@plt+0x8c4c>
  40c4b0:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40c4b4:	adrp	x11, 466000 <_bfd_std_section+0x110>
  40c4b8:	cmp	w19, #0x0
  40c4bc:	add	x10, x10, #0x568
  40c4c0:	add	x11, x11, #0x558
  40c4c4:	csel	x10, x10, x11, eq  // eq = none
  40c4c8:	ldr	x21, [x10]
  40c4cc:	lsl	x9, x9, #3
  40c4d0:	add	x9, x9, #0x8
  40c4d4:	ldr	x10, [x21, x9]
  40c4d8:	cmp	x10, x24
  40c4dc:	b.eq	40c4f0 <ferror@plt+0x8c50>  // b.none
  40c4e0:	subs	w8, w8, #0x1
  40c4e4:	add	x21, x21, #0x88
  40c4e8:	b.ne	40c4d4 <ferror@plt+0x8c34>  // b.any
  40c4ec:	mov	x21, xzr
  40c4f0:	and	w8, w0, #0xffff
  40c4f4:	cmp	w8, #0x5
  40c4f8:	stur	w8, [x29, #-140]
  40c4fc:	stur	x27, [x29, #-176]
  40c500:	b.cs	40c514 <ferror@plt+0x8c74>  // b.hs, b.nlast
  40c504:	mov	w8, #0x1                   	// #1
  40c508:	mov	w9, #0xff                  	// #255
  40c50c:	str	x8, [sp, #168]
  40c510:	b	40c5a8 <ferror@plt+0x8d08>
  40c514:	add	x27, x25, #0x3
  40c518:	cmp	x27, x23
  40c51c:	b.cs	40c538 <ferror@plt+0x8c98>  // b.hs, b.nlast
  40c520:	mov	w1, #0x1                   	// #1
  40c524:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c528:	ldr	x8, [x8, #696]
  40c52c:	mov	x0, x26
  40c530:	blr	x8
  40c534:	b	40c554 <ferror@plt+0x8cb4>
  40c538:	cmp	x26, x23
  40c53c:	b.cs	40c550 <ferror@plt+0x8cb0>  // b.hs, b.nlast
  40c540:	sub	w1, w23, w26
  40c544:	sub	w8, w1, #0x1
  40c548:	cmp	w8, #0x7
  40c54c:	b.ls	40c524 <ferror@plt+0x8c84>  // b.plast
  40c550:	mov	w0, wzr
  40c554:	cmp	w0, #0x2
  40c558:	add	x26, x25, #0x4
  40c55c:	cset	w19, eq  // eq = none
  40c560:	cmp	x26, x23
  40c564:	str	x0, [sp, #168]
  40c568:	b.cs	40c588 <ferror@plt+0x8ce8>  // b.hs, b.nlast
  40c56c:	mov	w1, #0x1                   	// #1
  40c570:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c574:	ldr	x8, [x8, #696]
  40c578:	mov	x0, x27
  40c57c:	blr	x8
  40c580:	mov	x9, x0
  40c584:	b	40c5a4 <ferror@plt+0x8d04>
  40c588:	cmp	x27, x23
  40c58c:	b.cs	40c5a0 <ferror@plt+0x8d00>  // b.hs, b.nlast
  40c590:	sub	w1, w23, w27
  40c594:	sub	w8, w1, #0x1
  40c598:	cmp	w8, #0x7
  40c59c:	b.ls	40c570 <ferror@plt+0x8cd0>  // b.plast
  40c5a0:	mov	w9, wzr
  40c5a4:	ldur	x27, [x29, #-176]
  40c5a8:	add	x25, x26, x27
  40c5ac:	cmp	x25, x23
  40c5b0:	mov	w1, w27
  40c5b4:	b.cc	40c5c4 <ferror@plt+0x8d24>  // b.lo, b.ul, b.last
  40c5b8:	cmp	x26, x23
  40c5bc:	b.cs	40c5d0 <ferror@plt+0x8d30>  // b.hs, b.nlast
  40c5c0:	sub	w1, w23, w26
  40c5c4:	sub	w8, w1, #0x1
  40c5c8:	cmp	w8, #0x7
  40c5cc:	b.ls	40c5ec <ferror@plt+0x8d4c>  // b.plast
  40c5d0:	str	xzr, [sp, #176]
  40c5d4:	ldur	w26, [x29, #-140]
  40c5d8:	cbz	x21, 40c610 <ferror@plt+0x8d70>
  40c5dc:	ldr	x8, [x21, #32]
  40c5e0:	str	x8, [sp, #152]
  40c5e4:	add	x8, x21, #0x60
  40c5e8:	b	40c618 <ferror@plt+0x8d78>
  40c5ec:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c5f0:	ldr	x8, [x8, #696]
  40c5f4:	mov	x0, x26
  40c5f8:	mov	x20, x9
  40c5fc:	blr	x8
  40c600:	mov	x9, x20
  40c604:	str	x0, [sp, #176]
  40c608:	ldur	w26, [x29, #-140]
  40c60c:	cbnz	x21, 40c5dc <ferror@plt+0x8d3c>
  40c610:	ldr	x8, [sp, #128]
  40c614:	str	xzr, [sp, #152]
  40c618:	ldr	x8, [x8]
  40c61c:	cmp	w26, #0x4
  40c620:	str	x8, [sp, #160]
  40c624:	b.hi	40c650 <ferror@plt+0x8db0>  // b.pmore
  40c628:	add	x20, x25, #0x1
  40c62c:	cmp	x20, x23
  40c630:	b.cs	40c670 <ferror@plt+0x8dd0>  // b.hs, b.nlast
  40c634:	mov	w1, #0x1                   	// #1
  40c638:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c63c:	ldr	x8, [x8, #696]
  40c640:	mov	x0, x25
  40c644:	blr	x8
  40c648:	mov	x9, x0
  40c64c:	b	40c654 <ferror@plt+0x8db4>
  40c650:	mov	x20, x25
  40c654:	sub	w8, w9, #0x2
  40c658:	and	w8, w8, #0xff
  40c65c:	cmp	w8, #0x7
  40c660:	b.cc	40c6b8 <ferror@plt+0x8e18>  // b.lo, b.ul, b.last
  40c664:	mov	x25, x20
  40c668:	and	w20, w9, #0xff
  40c66c:	b	40c690 <ferror@plt+0x8df0>
  40c670:	cmp	x25, x23
  40c674:	b.cs	40c688 <ferror@plt+0x8de8>  // b.hs, b.nlast
  40c678:	sub	w1, w23, w25
  40c67c:	sub	w8, w1, #0x1
  40c680:	cmp	w8, #0x7
  40c684:	b.ls	40c638 <ferror@plt+0x8d98>  // b.plast
  40c688:	mov	x25, x20
  40c68c:	mov	w20, wzr
  40c690:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c694:	mov	w2, #0x5                   	// #5
  40c698:	mov	x0, xzr
  40c69c:	add	x1, x1, #0x8e6
  40c6a0:	bl	403700 <dcgettext@plt>
  40c6a4:	mov	w1, w20
  40c6a8:	mov	w2, w27
  40c6ac:	bl	43d034 <warn@@Base>
  40c6b0:	mov	w9, w27
  40c6b4:	mov	x20, x25
  40c6b8:	ldur	x12, [x29, #-136]
  40c6bc:	ldur	x13, [x29, #-152]
  40c6c0:	str	x9, [sp, #184]
  40c6c4:	cbz	w19, 40c71c <ferror@plt+0x8e7c>
  40c6c8:	add	x25, x20, #0x8
  40c6cc:	cmp	x25, x23
  40c6d0:	b.ls	40c6dc <ferror@plt+0x8e3c>  // b.plast
  40c6d4:	stp	xzr, xzr, [x29, #-56]
  40c6d8:	b	40c6f4 <ferror@plt+0x8e54>
  40c6dc:	sub	x1, x29, #0x30
  40c6e0:	sub	x2, x29, #0x38
  40c6e4:	mov	x0, x20
  40c6e8:	bl	43d484 <warn@@Base+0x450>
  40c6ec:	ldur	x13, [x29, #-152]
  40c6f0:	ldur	x12, [x29, #-136]
  40c6f4:	add	x20, x25, x27
  40c6f8:	cmp	x20, x23
  40c6fc:	mov	w1, w27
  40c700:	b.cc	40c710 <ferror@plt+0x8e70>  // b.lo, b.ul, b.last
  40c704:	cmp	x25, x23
  40c708:	b.cs	40c71c <ferror@plt+0x8e7c>  // b.hs, b.nlast
  40c70c:	sub	w1, w23, w25
  40c710:	sub	w8, w1, #0x1
  40c714:	cmp	w8, #0x7
  40c718:	b.ls	40c724 <ferror@plt+0x8e84>  // b.plast
  40c71c:	mov	x0, xzr
  40c720:	b	40c73c <ferror@plt+0x8e9c>
  40c724:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c728:	ldr	x8, [x8, #696]
  40c72c:	mov	x0, x25
  40c730:	blr	x8
  40c734:	ldur	x13, [x29, #-152]
  40c738:	ldur	x12, [x29, #-136]
  40c73c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c740:	ldr	x8, [x8, #680]
  40c744:	add	x14, x13, x12
  40c748:	add	x9, x14, x24
  40c74c:	cmp	x8, x9
  40c750:	b.hi	40c37c <ferror@plt+0x8adc>  // b.pmore
  40c754:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  40c758:	ldr	w9, [x9, #612]
  40c75c:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  40c760:	ldur	w11, [x29, #-156]
  40c764:	ldr	w10, [x10, #648]
  40c768:	str	x22, [sp, #144]
  40c76c:	orr	w9, w9, w11
  40c770:	orr	w9, w9, w10
  40c774:	cbz	w9, 40c7cc <ferror@plt+0x8f2c>
  40c778:	ldr	w9, [x28, #1328]
  40c77c:	orr	w9, w9, w19
  40c780:	cbnz	w9, 40c7cc <ferror@plt+0x8f2c>
  40c784:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40c788:	ldr	x8, [x8, #1320]
  40c78c:	ldr	x9, [sp, #184]
  40c790:	ldur	w10, [x29, #-160]
  40c794:	mov	w11, #0x68                  	// #104
  40c798:	and	w9, w9, #0xff
  40c79c:	umaddl	x8, w10, w11, x8
  40c7a0:	stp	w9, w27, [x8]
  40c7a4:	ldr	q0, [sp, #96]
  40c7a8:	mov	w9, #0xffffffff            	// #-1
  40c7ac:	str	x24, [x8, #16]
  40c7b0:	str	w26, [x8, #8]
  40c7b4:	stur	q0, [x8, #24]
  40c7b8:	stp	x9, xzr, [x8, #40]
  40c7bc:	stp	xzr, xzr, [x8, #64]
  40c7c0:	stp	xzr, xzr, [x8, #88]
  40c7c4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40c7c8:	ldr	x8, [x8, #680]
  40c7cc:	ldur	w9, [x29, #-156]
  40c7d0:	stur	w19, [x29, #-164]
  40c7d4:	cbnz	w9, 40cdbc <ferror@plt+0x951c>
  40c7d8:	cbnz	x8, 40cdbc <ferror@plt+0x951c>
  40c7dc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c7e0:	str	x0, [sp, #120]
  40c7e4:	mov	w2, #0x5                   	// #5
  40c7e8:	mov	x0, xzr
  40c7ec:	add	x1, x1, #0x926
  40c7f0:	str	x14, [sp, #136]
  40c7f4:	stur	x20, [x29, #-184]
  40c7f8:	bl	403700 <dcgettext@plt>
  40c7fc:	adrp	x27, 466000 <_bfd_std_section+0x110>
  40c800:	ldrsw	x8, [x27, #1436]
  40c804:	adrp	x26, 466000 <_bfd_std_section+0x110>
  40c808:	adrp	x25, 44c000 <warn@@Base+0xefcc>
  40c80c:	adrp	x22, 44a000 <warn@@Base+0xcfcc>
  40c810:	add	w9, w8, #0x1
  40c814:	add	x26, x26, #0x5a0
  40c818:	add	x25, x25, #0x38
  40c81c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c820:	add	x22, x22, #0xdbb
  40c824:	mov	x20, x0
  40c828:	add	x28, x26, x8, lsl #6
  40c82c:	and	w8, w9, #0xf
  40c830:	sub	x0, x29, #0x28
  40c834:	add	x1, x1, #0xe82
  40c838:	mov	x2, x25
  40c83c:	mov	x3, x22
  40c840:	str	w8, [x27, #1436]
  40c844:	bl	4030a0 <sprintf@plt>
  40c848:	sub	x2, x29, #0x28
  40c84c:	mov	w1, #0x40                  	// #64
  40c850:	mov	x0, x28
  40c854:	mov	x3, x24
  40c858:	bl	403160 <snprintf@plt>
  40c85c:	mov	x0, x20
  40c860:	mov	x1, x28
  40c864:	bl	4037a0 <printf@plt>
  40c868:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c86c:	mov	w2, #0x5                   	// #5
  40c870:	mov	x0, xzr
  40c874:	add	x1, x1, #0x949
  40c878:	bl	403700 <dcgettext@plt>
  40c87c:	ldrsw	x8, [x27, #1436]
  40c880:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c884:	mov	x20, x0
  40c888:	sub	x0, x29, #0x28
  40c88c:	add	w9, w8, #0x1
  40c890:	add	x28, x26, x8, lsl #6
  40c894:	and	w8, w9, #0xf
  40c898:	add	x1, x1, #0xe82
  40c89c:	mov	x2, x25
  40c8a0:	mov	x3, x22
  40c8a4:	str	w8, [x27, #1436]
  40c8a8:	bl	4030a0 <sprintf@plt>
  40c8ac:	ldur	x3, [x29, #-136]
  40c8b0:	sub	x2, x29, #0x28
  40c8b4:	mov	w1, #0x40                  	// #64
  40c8b8:	mov	x0, x28
  40c8bc:	bl	403160 <snprintf@plt>
  40c8c0:	ldur	x8, [x29, #-176]
  40c8c4:	adrp	x9, 447000 <warn@@Base+0x9fcc>
  40c8c8:	add	x9, x9, #0x966
  40c8cc:	mov	x0, x20
  40c8d0:	cmp	w8, #0x8
  40c8d4:	adrp	x8, 447000 <warn@@Base+0x9fcc>
  40c8d8:	add	x8, x8, #0x96d
  40c8dc:	csel	x2, x9, x8, eq  // eq = none
  40c8e0:	mov	x1, x28
  40c8e4:	bl	4037a0 <printf@plt>
  40c8e8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c8ec:	mov	w2, #0x5                   	// #5
  40c8f0:	mov	x0, xzr
  40c8f4:	add	x1, x1, #0x974
  40c8f8:	bl	403700 <dcgettext@plt>
  40c8fc:	ldur	w1, [x29, #-140]
  40c900:	bl	4037a0 <printf@plt>
  40c904:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c908:	mov	w2, #0x5                   	// #5
  40c90c:	mov	x0, xzr
  40c910:	add	x1, x1, #0x98a
  40c914:	bl	403700 <dcgettext@plt>
  40c918:	ldrsw	x8, [x27, #1436]
  40c91c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c920:	mov	x20, x0
  40c924:	sub	x0, x29, #0x28
  40c928:	add	w9, w8, #0x1
  40c92c:	add	x28, x26, x8, lsl #6
  40c930:	and	w8, w9, #0xf
  40c934:	add	x1, x1, #0xe82
  40c938:	mov	x2, x25
  40c93c:	mov	x3, x22
  40c940:	str	w8, [x27, #1436]
  40c944:	bl	4030a0 <sprintf@plt>
  40c948:	ldr	x3, [sp, #176]
  40c94c:	sub	x2, x29, #0x28
  40c950:	mov	w1, #0x40                  	// #64
  40c954:	mov	x0, x28
  40c958:	bl	403160 <snprintf@plt>
  40c95c:	mov	x0, x20
  40c960:	mov	x1, x28
  40c964:	bl	4037a0 <printf@plt>
  40c968:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c96c:	mov	w2, #0x5                   	// #5
  40c970:	mov	x0, xzr
  40c974:	add	x1, x1, #0x9a2
  40c978:	bl	403700 <dcgettext@plt>
  40c97c:	ldr	x8, [sp, #184]
  40c980:	and	w1, w8, #0xff
  40c984:	bl	4037a0 <printf@plt>
  40c988:	cbz	w19, 40ca6c <ferror@plt+0x91cc>
  40c98c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c990:	mov	w2, #0x5                   	// #5
  40c994:	mov	x0, xzr
  40c998:	add	x1, x1, #0x9b8
  40c99c:	bl	403700 <dcgettext@plt>
  40c9a0:	ldp	x28, x3, [x29, #-56]
  40c9a4:	adrp	x2, 448000 <warn@@Base+0xafcc>
  40c9a8:	mov	x20, x0
  40c9ac:	sub	x0, x29, #0x78
  40c9b0:	mov	w1, #0x40                  	// #64
  40c9b4:	add	x2, x2, #0x96e
  40c9b8:	cbz	x3, 40c9dc <ferror@plt+0x913c>
  40c9bc:	bl	403160 <snprintf@plt>
  40c9c0:	sub	x8, x29, #0x78
  40c9c4:	add	x8, x8, w0, sxtw
  40c9c8:	mov	w9, #0x40                  	// #64
  40c9cc:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  40c9d0:	sub	w1, w9, w0
  40c9d4:	mov	x0, x8
  40c9d8:	add	x2, x2, #0xfdb
  40c9dc:	mov	x3, x28
  40c9e0:	bl	403160 <snprintf@plt>
  40c9e4:	ldr	x19, [sp, #120]
  40c9e8:	sub	x1, x29, #0x78
  40c9ec:	mov	x0, x20
  40c9f0:	bl	4037a0 <printf@plt>
  40c9f4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40c9f8:	mov	w2, #0x5                   	// #5
  40c9fc:	mov	x0, xzr
  40ca00:	add	x1, x1, #0x9d0
  40ca04:	bl	403700 <dcgettext@plt>
  40ca08:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40ca0c:	ldrsw	x8, [x10, #1436]
  40ca10:	adrp	x11, 466000 <_bfd_std_section+0x110>
  40ca14:	add	x11, x11, #0x5a0
  40ca18:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40ca1c:	add	w9, w8, #0x1
  40ca20:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  40ca24:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  40ca28:	mov	x20, x0
  40ca2c:	add	x28, x11, x8, lsl #6
  40ca30:	and	w8, w9, #0xf
  40ca34:	sub	x0, x29, #0x28
  40ca38:	add	x1, x1, #0xe82
  40ca3c:	add	x2, x2, #0x38
  40ca40:	add	x3, x3, #0xdbb
  40ca44:	str	w8, [x10, #1436]
  40ca48:	bl	4030a0 <sprintf@plt>
  40ca4c:	sub	x2, x29, #0x28
  40ca50:	mov	w1, #0x40                  	// #64
  40ca54:	mov	x0, x28
  40ca58:	mov	x3, x19
  40ca5c:	bl	403160 <snprintf@plt>
  40ca60:	mov	x0, x20
  40ca64:	mov	x1, x28
  40ca68:	bl	4037a0 <printf@plt>
  40ca6c:	ldur	x20, [x29, #-184]
  40ca70:	ldur	x12, [x29, #-136]
  40ca74:	ldur	x13, [x29, #-152]
  40ca78:	ldr	x14, [sp, #136]
  40ca7c:	cbz	x21, 40cdbc <ferror@plt+0x951c>
  40ca80:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40ca84:	mov	w2, #0x5                   	// #5
  40ca88:	mov	x0, xzr
  40ca8c:	add	x1, x1, #0x9e8
  40ca90:	bl	403700 <dcgettext@plt>
  40ca94:	bl	4037a0 <printf@plt>
  40ca98:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40ca9c:	mov	w2, #0x5                   	// #5
  40caa0:	mov	x0, xzr
  40caa4:	add	x1, x1, #0xa03
  40caa8:	bl	403700 <dcgettext@plt>
  40caac:	adrp	x27, 466000 <_bfd_std_section+0x110>
  40cab0:	ldrsw	x8, [x27, #1436]
  40cab4:	ldr	x25, [x21, #32]
  40cab8:	adrp	x19, 466000 <_bfd_std_section+0x110>
  40cabc:	adrp	x22, 44c000 <warn@@Base+0xefcc>
  40cac0:	adrp	x26, 44a000 <warn@@Base+0xcfcc>
  40cac4:	add	w9, w8, #0x1
  40cac8:	add	x19, x19, #0x5a0
  40cacc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40cad0:	add	x22, x22, #0x38
  40cad4:	add	x26, x26, #0xdbb
  40cad8:	str	x0, [sp, #120]
  40cadc:	add	x28, x19, x8, lsl #6
  40cae0:	and	w8, w9, #0xf
  40cae4:	sub	x0, x29, #0x28
  40cae8:	add	x1, x1, #0xe82
  40caec:	mov	x2, x22
  40caf0:	mov	x3, x26
  40caf4:	str	w8, [x27, #1436]
  40caf8:	bl	4030a0 <sprintf@plt>
  40cafc:	sub	x2, x29, #0x28
  40cb00:	mov	w1, #0x40                  	// #64
  40cb04:	mov	x0, x28
  40cb08:	mov	x3, x25
  40cb0c:	bl	403160 <snprintf@plt>
  40cb10:	ldrsw	x8, [x27, #1436]
  40cb14:	ldr	x25, [x21, #96]
  40cb18:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40cb1c:	sub	x0, x29, #0x28
  40cb20:	add	w9, w8, #0x1
  40cb24:	add	x19, x19, x8, lsl #6
  40cb28:	and	w8, w9, #0xf
  40cb2c:	add	x1, x1, #0xe82
  40cb30:	mov	x2, x22
  40cb34:	mov	x3, x26
  40cb38:	str	w8, [x27, #1436]
  40cb3c:	bl	4030a0 <sprintf@plt>
  40cb40:	sub	x2, x29, #0x28
  40cb44:	mov	w1, #0x40                  	// #64
  40cb48:	mov	x0, x19
  40cb4c:	mov	x3, x25
  40cb50:	bl	403160 <snprintf@plt>
  40cb54:	ldr	x0, [sp, #120]
  40cb58:	mov	x1, x28
  40cb5c:	mov	x2, x19
  40cb60:	bl	4037a0 <printf@plt>
  40cb64:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40cb68:	mov	w2, #0x5                   	// #5
  40cb6c:	mov	x0, xzr
  40cb70:	add	x1, x1, #0xa2c
  40cb74:	bl	403700 <dcgettext@plt>
  40cb78:	ldrsw	x8, [x27, #1436]
  40cb7c:	adrp	x19, 466000 <_bfd_std_section+0x110>
  40cb80:	add	x19, x19, #0x5a0
  40cb84:	ldr	x20, [x21, #40]
  40cb88:	add	w9, w8, #0x1
  40cb8c:	add	x25, x19, x8, lsl #6
  40cb90:	and	w8, w9, #0xf
  40cb94:	str	w8, [x27, #1436]
  40cb98:	mov	x28, x27
  40cb9c:	adrp	x26, 447000 <warn@@Base+0x9fcc>
  40cba0:	adrp	x27, 44a000 <warn@@Base+0xcfcc>
  40cba4:	add	x26, x26, #0xe82
  40cba8:	add	x27, x27, #0xdbb
  40cbac:	str	x0, [sp, #120]
  40cbb0:	sub	x0, x29, #0x28
  40cbb4:	mov	x1, x26
  40cbb8:	mov	x2, x22
  40cbbc:	mov	x3, x27
  40cbc0:	bl	4030a0 <sprintf@plt>
  40cbc4:	sub	x2, x29, #0x28
  40cbc8:	mov	w1, #0x40                  	// #64
  40cbcc:	mov	x0, x25
  40cbd0:	mov	x3, x20
  40cbd4:	bl	403160 <snprintf@plt>
  40cbd8:	ldrsw	x8, [x28, #1436]
  40cbdc:	ldr	x20, [x21, #104]
  40cbe0:	mov	x10, x28
  40cbe4:	sub	x0, x29, #0x28
  40cbe8:	add	w9, w8, #0x1
  40cbec:	add	x28, x19, x8, lsl #6
  40cbf0:	and	w8, w9, #0xf
  40cbf4:	mov	x1, x26
  40cbf8:	mov	x2, x22
  40cbfc:	mov	x3, x27
  40cc00:	str	w8, [x10, #1436]
  40cc04:	mov	x19, x27
  40cc08:	bl	4030a0 <sprintf@plt>
  40cc0c:	sub	x2, x29, #0x28
  40cc10:	mov	w1, #0x40                  	// #64
  40cc14:	mov	x0, x28
  40cc18:	mov	x3, x20
  40cc1c:	bl	403160 <snprintf@plt>
  40cc20:	ldr	x0, [sp, #120]
  40cc24:	mov	x1, x25
  40cc28:	mov	x2, x28
  40cc2c:	bl	4037a0 <printf@plt>
  40cc30:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40cc34:	mov	w2, #0x5                   	// #5
  40cc38:	mov	x0, xzr
  40cc3c:	add	x1, x1, #0xa55
  40cc40:	bl	403700 <dcgettext@plt>
  40cc44:	adrp	x26, 466000 <_bfd_std_section+0x110>
  40cc48:	ldrsw	x8, [x26, #1436]
  40cc4c:	ldr	x20, [x21, #48]
  40cc50:	adrp	x28, 466000 <_bfd_std_section+0x110>
  40cc54:	adrp	x27, 447000 <warn@@Base+0x9fcc>
  40cc58:	add	w9, w8, #0x1
  40cc5c:	add	x28, x28, #0x5a0
  40cc60:	add	x27, x27, #0xe82
  40cc64:	str	x0, [sp, #120]
  40cc68:	add	x25, x28, x8, lsl #6
  40cc6c:	and	w8, w9, #0xf
  40cc70:	sub	x0, x29, #0x28
  40cc74:	mov	x1, x27
  40cc78:	mov	x2, x22
  40cc7c:	mov	x3, x19
  40cc80:	str	w8, [x26, #1436]
  40cc84:	bl	4030a0 <sprintf@plt>
  40cc88:	sub	x2, x29, #0x28
  40cc8c:	mov	w1, #0x40                  	// #64
  40cc90:	mov	x0, x25
  40cc94:	mov	x3, x20
  40cc98:	bl	403160 <snprintf@plt>
  40cc9c:	ldrsw	x8, [x26, #1436]
  40cca0:	ldr	x20, [x21, #112]
  40cca4:	sub	x0, x29, #0x28
  40cca8:	mov	x1, x27
  40ccac:	add	w9, w8, #0x1
  40ccb0:	add	x28, x28, x8, lsl #6
  40ccb4:	and	w8, w9, #0xf
  40ccb8:	mov	x2, x22
  40ccbc:	mov	x3, x19
  40ccc0:	str	w8, [x26, #1436]
  40ccc4:	bl	4030a0 <sprintf@plt>
  40ccc8:	sub	x2, x29, #0x28
  40cccc:	mov	w1, #0x40                  	// #64
  40ccd0:	mov	x0, x28
  40ccd4:	mov	x3, x20
  40ccd8:	bl	403160 <snprintf@plt>
  40ccdc:	ldr	x0, [sp, #120]
  40cce0:	mov	x1, x25
  40cce4:	mov	x2, x28
  40cce8:	bl	4037a0 <printf@plt>
  40ccec:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40ccf0:	mov	w2, #0x5                   	// #5
  40ccf4:	mov	x0, xzr
  40ccf8:	add	x1, x1, #0xa7e
  40ccfc:	bl	403700 <dcgettext@plt>
  40cd00:	ldrsw	x8, [x26, #1436]
  40cd04:	mov	x10, x26
  40cd08:	ldr	x20, [x21, #56]
  40cd0c:	adrp	x26, 466000 <_bfd_std_section+0x110>
  40cd10:	add	w9, w8, #0x1
  40cd14:	add	x26, x26, #0x5a0
  40cd18:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40cd1c:	str	x0, [sp, #120]
  40cd20:	add	x25, x26, x8, lsl #6
  40cd24:	and	w8, w9, #0xf
  40cd28:	sub	x0, x29, #0x28
  40cd2c:	add	x1, x1, #0xe82
  40cd30:	mov	x2, x22
  40cd34:	mov	x3, x19
  40cd38:	str	w8, [x10, #1436]
  40cd3c:	mov	x27, x10
  40cd40:	bl	4030a0 <sprintf@plt>
  40cd44:	sub	x2, x29, #0x28
  40cd48:	mov	w1, #0x40                  	// #64
  40cd4c:	mov	x0, x25
  40cd50:	mov	x3, x20
  40cd54:	bl	403160 <snprintf@plt>
  40cd58:	ldrsw	x8, [x27, #1436]
  40cd5c:	ldr	x20, [x21, #120]
  40cd60:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40cd64:	sub	x0, x29, #0x28
  40cd68:	add	w9, w8, #0x1
  40cd6c:	add	x28, x26, x8, lsl #6
  40cd70:	and	w8, w9, #0xf
  40cd74:	add	x1, x1, #0xe82
  40cd78:	mov	x2, x22
  40cd7c:	mov	x3, x19
  40cd80:	str	w8, [x27, #1436]
  40cd84:	bl	4030a0 <sprintf@plt>
  40cd88:	mov	x3, x20
  40cd8c:	ldur	x20, [x29, #-184]
  40cd90:	sub	x2, x29, #0x28
  40cd94:	mov	w1, #0x40                  	// #64
  40cd98:	mov	x0, x28
  40cd9c:	bl	403160 <snprintf@plt>
  40cda0:	ldr	x0, [sp, #120]
  40cda4:	mov	x1, x25
  40cda8:	mov	x2, x28
  40cdac:	bl	4037a0 <printf@plt>
  40cdb0:	ldr	x14, [sp, #136]
  40cdb4:	ldur	x13, [x29, #-152]
  40cdb8:	ldur	x12, [x29, #-136]
  40cdbc:	ldr	x28, [sp, #192]
  40cdc0:	add	x8, x13, x24
  40cdc4:	adds	x8, x8, x12
  40cdc8:	b.cs	40d6e8 <ferror@plt+0x9e48>  // b.hs, b.nlast
  40cdcc:	ldr	x9, [x28, #48]
  40cdd0:	cmp	x8, x9
  40cdd4:	b.hi	40d6e8 <ferror@plt+0x9e48>  // b.pmore
  40cdd8:	ldur	w26, [x29, #-140]
  40cddc:	ldr	x22, [sp, #144]
  40cde0:	sub	w8, w26, #0x2
  40cde4:	cmp	w8, #0x4
  40cde8:	add	x22, x22, x14
  40cdec:	b.cc	40ce78 <ferror@plt+0x95d8>  // b.lo, b.ul, b.last
  40cdf0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40cdf4:	mov	w2, #0x5                   	// #5
  40cdf8:	mov	x0, xzr
  40cdfc:	add	x1, x1, #0xae1
  40ce00:	bl	403700 <dcgettext@plt>
  40ce04:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40ce08:	ldrsw	x8, [x10, #1436]
  40ce0c:	adrp	x11, 466000 <_bfd_std_section+0x110>
  40ce10:	add	x11, x11, #0x5a0
  40ce14:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40ce18:	add	w9, w8, #0x1
  40ce1c:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  40ce20:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  40ce24:	mov	x19, x0
  40ce28:	add	x20, x11, x8, lsl #6
  40ce2c:	and	w8, w9, #0xf
  40ce30:	sub	x0, x29, #0x28
  40ce34:	add	x1, x1, #0xe82
  40ce38:	add	x2, x2, #0x38
  40ce3c:	add	x3, x3, #0xdbb
  40ce40:	str	w8, [x10, #1436]
  40ce44:	bl	4030a0 <sprintf@plt>
  40ce48:	sub	x2, x29, #0x28
  40ce4c:	mov	w1, #0x40                  	// #64
  40ce50:	mov	x0, x20
  40ce54:	mov	x3, x24
  40ce58:	bl	403160 <snprintf@plt>
  40ce5c:	mov	x0, x19
  40ce60:	ldur	w19, [x29, #-164]
  40ce64:	mov	x1, x20
  40ce68:	mov	w2, w26
  40ce6c:	bl	43d034 <warn@@Base>
  40ce70:	adrp	x28, 466000 <_bfd_std_section+0x110>
  40ce74:	b	40c384 <ferror@plt+0x8ae4>
  40ce78:	ldr	x25, [sp, #168]
  40ce7c:	sub	w8, w25, #0x1
  40ce80:	cmp	w8, #0x2
  40ce84:	b.cs	40cf24 <ferror@plt+0x9684>  // b.hs, b.nlast
  40ce88:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40ce8c:	ldr	x19, [x8, #1416]
  40ce90:	ldr	x27, [sp, #160]
  40ce94:	mov	x26, x20
  40ce98:	cbnz	x19, 40cf04 <ferror@plt+0x9664>
  40ce9c:	ldr	x25, [sp, #176]
  40cea0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40cea4:	str	xzr, [x8, #1416]
  40cea8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40ceac:	cmp	x25, x27
  40ceb0:	str	xzr, [x8, #2464]
  40ceb4:	b.cs	40cfac <ferror@plt+0x970c>  // b.hs, b.nlast
  40ceb8:	ldr	x20, [sp, #128]
  40cebc:	ldr	x9, [sp, #152]
  40cec0:	ldr	x8, [x20]
  40cec4:	add	x19, x27, x9
  40cec8:	cmp	x19, x8
  40cecc:	b.ls	40cfd0 <ferror@plt+0x9730>  // b.plast
  40ced0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40ced4:	mov	w2, #0x5                   	// #5
  40ced8:	mov	x0, xzr
  40cedc:	add	x1, x1, #0xbbd
  40cee0:	bl	403700 <dcgettext@plt>
  40cee4:	ldr	x2, [x20]
  40cee8:	mov	x1, x19
  40ceec:	bl	43d034 <warn@@Base>
  40cef0:	b	40cfe8 <ferror@plt+0x9748>
  40cef4:	mov	x0, x19
  40cef8:	bl	403510 <free@plt>
  40cefc:	mov	x19, x20
  40cf00:	cbz	x20, 40ce9c <ferror@plt+0x95fc>
  40cf04:	ldr	x0, [x19, #24]
  40cf08:	ldr	x20, [x19, #40]
  40cf0c:	cbz	x0, 40cef4 <ferror@plt+0x9654>
  40cf10:	ldr	x25, [x0, #24]
  40cf14:	bl	403510 <free@plt>
  40cf18:	mov	x0, x25
  40cf1c:	cbnz	x25, 40cf10 <ferror@plt+0x9670>
  40cf20:	b	40cef4 <ferror@plt+0x9654>
  40cf24:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40cf28:	mov	w2, #0x5                   	// #5
  40cf2c:	mov	x0, xzr
  40cf30:	add	x1, x1, #0xb26
  40cf34:	bl	403700 <dcgettext@plt>
  40cf38:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40cf3c:	ldrsw	x8, [x10, #1436]
  40cf40:	adrp	x11, 466000 <_bfd_std_section+0x110>
  40cf44:	add	x11, x11, #0x5a0
  40cf48:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40cf4c:	add	w9, w8, #0x1
  40cf50:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  40cf54:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  40cf58:	mov	x19, x0
  40cf5c:	add	x20, x11, x8, lsl #6
  40cf60:	and	w8, w9, #0xf
  40cf64:	sub	x0, x29, #0x28
  40cf68:	add	x1, x1, #0xe82
  40cf6c:	add	x2, x2, #0x38
  40cf70:	add	x3, x3, #0xdbb
  40cf74:	str	w8, [x10, #1436]
  40cf78:	bl	4030a0 <sprintf@plt>
  40cf7c:	sub	x2, x29, #0x28
  40cf80:	mov	w1, #0x40                  	// #64
  40cf84:	mov	x0, x20
  40cf88:	mov	x3, x24
  40cf8c:	bl	403160 <snprintf@plt>
  40cf90:	mov	x0, x19
  40cf94:	mov	x1, x20
  40cf98:	mov	w2, w25
  40cf9c:	bl	43d034 <warn@@Base>
  40cfa0:	ldur	w19, [x29, #-164]
  40cfa4:	adrp	x28, 466000 <_bfd_std_section+0x110>
  40cfa8:	b	40c384 <ferror@plt+0x8ae4>
  40cfac:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40cfb0:	mov	w2, #0x5                   	// #5
  40cfb4:	mov	x0, xzr
  40cfb8:	add	x1, x1, #0xb66
  40cfbc:	bl	403700 <dcgettext@plt>
  40cfc0:	mov	x1, x25
  40cfc4:	mov	x2, x27
  40cfc8:	bl	43d034 <warn@@Base>
  40cfcc:	b	40cfe8 <ferror@plt+0x9748>
  40cfd0:	ldr	x8, [sp, #80]
  40cfd4:	ldr	x8, [x8]
  40cfd8:	add	x8, x8, x9
  40cfdc:	add	x0, x8, x25
  40cfe0:	add	x1, x8, x27
  40cfe4:	bl	41e18c <ferror@plt+0x1a8ec>
  40cfe8:	ldur	w19, [x29, #-164]
  40cfec:	ldr	x9, [sp, #184]
  40cff0:	cmp	x26, x22
  40cff4:	b.cs	40ce70 <ferror@plt+0x95d0>  // b.hs, b.nlast
  40cff8:	ldur	w8, [x29, #-160]
  40cffc:	mov	w20, wzr
  40d000:	str	wzr, [sp, #152]
  40d004:	mov	w8, w8
  40d008:	str	x8, [sp, #160]
  40d00c:	and	x8, x9, #0xff
  40d010:	str	x8, [sp, #184]
  40d014:	mov	w8, #0xffffffff            	// #-1
  40d018:	str	w8, [sp, #168]
  40d01c:	ldur	x8, [x29, #-128]
  40d020:	mov	x9, xzr
  40d024:	mov	x25, xzr
  40d028:	mov	w10, wzr
  40d02c:	sub	x19, x26, x8
  40d030:	mov	w8, #0x1                   	// #1
  40d034:	b	40d04c <ferror@plt+0x97ac>
  40d038:	orr	w13, w8, #0x2
  40d03c:	cmp	w12, #0x0
  40d040:	csel	w8, w8, w13, eq  // eq = none
  40d044:	add	x9, x9, #0x1
  40d048:	tbz	w11, #7, 40d090 <ferror@plt+0x97f0>
  40d04c:	add	x11, x26, x9
  40d050:	cmp	x11, x22
  40d054:	b.cs	40d094 <ferror@plt+0x97f4>  // b.hs, b.nlast
  40d058:	ldrb	w11, [x11]
  40d05c:	cmp	w10, #0x3f
  40d060:	and	x12, x11, #0x7f
  40d064:	b.hi	40d038 <ferror@plt+0x9798>  // b.pmore
  40d068:	mov	w13, w10
  40d06c:	lsl	x15, x12, x13
  40d070:	orr	x25, x15, x25
  40d074:	lsr	x13, x25, x13
  40d078:	orr	w14, w8, #0x2
  40d07c:	cmp	x13, x12
  40d080:	csel	w8, w8, w14, eq  // eq = none
  40d084:	add	w10, w10, #0x7
  40d088:	add	x9, x9, #0x1
  40d08c:	tbnz	w11, #7, 40d04c <ferror@plt+0x97ac>
  40d090:	and	w8, w8, #0xfffffffe
  40d094:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d098:	add	x26, x26, w9, uxtw
  40d09c:	add	x1, x1, #0xeb9
  40d0a0:	tbnz	w8, #0, 40d0b0 <ferror@plt+0x9810>
  40d0a4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d0a8:	add	x1, x1, #0xeca
  40d0ac:	tbz	w8, #1, 40d0c0 <ferror@plt+0x9820>
  40d0b0:	mov	w2, #0x5                   	// #5
  40d0b4:	mov	x0, xzr
  40d0b8:	bl	403700 <dcgettext@plt>
  40d0bc:	bl	43cf70 <error@@Base>
  40d0c0:	cbz	x25, 40d0d4 <ferror@plt+0x9834>
  40d0c4:	ldur	w8, [x29, #-156]
  40d0c8:	cbz	w8, 40d108 <ferror@plt+0x9868>
  40d0cc:	mov	w27, #0x1                   	// #1
  40d0d0:	b	40d29c <ferror@plt+0x99fc>
  40d0d4:	cmp	x22, x23
  40d0d8:	b.ne	40d128 <ferror@plt+0x9888>  // b.any
  40d0dc:	cbnz	w20, 40d128 <ferror@plt+0x9888>
  40d0e0:	cmp	x26, x23
  40d0e4:	mov	x8, x26
  40d0e8:	b.cs	40d120 <ferror@plt+0x9880>  // b.hs, b.nlast
  40d0ec:	mov	x8, x26
  40d0f0:	ldrb	w9, [x8]
  40d0f4:	cbnz	w9, 40d120 <ferror@plt+0x9880>
  40d0f8:	add	x8, x8, #0x1
  40d0fc:	cmp	x23, x8
  40d100:	b.ne	40d0f0 <ferror@plt+0x9850>  // b.any
  40d104:	b	40cfa0 <ferror@plt+0x9700>
  40d108:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40d10c:	ldr	x9, [x8, #680]
  40d110:	cmp	x19, x9
  40d114:	b.cs	40d214 <ferror@plt+0x9974>  // b.hs, b.nlast
  40d118:	mov	w27, wzr
  40d11c:	b	40d29c <ferror@plt+0x99fc>
  40d120:	cmp	x8, x23
  40d124:	b.eq	40cfa0 <ferror@plt+0x9700>  // b.none
  40d128:	ldur	w8, [x29, #-156]
  40d12c:	stur	x26, [x29, #-184]
  40d130:	cbnz	w8, 40d17c <ferror@plt+0x98dc>
  40d134:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40d138:	ldr	x8, [x8, #680]
  40d13c:	cmp	x19, x8
  40d140:	b.cc	40d17c <ferror@plt+0x98dc>  // b.lo, b.ul, b.last
  40d144:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  40d148:	ldr	w8, [x8, #3056]
  40d14c:	cmn	w8, #0x1
  40d150:	b.eq	40d15c <ferror@plt+0x98bc>  // b.none
  40d154:	cmp	w20, w8
  40d158:	b.ge	40d17c <ferror@plt+0x98dc>  // b.tcont
  40d15c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d160:	mov	w2, #0x5                   	// #5
  40d164:	mov	x0, xzr
  40d168:	add	x1, x1, #0xc12
  40d16c:	bl	403700 <dcgettext@plt>
  40d170:	mov	w1, w20
  40d174:	mov	x2, x19
  40d178:	bl	4037a0 <printf@plt>
  40d17c:	cmp	w20, #0x0
  40d180:	mov	w25, w20
  40d184:	sub	w20, w20, #0x1
  40d188:	b.gt	40d1ec <ferror@plt+0x994c>
  40d18c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40d190:	ldr	w8, [x8, #1412]
  40d194:	cmp	w8, #0x2
  40d198:	b.hi	40d1ec <ferror@plt+0x994c>  // b.pmore
  40d19c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d1a0:	mov	w2, #0x5                   	// #5
  40d1a4:	mov	x0, xzr
  40d1a8:	add	x1, x1, #0xc30
  40d1ac:	bl	403700 <dcgettext@plt>
  40d1b0:	ldr	x2, [x28, #16]
  40d1b4:	mov	x1, x19
  40d1b8:	bl	43d034 <warn@@Base>
  40d1bc:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40d1c0:	ldr	w8, [x9, #1412]
  40d1c4:	add	w8, w8, #0x1
  40d1c8:	cmp	w8, #0x3
  40d1cc:	str	w8, [x9, #1412]
  40d1d0:	b.ne	40d1ec <ferror@plt+0x994c>  // b.any
  40d1d4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d1d8:	mov	w2, #0x5                   	// #5
  40d1dc:	mov	x0, xzr
  40d1e0:	add	x1, x1, #0xc73
  40d1e4:	bl	403700 <dcgettext@plt>
  40d1e8:	bl	43d034 <warn@@Base>
  40d1ec:	ldr	w8, [sp, #168]
  40d1f0:	cmp	w25, w8
  40d1f4:	b.gt	40d20c <ferror@plt+0x996c>
  40d1f8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40d1fc:	ldr	x8, [x8, #680]
  40d200:	ldur	w19, [x29, #-164]
  40d204:	cbz	x8, 40d630 <ferror@plt+0x9d90>
  40d208:	b	40d7e0 <ferror@plt+0x9f40>
  40d20c:	ldur	w19, [x29, #-164]
  40d210:	b	40d630 <ferror@plt+0x9d90>
  40d214:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  40d218:	ldr	w8, [x8, #3056]
  40d21c:	ccmp	x9, #0x0, #0x4, eq  // eq = none
  40d220:	ldr	w9, [sp, #168]
  40d224:	csel	w9, w20, w9, ne  // ne = any
  40d228:	cmn	w8, #0x1
  40d22c:	str	w9, [sp, #168]
  40d230:	b.eq	40d270 <ferror@plt+0x99d0>  // b.none
  40d234:	cmp	w20, w8
  40d238:	b.lt	40d270 <ferror@plt+0x99d0>  // b.tstop
  40d23c:	ldr	w9, [sp, #152]
  40d240:	cmp	w9, w8
  40d244:	b.ge	40d268 <ferror@plt+0x99c8>  // b.tcont
  40d248:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d24c:	mov	w2, #0x5                   	// #5
  40d250:	mov	x0, xzr
  40d254:	add	x1, x1, #0xcd2
  40d258:	bl	403700 <dcgettext@plt>
  40d25c:	mov	w1, w20
  40d260:	mov	x2, x19
  40d264:	bl	4037a0 <printf@plt>
  40d268:	mov	w27, wzr
  40d26c:	b	40d298 <ferror@plt+0x99f8>
  40d270:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d274:	mov	w2, #0x5                   	// #5
  40d278:	mov	x0, xzr
  40d27c:	add	x1, x1, #0xcb3
  40d280:	bl	403700 <dcgettext@plt>
  40d284:	mov	w1, w20
  40d288:	mov	x2, x19
  40d28c:	mov	x3, x25
  40d290:	bl	4037a0 <printf@plt>
  40d294:	mov	w27, #0x1                   	// #1
  40d298:	str	w20, [sp, #152]
  40d29c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40d2a0:	ldr	x28, [x8, #1416]
  40d2a4:	cbz	x28, 40d698 <ferror@plt+0x9df8>
  40d2a8:	ldr	x8, [x28]
  40d2ac:	cmp	x8, x25
  40d2b0:	b.eq	40d2c0 <ferror@plt+0x9a20>  // b.none
  40d2b4:	ldr	x28, [x28, #40]
  40d2b8:	cbnz	x28, 40d2a8 <ferror@plt+0x9a08>
  40d2bc:	b	40d698 <ferror@plt+0x9df8>
  40d2c0:	ldr	w9, [sp, #92]
  40d2c4:	cmp	w27, #0x0
  40d2c8:	cset	w8, eq  // eq = none
  40d2cc:	eor	w9, w9, #0x1
  40d2d0:	orr	w8, w8, w9
  40d2d4:	tbnz	w8, #0, 40d34c <ferror@plt+0x9aac>
  40d2d8:	ldr	x19, [x28, #8]
  40d2dc:	mov	w0, w19
  40d2e0:	bl	43eab4 <warn@@Base+0x1a80>
  40d2e4:	mov	x1, x0
  40d2e8:	cbnz	x0, 40d340 <ferror@plt+0x9aa0>
  40d2ec:	mov	x8, #0xffffffffffffbf80    	// #-16512
  40d2f0:	add	x8, x19, x8
  40d2f4:	lsr	x8, x8, #7
  40d2f8:	cmp	x8, #0x17f
  40d2fc:	adrp	x8, 447000 <warn@@Base+0x9fcc>
  40d300:	adrp	x9, 447000 <warn@@Base+0x9fcc>
  40d304:	add	x8, x8, #0xef4
  40d308:	add	x9, x9, #0xedf
  40d30c:	csel	x1, x9, x8, cc  // cc = lo, ul, last
  40d310:	mov	w2, #0x5                   	// #5
  40d314:	bl	403700 <dcgettext@plt>
  40d318:	mov	w25, w20
  40d31c:	adrp	x20, 466000 <_bfd_std_section+0x110>
  40d320:	add	x20, x20, #0x9a8
  40d324:	mov	x2, x0
  40d328:	mov	w1, #0x64                  	// #100
  40d32c:	mov	x0, x20
  40d330:	mov	x3, x19
  40d334:	bl	403160 <snprintf@plt>
  40d338:	mov	x1, x20
  40d33c:	mov	w20, w25
  40d340:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  40d344:	add	x0, x0, #0xa90
  40d348:	bl	4037a0 <printf@plt>
  40d34c:	ldr	x8, [x28, #8]
  40d350:	ldur	w19, [x29, #-164]
  40d354:	cmp	x8, #0x3
  40d358:	b.eq	40d36c <ferror@plt+0x9acc>  // b.none
  40d35c:	cmp	x8, #0x11
  40d360:	b.eq	40d380 <ferror@plt+0x9ae0>  // b.none
  40d364:	cmp	x8, #0x2e
  40d368:	b.ne	40d39c <ferror@plt+0x9afc>  // b.any
  40d36c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40d370:	strb	wzr, [x8, #1424]
  40d374:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40d378:	strb	wzr, [x8, #1432]
  40d37c:	b	40d3a4 <ferror@plt+0x9b04>
  40d380:	mov	w8, #0x1                   	// #1
  40d384:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40d388:	strb	w8, [x9, #1424]
  40d38c:	ldur	w8, [x29, #-156]
  40d390:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40d394:	str	w8, [x9, #1428]
  40d398:	b	40d3a4 <ferror@plt+0x9b04>
  40d39c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40d3a0:	strb	wzr, [x8, #1424]
  40d3a4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40d3a8:	ldr	w8, [x8, #1332]
  40d3ac:	ldur	w10, [x29, #-160]
  40d3b0:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40d3b4:	ldr	x9, [x9, #1320]
  40d3b8:	stur	w20, [x29, #-136]
  40d3bc:	cmp	w10, w8
  40d3c0:	ldr	x10, [sp, #160]
  40d3c4:	mov	w8, #0x68                  	// #104
  40d3c8:	ccmp	x9, #0x0, #0x4, cc  // cc = lo, ul, last
  40d3cc:	stur	x26, [x29, #-184]
  40d3d0:	madd	x8, x10, x8, x9
  40d3d4:	csel	x10, x8, xzr, ne  // ne = any
  40d3d8:	cbz	x10, 40d3ec <ferror@plt+0x9b4c>
  40d3dc:	ldr	w8, [x10, #72]
  40d3e0:	ldr	w9, [x10, #80]
  40d3e4:	cmp	w8, w9
  40d3e8:	b.ne	40db8c <ferror@plt+0xa2ec>  // b.any
  40d3ec:	ldr	x20, [x28, #24]
  40d3f0:	stur	x10, [x29, #-152]
  40d3f4:	cbz	x20, 40d5b0 <ferror@plt+0x9d10>
  40d3f8:	ldur	w10, [x29, #-156]
  40d3fc:	cmp	w27, #0x0
  40d400:	cset	w8, eq  // eq = none
  40d404:	cset	w9, ne  // ne = any
  40d408:	cmp	w10, #0x0
  40d40c:	cset	w10, eq  // eq = none
  40d410:	cset	w11, ne  // ne = any
  40d414:	and	w9, w10, w9
  40d418:	str	w9, [sp, #176]
  40d41c:	orr	w9, w11, w8
  40d420:	mov	w26, w9
  40d424:	b	40d490 <ferror@plt+0x9bf0>
  40d428:	ldur	w8, [x29, #-136]
  40d42c:	ldur	x3, [x29, #-128]
  40d430:	ldur	x4, [x29, #-184]
  40d434:	mov	x0, x25
  40d438:	str	w8, [sp, #56]
  40d43c:	mov	w8, #0x20                  	// #32
  40d440:	strb	w8, [sp, #48]
  40d444:	ldp	x7, x8, [sp, #184]
  40d448:	mov	x1, x27
  40d44c:	mov	x2, x19
  40d450:	mov	x5, x23
  40d454:	stp	x8, x21, [sp, #32]
  40d458:	ldur	x8, [x29, #-152]
  40d45c:	mov	x6, x24
  40d460:	str	w9, [sp, #24]
  40d464:	str	x8, [sp, #16]
  40d468:	ldur	w8, [x29, #-140]
  40d46c:	str	w8, [sp, #8]
  40d470:	ldur	x8, [x29, #-176]
  40d474:	str	x8, [sp]
  40d478:	bl	41e5d8 <ferror@plt+0x1ad38>
  40d47c:	stur	x0, [x29, #-184]
  40d480:	ldr	x20, [x20, #24]
  40d484:	ldur	w19, [x29, #-164]
  40d488:	mov	w9, w26
  40d48c:	cbz	x20, 40d5b0 <ferror@plt+0x9d10>
  40d490:	ldr	x25, [x20]
  40d494:	cbz	x25, 40d5b0 <ferror@plt+0x9d10>
  40d498:	ldr	w8, [sp, #176]
  40d49c:	cbz	w8, 40d4c0 <ferror@plt+0x9c20>
  40d4a0:	ldur	x8, [x29, #-128]
  40d4a4:	ldur	x9, [x29, #-184]
  40d4a8:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  40d4ac:	add	x0, x0, #0xe10
  40d4b0:	sub	x1, x9, x8
  40d4b4:	bl	4037a0 <printf@plt>
  40d4b8:	ldr	x25, [x20]
  40d4bc:	mov	w9, w26
  40d4c0:	ldp	x27, x19, [x20, #8]
  40d4c4:	cbnz	w9, 40d428 <ferror@plt+0x9b88>
  40d4c8:	cbz	x25, 40d4e4 <ferror@plt+0x9c44>
  40d4cc:	mov	w8, #0x2001                	// #8193
  40d4d0:	cmp	x25, x8
  40d4d4:	b.ne	40d4f0 <ferror@plt+0x9c50>  // b.any
  40d4d8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d4dc:	add	x1, x1, #0xf25
  40d4e0:	b	40d538 <ferror@plt+0x9c98>
  40d4e4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d4e8:	add	x1, x1, #0xf16
  40d4ec:	b	40d538 <ferror@plt+0x9c98>
  40d4f0:	mov	w0, w25
  40d4f4:	bl	43f204 <warn@@Base+0x21d0>
  40d4f8:	mov	x1, x0
  40d4fc:	cbnz	x0, 40d538 <ferror@plt+0x9c98>
  40d500:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d504:	mov	w2, #0x5                   	// #5
  40d508:	add	x1, x1, #0xf4d
  40d50c:	bl	403700 <dcgettext@plt>
  40d510:	str	x22, [sp, #144]
  40d514:	adrp	x22, 466000 <_bfd_std_section+0x110>
  40d518:	add	x22, x22, #0xa0c
  40d51c:	mov	x2, x0
  40d520:	mov	w1, #0x64                  	// #100
  40d524:	mov	x0, x22
  40d528:	mov	x3, x25
  40d52c:	bl	403160 <snprintf@plt>
  40d530:	mov	x1, x22
  40d534:	ldr	x22, [sp, #144]
  40d538:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  40d53c:	add	x0, x0, #0xf0c
  40d540:	bl	4037a0 <printf@plt>
  40d544:	ldur	w8, [x29, #-136]
  40d548:	ldur	x3, [x29, #-128]
  40d54c:	ldur	x4, [x29, #-184]
  40d550:	mov	x0, x25
  40d554:	str	w8, [sp, #56]
  40d558:	mov	w8, #0x20                  	// #32
  40d55c:	strb	w8, [sp, #48]
  40d560:	ldp	x7, x8, [sp, #184]
  40d564:	mov	x1, x27
  40d568:	mov	x2, x19
  40d56c:	mov	x5, x23
  40d570:	stp	x8, x21, [sp, #32]
  40d574:	ldur	x8, [x29, #-152]
  40d578:	mov	x6, x24
  40d57c:	str	wzr, [sp, #24]
  40d580:	str	x8, [sp, #16]
  40d584:	ldur	w8, [x29, #-140]
  40d588:	str	w8, [sp, #8]
  40d58c:	ldur	x8, [x29, #-176]
  40d590:	str	x8, [sp]
  40d594:	bl	41e5d8 <ferror@plt+0x1ad38>
  40d598:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40d59c:	ldr	x1, [x8, #3816]
  40d5a0:	stur	x0, [x29, #-184]
  40d5a4:	mov	w0, #0xa                   	// #10
  40d5a8:	bl	4030b0 <putc@plt>
  40d5ac:	b	40d480 <ferror@plt+0x9be0>
  40d5b0:	ldur	w20, [x29, #-136]
  40d5b4:	ldur	x25, [x29, #-152]
  40d5b8:	cbz	x25, 40d620 <ferror@plt+0x9d80>
  40d5bc:	ldr	w8, [x25, #72]
  40d5c0:	ldr	w9, [x25, #80]
  40d5c4:	sub	w10, w8, w9
  40d5c8:	cmn	w10, #0x1
  40d5cc:	b.eq	40d5fc <ferror@plt+0x9d5c>  // b.none
  40d5d0:	cbz	w10, 40d620 <ferror@plt+0x9d80>
  40d5d4:	cmp	w10, #0x1
  40d5d8:	b.ne	40dbac <ferror@plt+0xa30c>  // b.any
  40d5dc:	ldr	x10, [x25, #56]
  40d5e0:	add	w11, w9, #0x1
  40d5e4:	cmp	w11, w8
  40d5e8:	mov	x8, #0xffffffffffffffff    	// #-1
  40d5ec:	str	x8, [x10, x9, lsl #3]
  40d5f0:	str	w11, [x25, #80]
  40d5f4:	b.eq	40d620 <ferror@plt+0x9d80>  // b.none
  40d5f8:	b	40dbcc <ferror@plt+0xa32c>
  40d5fc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d600:	mov	w2, #0x5                   	// #5
  40d604:	mov	x0, xzr
  40d608:	add	x1, x1, #0xe57
  40d60c:	bl	403700 <dcgettext@plt>
  40d610:	bl	43d034 <warn@@Base>
  40d614:	ldr	w8, [x25, #80]
  40d618:	sub	w8, w8, #0x1
  40d61c:	str	w8, [x25, #80]
  40d620:	ldr	w8, [x28, #16]
  40d624:	ldr	x28, [sp, #192]
  40d628:	cmp	w8, #0x0
  40d62c:	cinc	w20, w20, ne  // ne = any
  40d630:	ldur	x26, [x29, #-184]
  40d634:	cmp	x26, x22
  40d638:	b.cc	40d01c <ferror@plt+0x977c>  // b.lo, b.ul, b.last
  40d63c:	b	40ce70 <ferror@plt+0x95d0>
  40d640:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d644:	add	x1, x1, #0x8c8
  40d648:	mov	w2, #0x5                   	// #5
  40d64c:	mov	x0, xzr
  40d650:	bl	403700 <dcgettext@plt>
  40d654:	mov	w8, #0x70                  	// #112
  40d658:	mul	x8, x19, x8
  40d65c:	ldr	x1, [x21, x8]
  40d660:	bl	43d034 <warn@@Base>
  40d664:	b	40d868 <ferror@plt+0x9fc8>
  40d668:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d66c:	add	x1, x1, #0x7b8
  40d670:	mov	w2, #0x5                   	// #5
  40d674:	mov	x0, xzr
  40d678:	bl	403700 <dcgettext@plt>
  40d67c:	ldr	x1, [x24, #16]
  40d680:	bl	4037a0 <printf@plt>
  40d684:	cmp	x27, #0x1
  40d688:	b.ge	40c338 <ferror@plt+0x8a98>  // b.tcont
  40d68c:	ldur	w19, [x29, #-164]
  40d690:	stur	w25, [x29, #-160]
  40d694:	b	40d784 <ferror@plt+0x9ee4>
  40d698:	ldr	w9, [sp, #92]
  40d69c:	cmp	w27, #0x0
  40d6a0:	cset	w8, eq  // eq = none
  40d6a4:	eor	w9, w9, #0x1
  40d6a8:	orr	w8, w8, w9
  40d6ac:	tbnz	w8, #0, 40d6c8 <ferror@plt+0x9e28>
  40d6b0:	adrp	x20, 465000 <_sch_istable+0x1c50>
  40d6b4:	ldr	x1, [x20, #3816]
  40d6b8:	mov	w0, #0xa                   	// #10
  40d6bc:	bl	4030b0 <putc@plt>
  40d6c0:	ldr	x0, [x20, #3816]
  40d6c4:	bl	4035f0 <fflush@plt>
  40d6c8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d6cc:	add	x1, x1, #0xce3
  40d6d0:	mov	w2, #0x5                   	// #5
  40d6d4:	mov	x0, xzr
  40d6d8:	bl	403700 <dcgettext@plt>
  40d6dc:	mov	x1, x19
  40d6e0:	mov	x2, x25
  40d6e4:	b	40d864 <ferror@plt+0x9fc4>
  40d6e8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d6ec:	add	x1, x1, #0xaa7
  40d6f0:	mov	w2, #0x5                   	// #5
  40d6f4:	mov	x0, xzr
  40d6f8:	mov	x22, x12
  40d6fc:	bl	403700 <dcgettext@plt>
  40d700:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40d704:	ldrsw	x8, [x10, #1436]
  40d708:	ldr	x20, [x28, #16]
  40d70c:	adrp	x11, 466000 <_bfd_std_section+0x110>
  40d710:	add	x11, x11, #0x5a0
  40d714:	add	w9, w8, #0x1
  40d718:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d71c:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  40d720:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  40d724:	mov	x19, x0
  40d728:	add	x21, x11, x8, lsl #6
  40d72c:	and	w8, w9, #0xf
  40d730:	add	x1, x1, #0xe82
  40d734:	add	x2, x2, #0x38
  40d738:	add	x3, x3, #0xdbb
  40d73c:	sub	x0, x29, #0x28
  40d740:	str	w8, [x10, #1436]
  40d744:	bl	4030a0 <sprintf@plt>
  40d748:	sub	x2, x29, #0x28
  40d74c:	mov	w1, #0x40                  	// #64
  40d750:	mov	x0, x21
  40d754:	mov	x3, x22
  40d758:	bl	403160 <snprintf@plt>
  40d75c:	mov	x0, x19
  40d760:	ldur	w19, [x29, #-164]
  40d764:	mov	x1, x20
  40d768:	mov	x2, x24
  40d76c:	mov	x3, x21
  40d770:	bl	43d034 <warn@@Base>
  40d774:	adrp	x28, 466000 <_bfd_std_section+0x110>
  40d778:	b	40d784 <ferror@plt+0x9ee4>
  40d77c:	ldr	w8, [sp, #76]
  40d780:	stur	w8, [x29, #-160]
  40d784:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40d788:	ldr	w8, [x8, #612]
  40d78c:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  40d790:	ldur	w10, [x29, #-156]
  40d794:	ldr	w9, [x9, #648]
  40d798:	orr	w8, w8, w10
  40d79c:	orr	w8, w8, w9
  40d7a0:	cbz	w8, 40d7c8 <ferror@plt+0x9f28>
  40d7a4:	ldr	w8, [x28, #1328]
  40d7a8:	orr	w8, w8, w19
  40d7ac:	cbnz	w8, 40d7c8 <ferror@plt+0x9f28>
  40d7b0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40d7b4:	ldr	w8, [x8, #1332]
  40d7b8:	ldur	w9, [x29, #-160]
  40d7bc:	cmp	w9, w8
  40d7c0:	csel	w8, w8, w9, hi  // hi = pmore
  40d7c4:	str	w8, [x28, #1328]
  40d7c8:	ldur	w8, [x29, #-156]
  40d7cc:	cbnz	w8, 40d7e0 <ferror@plt+0x9f40>
  40d7d0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40d7d4:	ldr	x1, [x8, #3816]
  40d7d8:	mov	w0, #0xa                   	// #10
  40d7dc:	bl	4030b0 <putc@plt>
  40d7e0:	mov	w0, #0x1                   	// #1
  40d7e4:	b	40d86c <ferror@plt+0x9fcc>
  40d7e8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d7ec:	add	x1, x1, #0x80f
  40d7f0:	mov	w2, #0x5                   	// #5
  40d7f4:	mov	x0, xzr
  40d7f8:	bl	403700 <dcgettext@plt>
  40d7fc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40d800:	ldrsw	x9, [x8, #1436]
  40d804:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40d808:	add	x10, x10, #0x5a0
  40d80c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d810:	add	w11, w9, #0x1
  40d814:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  40d818:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  40d81c:	mov	x19, x0
  40d820:	add	x20, x10, x9, lsl #6
  40d824:	and	w9, w11, #0xf
  40d828:	add	x1, x1, #0xe82
  40d82c:	add	x2, x2, #0x38
  40d830:	add	x3, x3, #0xdbb
  40d834:	sub	x0, x29, #0x28
  40d838:	str	w9, [x8, #1436]
  40d83c:	bl	4030a0 <sprintf@plt>
  40d840:	sub	x2, x29, #0x28
  40d844:	mov	w1, #0x40                  	// #64
  40d848:	mov	x0, x20
  40d84c:	mov	x3, x21
  40d850:	bl	403160 <snprintf@plt>
  40d854:	ldr	x8, [sp, #192]
  40d858:	mov	x0, x19
  40d85c:	mov	x1, x20
  40d860:	ldr	x2, [x8, #16]
  40d864:	bl	43d034 <warn@@Base>
  40d868:	mov	w0, wzr
  40d86c:	ldp	x20, x19, [sp, #464]
  40d870:	ldp	x22, x21, [sp, #448]
  40d874:	ldp	x24, x23, [sp, #432]
  40d878:	ldp	x26, x25, [sp, #416]
  40d87c:	ldp	x28, x27, [sp, #400]
  40d880:	ldp	x29, x30, [sp, #384]
  40d884:	add	sp, sp, #0x1e0
  40d888:	ret
  40d88c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40d890:	add	x1, x1, #0x890
  40d894:	mov	w2, #0x5                   	// #5
  40d898:	bl	403700 <dcgettext@plt>
  40d89c:	mov	w1, w25
  40d8a0:	bl	43cf70 <error@@Base>
  40d8a4:	mov	w0, wzr
  40d8a8:	str	wzr, [x28, #1328]
  40d8ac:	str	wzr, [x22, #1332]
  40d8b0:	b	40d86c <ferror@plt+0x9fcc>
  40d8b4:	ldr	x9, [x9, #8]
  40d8b8:	str	x9, [x8, #112]
  40d8bc:	b	40d8cc <ferror@plt+0xa02c>
  40d8c0:	ldr	x8, [x21, #8]
  40d8c4:	adrp	x9, 465000 <_sch_istable+0x1c50>
  40d8c8:	str	x8, [x9, #112]
  40d8cc:	mov	w0, #0xb                   	// #11
  40d8d0:	mov	x1, x20
  40d8d4:	bl	4039f8 <ferror@plt+0x158>
  40d8d8:	cbz	w0, 40d90c <ferror@plt+0xa06c>
  40d8dc:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40d8e0:	ldr	x9, [x8, #224]
  40d8e4:	cbnz	x9, 40d958 <ferror@plt+0xa0b8>
  40d8e8:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40d8ec:	ldr	x9, [x9, #1272]
  40d8f0:	cbz	x9, 40d958 <ferror@plt+0xa0b8>
  40d8f4:	ldr	x10, [x9]
  40d8f8:	cmp	x10, x20
  40d8fc:	b.eq	40d940 <ferror@plt+0xa0a0>  // b.none
  40d900:	ldr	x9, [x9, #16]
  40d904:	cbnz	x9, 40d8f4 <ferror@plt+0xa054>
  40d908:	b	40d958 <ferror@plt+0xa0b8>
  40d90c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40d910:	ldr	w8, [x8, #620]
  40d914:	cbz	w8, 40d958 <ferror@plt+0xa0b8>
  40d918:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40d91c:	ldr	x21, [x8, #1272]
  40d920:	cbz	x21, 40d958 <ferror@plt+0xa0b8>
  40d924:	ldr	x1, [x21]
  40d928:	mov	w0, #0xb                   	// #11
  40d92c:	bl	4039f8 <ferror@plt+0x158>
  40d930:	cbnz	w0, 40d94c <ferror@plt+0xa0ac>
  40d934:	ldr	x21, [x21, #16]
  40d938:	cbnz	x21, 40d924 <ferror@plt+0xa084>
  40d93c:	b	40d958 <ferror@plt+0xa0b8>
  40d940:	ldr	x9, [x9, #8]
  40d944:	str	x9, [x8, #224]
  40d948:	b	40d958 <ferror@plt+0xa0b8>
  40d94c:	ldr	x8, [x21, #8]
  40d950:	adrp	x9, 465000 <_sch_istable+0x1c50>
  40d954:	str	x8, [x9, #224]
  40d958:	mov	w0, #0x22                  	// #34
  40d95c:	mov	x1, x20
  40d960:	bl	4039f8 <ferror@plt+0x158>
  40d964:	cbz	w0, 40d998 <ferror@plt+0xa0f8>
  40d968:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40d96c:	ldr	x9, [x8, #2800]
  40d970:	cbnz	x9, 40d9e4 <ferror@plt+0xa144>
  40d974:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40d978:	ldr	x9, [x9, #1272]
  40d97c:	cbz	x9, 40d9e4 <ferror@plt+0xa144>
  40d980:	ldr	x10, [x9]
  40d984:	cmp	x10, x20
  40d988:	b.eq	40d9cc <ferror@plt+0xa12c>  // b.none
  40d98c:	ldr	x9, [x9, #16]
  40d990:	cbnz	x9, 40d980 <ferror@plt+0xa0e0>
  40d994:	b	40d9e4 <ferror@plt+0xa144>
  40d998:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40d99c:	ldr	w8, [x8, #620]
  40d9a0:	cbz	w8, 40d9e4 <ferror@plt+0xa144>
  40d9a4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40d9a8:	ldr	x21, [x8, #1272]
  40d9ac:	cbz	x21, 40d9e4 <ferror@plt+0xa144>
  40d9b0:	ldr	x1, [x21]
  40d9b4:	mov	w0, #0x22                  	// #34
  40d9b8:	bl	4039f8 <ferror@plt+0x158>
  40d9bc:	cbnz	w0, 40d9d8 <ferror@plt+0xa138>
  40d9c0:	ldr	x21, [x21, #16]
  40d9c4:	cbnz	x21, 40d9b0 <ferror@plt+0xa110>
  40d9c8:	b	40d9e4 <ferror@plt+0xa144>
  40d9cc:	ldr	x9, [x9, #8]
  40d9d0:	str	x9, [x8, #2800]
  40d9d4:	b	40d9e4 <ferror@plt+0xa144>
  40d9d8:	ldr	x8, [x21, #8]
  40d9dc:	adrp	x9, 465000 <_sch_istable+0x1c50>
  40d9e0:	str	x8, [x9, #2800]
  40d9e4:	mov	w0, #0x23                  	// #35
  40d9e8:	mov	x1, x20
  40d9ec:	bl	4039f8 <ferror@plt+0x158>
  40d9f0:	cbz	w0, 40da24 <ferror@plt+0xa184>
  40d9f4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40d9f8:	ldr	x9, [x8, #2912]
  40d9fc:	cbnz	x9, 40da70 <ferror@plt+0xa1d0>
  40da00:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40da04:	ldr	x9, [x9, #1272]
  40da08:	cbz	x9, 40da70 <ferror@plt+0xa1d0>
  40da0c:	ldr	x10, [x9]
  40da10:	cmp	x10, x20
  40da14:	b.eq	40da58 <ferror@plt+0xa1b8>  // b.none
  40da18:	ldr	x9, [x9, #16]
  40da1c:	cbnz	x9, 40da0c <ferror@plt+0xa16c>
  40da20:	b	40da70 <ferror@plt+0xa1d0>
  40da24:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40da28:	ldr	w8, [x8, #620]
  40da2c:	cbz	w8, 40da70 <ferror@plt+0xa1d0>
  40da30:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40da34:	ldr	x21, [x8, #1272]
  40da38:	cbz	x21, 40da70 <ferror@plt+0xa1d0>
  40da3c:	ldr	x1, [x21]
  40da40:	mov	w0, #0x23                  	// #35
  40da44:	bl	4039f8 <ferror@plt+0x158>
  40da48:	cbnz	w0, 40da64 <ferror@plt+0xa1c4>
  40da4c:	ldr	x21, [x21, #16]
  40da50:	cbnz	x21, 40da3c <ferror@plt+0xa19c>
  40da54:	b	40da70 <ferror@plt+0xa1d0>
  40da58:	ldr	x9, [x9, #8]
  40da5c:	str	x9, [x8, #2912]
  40da60:	b	40da70 <ferror@plt+0xa1d0>
  40da64:	ldr	x8, [x21, #8]
  40da68:	adrp	x9, 465000 <_sch_istable+0x1c50>
  40da6c:	str	x8, [x9, #2912]
  40da70:	mov	w0, #0x24                  	// #36
  40da74:	mov	x1, x20
  40da78:	bl	4039f8 <ferror@plt+0x158>
  40da7c:	cbz	w0, 40dab0 <ferror@plt+0xa210>
  40da80:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40da84:	ldr	x9, [x8, #3024]
  40da88:	cbnz	x9, 40dafc <ferror@plt+0xa25c>
  40da8c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40da90:	ldr	x9, [x9, #1272]
  40da94:	cbz	x9, 40dafc <ferror@plt+0xa25c>
  40da98:	ldr	x10, [x9]
  40da9c:	cmp	x10, x20
  40daa0:	b.eq	40dae4 <ferror@plt+0xa244>  // b.none
  40daa4:	ldr	x9, [x9, #16]
  40daa8:	cbnz	x9, 40da98 <ferror@plt+0xa1f8>
  40daac:	b	40dafc <ferror@plt+0xa25c>
  40dab0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40dab4:	ldr	w8, [x8, #620]
  40dab8:	cbz	w8, 40dafc <ferror@plt+0xa25c>
  40dabc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40dac0:	ldr	x21, [x8, #1272]
  40dac4:	cbz	x21, 40dafc <ferror@plt+0xa25c>
  40dac8:	ldr	x1, [x21]
  40dacc:	mov	w0, #0x24                  	// #36
  40dad0:	bl	4039f8 <ferror@plt+0x158>
  40dad4:	cbnz	w0, 40daf0 <ferror@plt+0xa250>
  40dad8:	ldr	x21, [x21, #16]
  40dadc:	cbnz	x21, 40dac8 <ferror@plt+0xa228>
  40dae0:	b	40dafc <ferror@plt+0xa25c>
  40dae4:	ldr	x9, [x9, #8]
  40dae8:	str	x9, [x8, #3024]
  40daec:	b	40dafc <ferror@plt+0xa25c>
  40daf0:	ldr	x8, [x21, #8]
  40daf4:	adrp	x9, 465000 <_sch_istable+0x1c50>
  40daf8:	str	x8, [x9, #3024]
  40dafc:	mov	w0, #0x25                  	// #37
  40db00:	mov	x1, x20
  40db04:	bl	4039f8 <ferror@plt+0x158>
  40db08:	cbz	w0, 40db3c <ferror@plt+0xa29c>
  40db0c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40db10:	ldr	x9, [x8, #3136]
  40db14:	cbnz	x9, 40c19c <ferror@plt+0x88fc>
  40db18:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40db1c:	ldr	x9, [x9, #1272]
  40db20:	cbz	x9, 40c19c <ferror@plt+0x88fc>
  40db24:	ldr	x10, [x9]
  40db28:	cmp	x10, x20
  40db2c:	b.eq	40db70 <ferror@plt+0xa2d0>  // b.none
  40db30:	ldr	x9, [x9, #16]
  40db34:	cbnz	x9, 40db24 <ferror@plt+0xa284>
  40db38:	b	40c19c <ferror@plt+0x88fc>
  40db3c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40db40:	ldr	w8, [x8, #620]
  40db44:	cbz	w8, 40c19c <ferror@plt+0x88fc>
  40db48:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40db4c:	ldr	x21, [x8, #1272]
  40db50:	cbz	x21, 40c19c <ferror@plt+0x88fc>
  40db54:	ldr	x1, [x21]
  40db58:	mov	w0, #0x25                  	// #37
  40db5c:	bl	4039f8 <ferror@plt+0x158>
  40db60:	cbnz	w0, 40db7c <ferror@plt+0xa2dc>
  40db64:	ldr	x21, [x21, #16]
  40db68:	cbnz	x21, 40db54 <ferror@plt+0xa2b4>
  40db6c:	b	40c19c <ferror@plt+0x88fc>
  40db70:	ldr	x9, [x9, #8]
  40db74:	str	x9, [x8, #3136]
  40db78:	b	40c19c <ferror@plt+0x88fc>
  40db7c:	ldr	x8, [x21, #8]
  40db80:	adrp	x9, 465000 <_sch_istable+0x1c50>
  40db84:	str	x8, [x9, #3136]
  40db88:	b	40c19c <ferror@plt+0x88fc>
  40db8c:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  40db90:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40db94:	adrp	x3, 447000 <warn@@Base+0x9fcc>
  40db98:	add	x0, x0, #0xd2f
  40db9c:	add	x1, x1, #0xd7f
  40dba0:	add	x3, x3, #0xd96
  40dba4:	mov	w2, #0xdaf                 	// #3503
  40dba8:	bl	4037c0 <__assert_fail@plt>
  40dbac:	adrp	x0, 448000 <warn@@Base+0xafcc>
  40dbb0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40dbb4:	adrp	x3, 447000 <warn@@Base+0x9fcc>
  40dbb8:	add	x0, x0, #0x958
  40dbbc:	add	x1, x1, #0xd7f
  40dbc0:	add	x3, x3, #0xd96
  40dbc4:	mov	w2, #0xddf                 	// #3551
  40dbc8:	bl	4037c0 <__assert_fail@plt>
  40dbcc:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  40dbd0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40dbd4:	adrp	x3, 447000 <warn@@Base+0x9fcc>
  40dbd8:	add	x0, x0, #0xe1a
  40dbdc:	add	x1, x1, #0xd7f
  40dbe0:	add	x3, x3, #0xd96
  40dbe4:	mov	w2, #0xdd3                 	// #3539
  40dbe8:	bl	4037c0 <__assert_fail@plt>
  40dbec:	stp	x29, x30, [sp, #-64]!
  40dbf0:	stp	x22, x21, [sp, #32]
  40dbf4:	stp	x20, x19, [sp, #48]
  40dbf8:	mov	x19, x1
  40dbfc:	mov	x22, x0
  40dc00:	mov	x0, x1
  40dc04:	mov	x1, x4
  40dc08:	stp	x24, x23, [sp, #16]
  40dc0c:	mov	x29, sp
  40dc10:	mov	x24, x4
  40dc14:	mov	x23, x3
  40dc18:	blr	x2
  40dc1c:	cbz	x0, 40de40 <ferror@plt+0xa5a0>
  40dc20:	mov	x21, x0
  40dc24:	mov	x0, x22
  40dc28:	bl	403140 <lrealpath@plt>
  40dc2c:	mov	x20, x0
  40dc30:	bl	402fd0 <strlen@plt>
  40dc34:	mov	x19, x0
  40dc38:	cbz	x0, 40dc50 <ferror@plt+0xa3b0>
  40dc3c:	add	x8, x20, x19
  40dc40:	ldurb	w8, [x8, #-1]
  40dc44:	sub	x0, x19, #0x1
  40dc48:	cmp	w8, #0x2f
  40dc4c:	b.ne	40dc34 <ferror@plt+0xa394>  // b.any
  40dc50:	mov	x0, x21
  40dc54:	strb	wzr, [x20, x19]
  40dc58:	bl	402fd0 <strlen@plt>
  40dc5c:	add	x8, x0, x19
  40dc60:	add	x0, x8, #0x33
  40dc64:	bl	4031c0 <malloc@plt>
  40dc68:	cbz	x0, 40de70 <ferror@plt+0xa5d0>
  40dc6c:	mov	x19, x0
  40dc70:	mov	x0, x21
  40dc74:	bl	402fd0 <strlen@plt>
  40dc78:	add	x2, x0, #0x1
  40dc7c:	mov	x0, x19
  40dc80:	mov	x1, x21
  40dc84:	bl	402f70 <memcpy@plt>
  40dc88:	mov	x0, x19
  40dc8c:	mov	x1, x24
  40dc90:	blr	x23
  40dc94:	cbnz	w0, 40ddd8 <ferror@plt+0xa538>
  40dc98:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40dc9c:	add	x1, x1, #0x605
  40dca0:	mov	x0, x19
  40dca4:	mov	x2, x21
  40dca8:	bl	4030a0 <sprintf@plt>
  40dcac:	mov	x0, x19
  40dcb0:	mov	x1, x24
  40dcb4:	blr	x23
  40dcb8:	cbnz	w0, 40ddd8 <ferror@plt+0xa538>
  40dcbc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40dcc0:	add	x1, x1, #0xe84
  40dcc4:	mov	x0, x19
  40dcc8:	mov	x2, x20
  40dccc:	mov	x3, x21
  40dcd0:	bl	4030a0 <sprintf@plt>
  40dcd4:	mov	x0, x19
  40dcd8:	mov	x1, x24
  40dcdc:	blr	x23
  40dce0:	cbnz	w0, 40ddd8 <ferror@plt+0xa538>
  40dce4:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40dce8:	add	x1, x1, #0x603
  40dcec:	mov	x0, x19
  40dcf0:	mov	x2, x20
  40dcf4:	mov	x3, x21
  40dcf8:	bl	4030a0 <sprintf@plt>
  40dcfc:	mov	x0, x19
  40dd00:	mov	x1, x24
  40dd04:	blr	x23
  40dd08:	cbnz	w0, 40ddd8 <ferror@plt+0xa538>
  40dd0c:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40dd10:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  40dd14:	add	x1, x1, #0x621
  40dd18:	add	x2, x2, #0x60f
  40dd1c:	mov	x0, x19
  40dd20:	mov	x3, x21
  40dd24:	bl	4030a0 <sprintf@plt>
  40dd28:	mov	x0, x19
  40dd2c:	mov	x1, x24
  40dd30:	blr	x23
  40dd34:	cbnz	w0, 40ddd8 <ferror@plt+0xa538>
  40dd38:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40dd3c:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  40dd40:	add	x1, x1, #0x61e
  40dd44:	add	x2, x2, #0x60f
  40dd48:	mov	x0, x19
  40dd4c:	mov	x3, x20
  40dd50:	mov	x4, x21
  40dd54:	bl	4030a0 <sprintf@plt>
  40dd58:	mov	x0, x19
  40dd5c:	mov	x1, x24
  40dd60:	blr	x23
  40dd64:	cbnz	w0, 40ddd8 <ferror@plt+0xa538>
  40dd68:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40dd6c:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  40dd70:	add	x1, x1, #0x621
  40dd74:	add	x2, x2, #0x627
  40dd78:	mov	x0, x19
  40dd7c:	mov	x3, x21
  40dd80:	bl	4030a0 <sprintf@plt>
  40dd84:	mov	x0, x19
  40dd88:	mov	x1, x24
  40dd8c:	blr	x23
  40dd90:	cbnz	w0, 40ddd8 <ferror@plt+0xa538>
  40dd94:	adrp	x8, 449000 <warn@@Base+0xbfcc>
  40dd98:	add	x8, x8, #0x613
  40dd9c:	ldr	x8, [x8]
  40dda0:	mov	w9, #0x7562                	// #30050
  40dda4:	movk	w9, #0x67, lsl #16
  40dda8:	mov	x0, x19
  40ddac:	stur	w9, [x19, #7]
  40ddb0:	str	x8, [x19]
  40ddb4:	bl	402fd0 <strlen@plt>
  40ddb8:	mov	w8, #0x2f                  	// #47
  40ddbc:	strh	w8, [x19, x0]
  40ddc0:	mov	x0, x19
  40ddc4:	mov	x1, x21
  40ddc8:	bl	403260 <strcat@plt>
  40ddcc:	mov	x1, x24
  40ddd0:	blr	x23
  40ddd4:	cbz	w0, 40debc <ferror@plt+0xa61c>
  40ddd8:	mov	x0, x20
  40dddc:	bl	403510 <free@plt>
  40dde0:	mov	x0, x19
  40dde4:	bl	403dc0 <ferror@plt+0x520>
  40dde8:	cbz	x0, 40de8c <ferror@plt+0xa5ec>
  40ddec:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40ddf0:	mov	x20, x0
  40ddf4:	add	x1, x1, #0x696
  40ddf8:	mov	w2, #0x5                   	// #5
  40ddfc:	mov	x0, xzr
  40de00:	bl	403700 <dcgettext@plt>
  40de04:	mov	x1, x22
  40de08:	mov	x2, x19
  40de0c:	bl	4037a0 <printf@plt>
  40de10:	mov	w0, #0x18                  	// #24
  40de14:	bl	403290 <xmalloc@plt>
  40de18:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40de1c:	ldr	x9, [x8, #1272]
  40de20:	stp	x20, x19, [x0]
  40de24:	str	x0, [x8, #1272]
  40de28:	str	x9, [x0, #16]
  40de2c:	ldp	x20, x19, [sp, #48]
  40de30:	ldp	x22, x21, [sp, #32]
  40de34:	ldp	x24, x23, [sp, #16]
  40de38:	ldp	x29, x30, [sp], #64
  40de3c:	ret
  40de40:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40de44:	add	x1, x1, #0x5d6
  40de48:	mov	w2, #0x5                   	// #5
  40de4c:	bl	403700 <dcgettext@plt>
  40de50:	ldr	x1, [x19, #16]
  40de54:	cbnz	x1, 40de5c <ferror@plt+0xa5bc>
  40de58:	ldr	x1, [x19]
  40de5c:	ldp	x20, x19, [sp, #48]
  40de60:	ldp	x22, x21, [sp, #32]
  40de64:	ldp	x24, x23, [sp, #16]
  40de68:	ldp	x29, x30, [sp], #64
  40de6c:	b	43d034 <warn@@Base>
  40de70:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40de74:	add	x1, x1, #0x5f5
  40de78:	mov	w2, #0x5                   	// #5
  40de7c:	bl	403700 <dcgettext@plt>
  40de80:	bl	43d034 <warn@@Base>
  40de84:	mov	x0, x20
  40de88:	b	40dea8 <ferror@plt+0xa608>
  40de8c:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40de90:	add	x1, x1, #0x66e
  40de94:	mov	w2, #0x5                   	// #5
  40de98:	bl	403700 <dcgettext@plt>
  40de9c:	mov	x1, x19
  40dea0:	bl	43d034 <warn@@Base>
  40dea4:	mov	x0, x19
  40dea8:	ldp	x20, x19, [sp, #48]
  40deac:	ldp	x22, x21, [sp, #32]
  40deb0:	ldp	x24, x23, [sp, #16]
  40deb4:	ldp	x29, x30, [sp], #64
  40deb8:	b	403510 <free@plt>
  40debc:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40dec0:	add	x1, x1, #0x63a
  40dec4:	mov	w2, #0x5                   	// #5
  40dec8:	mov	x0, xzr
  40decc:	bl	403700 <dcgettext@plt>
  40ded0:	mov	x1, x21
  40ded4:	bl	43d034 <warn@@Base>
  40ded8:	adrp	x22, 449000 <warn@@Base+0xbfcc>
  40dedc:	add	x22, x22, #0x663
  40dee0:	mov	w2, #0x5                   	// #5
  40dee4:	mov	x0, xzr
  40dee8:	mov	x1, x22
  40deec:	bl	403700 <dcgettext@plt>
  40def0:	mov	x1, x19
  40def4:	bl	43d034 <warn@@Base>
  40def8:	adrp	x23, 449000 <warn@@Base+0xbfcc>
  40defc:	add	x23, x23, #0x621
  40df00:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  40df04:	add	x2, x2, #0x627
  40df08:	mov	x0, x19
  40df0c:	mov	x1, x23
  40df10:	mov	x3, x21
  40df14:	bl	4030a0 <sprintf@plt>
  40df18:	mov	w2, #0x5                   	// #5
  40df1c:	mov	x0, xzr
  40df20:	mov	x1, x22
  40df24:	bl	403700 <dcgettext@plt>
  40df28:	mov	x1, x19
  40df2c:	bl	43d034 <warn@@Base>
  40df30:	adrp	x24, 449000 <warn@@Base+0xbfcc>
  40df34:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40df38:	add	x24, x24, #0x60f
  40df3c:	add	x1, x1, #0x61e
  40df40:	mov	x0, x19
  40df44:	mov	x2, x24
  40df48:	mov	x3, x20
  40df4c:	mov	x4, x21
  40df50:	bl	4030a0 <sprintf@plt>
  40df54:	mov	w2, #0x5                   	// #5
  40df58:	mov	x0, xzr
  40df5c:	mov	x1, x22
  40df60:	bl	403700 <dcgettext@plt>
  40df64:	mov	x1, x19
  40df68:	bl	43d034 <warn@@Base>
  40df6c:	mov	x0, x19
  40df70:	mov	x1, x23
  40df74:	mov	x2, x24
  40df78:	mov	x3, x21
  40df7c:	bl	4030a0 <sprintf@plt>
  40df80:	mov	w2, #0x5                   	// #5
  40df84:	mov	x0, xzr
  40df88:	mov	x1, x22
  40df8c:	bl	403700 <dcgettext@plt>
  40df90:	mov	x1, x19
  40df94:	bl	43d034 <warn@@Base>
  40df98:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40df9c:	add	x1, x1, #0x603
  40dfa0:	mov	x0, x19
  40dfa4:	mov	x2, x20
  40dfa8:	mov	x3, x21
  40dfac:	bl	4030a0 <sprintf@plt>
  40dfb0:	mov	w2, #0x5                   	// #5
  40dfb4:	mov	x0, xzr
  40dfb8:	mov	x1, x22
  40dfbc:	bl	403700 <dcgettext@plt>
  40dfc0:	mov	x1, x19
  40dfc4:	bl	43d034 <warn@@Base>
  40dfc8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40dfcc:	add	x1, x1, #0xe84
  40dfd0:	mov	x0, x19
  40dfd4:	mov	x2, x20
  40dfd8:	mov	x3, x21
  40dfdc:	bl	4030a0 <sprintf@plt>
  40dfe0:	mov	w2, #0x5                   	// #5
  40dfe4:	mov	x0, xzr
  40dfe8:	mov	x1, x22
  40dfec:	bl	403700 <dcgettext@plt>
  40dff0:	mov	x1, x19
  40dff4:	bl	43d034 <warn@@Base>
  40dff8:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40dffc:	add	x1, x1, #0x605
  40e000:	mov	x0, x19
  40e004:	mov	x2, x21
  40e008:	bl	4030a0 <sprintf@plt>
  40e00c:	mov	w2, #0x5                   	// #5
  40e010:	mov	x0, xzr
  40e014:	mov	x1, x22
  40e018:	bl	403700 <dcgettext@plt>
  40e01c:	mov	x1, x19
  40e020:	bl	43d034 <warn@@Base>
  40e024:	mov	x0, x21
  40e028:	bl	402fd0 <strlen@plt>
  40e02c:	add	x2, x0, #0x1
  40e030:	mov	x0, x19
  40e034:	mov	x1, x21
  40e038:	bl	402f70 <memcpy@plt>
  40e03c:	mov	w2, #0x5                   	// #5
  40e040:	mov	x0, xzr
  40e044:	mov	x1, x22
  40e048:	bl	403700 <dcgettext@plt>
  40e04c:	mov	x1, x19
  40e050:	bl	43d034 <warn@@Base>
  40e054:	mov	x0, x20
  40e058:	bl	403510 <free@plt>
  40e05c:	b	40dea4 <ferror@plt+0xa604>
  40e060:	stp	x29, x30, [sp, #-48]!
  40e064:	stp	x22, x21, [sp, #16]
  40e068:	stp	x20, x19, [sp, #32]
  40e06c:	ldr	x19, [x0, #32]
  40e070:	ldr	x21, [x0, #48]
  40e074:	mov	x20, x1
  40e078:	mov	x29, sp
  40e07c:	mov	x0, x19
  40e080:	mov	x1, x21
  40e084:	bl	403020 <strnlen@plt>
  40e088:	add	x22, x0, #0x1
  40e08c:	subs	x21, x21, x22
  40e090:	b.ls	40e0bc <ferror@plt+0xa81c>  // b.plast
  40e094:	cmp	x21, #0x14
  40e098:	b.cc	40e0bc <ferror@plt+0xa81c>  // b.lo, b.ul, b.last
  40e09c:	mov	w0, #0x1                   	// #1
  40e0a0:	mov	w1, #0x10                  	// #16
  40e0a4:	bl	4032e0 <calloc@plt>
  40e0a8:	cbz	x0, 40e0bc <ferror@plt+0xa81c>
  40e0ac:	add	x8, x19, x22
  40e0b0:	stp	x21, x8, [x0]
  40e0b4:	str	x0, [x20]
  40e0b8:	b	40e0c0 <ferror@plt+0xa820>
  40e0bc:	mov	x19, xzr
  40e0c0:	mov	x0, x19
  40e0c4:	ldp	x20, x19, [sp, #32]
  40e0c8:	ldp	x22, x21, [sp, #16]
  40e0cc:	ldp	x29, x30, [sp], #48
  40e0d0:	ret
  40e0d4:	stp	x29, x30, [sp, #-16]!
  40e0d8:	mov	x29, sp
  40e0dc:	bl	403dc0 <ferror@plt+0x520>
  40e0e0:	cmp	x0, #0x0
  40e0e4:	cset	w0, ne  // ne = any
  40e0e8:	ldp	x29, x30, [sp], #16
  40e0ec:	ret
  40e0f0:	stp	x29, x30, [sp, #-48]!
  40e0f4:	stp	x20, x19, [sp, #32]
  40e0f8:	str	x21, [sp, #16]
  40e0fc:	ldr	x19, [x0, #32]
  40e100:	ldr	x21, [x0, #48]
  40e104:	mov	x20, x1
  40e108:	mov	x29, sp
  40e10c:	mov	x0, x19
  40e110:	mov	x1, x21
  40e114:	bl	403020 <strnlen@plt>
  40e118:	add	w8, w0, #0x4
  40e11c:	and	w8, w8, #0xfffffffc
  40e120:	add	w9, w8, #0x4
  40e124:	cmp	x21, x9
  40e128:	b.cs	40e134 <ferror@plt+0xa894>  // b.hs, b.nlast
  40e12c:	mov	x19, xzr
  40e130:	b	40e14c <ferror@plt+0xa8ac>
  40e134:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  40e138:	ldr	x9, [x9, #696]
  40e13c:	add	x0, x19, w8, uxtw
  40e140:	mov	w1, #0x4                   	// #4
  40e144:	blr	x9
  40e148:	str	x0, [x20]
  40e14c:	mov	x0, x19
  40e150:	ldp	x20, x19, [sp, #32]
  40e154:	ldr	x21, [sp, #16]
  40e158:	ldp	x29, x30, [sp], #48
  40e15c:	ret
  40e160:	stp	x29, x30, [sp, #-80]!
  40e164:	str	x25, [sp, #16]
  40e168:	stp	x24, x23, [sp, #32]
  40e16c:	stp	x22, x21, [sp, #48]
  40e170:	stp	x20, x19, [sp, #64]
  40e174:	mov	x29, sp
  40e178:	mov	x21, x1
  40e17c:	mov	x19, x0
  40e180:	bl	403dc0 <ferror@plt+0x520>
  40e184:	cbz	x0, 40e27c <ferror@plt+0xa9dc>
  40e188:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40e18c:	mov	x20, x0
  40e190:	add	x1, x1, #0x6bf
  40e194:	mov	x0, x19
  40e198:	bl	4031b0 <fopen@plt>
  40e19c:	cbz	x0, 40e240 <ferror@plt+0xa9a0>
  40e1a0:	adrp	x23, 466000 <_bfd_std_section+0x110>
  40e1a4:	mov	x22, x0
  40e1a8:	add	x23, x23, #0xf14
  40e1ac:	mov	w1, #0x1                   	// #1
  40e1b0:	mov	w2, #0x2000                	// #8192
  40e1b4:	mov	x0, x23
  40e1b8:	mov	x3, x22
  40e1bc:	bl	403460 <fread_unlocked@plt>
  40e1c0:	mov	x25, xzr
  40e1c4:	cbz	x0, 40e224 <ferror@plt+0xa984>
  40e1c8:	adrp	x24, 445000 <warn@@Base+0x7fcc>
  40e1cc:	add	x24, x24, #0x990
  40e1d0:	b	40e1f0 <ferror@plt+0xa950>
  40e1d4:	mov	w1, #0x1                   	// #1
  40e1d8:	mov	w2, #0x2000                	// #8192
  40e1dc:	mov	x0, x23
  40e1e0:	mov	x3, x22
  40e1e4:	mvn	w25, w8
  40e1e8:	bl	403460 <fread_unlocked@plt>
  40e1ec:	cbz	x0, 40e224 <ferror@plt+0xa984>
  40e1f0:	cmp	x0, #0x1
  40e1f4:	eor	x8, x25, #0xffffffff
  40e1f8:	b.lt	40e1d4 <ferror@plt+0xa934>  // b.tstop
  40e1fc:	add	x9, x23, x0
  40e200:	mov	x10, x23
  40e204:	ldrb	w11, [x10], #1
  40e208:	and	x12, x8, #0xff
  40e20c:	eor	x11, x12, x11
  40e210:	ldr	x11, [x24, x11, lsl #3]
  40e214:	cmp	x10, x9
  40e218:	eor	x8, x11, x8, lsr #8
  40e21c:	b.cc	40e204 <ferror@plt+0xa964>  // b.lo, b.ul, b.last
  40e220:	b	40e1d4 <ferror@plt+0xa934>
  40e224:	mov	x0, x22
  40e228:	bl	4031a0 <fclose@plt>
  40e22c:	ldr	x8, [x21]
  40e230:	cmp	x25, x8
  40e234:	b.ne	40e254 <ferror@plt+0xa9b4>  // b.any
  40e238:	mov	w0, #0x1                   	// #1
  40e23c:	b	40e27c <ferror@plt+0xa9dc>
  40e240:	mov	x0, x20
  40e244:	bl	403dbc <ferror@plt+0x51c>
  40e248:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40e24c:	add	x1, x1, #0x6c2
  40e250:	b	40e264 <ferror@plt+0xa9c4>
  40e254:	mov	x0, x20
  40e258:	bl	403dbc <ferror@plt+0x51c>
  40e25c:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40e260:	add	x1, x1, #0x6f1
  40e264:	mov	w2, #0x5                   	// #5
  40e268:	mov	x0, xzr
  40e26c:	bl	403700 <dcgettext@plt>
  40e270:	mov	x1, x19
  40e274:	bl	43d034 <warn@@Base>
  40e278:	mov	w0, wzr
  40e27c:	ldp	x20, x19, [sp, #64]
  40e280:	ldp	x22, x21, [sp, #48]
  40e284:	ldp	x24, x23, [sp, #32]
  40e288:	ldr	x25, [sp, #16]
  40e28c:	ldp	x29, x30, [sp], #80
  40e290:	ret
  40e294:	stp	x29, x30, [sp, #-48]!
  40e298:	stp	x20, x19, [sp, #32]
  40e29c:	adrp	x20, 466000 <_bfd_std_section+0x110>
  40e2a0:	ldr	x19, [x20, #1416]
  40e2a4:	stp	x22, x21, [sp, #16]
  40e2a8:	mov	x29, sp
  40e2ac:	cbnz	x19, 40e4a4 <ferror@plt+0xac04>
  40e2b0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40e2b4:	mov	w0, wzr
  40e2b8:	str	xzr, [x20, #1416]
  40e2bc:	str	xzr, [x8, #2464]
  40e2c0:	bl	403d40 <ferror@plt+0x4a0>
  40e2c4:	mov	w0, #0x1                   	// #1
  40e2c8:	bl	403d40 <ferror@plt+0x4a0>
  40e2cc:	mov	w0, #0x2                   	// #2
  40e2d0:	bl	403d40 <ferror@plt+0x4a0>
  40e2d4:	mov	w0, #0x3                   	// #3
  40e2d8:	bl	403d40 <ferror@plt+0x4a0>
  40e2dc:	mov	w0, #0x4                   	// #4
  40e2e0:	bl	403d40 <ferror@plt+0x4a0>
  40e2e4:	mov	w0, #0x5                   	// #5
  40e2e8:	bl	403d40 <ferror@plt+0x4a0>
  40e2ec:	mov	w0, #0x6                   	// #6
  40e2f0:	bl	403d40 <ferror@plt+0x4a0>
  40e2f4:	mov	w0, #0x7                   	// #7
  40e2f8:	bl	403d40 <ferror@plt+0x4a0>
  40e2fc:	mov	w0, #0x8                   	// #8
  40e300:	bl	403d40 <ferror@plt+0x4a0>
  40e304:	mov	w0, #0x9                   	// #9
  40e308:	bl	403d40 <ferror@plt+0x4a0>
  40e30c:	mov	w0, #0xa                   	// #10
  40e310:	bl	403d40 <ferror@plt+0x4a0>
  40e314:	mov	w0, #0xb                   	// #11
  40e318:	bl	403d40 <ferror@plt+0x4a0>
  40e31c:	mov	w0, #0xc                   	// #12
  40e320:	bl	403d40 <ferror@plt+0x4a0>
  40e324:	mov	w0, #0xd                   	// #13
  40e328:	bl	403d40 <ferror@plt+0x4a0>
  40e32c:	mov	w0, #0xe                   	// #14
  40e330:	bl	403d40 <ferror@plt+0x4a0>
  40e334:	mov	w0, #0xf                   	// #15
  40e338:	bl	403d40 <ferror@plt+0x4a0>
  40e33c:	mov	w0, #0x10                  	// #16
  40e340:	bl	403d40 <ferror@plt+0x4a0>
  40e344:	mov	w0, #0x11                  	// #17
  40e348:	bl	403d40 <ferror@plt+0x4a0>
  40e34c:	mov	w0, #0x12                  	// #18
  40e350:	bl	403d40 <ferror@plt+0x4a0>
  40e354:	mov	w0, #0x13                  	// #19
  40e358:	bl	403d40 <ferror@plt+0x4a0>
  40e35c:	mov	w0, #0x14                  	// #20
  40e360:	bl	403d40 <ferror@plt+0x4a0>
  40e364:	mov	w0, #0x15                  	// #21
  40e368:	bl	403d40 <ferror@plt+0x4a0>
  40e36c:	mov	w0, #0x16                  	// #22
  40e370:	bl	403d40 <ferror@plt+0x4a0>
  40e374:	mov	w0, #0x17                  	// #23
  40e378:	bl	403d40 <ferror@plt+0x4a0>
  40e37c:	mov	w0, #0x18                  	// #24
  40e380:	bl	403d40 <ferror@plt+0x4a0>
  40e384:	mov	w0, #0x19                  	// #25
  40e388:	bl	403d40 <ferror@plt+0x4a0>
  40e38c:	mov	w0, #0x1a                  	// #26
  40e390:	bl	403d40 <ferror@plt+0x4a0>
  40e394:	mov	w0, #0x1b                  	// #27
  40e398:	bl	403d40 <ferror@plt+0x4a0>
  40e39c:	mov	w0, #0x1c                  	// #28
  40e3a0:	bl	403d40 <ferror@plt+0x4a0>
  40e3a4:	mov	w0, #0x1d                  	// #29
  40e3a8:	bl	403d40 <ferror@plt+0x4a0>
  40e3ac:	mov	w0, #0x1e                  	// #30
  40e3b0:	bl	403d40 <ferror@plt+0x4a0>
  40e3b4:	mov	w0, #0x1f                  	// #31
  40e3b8:	bl	403d40 <ferror@plt+0x4a0>
  40e3bc:	mov	w0, #0x20                  	// #32
  40e3c0:	bl	403d40 <ferror@plt+0x4a0>
  40e3c4:	mov	w0, #0x21                  	// #33
  40e3c8:	bl	403d40 <ferror@plt+0x4a0>
  40e3cc:	mov	w0, #0x22                  	// #34
  40e3d0:	bl	403d40 <ferror@plt+0x4a0>
  40e3d4:	mov	w0, #0x23                  	// #35
  40e3d8:	bl	403d40 <ferror@plt+0x4a0>
  40e3dc:	mov	w0, #0x24                  	// #36
  40e3e0:	bl	403d40 <ferror@plt+0x4a0>
  40e3e4:	mov	w0, #0x25                  	// #37
  40e3e8:	bl	403d40 <ferror@plt+0x4a0>
  40e3ec:	mov	w0, #0x26                  	// #38
  40e3f0:	bl	403d40 <ferror@plt+0x4a0>
  40e3f4:	mov	w0, #0x27                  	// #39
  40e3f8:	bl	403d40 <ferror@plt+0x4a0>
  40e3fc:	mov	w0, #0x28                  	// #40
  40e400:	bl	403d40 <ferror@plt+0x4a0>
  40e404:	mov	w0, #0x29                  	// #41
  40e408:	bl	403d40 <ferror@plt+0x4a0>
  40e40c:	mov	w0, #0x2a                  	// #42
  40e410:	bl	403d40 <ferror@plt+0x4a0>
  40e414:	adrp	x19, 466000 <_bfd_std_section+0x110>
  40e418:	ldr	x0, [x19, #1320]
  40e41c:	cbz	x0, 40e4dc <ferror@plt+0xac3c>
  40e420:	adrp	x20, 466000 <_bfd_std_section+0x110>
  40e424:	ldr	w8, [x20, #1328]
  40e428:	add	w8, w8, #0x1
  40e42c:	cmp	w8, #0x2
  40e430:	b.cc	40e4c8 <ferror@plt+0xac28>  // b.lo, b.ul, b.last
  40e434:	mov	x21, xzr
  40e438:	mov	w22, #0x1                   	// #1
  40e43c:	add	x8, x0, x21
  40e440:	ldr	w9, [x8, #76]
  40e444:	cbnz	w9, 40e464 <ferror@plt+0xabc4>
  40e448:	ldr	x0, [x8, #48]
  40e44c:	bl	403510 <free@plt>
  40e450:	ldr	x8, [x19, #1320]
  40e454:	add	x8, x8, x21
  40e458:	ldr	x0, [x8, #64]
  40e45c:	bl	403510 <free@plt>
  40e460:	ldr	x0, [x19, #1320]
  40e464:	add	x8, x0, x21
  40e468:	ldr	w9, [x8, #100]
  40e46c:	cbnz	w9, 40e478 <ferror@plt+0xabd8>
  40e470:	ldr	x0, [x8, #88]
  40e474:	bl	403510 <free@plt>
  40e478:	ldr	w8, [x20, #1328]
  40e47c:	cmp	x22, x8
  40e480:	b.cs	40e4c4 <ferror@plt+0xac24>  // b.hs, b.nlast
  40e484:	ldr	x0, [x19, #1320]
  40e488:	add	x21, x21, #0x68
  40e48c:	add	x22, x22, #0x1
  40e490:	b	40e43c <ferror@plt+0xab9c>
  40e494:	mov	x0, x19
  40e498:	bl	403510 <free@plt>
  40e49c:	mov	x19, x21
  40e4a0:	cbz	x21, 40e2b0 <ferror@plt+0xaa10>
  40e4a4:	ldr	x0, [x19, #24]
  40e4a8:	ldr	x21, [x19, #40]
  40e4ac:	cbz	x0, 40e494 <ferror@plt+0xabf4>
  40e4b0:	ldr	x22, [x0, #24]
  40e4b4:	bl	403510 <free@plt>
  40e4b8:	mov	x0, x22
  40e4bc:	cbnz	x22, 40e4b0 <ferror@plt+0xac10>
  40e4c0:	b	40e494 <ferror@plt+0xabf4>
  40e4c4:	ldr	x0, [x19, #1320]
  40e4c8:	bl	403510 <free@plt>
  40e4cc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40e4d0:	str	xzr, [x19, #1320]
  40e4d4:	str	wzr, [x20, #1328]
  40e4d8:	str	wzr, [x8, #1332]
  40e4dc:	adrp	x20, 466000 <_bfd_std_section+0x110>
  40e4e0:	ldr	x19, [x20, #1272]
  40e4e4:	cbz	x19, 40e50c <ferror@plt+0xac6c>
  40e4e8:	ldr	x0, [x19]
  40e4ec:	bl	403dbc <ferror@plt+0x51c>
  40e4f0:	ldr	x0, [x19, #8]
  40e4f4:	bl	403510 <free@plt>
  40e4f8:	ldr	x21, [x19, #16]
  40e4fc:	mov	x0, x19
  40e500:	bl	403510 <free@plt>
  40e504:	mov	x19, x21
  40e508:	cbnz	x21, 40e4e8 <ferror@plt+0xac48>
  40e50c:	adrp	x19, 466000 <_bfd_std_section+0x110>
  40e510:	ldr	x0, [x19, #1312]
  40e514:	str	xzr, [x20, #1272]
  40e518:	cbz	x0, 40e52c <ferror@plt+0xac8c>
  40e51c:	ldr	x20, [x0, #16]
  40e520:	bl	403510 <free@plt>
  40e524:	mov	x0, x20
  40e528:	cbnz	x20, 40e51c <ferror@plt+0xac7c>
  40e52c:	str	xzr, [x19, #1312]
  40e530:	ldp	x20, x19, [sp, #32]
  40e534:	ldp	x22, x21, [sp, #16]
  40e538:	ldp	x29, x30, [sp], #48
  40e53c:	ret
  40e540:	stp	x29, x30, [sp, #-96]!
  40e544:	stp	x28, x27, [sp, #16]
  40e548:	stp	x26, x25, [sp, #32]
  40e54c:	stp	x24, x23, [sp, #48]
  40e550:	stp	x22, x21, [sp, #64]
  40e554:	stp	x20, x19, [sp, #80]
  40e558:	ldrb	w8, [x0]
  40e55c:	mov	x29, sp
  40e560:	cbz	w8, 40e63c <ferror@plt+0xad9c>
  40e564:	adrp	x23, 446000 <warn@@Base+0x8fcc>
  40e568:	adrp	x24, 444000 <warn@@Base+0x6fcc>
  40e56c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  40e570:	mov	x20, x0
  40e574:	add	x23, x23, #0x39b
  40e578:	add	x24, x24, #0x488
  40e57c:	adrp	x25, 469000 <_bfd_std_section+0x3110>
  40e580:	adrp	x26, 469000 <_bfd_std_section+0x3110>
  40e584:	mov	w27, #0x1                   	// #1
  40e588:	add	x19, x19, #0x3d8
  40e58c:	b	40e5d0 <ferror@plt+0xad30>
  40e590:	mov	w2, #0x5                   	// #5
  40e594:	mov	x0, xzr
  40e598:	mov	x1, x19
  40e59c:	bl	403700 <dcgettext@plt>
  40e5a0:	mov	x1, x20
  40e5a4:	bl	43d034 <warn@@Base>
  40e5a8:	mov	w1, #0x2c                  	// #44
  40e5ac:	mov	x0, x20
  40e5b0:	bl	403560 <strchr@plt>
  40e5b4:	cbz	x0, 40e63c <ferror@plt+0xad9c>
  40e5b8:	mov	x8, x0
  40e5bc:	ldrb	w9, [x8], #1
  40e5c0:	cmp	w9, #0x2c
  40e5c4:	csel	x20, x8, x0, eq  // eq = none
  40e5c8:	ldrb	w8, [x20]
  40e5cc:	cbz	w8, 40e63c <ferror@plt+0xad9c>
  40e5d0:	mov	x28, x24
  40e5d4:	mov	x22, x23
  40e5d8:	b	40e5e4 <ferror@plt+0xad44>
  40e5dc:	ldr	x22, [x28], #24
  40e5e0:	cbz	x22, 40e590 <ferror@plt+0xacf0>
  40e5e4:	mov	x0, x22
  40e5e8:	bl	402fd0 <strlen@plt>
  40e5ec:	mov	x21, x0
  40e5f0:	mov	x0, x20
  40e5f4:	mov	x1, x22
  40e5f8:	mov	x2, x21
  40e5fc:	bl	403210 <strncmp@plt>
  40e600:	cbnz	w0, 40e5dc <ferror@plt+0xad3c>
  40e604:	ldrb	w8, [x20, x21]
  40e608:	cmp	w8, #0x2c
  40e60c:	b.eq	40e614 <ferror@plt+0xad74>  // b.none
  40e610:	cbnz	w8, 40e5dc <ferror@plt+0xad3c>
  40e614:	ldur	x8, [x28, #-16]
  40e618:	ldur	w9, [x28, #-8]
  40e61c:	add	x0, x20, x21
  40e620:	ldr	w10, [x8]
  40e624:	orr	w9, w10, w9
  40e628:	str	w9, [x8]
  40e62c:	ldr	w8, [x25, #664]
  40e630:	cbz	w8, 40e5b8 <ferror@plt+0xad18>
  40e634:	str	w27, [x26, #604]
  40e638:	b	40e5b8 <ferror@plt+0xad18>
  40e63c:	ldp	x20, x19, [sp, #80]
  40e640:	ldp	x22, x21, [sp, #64]
  40e644:	ldp	x24, x23, [sp, #48]
  40e648:	ldp	x26, x25, [sp, #32]
  40e64c:	ldp	x28, x27, [sp, #16]
  40e650:	ldp	x29, x30, [sp], #96
  40e654:	ret
  40e658:	stp	x29, x30, [sp, #-96]!
  40e65c:	stp	x28, x27, [sp, #16]
  40e660:	stp	x26, x25, [sp, #32]
  40e664:	stp	x24, x23, [sp, #48]
  40e668:	stp	x22, x21, [sp, #64]
  40e66c:	stp	x20, x19, [sp, #80]
  40e670:	ldrb	w8, [x0]
  40e674:	mov	x29, sp
  40e678:	cbz	w8, 40e7e0 <ferror@plt+0xaf40>
  40e67c:	adrp	x22, 442000 <warn@@Base+0x4fcc>
  40e680:	mov	x19, x0
  40e684:	mov	w21, #0x1                   	// #1
  40e688:	add	x22, x22, #0x730
  40e68c:	adrp	x25, 469000 <_bfd_std_section+0x3110>
  40e690:	adrp	x27, 469000 <_bfd_std_section+0x3110>
  40e694:	adrp	x20, 469000 <_bfd_std_section+0x3110>
  40e698:	adrp	x23, 469000 <_bfd_std_section+0x3110>
  40e69c:	adrp	x24, 469000 <_bfd_std_section+0x3110>
  40e6a0:	adrp	x26, 469000 <_bfd_std_section+0x3110>
  40e6a4:	mov	w28, #0x1                   	// #1
  40e6a8:	b	40e6c4 <ferror@plt+0xae24>
  40e6ac:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e6b0:	str	w21, [x8, #664]
  40e6b4:	str	w21, [x25, #604]
  40e6b8:	ldrb	w8, [x19, w28, uxtw]
  40e6bc:	add	w28, w28, #0x1
  40e6c0:	cbz	w8, 40e7e0 <ferror@plt+0xaf40>
  40e6c4:	and	w8, w8, #0xff
  40e6c8:	sub	w8, w8, #0x41
  40e6cc:	cmp	w8, #0x34
  40e6d0:	b.hi	40e6f0 <ferror@plt+0xae50>  // b.pmore
  40e6d4:	adr	x9, 40e6ac <ferror@plt+0xae0c>
  40e6d8:	ldrb	w10, [x22, x8]
  40e6dc:	add	x9, x9, x10, lsl #2
  40e6e0:	br	x9
  40e6e4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e6e8:	str	w21, [x8, #624]
  40e6ec:	b	40e6b8 <ferror@plt+0xae18>
  40e6f0:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  40e6f4:	mov	w2, #0x5                   	// #5
  40e6f8:	mov	x0, xzr
  40e6fc:	add	x1, x1, #0x3d8
  40e700:	bl	403700 <dcgettext@plt>
  40e704:	mov	x1, x19
  40e708:	bl	43d034 <warn@@Base>
  40e70c:	b	40e6b8 <ferror@plt+0xae18>
  40e710:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e714:	str	w21, [x8, #620]
  40e718:	b	40e6b8 <ferror@plt+0xae18>
  40e71c:	ldr	w8, [x27, #644]
  40e720:	orr	w8, w8, #0x2
  40e724:	str	w8, [x27, #644]
  40e728:	b	40e6b8 <ferror@plt+0xae18>
  40e72c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e730:	str	w21, [x8, #648]
  40e734:	b	40e6b8 <ferror@plt+0xae18>
  40e738:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e73c:	str	w21, [x8, #628]
  40e740:	b	40e6b8 <ferror@plt+0xae18>
  40e744:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e748:	str	w21, [x8, #652]
  40e74c:	b	40e6b8 <ferror@plt+0xae18>
  40e750:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e754:	str	w21, [x8, #616]
  40e758:	b	40e6b8 <ferror@plt+0xae18>
  40e75c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e760:	str	w21, [x8, #676]
  40e764:	b	40e6b8 <ferror@plt+0xae18>
  40e768:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e76c:	str	w21, [x8, #672]
  40e770:	b	40e6b8 <ferror@plt+0xae18>
  40e774:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e778:	str	w21, [x8, #596]
  40e77c:	b	40e6b8 <ferror@plt+0xae18>
  40e780:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e784:	str	w21, [x8, #668]
  40e788:	b	40e6b8 <ferror@plt+0xae18>
  40e78c:	ldr	w8, [x27, #644]
  40e790:	orr	w8, w8, #0x1
  40e794:	str	w8, [x27, #644]
  40e798:	b	40e6b8 <ferror@plt+0xae18>
  40e79c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e7a0:	str	w21, [x8, #660]
  40e7a4:	b	40e6b8 <ferror@plt+0xae18>
  40e7a8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e7ac:	str	w21, [x8, #612]
  40e7b0:	b	40e6b8 <ferror@plt+0xae18>
  40e7b4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e7b8:	str	w21, [x8, #608]
  40e7bc:	b	40e6b8 <ferror@plt+0xae18>
  40e7c0:	str	w21, [x20, #600]
  40e7c4:	b	40e6b8 <ferror@plt+0xae18>
  40e7c8:	str	w21, [x23, #592]
  40e7cc:	b	40e6b8 <ferror@plt+0xae18>
  40e7d0:	str	w21, [x24, #656]
  40e7d4:	b	40e6b8 <ferror@plt+0xae18>
  40e7d8:	str	w21, [x26, #640]
  40e7dc:	b	40e6b8 <ferror@plt+0xae18>
  40e7e0:	ldp	x20, x19, [sp, #80]
  40e7e4:	ldp	x22, x21, [sp, #64]
  40e7e8:	ldp	x24, x23, [sp, #48]
  40e7ec:	ldp	x26, x25, [sp, #32]
  40e7f0:	ldp	x28, x27, [sp, #16]
  40e7f4:	ldp	x29, x30, [sp], #96
  40e7f8:	ret
  40e7fc:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e800:	mov	w9, #0x1                   	// #1
  40e804:	str	w9, [x8, #596]
  40e808:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e80c:	str	w9, [x8, #616]
  40e810:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e814:	str	w9, [x8, #644]
  40e818:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e81c:	str	w9, [x8, #608]
  40e820:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e824:	str	w9, [x8, #656]
  40e828:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e82c:	str	w9, [x8, #600]
  40e830:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e834:	str	w9, [x8, #648]
  40e838:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e83c:	str	w9, [x8, #604]
  40e840:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e844:	str	w9, [x8, #660]
  40e848:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e84c:	str	w9, [x8, #592]
  40e850:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e854:	str	w9, [x8, #612]
  40e858:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e85c:	str	w9, [x8, #672]
  40e860:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e864:	str	w9, [x8, #652]
  40e868:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e86c:	str	w9, [x8, #640]
  40e870:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e874:	str	w9, [x8, #628]
  40e878:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e87c:	str	w9, [x8, #624]
  40e880:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e884:	str	w9, [x8, #676]
  40e888:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e88c:	str	w9, [x8, #620]
  40e890:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40e894:	str	w9, [x8, #668]
  40e898:	ret
  40e89c:	sub	sp, sp, #0x80
  40e8a0:	stp	x29, x30, [sp, #32]
  40e8a4:	stp	x28, x27, [sp, #48]
  40e8a8:	stp	x26, x25, [sp, #64]
  40e8ac:	stp	x24, x23, [sp, #80]
  40e8b0:	stp	x22, x21, [sp, #96]
  40e8b4:	stp	x20, x19, [sp, #112]
  40e8b8:	ldr	x21, [x0, #32]
  40e8bc:	ldr	x8, [x0, #48]
  40e8c0:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  40e8c4:	ldr	w9, [x9, #620]
  40e8c8:	mov	x19, x0
  40e8cc:	add	x8, x21, x8
  40e8d0:	add	x29, sp, #0x20
  40e8d4:	stp	x0, x8, [sp, #8]
  40e8d8:	cbz	w9, 40e904 <ferror@plt+0xb064>
  40e8dc:	ldr	x8, [x19, #24]
  40e8e0:	cbz	x8, 40e904 <ferror@plt+0xb064>
  40e8e4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40e8e8:	add	x1, x1, #0x789
  40e8ec:	mov	w2, #0x5                   	// #5
  40e8f0:	mov	x0, xzr
  40e8f4:	bl	403700 <dcgettext@plt>
  40e8f8:	ldp	x1, x2, [x19, #16]
  40e8fc:	bl	4037a0 <printf@plt>
  40e900:	b	40e920 <ferror@plt+0xb080>
  40e904:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40e908:	add	x1, x1, #0x7b8
  40e90c:	mov	w2, #0x5                   	// #5
  40e910:	mov	x0, xzr
  40e914:	bl	403700 <dcgettext@plt>
  40e918:	ldr	x1, [x19, #16]
  40e91c:	bl	4037a0 <printf@plt>
  40e920:	adrp	x22, 448000 <warn@@Base+0xafcc>
  40e924:	adrp	x25, 449000 <warn@@Base+0xbfcc>
  40e928:	adrp	x26, 448000 <warn@@Base+0xafcc>
  40e92c:	adrp	x28, 466000 <_bfd_std_section+0x110>
  40e930:	add	x22, x22, #0x949
  40e934:	add	x25, x25, #0x77e
  40e938:	add	x26, x26, #0xfb2
  40e93c:	adrp	x27, 465000 <_sch_istable+0x1c50>
  40e940:	add	x28, x28, #0xe70
  40e944:	mov	w19, #0x2001                	// #8193
  40e948:	b	40e954 <ferror@plt+0xb0b4>
  40e94c:	ldur	x21, [x29, #-8]
  40e950:	cbz	x21, 40eb9c <ferror@plt+0xb2fc>
  40e954:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40e958:	ldr	x20, [x8, #1416]
  40e95c:	cbnz	x20, 40e9cc <ferror@plt+0xb12c>
  40e960:	ldr	x1, [sp, #16]
  40e964:	adrp	x20, 466000 <_bfd_std_section+0x110>
  40e968:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40e96c:	mov	x0, x21
  40e970:	str	xzr, [x20, #1416]
  40e974:	str	xzr, [x8, #2464]
  40e978:	bl	41e18c <ferror@plt+0x1a8ec>
  40e97c:	ldr	x8, [x20, #1416]
  40e980:	stur	x0, [x29, #-8]
  40e984:	cbz	x8, 40e94c <ferror@plt+0xb0ac>
  40e988:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40e98c:	mov	w2, #0x5                   	// #5
  40e990:	mov	x0, xzr
  40e994:	add	x1, x1, #0x737
  40e998:	bl	403700 <dcgettext@plt>
  40e99c:	ldr	x8, [sp, #8]
  40e9a0:	ldr	x8, [x8, #32]
  40e9a4:	sub	x1, x21, x8
  40e9a8:	bl	4037a0 <printf@plt>
  40e9ac:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40e9b0:	ldr	x24, [x8, #1416]
  40e9b4:	cbnz	x24, 40e9f4 <ferror@plt+0xb154>
  40e9b8:	b	40e94c <ferror@plt+0xb0ac>
  40e9bc:	mov	x0, x20
  40e9c0:	bl	403510 <free@plt>
  40e9c4:	mov	x20, x23
  40e9c8:	cbz	x23, 40e960 <ferror@plt+0xb0c0>
  40e9cc:	ldr	x0, [x20, #24]
  40e9d0:	ldr	x23, [x20, #40]
  40e9d4:	cbz	x0, 40e9bc <ferror@plt+0xb11c>
  40e9d8:	ldr	x24, [x0, #24]
  40e9dc:	bl	403510 <free@plt>
  40e9e0:	mov	x0, x24
  40e9e4:	cbnz	x24, 40e9d8 <ferror@plt+0xb138>
  40e9e8:	b	40e9bc <ferror@plt+0xb11c>
  40e9ec:	ldr	x24, [x24, #40]
  40e9f0:	cbz	x24, 40e94c <ferror@plt+0xb0ac>
  40e9f4:	ldp	x21, x20, [x24]
  40e9f8:	mov	w0, w20
  40e9fc:	bl	43eab4 <warn@@Base+0x1a80>
  40ea00:	mov	x23, x0
  40ea04:	cbnz	x0, 40ea50 <ferror@plt+0xb1b0>
  40ea08:	mov	x8, #0xffffffffffffbf80    	// #-16512
  40ea0c:	add	x8, x20, x8
  40ea10:	lsr	x8, x8, #7
  40ea14:	cmp	x8, #0x17f
  40ea18:	adrp	x8, 447000 <warn@@Base+0x9fcc>
  40ea1c:	adrp	x9, 447000 <warn@@Base+0x9fcc>
  40ea20:	add	x8, x8, #0xef4
  40ea24:	add	x9, x9, #0xedf
  40ea28:	csel	x1, x9, x8, cc  // cc = lo, ul, last
  40ea2c:	mov	w2, #0x5                   	// #5
  40ea30:	bl	403700 <dcgettext@plt>
  40ea34:	adrp	x23, 466000 <_bfd_std_section+0x110>
  40ea38:	add	x23, x23, #0x9a8
  40ea3c:	mov	x2, x0
  40ea40:	mov	w1, #0x64                  	// #100
  40ea44:	mov	x0, x23
  40ea48:	mov	x3, x20
  40ea4c:	bl	403160 <snprintf@plt>
  40ea50:	ldr	w8, [x24, #16]
  40ea54:	adrp	x9, 449000 <warn@@Base+0xbfcc>
  40ea58:	add	x9, x9, #0x772
  40ea5c:	mov	w2, #0x5                   	// #5
  40ea60:	cmp	w8, #0x0
  40ea64:	adrp	x8, 449000 <warn@@Base+0xbfcc>
  40ea68:	add	x8, x8, #0x765
  40ea6c:	csel	x1, x9, x8, eq  // eq = none
  40ea70:	mov	x0, xzr
  40ea74:	bl	403700 <dcgettext@plt>
  40ea78:	mov	x3, x0
  40ea7c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40ea80:	add	x0, x0, #0x74d
  40ea84:	mov	x1, x21
  40ea88:	mov	x2, x23
  40ea8c:	bl	4037a0 <printf@plt>
  40ea90:	ldr	x23, [x24, #24]
  40ea94:	cbnz	x23, 40eab0 <ferror@plt+0xb210>
  40ea98:	b	40e9ec <ferror@plt+0xb14c>
  40ea9c:	ldr	x1, [x27, #3816]
  40eaa0:	mov	w0, #0xa                   	// #10
  40eaa4:	bl	4030b0 <putc@plt>
  40eaa8:	ldr	x23, [x23, #24]
  40eaac:	cbz	x23, 40e9ec <ferror@plt+0xb14c>
  40eab0:	ldr	x20, [x23]
  40eab4:	cbz	x20, 40ead4 <ferror@plt+0xb234>
  40eab8:	cmp	x20, x19
  40eabc:	b.ne	40eae8 <ferror@plt+0xb248>  // b.any
  40eac0:	adrp	x21, 447000 <warn@@Base+0x9fcc>
  40eac4:	add	x21, x21, #0xf25
  40eac8:	ldr	x20, [x23, #8]
  40eacc:	cbnz	x20, 40eb00 <ferror@plt+0xb260>
  40ead0:	b	40eb70 <ferror@plt+0xb2d0>
  40ead4:	adrp	x21, 447000 <warn@@Base+0x9fcc>
  40ead8:	add	x21, x21, #0xf16
  40eadc:	ldr	x20, [x23, #8]
  40eae0:	cbnz	x20, 40eb00 <ferror@plt+0xb260>
  40eae4:	b	40eb70 <ferror@plt+0xb2d0>
  40eae8:	mov	w0, w20
  40eaec:	bl	43f204 <warn@@Base+0x21d0>
  40eaf0:	mov	x21, x0
  40eaf4:	cbz	x0, 40eb3c <ferror@plt+0xb29c>
  40eaf8:	ldr	x20, [x23, #8]
  40eafc:	cbz	x20, 40eb70 <ferror@plt+0xb2d0>
  40eb00:	mov	w0, w20
  40eb04:	bl	43ef80 <warn@@Base+0x1f4c>
  40eb08:	mov	x2, x0
  40eb0c:	cbnz	x0, 40eb74 <ferror@plt+0xb2d4>
  40eb10:	adrp	x1, 448000 <warn@@Base+0xafcc>
  40eb14:	mov	w2, #0x5                   	// #5
  40eb18:	add	x1, x1, #0x95a
  40eb1c:	bl	403700 <dcgettext@plt>
  40eb20:	mov	x2, x0
  40eb24:	mov	w1, #0x64                  	// #100
  40eb28:	mov	x0, x28
  40eb2c:	mov	x3, x20
  40eb30:	bl	403160 <snprintf@plt>
  40eb34:	mov	x2, x28
  40eb38:	b	40eb74 <ferror@plt+0xb2d4>
  40eb3c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40eb40:	mov	w2, #0x5                   	// #5
  40eb44:	add	x1, x1, #0xf4d
  40eb48:	bl	403700 <dcgettext@plt>
  40eb4c:	adrp	x21, 466000 <_bfd_std_section+0x110>
  40eb50:	add	x21, x21, #0xa0c
  40eb54:	mov	x2, x0
  40eb58:	mov	w1, #0x64                  	// #100
  40eb5c:	mov	x0, x21
  40eb60:	mov	x3, x20
  40eb64:	bl	403160 <snprintf@plt>
  40eb68:	ldr	x20, [x23, #8]
  40eb6c:	cbnz	x20, 40eb00 <ferror@plt+0xb260>
  40eb70:	mov	x2, x22
  40eb74:	mov	x0, x25
  40eb78:	mov	x1, x21
  40eb7c:	bl	4037a0 <printf@plt>
  40eb80:	ldr	x8, [x23, #8]
  40eb84:	cmp	x8, #0x21
  40eb88:	b.ne	40ea9c <ferror@plt+0xb1fc>  // b.any
  40eb8c:	ldr	x1, [x23, #16]
  40eb90:	mov	x0, x26
  40eb94:	bl	4037a0 <printf@plt>
  40eb98:	b	40ea9c <ferror@plt+0xb1fc>
  40eb9c:	ldr	x1, [x27, #3816]
  40eba0:	mov	w0, #0xa                   	// #10
  40eba4:	bl	4030b0 <putc@plt>
  40eba8:	ldp	x20, x19, [sp, #112]
  40ebac:	ldp	x22, x21, [sp, #96]
  40ebb0:	ldp	x24, x23, [sp, #80]
  40ebb4:	ldp	x26, x25, [sp, #64]
  40ebb8:	ldp	x28, x27, [sp, #48]
  40ebbc:	ldp	x29, x30, [sp, #32]
  40ebc0:	mov	w0, #0x1                   	// #1
  40ebc4:	add	sp, sp, #0x80
  40ebc8:	ret
  40ebcc:	sub	sp, sp, #0xa0
  40ebd0:	stp	x29, x30, [sp, #64]
  40ebd4:	stp	x28, x27, [sp, #80]
  40ebd8:	stp	x26, x25, [sp, #96]
  40ebdc:	stp	x24, x23, [sp, #112]
  40ebe0:	stp	x22, x21, [sp, #128]
  40ebe4:	stp	x20, x19, [sp, #144]
  40ebe8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40ebec:	ldr	x20, [x0, #32]
  40ebf0:	ldr	w8, [x8, #620]
  40ebf4:	ldr	x19, [x0, #48]
  40ebf8:	mov	x28, x0
  40ebfc:	mov	x21, x1
  40ec00:	add	x29, sp, #0x40
  40ec04:	cbz	w8, 40ec30 <ferror@plt+0xb390>
  40ec08:	ldr	x8, [x28, #24]
  40ec0c:	cbz	x8, 40ec30 <ferror@plt+0xb390>
  40ec10:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40ec14:	add	x1, x1, #0x789
  40ec18:	mov	w2, #0x5                   	// #5
  40ec1c:	mov	x0, xzr
  40ec20:	bl	403700 <dcgettext@plt>
  40ec24:	ldp	x1, x2, [x28, #16]
  40ec28:	bl	4037a0 <printf@plt>
  40ec2c:	b	40ec4c <ferror@plt+0xb3ac>
  40ec30:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40ec34:	add	x1, x1, #0x7b8
  40ec38:	mov	w2, #0x5                   	// #5
  40ec3c:	mov	x0, xzr
  40ec40:	bl	403700 <dcgettext@plt>
  40ec44:	ldr	x1, [x28, #16]
  40ec48:	bl	4037a0 <printf@plt>
  40ec4c:	mov	x0, x21
  40ec50:	bl	424f5c <ferror@plt+0x216bc>
  40ec54:	cmp	x19, #0x1
  40ec58:	b.lt	40f208 <ferror@plt+0xb968>  // b.tstop
  40ec5c:	add	x19, x20, x19
  40ec60:	stp	x28, x19, [sp]
  40ec64:	b	40ec78 <ferror@plt+0xb3d8>
  40ec68:	ldr	x20, [sp, #24]
  40ec6c:	ldr	x28, [sp]
  40ec70:	cmp	x20, x19
  40ec74:	b.cs	40f208 <ferror@plt+0xb968>  // b.hs, b.nlast
  40ec78:	add	x25, x20, #0x4
  40ec7c:	sub	w8, w19, w20
  40ec80:	cmp	x25, x19
  40ec84:	mov	w24, #0x4                   	// #4
  40ec88:	csel	w1, w24, w8, cc  // cc = lo, ul, last
  40ec8c:	sub	w8, w1, #0x1
  40ec90:	cmp	w8, #0x7
  40ec94:	b.ls	40eca0 <ferror@plt+0xb400>  // b.plast
  40ec98:	mov	x22, xzr
  40ec9c:	b	40ecd8 <ferror@plt+0xb438>
  40eca0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40eca4:	ldr	x8, [x8, #696]
  40eca8:	mov	x0, x20
  40ecac:	blr	x8
  40ecb0:	mov	w8, #0xffffffff            	// #-1
  40ecb4:	cmp	x0, x8
  40ecb8:	b.ne	40ecd0 <ferror@plt+0xb430>  // b.any
  40ecbc:	add	x23, x20, #0xc
  40ecc0:	cmp	x23, x19
  40ecc4:	b.cs	40ece4 <ferror@plt+0xb444>  // b.hs, b.nlast
  40ecc8:	mov	w1, #0x8                   	// #8
  40eccc:	b	40ed04 <ferror@plt+0xb464>
  40ecd0:	mov	x22, x0
  40ecd4:	mov	w24, #0x4                   	// #4
  40ecd8:	mov	x23, x25
  40ecdc:	mov	w27, #0x4                   	// #4
  40ece0:	b	40ed20 <ferror@plt+0xb480>
  40ece4:	cmp	x25, x19
  40ece8:	b.cs	40ecfc <ferror@plt+0xb45c>  // b.hs, b.nlast
  40ecec:	sub	w1, w19, w25
  40ecf0:	sub	w8, w1, #0x1
  40ecf4:	cmp	w8, #0x7
  40ecf8:	b.ls	40ed04 <ferror@plt+0xb464>  // b.plast
  40ecfc:	mov	x22, xzr
  40ed00:	b	40ed18 <ferror@plt+0xb478>
  40ed04:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40ed08:	ldr	x8, [x8, #696]
  40ed0c:	mov	x0, x25
  40ed10:	blr	x8
  40ed14:	mov	x22, x0
  40ed18:	mov	w24, #0x8                   	// #8
  40ed1c:	mov	w27, #0xc                   	// #12
  40ed20:	ldr	x8, [x28, #32]
  40ed24:	sub	x21, x23, x8
  40ed28:	adds	x8, x21, x22
  40ed2c:	b.cs	40f134 <ferror@plt+0xb894>  // b.hs, b.nlast
  40ed30:	ldr	x9, [x28, #48]
  40ed34:	cmp	x8, x9
  40ed38:	b.hi	40f134 <ferror@plt+0xb894>  // b.pmore
  40ed3c:	add	x26, x23, #0x2
  40ed40:	cmp	x26, x19
  40ed44:	b.cs	40ed50 <ferror@plt+0xb4b0>  // b.hs, b.nlast
  40ed48:	mov	w1, #0x2                   	// #2
  40ed4c:	b	40ed70 <ferror@plt+0xb4d0>
  40ed50:	cmp	x23, x19
  40ed54:	b.cs	40ed68 <ferror@plt+0xb4c8>  // b.hs, b.nlast
  40ed58:	sub	w1, w19, w23
  40ed5c:	sub	w8, w1, #0x1
  40ed60:	cmp	w8, #0x7
  40ed64:	b.ls	40ed70 <ferror@plt+0xb4d0>  // b.plast
  40ed68:	mov	w23, wzr
  40ed6c:	b	40ed84 <ferror@plt+0xb4e4>
  40ed70:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40ed74:	ldr	x8, [x8, #696]
  40ed78:	mov	x0, x23
  40ed7c:	blr	x8
  40ed80:	mov	x23, x0
  40ed84:	add	x25, x26, x24
  40ed88:	cmp	x25, x19
  40ed8c:	b.cc	40ed9c <ferror@plt+0xb4fc>  // b.lo, b.ul, b.last
  40ed90:	cmp	x26, x19
  40ed94:	b.cs	40eda8 <ferror@plt+0xb508>  // b.hs, b.nlast
  40ed98:	sub	w24, w19, w26
  40ed9c:	sub	w8, w24, #0x1
  40eda0:	cmp	w8, #0x7
  40eda4:	b.ls	40edb0 <ferror@plt+0xb510>  // b.plast
  40eda8:	mov	x24, xzr
  40edac:	b	40edc8 <ferror@plt+0xb528>
  40edb0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40edb4:	ldr	x8, [x8, #696]
  40edb8:	mov	x0, x26
  40edbc:	mov	w1, w24
  40edc0:	blr	x8
  40edc4:	mov	x24, x0
  40edc8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  40edcc:	ldr	w8, [x8, #1328]
  40edd0:	add	w9, w8, #0x1
  40edd4:	cmp	w9, #0x2
  40edd8:	b.cc	40ee20 <ferror@plt+0xb580>  // b.lo, b.ul, b.last
  40eddc:	adrp	x9, 466000 <_bfd_std_section+0x110>
  40ede0:	ldr	x9, [x9, #1320]
  40ede4:	add	x9, x9, #0x10
  40ede8:	ldr	x10, [x9]
  40edec:	cmp	x10, x24
  40edf0:	b.eq	40ee20 <ferror@plt+0xb580>  // b.none
  40edf4:	subs	x8, x8, #0x1
  40edf8:	add	x9, x9, #0x68
  40edfc:	b.ne	40ede8 <ferror@plt+0xb548>  // b.any
  40ee00:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40ee04:	mov	w2, #0x5                   	// #5
  40ee08:	mov	x0, xzr
  40ee0c:	add	x1, x1, #0x78b
  40ee10:	bl	403700 <dcgettext@plt>
  40ee14:	ldr	x2, [x28, #16]
  40ee18:	mov	x1, x24
  40ee1c:	bl	43d034 <warn@@Base>
  40ee20:	add	x26, x25, #0x1
  40ee24:	cmp	x26, x19
  40ee28:	b.cs	40ee34 <ferror@plt+0xb594>  // b.hs, b.nlast
  40ee2c:	mov	w1, #0x1                   	// #1
  40ee30:	b	40ee54 <ferror@plt+0xb5b4>
  40ee34:	cmp	x25, x19
  40ee38:	b.cs	40ee4c <ferror@plt+0xb5ac>  // b.hs, b.nlast
  40ee3c:	sub	w1, w19, w25
  40ee40:	sub	w8, w1, #0x1
  40ee44:	cmp	w8, #0x7
  40ee48:	b.ls	40ee54 <ferror@plt+0xb5b4>  // b.plast
  40ee4c:	mov	w25, wzr
  40ee50:	b	40ee68 <ferror@plt+0xb5c8>
  40ee54:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40ee58:	ldr	x8, [x8, #696]
  40ee5c:	mov	x0, x25
  40ee60:	blr	x8
  40ee64:	mov	x25, x0
  40ee68:	add	x21, x26, #0x1
  40ee6c:	cmp	x21, x19
  40ee70:	b.cs	40ee7c <ferror@plt+0xb5dc>  // b.hs, b.nlast
  40ee74:	mov	w1, #0x1                   	// #1
  40ee78:	b	40ee9c <ferror@plt+0xb5fc>
  40ee7c:	cmp	x26, x19
  40ee80:	b.cs	40ee94 <ferror@plt+0xb5f4>  // b.hs, b.nlast
  40ee84:	sub	w1, w19, w26
  40ee88:	sub	w8, w1, #0x1
  40ee8c:	cmp	w8, #0x7
  40ee90:	b.ls	40ee9c <ferror@plt+0xb5fc>  // b.plast
  40ee94:	mov	w26, wzr
  40ee98:	b	40eeb0 <ferror@plt+0xb610>
  40ee9c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40eea0:	ldr	x8, [x8, #696]
  40eea4:	mov	x0, x26
  40eea8:	blr	x8
  40eeac:	mov	x26, x0
  40eeb0:	and	w23, w23, #0xffff
  40eeb4:	sub	w8, w23, #0x2
  40eeb8:	cmp	w8, #0x2
  40eebc:	b.cs	40f1c0 <ferror@plt+0xb920>  // b.hs, b.nlast
  40eec0:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40eec4:	mov	w2, #0x5                   	// #5
  40eec8:	mov	x0, xzr
  40eecc:	add	x1, x1, #0x80a
  40eed0:	bl	403700 <dcgettext@plt>
  40eed4:	mov	x1, x22
  40eed8:	bl	4037a0 <printf@plt>
  40eedc:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40eee0:	mov	w2, #0x5                   	// #5
  40eee4:	mov	x0, xzr
  40eee8:	add	x1, x1, #0x82b
  40eeec:	bl	403700 <dcgettext@plt>
  40eef0:	mov	w1, w23
  40eef4:	bl	4037a0 <printf@plt>
  40eef8:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40eefc:	mov	w2, #0x5                   	// #5
  40ef00:	mov	x0, xzr
  40ef04:	add	x1, x1, #0x84b
  40ef08:	bl	403700 <dcgettext@plt>
  40ef0c:	mov	x1, x24
  40ef10:	bl	4037a0 <printf@plt>
  40ef14:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40ef18:	mov	w2, #0x5                   	// #5
  40ef1c:	mov	x0, xzr
  40ef20:	add	x1, x1, #0x86e
  40ef24:	bl	403700 <dcgettext@plt>
  40ef28:	and	w1, w25, #0xff
  40ef2c:	bl	4037a0 <printf@plt>
  40ef30:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40ef34:	mov	w2, #0x5                   	// #5
  40ef38:	mov	x0, xzr
  40ef3c:	add	x1, x1, #0x88e
  40ef40:	bl	403700 <dcgettext@plt>
  40ef44:	and	w1, w26, #0xff
  40ef48:	bl	4037a0 <printf@plt>
  40ef4c:	add	w8, w26, w25
  40ef50:	and	w25, w8, #0xff
  40ef54:	sub	w26, w25, #0x1
  40ef58:	cmp	w26, #0x8
  40ef5c:	b.cs	40f1d0 <ferror@plt+0xb930>  // b.hs, b.nlast
  40ef60:	tst	w25, w26
  40ef64:	b.ne	40f1f0 <ferror@plt+0xb950>  // b.any
  40ef68:	adrp	x8, 449000 <warn@@Base+0xbfcc>
  40ef6c:	adrp	x9, 449000 <warn@@Base+0xbfcc>
  40ef70:	cmp	w25, #0x4
  40ef74:	add	x8, x8, #0x927
  40ef78:	add	x9, x9, #0x907
  40ef7c:	csel	x1, x9, x8, hi  // hi = pmore
  40ef80:	mov	w2, #0x5                   	// #5
  40ef84:	mov	x0, xzr
  40ef88:	bl	403700 <dcgettext@plt>
  40ef8c:	bl	4037a0 <printf@plt>
  40ef90:	sub	x8, x21, x20
  40ef94:	lsl	w28, w25, #1
  40ef98:	sdiv	x10, x8, x28
  40ef9c:	msub	w8, w10, w28, w8
  40efa0:	sub	w10, w28, w8
  40efa4:	cmp	w8, #0x0
  40efa8:	add	x8, x21, w10, sxtw
  40efac:	add	x9, x27, x22
  40efb0:	csel	x24, x21, x8, eq  // eq = none
  40efb4:	add	x20, x20, x9
  40efb8:	add	x8, x24, x28
  40efbc:	cmp	x8, x20
  40efc0:	str	x20, [sp, #24]
  40efc4:	b.hi	40ec68 <ferror@plt+0xb3c8>  // b.pmore
  40efc8:	cmp	w25, #0x8
  40efcc:	mov	w8, #0x8                   	// #8
  40efd0:	csel	w8, w25, w8, cc  // cc = lo, ul, last
  40efd4:	mov	w9, #0x10                  	// #16
  40efd8:	sub	w21, w9, w8, lsl #1
  40efdc:	str	w26, [sp, #20]
  40efe0:	b	40f0a4 <ferror@plt+0xb804>
  40efe4:	mov	x22, xzr
  40efe8:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  40efec:	add	x0, x0, #0x2b
  40eff0:	bl	4037a0 <printf@plt>
  40eff4:	adrp	x19, 466000 <_bfd_std_section+0x110>
  40eff8:	ldrsw	x8, [x19, #1436]
  40effc:	adrp	x27, 466000 <_bfd_std_section+0x110>
  40f000:	add	x27, x27, #0x5a0
  40f004:	adrp	x26, 447000 <warn@@Base+0x9fcc>
  40f008:	add	w9, w8, #0x1
  40f00c:	add	x24, x27, x8, lsl #6
  40f010:	add	x26, x26, #0xe79
  40f014:	and	w8, w9, #0xf
  40f018:	mov	w1, #0x40                  	// #64
  40f01c:	mov	x0, x24
  40f020:	mov	x2, x26
  40f024:	mov	x3, x23
  40f028:	str	w8, [x19, #1436]
  40f02c:	bl	403160 <snprintf@plt>
  40f030:	add	x1, x24, x21
  40f034:	adrp	x24, 449000 <warn@@Base+0xbfcc>
  40f038:	add	x24, x24, #0x170
  40f03c:	mov	x0, x24
  40f040:	bl	4037a0 <printf@plt>
  40f044:	ldrsw	x8, [x19, #1436]
  40f048:	mov	w1, #0x40                  	// #64
  40f04c:	mov	x2, x26
  40f050:	mov	x3, x22
  40f054:	add	w9, w8, #0x1
  40f058:	add	x23, x27, x8, lsl #6
  40f05c:	and	w8, w9, #0xf
  40f060:	mov	x0, x23
  40f064:	str	w8, [x19, #1436]
  40f068:	bl	403160 <snprintf@plt>
  40f06c:	add	x1, x23, x21
  40f070:	mov	x0, x24
  40f074:	bl	4037a0 <printf@plt>
  40f078:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40f07c:	ldr	x1, [x8, #3816]
  40f080:	mov	w0, #0xa                   	// #10
  40f084:	bl	4030b0 <putc@plt>
  40f088:	ldr	x9, [sp, #24]
  40f08c:	ldr	x19, [sp, #8]
  40f090:	ldr	w26, [sp, #20]
  40f094:	add	x8, x20, x28
  40f098:	cmp	x8, x9
  40f09c:	mov	x24, x20
  40f0a0:	b.hi	40ec68 <ferror@plt+0xb3c8>  // b.pmore
  40f0a4:	add	x22, x24, x25
  40f0a8:	cmp	x22, x19
  40f0ac:	mov	w8, w26
  40f0b0:	mov	w1, w25
  40f0b4:	b.cc	40f0c8 <ferror@plt+0xb828>  // b.lo, b.ul, b.last
  40f0b8:	cmp	x24, x19
  40f0bc:	b.cs	40f0d0 <ferror@plt+0xb830>  // b.hs, b.nlast
  40f0c0:	sub	w1, w19, w24
  40f0c4:	sub	w8, w1, #0x1
  40f0c8:	cmp	w8, #0x7
  40f0cc:	b.ls	40f0d8 <ferror@plt+0xb838>  // b.plast
  40f0d0:	mov	x23, xzr
  40f0d4:	b	40f0ec <ferror@plt+0xb84c>
  40f0d8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40f0dc:	ldr	x8, [x8, #696]
  40f0e0:	mov	x0, x24
  40f0e4:	blr	x8
  40f0e8:	mov	x23, x0
  40f0ec:	add	x8, x24, x28
  40f0f0:	cmp	x8, x19
  40f0f4:	add	x20, x22, x25
  40f0f8:	mov	w8, w26
  40f0fc:	mov	w1, w25
  40f100:	b.cc	40f114 <ferror@plt+0xb874>  // b.lo, b.ul, b.last
  40f104:	cmp	x22, x19
  40f108:	b.cs	40efe4 <ferror@plt+0xb744>  // b.hs, b.nlast
  40f10c:	sub	w1, w19, w22
  40f110:	sub	w8, w1, #0x1
  40f114:	cmp	w8, #0x7
  40f118:	b.hi	40efe4 <ferror@plt+0xb744>  // b.pmore
  40f11c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40f120:	ldr	x8, [x8, #696]
  40f124:	mov	x0, x22
  40f128:	blr	x8
  40f12c:	mov	x22, x0
  40f130:	b	40efe8 <ferror@plt+0xb748>
  40f134:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40f138:	add	x1, x1, #0xaa7
  40f13c:	mov	w2, #0x5                   	// #5
  40f140:	mov	x0, xzr
  40f144:	bl	403700 <dcgettext@plt>
  40f148:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40f14c:	ldrsw	x8, [x10, #1436]
  40f150:	ldr	x24, [x28, #16]
  40f154:	adrp	x11, 466000 <_bfd_std_section+0x110>
  40f158:	add	x11, x11, #0x5a0
  40f15c:	add	w9, w8, #0x1
  40f160:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40f164:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  40f168:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  40f16c:	mov	x20, x0
  40f170:	add	x23, x11, x8, lsl #6
  40f174:	and	w8, w9, #0xf
  40f178:	add	x1, x1, #0xe82
  40f17c:	add	x2, x2, #0x38
  40f180:	add	x3, x3, #0xdbb
  40f184:	add	x0, sp, #0x20
  40f188:	sub	x21, x21, x27
  40f18c:	str	w8, [x10, #1436]
  40f190:	bl	4030a0 <sprintf@plt>
  40f194:	add	x2, sp, #0x20
  40f198:	mov	w1, #0x40                  	// #64
  40f19c:	mov	x0, x23
  40f1a0:	mov	x3, x22
  40f1a4:	bl	403160 <snprintf@plt>
  40f1a8:	mov	x0, x20
  40f1ac:	mov	x1, x24
  40f1b0:	mov	x2, x21
  40f1b4:	mov	x3, x23
  40f1b8:	bl	43d034 <warn@@Base>
  40f1bc:	b	40f208 <ferror@plt+0xb968>
  40f1c0:	cbz	w23, 40f208 <ferror@plt+0xb968>
  40f1c4:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40f1c8:	add	x1, x1, #0x7d5
  40f1cc:	b	40f1f8 <ferror@plt+0xb958>
  40f1d0:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40f1d4:	add	x1, x1, #0x8ae
  40f1d8:	mov	w2, #0x5                   	// #5
  40f1dc:	mov	x0, xzr
  40f1e0:	bl	403700 <dcgettext@plt>
  40f1e4:	ldr	x1, [x28, #16]
  40f1e8:	bl	43cf70 <error@@Base>
  40f1ec:	b	40f208 <ferror@plt+0xb968>
  40f1f0:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40f1f4:	add	x1, x1, #0x8d3
  40f1f8:	mov	w2, #0x5                   	// #5
  40f1fc:	mov	x0, xzr
  40f200:	bl	403700 <dcgettext@plt>
  40f204:	bl	43d034 <warn@@Base>
  40f208:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40f20c:	ldr	x1, [x8, #3816]
  40f210:	mov	w0, #0xa                   	// #10
  40f214:	bl	4030b0 <putc@plt>
  40f218:	ldp	x20, x19, [sp, #144]
  40f21c:	ldp	x22, x21, [sp, #128]
  40f220:	ldp	x24, x23, [sp, #112]
  40f224:	ldp	x26, x25, [sp, #96]
  40f228:	ldp	x28, x27, [sp, #80]
  40f22c:	ldp	x29, x30, [sp, #64]
  40f230:	mov	w0, #0x1                   	// #1
  40f234:	add	sp, sp, #0xa0
  40f238:	ret
  40f23c:	sub	sp, sp, #0x110
  40f240:	stp	x29, x30, [sp, #176]
  40f244:	stp	x28, x27, [sp, #192]
  40f248:	stp	x26, x25, [sp, #208]
  40f24c:	stp	x24, x23, [sp, #224]
  40f250:	stp	x22, x21, [sp, #240]
  40f254:	stp	x20, x19, [sp, #256]
  40f258:	ldr	x8, [x0, #32]
  40f25c:	add	x29, sp, #0xb0
  40f260:	mov	x20, x0
  40f264:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  40f268:	stur	x8, [x29, #-48]
  40f26c:	ldr	x19, [x0, #48]
  40f270:	ldr	x0, [x0, #16]
  40f274:	add	x1, x1, #0x4bf
  40f278:	str	x8, [sp, #56]
  40f27c:	bl	4034a0 <strcmp@plt>
  40f280:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40f284:	str	w0, [sp, #24]
  40f288:	add	x1, x1, #0x93f
  40f28c:	mov	w2, #0x5                   	// #5
  40f290:	mov	x0, xzr
  40f294:	stur	wzr, [x29, #-52]
  40f298:	bl	403700 <dcgettext@plt>
  40f29c:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  40f2a0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40f2a4:	ldr	w8, [x8, #620]
  40f2a8:	ldr	w9, [x9, #636]
  40f2ac:	str	x0, [sp, #48]
  40f2b0:	str	w9, [sp, #28]
  40f2b4:	cbz	w8, 40f3a0 <ferror@plt+0xbb00>
  40f2b8:	ldr	x8, [x20, #24]
  40f2bc:	cbz	x8, 40f3a0 <ferror@plt+0xbb00>
  40f2c0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40f2c4:	add	x1, x1, #0x789
  40f2c8:	mov	w2, #0x5                   	// #5
  40f2cc:	mov	x0, xzr
  40f2d0:	bl	403700 <dcgettext@plt>
  40f2d4:	ldp	x1, x2, [x20, #16]
  40f2d8:	bl	4037a0 <printf@plt>
  40f2dc:	cmp	x19, #0x1
  40f2e0:	b.ge	40f3c4 <ferror@plt+0xbb24>  // b.tcont
  40f2e4:	mov	x23, xzr
  40f2e8:	mov	x28, xzr
  40f2ec:	str	xzr, [sp, #32]
  40f2f0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40f2f4:	ldr	x1, [x8, #3816]
  40f2f8:	mov	w0, #0xa                   	// #10
  40f2fc:	bl	4030b0 <putc@plt>
  40f300:	cbz	x23, 40f328 <ferror@plt+0xba88>
  40f304:	ldr	x0, [x23, #24]
  40f308:	ldr	x19, [x23]
  40f30c:	bl	403510 <free@plt>
  40f310:	ldr	x0, [x23, #32]
  40f314:	bl	403510 <free@plt>
  40f318:	mov	x0, x23
  40f31c:	bl	403510 <free@plt>
  40f320:	mov	x23, x19
  40f324:	cbnz	x19, 40f304 <ferror@plt+0xba64>
  40f328:	ldr	x20, [sp, #32]
  40f32c:	cbz	x20, 40f354 <ferror@plt+0xbab4>
  40f330:	ldr	x0, [x20, #24]
  40f334:	ldr	x19, [x20]
  40f338:	bl	403510 <free@plt>
  40f33c:	ldr	x0, [x20, #32]
  40f340:	bl	403510 <free@plt>
  40f344:	mov	x0, x20
  40f348:	bl	403510 <free@plt>
  40f34c:	mov	x20, x19
  40f350:	cbnz	x19, 40f330 <ferror@plt+0xba90>
  40f354:	cbz	x28, 40f37c <ferror@plt+0xbadc>
  40f358:	ldr	x0, [x28, #24]
  40f35c:	ldr	x19, [x28]
  40f360:	bl	403510 <free@plt>
  40f364:	ldr	x0, [x28, #32]
  40f368:	bl	403510 <free@plt>
  40f36c:	mov	x0, x28
  40f370:	bl	403510 <free@plt>
  40f374:	mov	x28, x19
  40f378:	cbnz	x19, 40f358 <ferror@plt+0xbab8>
  40f37c:	ldp	x20, x19, [sp, #256]
  40f380:	ldp	x22, x21, [sp, #240]
  40f384:	ldp	x24, x23, [sp, #224]
  40f388:	ldp	x26, x25, [sp, #208]
  40f38c:	ldp	x28, x27, [sp, #192]
  40f390:	ldp	x29, x30, [sp, #176]
  40f394:	mov	w0, #0x1                   	// #1
  40f398:	add	sp, sp, #0x110
  40f39c:	ret
  40f3a0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40f3a4:	add	x1, x1, #0x7b8
  40f3a8:	mov	w2, #0x5                   	// #5
  40f3ac:	mov	x0, xzr
  40f3b0:	bl	403700 <dcgettext@plt>
  40f3b4:	ldr	x1, [x20, #16]
  40f3b8:	bl	4037a0 <printf@plt>
  40f3bc:	cmp	x19, #0x1
  40f3c0:	b.lt	40f2e4 <ferror@plt+0xba44>  // b.tstop
  40f3c4:	ldr	x21, [sp, #56]
  40f3c8:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  40f3cc:	mov	x28, xzr
  40f3d0:	mov	x23, xzr
  40f3d4:	add	x24, x21, x19
  40f3d8:	mov	w27, #0x1                   	// #1
  40f3dc:	add	x25, x25, #0xe79
  40f3e0:	mov	w26, #0x10                  	// #16
  40f3e4:	str	x20, [sp]
  40f3e8:	str	xzr, [sp, #32]
  40f3ec:	b	40f404 <ferror@plt+0xbb64>
  40f3f0:	mov	w8, wzr
  40f3f4:	tbnz	w8, #0, 40f2f0 <ferror@plt+0xba50>
  40f3f8:	ldur	x21, [x29, #-48]
  40f3fc:	cmp	x21, x24
  40f400:	b.cs	40f2f0 <ferror@plt+0xba50>  // b.hs, b.nlast
  40f404:	add	x8, x21, #0x4
  40f408:	cmp	x8, x24
  40f40c:	stur	w27, [x29, #-68]
  40f410:	stur	xzr, [x29, #-80]
  40f414:	str	xzr, [sp, #88]
  40f418:	b.cs	40f424 <ferror@plt+0xbb84>  // b.hs, b.nlast
  40f41c:	mov	w1, #0x4                   	// #4
  40f420:	b	40f43c <ferror@plt+0xbb9c>
  40f424:	sub	w1, w24, w21
  40f428:	sub	w9, w1, #0x1
  40f42c:	cmp	w9, #0x8
  40f430:	b.cc	40f43c <ferror@plt+0xbb9c>  // b.lo, b.ul, b.last
  40f434:	stur	x8, [x29, #-48]
  40f438:	b	40f46c <ferror@plt+0xbbcc>
  40f43c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40f440:	ldr	x8, [x8, #696]
  40f444:	mov	x0, x21
  40f448:	blr	x8
  40f44c:	ldur	x9, [x29, #-48]
  40f450:	mov	w10, #0xffffffff            	// #-1
  40f454:	cmp	x0, x10
  40f458:	add	x8, x9, #0x4
  40f45c:	stur	x8, [x29, #-48]
  40f460:	b.eq	40f4a8 <ferror@plt+0xbc08>  // b.none
  40f464:	mov	x20, x0
  40f468:	cbnz	x0, 40f4d4 <ferror@plt+0xbc34>
  40f46c:	ldr	x8, [sp, #56]
  40f470:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40f474:	add	x0, x0, #0x94e
  40f478:	sub	x1, x21, x8
  40f47c:	bl	4037a0 <printf@plt>
  40f480:	ldur	x8, [x29, #-48]
  40f484:	cmp	x8, x24
  40f488:	b.cs	40f3f0 <ferror@plt+0xbb50>  // b.hs, b.nlast
  40f48c:	ldrb	w9, [x8]
  40f490:	cbnz	w9, 40f3f0 <ferror@plt+0xbb50>
  40f494:	add	x8, x8, #0x1
  40f498:	cmp	x24, x8
  40f49c:	stur	x8, [x29, #-48]
  40f4a0:	b.ne	40f48c <ferror@plt+0xbbec>  // b.any
  40f4a4:	b	40f3f0 <ferror@plt+0xbb50>
  40f4a8:	add	x9, x9, #0xc
  40f4ac:	cmp	x9, x24
  40f4b0:	b.cs	40f4e0 <ferror@plt+0xbc40>  // b.hs, b.nlast
  40f4b4:	mov	w1, #0x8                   	// #8
  40f4b8:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  40f4bc:	ldr	x9, [x9, #696]
  40f4c0:	mov	x0, x8
  40f4c4:	blr	x9
  40f4c8:	ldur	x8, [x29, #-48]
  40f4cc:	mov	x20, x0
  40f4d0:	b	40f4fc <ferror@plt+0xbc5c>
  40f4d4:	mov	w9, #0x4                   	// #4
  40f4d8:	mov	w19, #0x4                   	// #4
  40f4dc:	b	40f50c <ferror@plt+0xbc6c>
  40f4e0:	cmp	x8, x24
  40f4e4:	b.cs	40f4f8 <ferror@plt+0xbc58>  // b.hs, b.nlast
  40f4e8:	sub	w1, w24, w8
  40f4ec:	sub	w9, w1, #0x1
  40f4f0:	cmp	w9, #0x7
  40f4f4:	b.ls	40f4b8 <ferror@plt+0xbc18>  // b.plast
  40f4f8:	mov	x20, xzr
  40f4fc:	add	x8, x8, #0x8
  40f500:	mov	w19, #0x8                   	// #8
  40f504:	mov	w9, #0xc                   	// #12
  40f508:	stur	x8, [x29, #-48]
  40f50c:	add	x10, x21, x20
  40f510:	add	x9, x10, x9
  40f514:	cmp	x9, x24
  40f518:	b.hi	40f524 <ferror@plt+0xbc84>  // b.pmore
  40f51c:	cmp	x9, x8
  40f520:	b.cs	40f588 <ferror@plt+0xbce8>  // b.hs, b.nlast
  40f524:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40f528:	ldrsw	x8, [x10, #1436]
  40f52c:	adrp	x11, 466000 <_bfd_std_section+0x110>
  40f530:	add	x11, x11, #0x5a0
  40f534:	mov	w1, #0x40                  	// #64
  40f538:	add	w9, w8, #0x1
  40f53c:	add	x22, x11, x8, lsl #6
  40f540:	and	w8, w9, #0xf
  40f544:	mov	x0, x22
  40f548:	mov	x2, x25
  40f54c:	mov	x3, x20
  40f550:	str	w8, [x10, #1436]
  40f554:	bl	403160 <snprintf@plt>
  40f558:	cmp	w19, #0x8
  40f55c:	mov	w8, #0x8                   	// #8
  40f560:	csel	w8, w19, w8, cc  // cc = lo, ul, last
  40f564:	sub	w8, w26, w8, lsl #1
  40f568:	add	x1, x22, x8
  40f56c:	ldr	x8, [sp, #56]
  40f570:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40f574:	add	x0, x0, #0x967
  40f578:	sub	x2, x21, x8
  40f57c:	bl	43d034 <warn@@Base>
  40f580:	ldur	x8, [x29, #-48]
  40f584:	mov	x9, x24
  40f588:	str	x9, [sp, #64]
  40f58c:	add	x9, x8, x19
  40f590:	cmp	x9, x24
  40f594:	mov	w1, w19
  40f598:	b.cc	40f5a8 <ferror@plt+0xbd08>  // b.lo, b.ul, b.last
  40f59c:	cmp	x8, x24
  40f5a0:	b.cs	40f5b4 <ferror@plt+0xbd14>  // b.hs, b.nlast
  40f5a4:	sub	w1, w24, w8
  40f5a8:	sub	w9, w1, #0x1
  40f5ac:	cmp	w9, #0x7
  40f5b0:	b.ls	40f5bc <ferror@plt+0xbd1c>  // b.plast
  40f5b4:	mov	x12, xzr
  40f5b8:	b	40f5d4 <ferror@plt+0xbd34>
  40f5bc:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  40f5c0:	ldr	x9, [x9, #696]
  40f5c4:	mov	x0, x8
  40f5c8:	blr	x9
  40f5cc:	ldur	x8, [x29, #-48]
  40f5d0:	mov	x12, x0
  40f5d4:	add	x0, x8, x19
  40f5d8:	ldr	w8, [sp, #24]
  40f5dc:	stur	x0, [x29, #-48]
  40f5e0:	cbz	w8, 40f614 <ferror@plt+0xbd74>
  40f5e4:	cmp	w19, #0x4
  40f5e8:	b.ne	40f5f8 <ferror@plt+0xbd58>  // b.any
  40f5ec:	mov	w8, #0xffffffff            	// #-1
  40f5f0:	cmp	x12, x8
  40f5f4:	b.eq	40f678 <ferror@plt+0xbdd8>  // b.none
  40f5f8:	cmp	w19, #0x8
  40f5fc:	b.ne	40f608 <ferror@plt+0xbd68>  // b.any
  40f600:	cmn	x12, #0x1
  40f604:	b.eq	40f678 <ferror@plt+0xbdd8>  // b.none
  40f608:	ldr	x8, [sp, #56]
  40f60c:	add	x25, x8, x12
  40f610:	b	40f634 <ferror@plt+0xbd94>
  40f614:	cbz	x12, 40f678 <ferror@plt+0xbdd8>
  40f618:	lsl	w8, w19, #3
  40f61c:	sub	w8, w8, #0x1
  40f620:	lsl	x8, x27, x8
  40f624:	eor	x9, x12, x8
  40f628:	sub	x8, x8, x9
  40f62c:	add	x8, x0, x8
  40f630:	sub	x25, x8, #0x4
  40f634:	cmp	x25, x21
  40f638:	str	x12, [sp, #8]
  40f63c:	b.ls	40f788 <ferror@plt+0xbee8>  // b.plast
  40f640:	mov	x8, x28
  40f644:	stur	x28, [x29, #-64]
  40f648:	cbz	x28, 40f664 <ferror@plt+0xbdc4>
  40f64c:	ldr	x9, [x8, #8]
  40f650:	cmp	x9, x25
  40f654:	b.eq	40f7e8 <ferror@plt+0xbf48>  // b.none
  40f658:	ldr	x8, [x8]
  40f65c:	stur	x8, [x29, #-64]
  40f660:	cbnz	x8, 40f64c <ferror@plt+0xbdac>
  40f664:	add	x27, x25, #0x4
  40f668:	cmp	x27, x24
  40f66c:	b.cs	40f990 <ferror@plt+0xc0f0>  // b.hs, b.nlast
  40f670:	mov	w1, #0x4                   	// #4
  40f674:	b	40f9b4 <ferror@plt+0xc114>
  40f678:	sub	x2, x29, #0x40
  40f67c:	add	x3, sp, #0x54
  40f680:	add	x4, sp, #0x58
  40f684:	sub	x5, x29, #0x50
  40f688:	mov	x1, x24
  40f68c:	str	x23, [sp, #40]
  40f690:	mov	x23, x12
  40f694:	bl	425278 <ferror@plt+0x219d8>
  40f698:	ldur	x22, [x29, #-64]
  40f69c:	stur	x0, [x29, #-48]
  40f6a0:	cbz	x22, 40f7d4 <ferror@plt+0xbf34>
  40f6a4:	ldr	x8, [sp, #32]
  40f6a8:	ldr	w9, [x22, #88]
  40f6ac:	mov	x0, x22
  40f6b0:	stp	x8, x21, [x22]
  40f6b4:	ldur	w8, [x29, #-52]
  40f6b8:	sub	w10, w8, #0x1
  40f6bc:	cmp	w8, #0x0
  40f6c0:	csel	w8, wzr, w10, eq  // eq = none
  40f6c4:	cmp	w8, w9
  40f6c8:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  40f6cc:	bl	425944 <ferror@plt+0x220a4>
  40f6d0:	tbnz	w0, #31, 40f7d0 <ferror@plt+0xbf30>
  40f6d4:	ldrb	w8, [x22, #92]
  40f6d8:	ldr	w9, [sp, #28]
  40f6dc:	cbz	w8, 40f708 <ferror@plt+0xbe68>
  40f6e0:	and	w8, w8, #0x7
  40f6e4:	adrp	x9, 446000 <warn@@Base+0x8fcc>
  40f6e8:	sub	w8, w8, #0x2
  40f6ec:	add	x9, x9, #0x210
  40f6f0:	add	x9, x9, w8, sxtw #2
  40f6f4:	cmp	w8, #0x3
  40f6f8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40f6fc:	add	x8, x8, #0x27c
  40f700:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  40f704:	ldr	w9, [x8]
  40f708:	ldr	x8, [sp, #56]
  40f70c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40f710:	add	x0, x0, #0x98d
  40f714:	str	w9, [sp, #16]
  40f718:	sub	x1, x21, x8
  40f71c:	bl	4037a0 <printf@plt>
  40f720:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40f724:	ldrsw	x8, [x10, #1436]
  40f728:	ldrb	w25, [x22, #94]
  40f72c:	adrp	x11, 466000 <_bfd_std_section+0x110>
  40f730:	add	x11, x11, #0x5a0
  40f734:	add	w9, w8, #0x1
  40f738:	add	x21, x11, x8, lsl #6
  40f73c:	and	w8, w9, #0xf
  40f740:	str	x22, [sp, #72]
  40f744:	str	w8, [x10, #1436]
  40f748:	cbz	w25, 40f7f4 <ferror@plt+0xbf54>
  40f74c:	adrp	x26, 447000 <warn@@Base+0x9fcc>
  40f750:	add	x26, x26, #0xe79
  40f754:	mov	w1, #0x40                  	// #64
  40f758:	mov	x0, x21
  40f75c:	mov	x2, x26
  40f760:	mov	x3, x20
  40f764:	bl	403160 <snprintf@plt>
  40f768:	cmp	w25, #0x8
  40f76c:	mov	w8, #0x8                   	// #8
  40f770:	csel	w8, w25, w8, cc  // cc = lo, ul, last
  40f774:	mov	w25, #0x10                  	// #16
  40f778:	sub	w8, w25, w8, lsl #1
  40f77c:	mov	w22, #0x8                   	// #8
  40f780:	add	x21, x21, x8
  40f784:	b	40f830 <ferror@plt+0xbf90>
  40f788:	ldr	x9, [sp, #32]
  40f78c:	mov	x8, x9
  40f790:	stur	x9, [x29, #-64]
  40f794:	cbz	x9, 40f7b0 <ferror@plt+0xbf10>
  40f798:	ldr	x9, [x8, #8]
  40f79c:	cmp	x9, x25
  40f7a0:	b.eq	40f7e8 <ferror@plt+0xbf48>  // b.none
  40f7a4:	ldr	x8, [x8]
  40f7a8:	stur	x8, [x29, #-64]
  40f7ac:	cbnz	x8, 40f798 <ferror@plt+0xbef8>
  40f7b0:	ldr	w26, [sp, #28]
  40f7b4:	adrp	x22, 468000 <_bfd_std_section+0x2110>
  40f7b8:	movi	v0.2d, #0x0
  40f7bc:	add	x22, x22, #0xf18
  40f7c0:	stp	q0, q0, [x22, #64]
  40f7c4:	stp	q0, q0, [x22, #32]
  40f7c8:	stp	q0, q0, [x22]
  40f7cc:	b	40fba4 <ferror@plt+0xc304>
  40f7d0:	str	x22, [sp, #32]
  40f7d4:	ldr	x23, [sp, #40]
  40f7d8:	mov	w8, #0x1                   	// #1
  40f7dc:	mov	w27, #0x1                   	// #1
  40f7e0:	tbz	w8, #0, 40f3f8 <ferror@plt+0xbb58>
  40f7e4:	b	40f2f0 <ferror@plt+0xba50>
  40f7e8:	ldr	w26, [sp, #28]
  40f7ec:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  40f7f0:	b	40fa1c <ferror@plt+0xc17c>
  40f7f4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40f7f8:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  40f7fc:	sub	x0, x29, #0x28
  40f800:	add	x1, x1, #0xe89
  40f804:	add	x2, x2, #0x38
  40f808:	bl	4030a0 <sprintf@plt>
  40f80c:	sub	x2, x29, #0x28
  40f810:	mov	w1, #0x40                  	// #64
  40f814:	mov	x0, x21
  40f818:	mov	x3, x20
  40f81c:	bl	403160 <snprintf@plt>
  40f820:	adrp	x26, 447000 <warn@@Base+0x9fcc>
  40f824:	add	x26, x26, #0xe79
  40f828:	mov	w22, #0x8                   	// #8
  40f82c:	mov	w25, #0x10                  	// #16
  40f830:	adrp	x27, 449000 <warn@@Base+0xbfcc>
  40f834:	add	x27, x27, #0x170
  40f838:	mov	x0, x27
  40f83c:	mov	x1, x21
  40f840:	bl	4037a0 <printf@plt>
  40f844:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40f848:	ldrsw	x8, [x10, #1436]
  40f84c:	adrp	x11, 466000 <_bfd_std_section+0x110>
  40f850:	add	x11, x11, #0x5a0
  40f854:	mov	w1, #0x40                  	// #64
  40f858:	add	w9, w8, #0x1
  40f85c:	add	x20, x11, x8, lsl #6
  40f860:	and	w8, w9, #0xf
  40f864:	mov	x0, x20
  40f868:	mov	x2, x26
  40f86c:	mov	x3, x23
  40f870:	str	w8, [x10, #1436]
  40f874:	bl	403160 <snprintf@plt>
  40f878:	cmp	w19, #0x8
  40f87c:	csel	w8, w19, w22, cc  // cc = lo, ul, last
  40f880:	sub	w8, w25, w8, lsl #1
  40f884:	add	x1, x20, x8
  40f888:	mov	x0, x27
  40f88c:	bl	4037a0 <printf@plt>
  40f890:	adrp	x27, 469000 <_bfd_std_section+0x3110>
  40f894:	ldr	w8, [x27, #664]
  40f898:	mov	x25, x26
  40f89c:	cbz	w8, 40f8d0 <ferror@plt+0xc030>
  40f8a0:	ldr	x19, [sp, #72]
  40f8a4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40f8a8:	add	x0, x0, #0x995
  40f8ac:	ldr	x1, [x19, #40]
  40f8b0:	ldp	w2, w3, [x19, #48]
  40f8b4:	ldr	w4, [x19, #88]
  40f8b8:	bl	4037a0 <printf@plt>
  40f8bc:	ldr	x21, [sp, #64]
  40f8c0:	ldr	x23, [sp, #40]
  40f8c4:	str	x19, [sp, #32]
  40f8c8:	mov	w26, #0x10                  	// #16
  40f8cc:	b	410218 <ferror@plt+0xc978>
  40f8d0:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  40f8d4:	add	x0, x0, #0x57e
  40f8d8:	bl	403440 <puts@plt>
  40f8dc:	ldr	w1, [sp, #84]
  40f8e0:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40f8e4:	add	x0, x0, #0x9b1
  40f8e8:	bl	4037a0 <printf@plt>
  40f8ec:	ldr	x19, [sp, #72]
  40f8f0:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40f8f4:	add	x0, x0, #0x9ce
  40f8f8:	ldr	x1, [x19, #40]
  40f8fc:	bl	4037a0 <printf@plt>
  40f900:	ldr	w8, [sp, #84]
  40f904:	cmp	w8, #0x4
  40f908:	b.lt	40f92c <ferror@plt+0xc08c>  // b.tstop
  40f90c:	ldrb	w1, [x19, #94]
  40f910:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40f914:	add	x0, x0, #0x9ed
  40f918:	bl	4037a0 <printf@plt>
  40f91c:	ldrb	w1, [x19, #95]
  40f920:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40f924:	add	x0, x0, #0xa0a
  40f928:	bl	4037a0 <printf@plt>
  40f92c:	ldr	w1, [x19, #48]
  40f930:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40f934:	add	x0, x0, #0xa27
  40f938:	bl	4037a0 <printf@plt>
  40f93c:	ldr	w1, [x19, #52]
  40f940:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40f944:	add	x0, x0, #0xa44
  40f948:	bl	4037a0 <printf@plt>
  40f94c:	ldr	w1, [x19, #88]
  40f950:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40f954:	add	x0, x0, #0xa61
  40f958:	bl	4037a0 <printf@plt>
  40f95c:	ldr	x1, [sp, #88]
  40f960:	ldr	x21, [sp, #64]
  40f964:	ldr	x23, [sp, #40]
  40f968:	mov	w26, #0x10                  	// #16
  40f96c:	cbz	x1, 40f978 <ferror@plt+0xc0d8>
  40f970:	ldur	x0, [x29, #-80]
  40f974:	bl	425a60 <ferror@plt+0x221c0>
  40f978:	adrp	x8, 465000 <_sch_istable+0x1c50>
  40f97c:	ldr	x1, [x8, #3816]
  40f980:	mov	w0, #0xa                   	// #10
  40f984:	bl	4030b0 <putc@plt>
  40f988:	str	x19, [sp, #32]
  40f98c:	b	410218 <ferror@plt+0xc978>
  40f990:	cmp	x25, x24
  40f994:	b.cs	40f9a8 <ferror@plt+0xc108>  // b.hs, b.nlast
  40f998:	sub	w1, w24, w25
  40f99c:	sub	w8, w1, #0x1
  40f9a0:	cmp	w8, #0x7
  40f9a4:	b.ls	40f9b4 <ferror@plt+0xc114>  // b.plast
  40f9a8:	ldr	w26, [sp, #28]
  40f9ac:	mov	x20, xzr
  40f9b0:	b	40fa14 <ferror@plt+0xc174>
  40f9b4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40f9b8:	ldr	x8, [x8, #696]
  40f9bc:	mov	x0, x25
  40f9c0:	mov	x22, x12
  40f9c4:	blr	x8
  40f9c8:	mov	w8, #0xffffffff            	// #-1
  40f9cc:	cmp	x0, x8
  40f9d0:	b.ne	40fcc8 <ferror@plt+0xc428>  // b.any
  40f9d4:	add	x9, x25, #0xc
  40f9d8:	cmp	x9, x24
  40f9dc:	b.cs	413728 <ferror@plt+0xfe88>  // b.hs, b.nlast
  40f9e0:	mov	w1, #0x8                   	// #8
  40f9e4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40f9e8:	ldr	x8, [x8, #696]
  40f9ec:	mov	x0, x27
  40f9f0:	str	x28, [sp, #16]
  40f9f4:	mov	x27, x9
  40f9f8:	blr	x8
  40f9fc:	mov	x20, x0
  40fa00:	mov	w28, #0x8                   	// #8
  40fa04:	mov	x12, x22
  40fa08:	cbnz	x20, 40fcdc <ferror@plt+0xc43c>
  40fa0c:	ldr	w26, [sp, #28]
  40fa10:	ldr	x28, [sp, #16]
  40fa14:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  40fa18:	mov	w27, #0x1                   	// #1
  40fa1c:	add	x25, x25, #0xe79
  40fa20:	ldur	x8, [x29, #-64]
  40fa24:	adrp	x22, 468000 <_bfd_std_section+0x2110>
  40fa28:	movi	v0.2d, #0x0
  40fa2c:	add	x22, x22, #0xf18
  40fa30:	stp	q0, q0, [x22]
  40fa34:	stp	q0, q0, [x22, #32]
  40fa38:	stp	q0, q0, [x22, #64]
  40fa3c:	cbz	x8, 40fba4 <ferror@plt+0xc304>
  40fa40:	ldr	w8, [x8, #16]
  40fa44:	lsl	x0, x8, #1
  40fa48:	str	w8, [x22, #16]
  40fa4c:	bl	403290 <xmalloc@plt>
  40fa50:	ldr	w8, [x22, #16]
  40fa54:	str	x0, [x22, #24]
  40fa58:	lsl	x0, x8, #2
  40fa5c:	bl	403290 <xmalloc@plt>
  40fa60:	ldur	x8, [x29, #-64]
  40fa64:	str	x0, [x22, #32]
  40fa68:	ldr	w9, [x22, #16]
  40fa6c:	ldr	x0, [x22, #24]
  40fa70:	ldr	x1, [x8, #24]
  40fa74:	lsl	x2, x9, #1
  40fa78:	bl	402f70 <memcpy@plt>
  40fa7c:	ldur	x8, [x29, #-64]
  40fa80:	ldr	w9, [x22, #16]
  40fa84:	ldr	x0, [x22, #32]
  40fa88:	ldr	x1, [x8, #32]
  40fa8c:	lsl	x2, x9, #2
  40fa90:	bl	402f70 <memcpy@plt>
  40fa94:	ldur	x8, [x29, #-64]
  40fa98:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  40fa9c:	mov	x0, x22
  40faa0:	ldr	x9, [x8, #40]
  40faa4:	str	x9, [x22, #40]
  40faa8:	ldrb	w9, [x8, #94]
  40faac:	strb	w9, [x22, #94]
  40fab0:	ldrb	w9, [x8, #94]
  40fab4:	str	w9, [x10, #636]
  40fab8:	ldrb	w9, [x8, #95]
  40fabc:	ldur	w10, [x29, #-52]
  40fac0:	strb	w9, [x22, #95]
  40fac4:	ldr	x9, [x8, #48]
  40fac8:	cmp	w10, #0x0
  40facc:	str	x9, [x22, #48]
  40fad0:	ldr	w9, [x8, #72]
  40fad4:	str	w9, [x22, #72]
  40fad8:	ldr	x9, [x8, #80]
  40fadc:	str	x9, [x22, #80]
  40fae0:	ldr	w8, [x8, #88]
  40fae4:	sub	w9, w10, #0x1
  40fae8:	csel	w1, wzr, w9, eq  // eq = none
  40faec:	str	w8, [x22, #88]
  40faf0:	bl	425944 <ferror@plt+0x220a4>
  40faf4:	tbnz	w0, #31, 40fca0 <ferror@plt+0xc400>
  40faf8:	ldur	x8, [x29, #-64]
  40fafc:	ldrb	w1, [x8, #92]
  40fb00:	adrp	x8, 468000 <_bfd_std_section+0x2110>
  40fb04:	strb	w1, [x8, #3956]
  40fb08:	cbz	w1, 40fb34 <ferror@plt+0xc294>
  40fb0c:	and	w8, w1, #0x7
  40fb10:	adrp	x9, 446000 <warn@@Base+0x8fcc>
  40fb14:	sub	w8, w8, #0x2
  40fb18:	add	x9, x9, #0x210
  40fb1c:	add	x9, x9, w8, sxtw #2
  40fb20:	cmp	w8, #0x3
  40fb24:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40fb28:	add	x8, x8, #0x27c
  40fb2c:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  40fb30:	ldr	w26, [x8]
  40fb34:	adrp	x8, 468000 <_bfd_std_section+0x2110>
  40fb38:	ldrb	w9, [x8, #3959]
  40fb3c:	cbz	w9, 40fd0c <ferror@plt+0xc46c>
  40fb40:	cmp	w9, #0x9
  40fb44:	b.cc	40fb70 <ferror@plt+0xc2d0>  // b.lo, b.ul, b.last
  40fb48:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40fb4c:	mov	w2, #0x5                   	// #5
  40fb50:	mov	x0, xzr
  40fb54:	add	x1, x1, #0xadf
  40fb58:	bl	403700 <dcgettext@plt>
  40fb5c:	adrp	x22, 468000 <_bfd_std_section+0x2110>
  40fb60:	ldrb	w1, [x22, #3959]
  40fb64:	bl	43d034 <warn@@Base>
  40fb68:	mov	w9, #0x4                   	// #4
  40fb6c:	strb	w9, [x22, #3959]
  40fb70:	ldur	x8, [x29, #-48]
  40fb74:	mov	w1, w9
  40fb78:	add	x10, x8, x9
  40fb7c:	cmp	x10, x24
  40fb80:	b.cc	40fb90 <ferror@plt+0xc2f0>  // b.lo, b.ul, b.last
  40fb84:	cmp	x8, x24
  40fb88:	b.cs	40fb9c <ferror@plt+0xc2fc>  // b.hs, b.nlast
  40fb8c:	sub	w1, w24, w8
  40fb90:	sub	w10, w1, #0x1
  40fb94:	cmp	w10, #0x7
  40fb98:	b.ls	40fd14 <ferror@plt+0xc474>  // b.plast
  40fb9c:	str	xzr, [sp, #72]
  40fba0:	b	40fd34 <ferror@plt+0xc494>
  40fba4:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40fba8:	ldrsw	x8, [x10, #1436]
  40fbac:	adrp	x11, 466000 <_bfd_std_section+0x110>
  40fbb0:	add	x11, x11, #0x5a0
  40fbb4:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  40fbb8:	add	w9, w8, #0x1
  40fbbc:	add	x25, x11, x8, lsl #6
  40fbc0:	and	w8, w9, #0xf
  40fbc4:	mov	w1, #0x40                  	// #64
  40fbc8:	mov	x0, x25
  40fbcc:	add	x2, x2, #0xe79
  40fbd0:	mov	x3, x12
  40fbd4:	str	w8, [x10, #1436]
  40fbd8:	bl	403160 <snprintf@plt>
  40fbdc:	cmp	w19, #0x8
  40fbe0:	mov	w8, #0x8                   	// #8
  40fbe4:	csel	w8, w19, w8, cc  // cc = lo, ul, last
  40fbe8:	mov	w9, #0x10                  	// #16
  40fbec:	sub	w8, w9, w8, lsl #1
  40fbf0:	add	x1, x25, x8
  40fbf4:	ldr	x8, [sp, #56]
  40fbf8:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  40fbfc:	add	x0, x0, #0xab4
  40fc00:	sub	x2, x21, x8
  40fc04:	bl	43d034 <warn@@Base>
  40fc08:	mov	w0, #0x2                   	// #2
  40fc0c:	str	wzr, [x22, #16]
  40fc10:	bl	403290 <xmalloc@plt>
  40fc14:	str	x0, [x22, #24]
  40fc18:	mov	w0, #0x4                   	// #4
  40fc1c:	bl	403290 <xmalloc@plt>
  40fc20:	ldur	w8, [x29, #-52]
  40fc24:	str	x0, [x22, #32]
  40fc28:	mov	x0, x22
  40fc2c:	sub	w9, w8, #0x1
  40fc30:	cmp	w8, #0x0
  40fc34:	csel	w1, wzr, w9, eq  // eq = none
  40fc38:	bl	425944 <ferror@plt+0x220a4>
  40fc3c:	tbnz	w0, #31, 40fc70 <ferror@plt+0xc3d0>
  40fc40:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  40fc44:	ldr	w8, [x8, #636]
  40fc48:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  40fc4c:	add	x9, x9, #0x620
  40fc50:	mov	w1, wzr
  40fc54:	str	xzr, [sp, #72]
  40fc58:	stur	x22, [x29, #-64]
  40fc5c:	str	x9, [x22, #40]
  40fc60:	strb	wzr, [x22, #92]
  40fc64:	strb	w8, [x22, #94]
  40fc68:	strb	wzr, [x22, #95]
  40fc6c:	b	40fd44 <ferror@plt+0xc4a4>
  40fc70:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40fc74:	mov	w2, #0x5                   	// #5
  40fc78:	mov	x0, xzr
  40fc7c:	add	x1, x1, #0xa9e
  40fc80:	bl	403700 <dcgettext@plt>
  40fc84:	bl	43d034 <warn@@Base>
  40fc88:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  40fc8c:	mov	w8, #0x1                   	// #1
  40fc90:	add	x25, x25, #0xe79
  40fc94:	mov	w26, #0x10                  	// #16
  40fc98:	tbz	w8, #0, 40f3f8 <ferror@plt+0xbb58>
  40fc9c:	b	40f2f0 <ferror@plt+0xba50>
  40fca0:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40fca4:	mov	w2, #0x5                   	// #5
  40fca8:	mov	x0, xzr
  40fcac:	add	x1, x1, #0xa9e
  40fcb0:	bl	403700 <dcgettext@plt>
  40fcb4:	bl	43d034 <warn@@Base>
  40fcb8:	mov	w8, #0x1                   	// #1
  40fcbc:	mov	w26, #0x10                  	// #16
  40fcc0:	tbz	w8, #0, 40f3f8 <ferror@plt+0xbb58>
  40fcc4:	b	40f2f0 <ferror@plt+0xba50>
  40fcc8:	mov	x20, x0
  40fccc:	str	x28, [sp, #16]
  40fcd0:	mov	w28, #0x4                   	// #4
  40fcd4:	mov	x12, x22
  40fcd8:	cbz	x20, 40fa0c <ferror@plt+0xc16c>
  40fcdc:	add	x9, x27, x28
  40fce0:	cmp	x9, x24
  40fce4:	mov	w1, w28
  40fce8:	b.cc	40fcf8 <ferror@plt+0xc458>  // b.lo, b.ul, b.last
  40fcec:	cmp	x27, x24
  40fcf0:	b.cs	40fd04 <ferror@plt+0xc464>  // b.hs, b.nlast
  40fcf4:	sub	w1, w24, w27
  40fcf8:	sub	w8, w1, #0x1
  40fcfc:	cmp	w8, #0x7
  40fd00:	b.ls	413758 <ferror@plt+0xfeb8>  // b.plast
  40fd04:	mov	x0, xzr
  40fd08:	b	413774 <ferror@plt+0xfed4>
  40fd0c:	str	xzr, [sp, #72]
  40fd10:	b	40fd44 <ferror@plt+0xc4a4>
  40fd14:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  40fd18:	ldr	x9, [x9, #696]
  40fd1c:	mov	x0, x8
  40fd20:	blr	x9
  40fd24:	adrp	x8, 468000 <_bfd_std_section+0x2110>
  40fd28:	ldrb	w9, [x8, #3959]
  40fd2c:	ldur	x8, [x29, #-48]
  40fd30:	str	x0, [sp, #72]
  40fd34:	adrp	x10, 468000 <_bfd_std_section+0x2110>
  40fd38:	ldrb	w1, [x10, #3956]
  40fd3c:	add	x8, x8, x9
  40fd40:	stur	x8, [x29, #-48]
  40fd44:	ldr	x2, [sp]
  40fd48:	sub	x0, x29, #0x30
  40fd4c:	mov	x3, x24
  40fd50:	bl	424e40 <ferror@plt+0x215a0>
  40fd54:	adrp	x8, 468000 <_bfd_std_section+0x2110>
  40fd58:	cmp	w26, #0x9
  40fd5c:	mov	w27, w26
  40fd60:	mov	w25, w26
  40fd64:	str	x0, [x8, #3920]
  40fd68:	b.cc	40fd9c <ferror@plt+0xc4fc>  // b.lo, b.ul, b.last
  40fd6c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40fd70:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  40fd74:	mov	w4, #0x5                   	// #5
  40fd78:	mov	x0, xzr
  40fd7c:	add	x1, x1, #0x40d
  40fd80:	add	x2, x2, #0x455
  40fd84:	mov	x3, x27
  40fd88:	bl	4035d0 <dcngettext@plt>
  40fd8c:	mov	w2, #0x8                   	// #8
  40fd90:	mov	w1, w26
  40fd94:	mov	w25, #0x8                   	// #8
  40fd98:	bl	43cf70 <error@@Base>
  40fd9c:	ldur	x8, [x29, #-48]
  40fda0:	add	x9, x8, w25, uxtw
  40fda4:	cmp	x9, x24
  40fda8:	b.cc	40fdb8 <ferror@plt+0xc518>  // b.lo, b.ul, b.last
  40fdac:	cmp	x8, x24
  40fdb0:	b.cs	40fdc4 <ferror@plt+0xc524>  // b.hs, b.nlast
  40fdb4:	sub	w25, w24, w8
  40fdb8:	sub	w9, w25, #0x1
  40fdbc:	cmp	w9, #0x7
  40fdc0:	b.ls	40fdcc <ferror@plt+0xc52c>  // b.plast
  40fdc4:	mov	x0, xzr
  40fdc8:	b	40fde4 <ferror@plt+0xc544>
  40fdcc:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  40fdd0:	ldr	x9, [x9, #696]
  40fdd4:	mov	x0, x8
  40fdd8:	mov	w1, w25
  40fddc:	blr	x9
  40fde0:	ldur	x8, [x29, #-48]
  40fde4:	ldur	x10, [x29, #-64]
  40fde8:	adrp	x9, 468000 <_bfd_std_section+0x2110>
  40fdec:	str	x0, [x9, #3928]
  40fdf0:	add	x9, x8, x27
  40fdf4:	stur	x9, [x29, #-48]
  40fdf8:	ldr	x8, [x10, #40]
  40fdfc:	ldrb	w8, [x8]
  40fe00:	cmp	w8, #0x7a
  40fe04:	b.ne	40ff6c <ferror@plt+0xc6cc>  // b.any
  40fe08:	mov	x11, xzr
  40fe0c:	mov	x10, xzr
  40fe10:	mov	w12, wzr
  40fe14:	mov	w8, #0x1                   	// #1
  40fe18:	b	40fe30 <ferror@plt+0xc590>
  40fe1c:	orr	w15, w8, #0x2
  40fe20:	cmp	w14, #0x0
  40fe24:	csel	w8, w8, w15, eq  // eq = none
  40fe28:	add	x11, x11, #0x1
  40fe2c:	tbz	w13, #7, 40fe74 <ferror@plt+0xc5d4>
  40fe30:	add	x13, x9, x11
  40fe34:	cmp	x13, x24
  40fe38:	b.cs	40fe78 <ferror@plt+0xc5d8>  // b.hs, b.nlast
  40fe3c:	ldrb	w13, [x13]
  40fe40:	cmp	w12, #0x3f
  40fe44:	and	x14, x13, #0x7f
  40fe48:	b.hi	40fe1c <ferror@plt+0xc57c>  // b.pmore
  40fe4c:	mov	w15, w12
  40fe50:	lsl	x17, x14, x15
  40fe54:	orr	x10, x17, x10
  40fe58:	lsr	x15, x10, x15
  40fe5c:	orr	w16, w8, #0x2
  40fe60:	cmp	x15, x14
  40fe64:	csel	w8, w8, w16, eq  // eq = none
  40fe68:	add	w12, w12, #0x7
  40fe6c:	add	x11, x11, #0x1
  40fe70:	tbnz	w13, #7, 40fe30 <ferror@plt+0xc590>
  40fe74:	and	w8, w8, #0xfffffffe
  40fe78:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40fe7c:	add	x9, x9, w11, uxtw
  40fe80:	add	x1, x1, #0xeb9
  40fe84:	stur	x9, [x29, #-48]
  40fe88:	str	x10, [sp, #88]
  40fe8c:	tbnz	w8, #0, 40fe9c <ferror@plt+0xc5fc>
  40fe90:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40fe94:	add	x1, x1, #0xeca
  40fe98:	tbz	w8, #1, 40feac <ferror@plt+0xc60c>
  40fe9c:	mov	w2, #0x5                   	// #5
  40fea0:	mov	x0, xzr
  40fea4:	bl	403700 <dcgettext@plt>
  40fea8:	bl	43cf70 <error@@Base>
  40feac:	ldur	x9, [x29, #-48]
  40feb0:	ldr	x8, [sp, #88]
  40feb4:	sub	x10, x24, x9
  40feb8:	cmp	x8, x10
  40febc:	stur	x9, [x29, #-80]
  40fec0:	b.ls	40ff64 <ferror@plt+0xc6c4>  // b.plast
  40fec4:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  40fec8:	mov	w2, #0x5                   	// #5
  40fecc:	mov	x0, xzr
  40fed0:	add	x1, x1, #0xb14
  40fed4:	bl	403700 <dcgettext@plt>
  40fed8:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40fedc:	ldrsw	x8, [x10, #1436]
  40fee0:	ldr	x27, [sp, #88]
  40fee4:	adrp	x11, 466000 <_bfd_std_section+0x110>
  40fee8:	add	x11, x11, #0x5a0
  40feec:	add	w9, w8, #0x1
  40fef0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40fef4:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  40fef8:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  40fefc:	mov	x22, x0
  40ff00:	mov	x25, x28
  40ff04:	add	x28, x11, x8, lsl #6
  40ff08:	and	w8, w9, #0xf
  40ff0c:	sub	x0, x29, #0x28
  40ff10:	add	x1, x1, #0xe82
  40ff14:	add	x2, x2, #0x38
  40ff18:	add	x3, x3, #0xdbb
  40ff1c:	str	w8, [x10, #1436]
  40ff20:	bl	4030a0 <sprintf@plt>
  40ff24:	sub	x2, x29, #0x28
  40ff28:	mov	w1, #0x40                  	// #64
  40ff2c:	mov	x0, x28
  40ff30:	mov	x3, x27
  40ff34:	bl	403160 <snprintf@plt>
  40ff38:	ldur	x8, [x29, #-48]
  40ff3c:	mov	x0, x22
  40ff40:	mov	x1, x28
  40ff44:	mov	x28, x25
  40ff48:	sub	x2, x24, x8
  40ff4c:	bl	43d034 <warn@@Base>
  40ff50:	mov	x8, xzr
  40ff54:	mov	x9, x24
  40ff58:	stur	x24, [x29, #-48]
  40ff5c:	stur	xzr, [x29, #-80]
  40ff60:	str	xzr, [sp, #88]
  40ff64:	add	x8, x9, x8
  40ff68:	stur	x8, [x29, #-48]
  40ff6c:	ldr	x9, [sp, #56]
  40ff70:	adrp	x10, 466000 <_bfd_std_section+0x110>
  40ff74:	ldrsw	x8, [x10, #1436]
  40ff78:	adrp	x11, 466000 <_bfd_std_section+0x110>
  40ff7c:	sub	x21, x21, x9
  40ff80:	adrp	x9, 468000 <_bfd_std_section+0x2110>
  40ff84:	ldrb	w25, [x9, #3958]
  40ff88:	add	w9, w8, #0x1
  40ff8c:	add	x11, x11, #0x5a0
  40ff90:	add	x27, x11, x8, lsl #6
  40ff94:	and	w8, w9, #0xf
  40ff98:	str	w26, [sp, #16]
  40ff9c:	mov	w26, #0x10                  	// #16
  40ffa0:	str	w8, [x10, #1436]
  40ffa4:	str	x23, [sp, #40]
  40ffa8:	cbz	w25, 40ffe4 <ferror@plt+0xc744>
  40ffac:	adrp	x22, 447000 <warn@@Base+0x9fcc>
  40ffb0:	add	x22, x22, #0xe79
  40ffb4:	mov	w1, #0x40                  	// #64
  40ffb8:	mov	x0, x27
  40ffbc:	mov	x2, x22
  40ffc0:	mov	x3, x20
  40ffc4:	bl	403160 <snprintf@plt>
  40ffc8:	cmp	w25, #0x8
  40ffcc:	mov	w23, #0x8                   	// #8
  40ffd0:	csel	w8, w25, w23, cc  // cc = lo, ul, last
  40ffd4:	sub	w8, w26, w8, lsl #1
  40ffd8:	mov	x25, x22
  40ffdc:	add	x27, x27, x8
  40ffe0:	b	41001c <ferror@plt+0xc77c>
  40ffe4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  40ffe8:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  40ffec:	sub	x0, x29, #0x28
  40fff0:	add	x1, x1, #0xe89
  40fff4:	add	x2, x2, #0x38
  40fff8:	bl	4030a0 <sprintf@plt>
  40fffc:	sub	x2, x29, #0x28
  410000:	mov	w1, #0x40                  	// #64
  410004:	mov	x0, x27
  410008:	mov	x3, x20
  41000c:	bl	403160 <snprintf@plt>
  410010:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  410014:	add	x25, x25, #0xe79
  410018:	mov	w23, #0x8                   	// #8
  41001c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  410020:	ldrsw	x8, [x10, #1436]
  410024:	ldr	x3, [sp, #8]
  410028:	adrp	x11, 466000 <_bfd_std_section+0x110>
  41002c:	add	x11, x11, #0x5a0
  410030:	add	w9, w8, #0x1
  410034:	add	x20, x11, x8, lsl #6
  410038:	and	w8, w9, #0xf
  41003c:	mov	w1, #0x40                  	// #64
  410040:	mov	x0, x20
  410044:	mov	x2, x25
  410048:	str	w8, [x10, #1436]
  41004c:	bl	403160 <snprintf@plt>
  410050:	ldur	x8, [x29, #-64]
  410054:	cmp	w19, #0x8
  410058:	csel	w9, w19, w23, cc  // cc = lo, ul, last
  41005c:	sub	w9, w26, w9, lsl #1
  410060:	ldr	x8, [x8, #8]
  410064:	add	x3, x20, x9
  410068:	ldr	x9, [sp, #56]
  41006c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  410070:	add	x0, x0, #0xb4d
  410074:	mov	x1, x21
  410078:	sub	x4, x8, x9
  41007c:	mov	x2, x27
  410080:	bl	4037a0 <printf@plt>
  410084:	adrp	x8, 468000 <_bfd_std_section+0x2110>
  410088:	ldrb	w8, [x8, #3959]
  41008c:	cbz	w8, 4100a0 <ferror@plt+0xc800>
  410090:	ldr	x1, [sp, #72]
  410094:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  410098:	add	x0, x0, #0xb6c
  41009c:	bl	4037a0 <printf@plt>
  4100a0:	adrp	x10, 466000 <_bfd_std_section+0x110>
  4100a4:	ldrsw	x8, [x10, #1436]
  4100a8:	adrp	x9, 468000 <_bfd_std_section+0x2110>
  4100ac:	add	x9, x9, #0xf50
  4100b0:	ldr	x21, [x9]
  4100b4:	ldrb	w19, [x9, #38]
  4100b8:	ldr	x23, [sp, #40]
  4100bc:	adrp	x11, 466000 <_bfd_std_section+0x110>
  4100c0:	add	w9, w8, #0x1
  4100c4:	add	x11, x11, #0x5a0
  4100c8:	add	x20, x11, x8, lsl #6
  4100cc:	and	w8, w9, #0xf
  4100d0:	adrp	x27, 469000 <_bfd_std_section+0x3110>
  4100d4:	str	w8, [x10, #1436]
  4100d8:	cbz	w19, 41010c <ferror@plt+0xc86c>
  4100dc:	mov	w1, #0x40                  	// #64
  4100e0:	mov	x0, x20
  4100e4:	mov	x2, x25
  4100e8:	mov	x3, x21
  4100ec:	bl	403160 <snprintf@plt>
  4100f0:	cmp	w19, #0x8
  4100f4:	mov	w8, #0x8                   	// #8
  4100f8:	csel	w8, w19, w8, cc  // cc = lo, ul, last
  4100fc:	mov	w26, #0x10                  	// #16
  410100:	sub	w8, w26, w8, lsl #1
  410104:	add	x20, x20, x8
  410108:	b	41013c <ferror@plt+0xc89c>
  41010c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410110:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  410114:	sub	x0, x29, #0x28
  410118:	add	x1, x1, #0xe89
  41011c:	add	x2, x2, #0x38
  410120:	bl	4030a0 <sprintf@plt>
  410124:	sub	x2, x29, #0x28
  410128:	mov	w1, #0x40                  	// #64
  41012c:	mov	x0, x20
  410130:	mov	x3, x21
  410134:	bl	403160 <snprintf@plt>
  410138:	mov	w26, #0x10                  	// #16
  41013c:	adrp	x12, 468000 <_bfd_std_section+0x2110>
  410140:	add	x12, x12, #0xf50
  410144:	ldp	x8, x9, [x12]
  410148:	adrp	x11, 466000 <_bfd_std_section+0x110>
  41014c:	ldrsw	x10, [x11, #1436]
  410150:	ldrb	w19, [x12, #38]
  410154:	add	x22, x9, x8
  410158:	adrp	x9, 466000 <_bfd_std_section+0x110>
  41015c:	add	w8, w10, #0x1
  410160:	add	x9, x9, #0x5a0
  410164:	add	x21, x9, x10, lsl #6
  410168:	and	w8, w8, #0xf
  41016c:	str	w8, [x11, #1436]
  410170:	cbz	w19, 4101a0 <ferror@plt+0xc900>
  410174:	mov	w1, #0x40                  	// #64
  410178:	mov	x0, x21
  41017c:	mov	x2, x25
  410180:	mov	x3, x22
  410184:	bl	403160 <snprintf@plt>
  410188:	cmp	w19, #0x8
  41018c:	mov	w8, #0x8                   	// #8
  410190:	csel	w8, w19, w8, cc  // cc = lo, ul, last
  410194:	sub	w8, w26, w8, lsl #1
  410198:	add	x21, x21, x8
  41019c:	b	4101cc <ferror@plt+0xc92c>
  4101a0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4101a4:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4101a8:	sub	x0, x29, #0x28
  4101ac:	add	x1, x1, #0xe89
  4101b0:	add	x2, x2, #0x38
  4101b4:	bl	4030a0 <sprintf@plt>
  4101b8:	sub	x2, x29, #0x28
  4101bc:	mov	w1, #0x40                  	// #64
  4101c0:	mov	x0, x21
  4101c4:	mov	x3, x22
  4101c8:	bl	403160 <snprintf@plt>
  4101cc:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4101d0:	add	x0, x0, #0xb73
  4101d4:	mov	x1, x20
  4101d8:	mov	x2, x21
  4101dc:	bl	4037a0 <printf@plt>
  4101e0:	ldr	w8, [x27, #664]
  4101e4:	cbnz	w8, 410208 <ferror@plt+0xc968>
  4101e8:	ldr	x1, [sp, #88]
  4101ec:	cbz	x1, 410208 <ferror@plt+0xc968>
  4101f0:	ldur	x0, [x29, #-80]
  4101f4:	bl	425a60 <ferror@plt+0x221c0>
  4101f8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4101fc:	ldr	x1, [x8, #3816]
  410200:	mov	w0, #0xa                   	// #10
  410204:	bl	4030b0 <putc@plt>
  410208:	ldr	x21, [sp, #64]
  41020c:	adrp	x8, 468000 <_bfd_std_section+0x2110>
  410210:	add	x8, x8, #0xf18
  410214:	str	x8, [sp, #72]
  410218:	ldur	x22, [x29, #-48]
  41021c:	cmp	x21, x22
  410220:	b.ls	410bcc <ferror@plt+0xd32c>  // b.plast
  410224:	ldr	w8, [sp, #16]
  410228:	mov	x9, x22
  41022c:	mov	w25, w8
  410230:	b	410248 <ferror@plt+0xc9a8>
  410234:	add	x8, x8, w9, uxtw
  410238:	stur	x8, [x29, #-48]
  41023c:	ldur	x9, [x29, #-48]
  410240:	cmp	x9, x21
  410244:	b.cs	410bd4 <ferror@plt+0xd334>  // b.hs, b.nlast
  410248:	add	x8, x9, #0x1
  41024c:	stur	x8, [x29, #-48]
  410250:	ldrb	w10, [x9]
  410254:	and	w11, w10, #0xc0
  410258:	tst	w10, #0xc0
  41025c:	csel	w11, w10, w11, eq  // eq = none
  410260:	sub	w11, w11, #0x1
  410264:	cmp	w11, #0xbf
  410268:	b.hi	41023c <ferror@plt+0xc99c>  // b.pmore
  41026c:	adrp	x14, 442000 <warn@@Base+0x4fcc>
  410270:	add	x14, x14, #0x766
  410274:	adr	x12, 41023c <ferror@plt+0xc99c>
  410278:	ldrh	w13, [x14, x11, lsl #1]
  41027c:	add	x12, x12, x13, lsl #2
  410280:	and	x20, x10, #0x3f
  410284:	br	x12
  410288:	mov	x10, xzr
  41028c:	mov	x20, xzr
  410290:	mov	w11, wzr
  410294:	mov	w9, #0x1                   	// #1
  410298:	b	4102b0 <ferror@plt+0xca10>
  41029c:	orr	w14, w9, #0x2
  4102a0:	cmp	w13, #0x0
  4102a4:	csel	w9, w9, w14, eq  // eq = none
  4102a8:	add	x10, x10, #0x1
  4102ac:	tbz	w12, #7, 4102f4 <ferror@plt+0xca54>
  4102b0:	add	x12, x8, x10
  4102b4:	cmp	x12, x24
  4102b8:	b.cs	4102f8 <ferror@plt+0xca58>  // b.hs, b.nlast
  4102bc:	ldrb	w12, [x12]
  4102c0:	cmp	w11, #0x3f
  4102c4:	and	x13, x12, #0x7f
  4102c8:	b.hi	41029c <ferror@plt+0xc9fc>  // b.pmore
  4102cc:	mov	w14, w11
  4102d0:	lsl	x16, x13, x14
  4102d4:	orr	x20, x16, x20
  4102d8:	lsr	x14, x20, x14
  4102dc:	orr	w15, w9, #0x2
  4102e0:	cmp	x14, x13
  4102e4:	csel	w9, w9, w15, eq  // eq = none
  4102e8:	add	w11, w11, #0x7
  4102ec:	add	x10, x10, #0x1
  4102f0:	tbnz	w12, #7, 4102b0 <ferror@plt+0xca10>
  4102f4:	and	w9, w9, #0xfffffffe
  4102f8:	lsr	x11, x20, #32
  4102fc:	add	x8, x8, w10, uxtw
  410300:	orr	w10, w9, #0x2
  410304:	cmp	x11, #0x0
  410308:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41030c:	stur	x8, [x29, #-48]
  410310:	csel	w8, w10, w9, ne  // ne = any
  410314:	and	x19, x20, #0xffffffff
  410318:	add	x1, x1, #0xeb9
  41031c:	tbnz	w8, #0, 41032c <ferror@plt+0xca8c>
  410320:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410324:	add	x1, x1, #0xeca
  410328:	tbz	w8, #1, 41033c <ferror@plt+0xca9c>
  41032c:	mov	w2, #0x5                   	// #5
  410330:	mov	x0, xzr
  410334:	bl	403700 <dcgettext@plt>
  410338:	bl	43cf70 <error@@Base>
  41033c:	ldur	x8, [x29, #-48]
  410340:	mov	x9, xzr
  410344:	add	x10, x8, x9
  410348:	cmp	x10, x24
  41034c:	b.cs	410ae8 <ferror@plt+0xd248>  // b.hs, b.nlast
  410350:	ldrsb	w10, [x10]
  410354:	add	x9, x9, #0x1
  410358:	tbnz	w10, #31, 410344 <ferror@plt+0xcaa4>
  41035c:	b	410ae8 <ferror@plt+0xd248>
  410360:	mov	x10, xzr
  410364:	mov	x20, xzr
  410368:	mov	w11, wzr
  41036c:	mov	w9, #0x1                   	// #1
  410370:	b	410388 <ferror@plt+0xcae8>
  410374:	orr	w14, w9, #0x2
  410378:	cmp	w13, #0x0
  41037c:	csel	w9, w9, w14, eq  // eq = none
  410380:	add	x10, x10, #0x1
  410384:	tbz	w12, #7, 4103cc <ferror@plt+0xcb2c>
  410388:	add	x12, x8, x10
  41038c:	cmp	x12, x24
  410390:	b.cs	4103d0 <ferror@plt+0xcb30>  // b.hs, b.nlast
  410394:	ldrb	w12, [x12]
  410398:	cmp	w11, #0x3f
  41039c:	and	x13, x12, #0x7f
  4103a0:	b.hi	410374 <ferror@plt+0xcad4>  // b.pmore
  4103a4:	mov	w14, w11
  4103a8:	lsl	x16, x13, x14
  4103ac:	orr	x20, x16, x20
  4103b0:	lsr	x14, x20, x14
  4103b4:	orr	w15, w9, #0x2
  4103b8:	cmp	x14, x13
  4103bc:	csel	w9, w9, w15, eq  // eq = none
  4103c0:	add	w11, w11, #0x7
  4103c4:	add	x10, x10, #0x1
  4103c8:	tbnz	w12, #7, 410388 <ferror@plt+0xcae8>
  4103cc:	and	w9, w9, #0xfffffffe
  4103d0:	lsr	x11, x20, #32
  4103d4:	add	x8, x8, w10, uxtw
  4103d8:	orr	w10, w9, #0x2
  4103dc:	cmp	x11, #0x0
  4103e0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4103e4:	stur	x8, [x29, #-48]
  4103e8:	csel	w8, w10, w9, ne  // ne = any
  4103ec:	and	x19, x20, #0xffffffff
  4103f0:	add	x1, x1, #0xeb9
  4103f4:	tbnz	w8, #0, 410404 <ferror@plt+0xcb64>
  4103f8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4103fc:	add	x1, x1, #0xeca
  410400:	tbz	w8, #1, 410414 <ferror@plt+0xcb74>
  410404:	mov	w2, #0x5                   	// #5
  410408:	mov	x0, xzr
  41040c:	bl	403700 <dcgettext@plt>
  410410:	bl	43cf70 <error@@Base>
  410414:	ldur	x10, [x29, #-48]
  410418:	mov	x9, xzr
  41041c:	mov	x21, xzr
  410420:	mov	w11, wzr
  410424:	mov	w8, #0x1                   	// #1
  410428:	b	410440 <ferror@plt+0xcba0>
  41042c:	orr	w14, w8, #0x2
  410430:	cmp	w13, #0x0
  410434:	csel	w8, w8, w14, eq  // eq = none
  410438:	add	x9, x9, #0x1
  41043c:	tbz	w12, #7, 410484 <ferror@plt+0xcbe4>
  410440:	add	x12, x10, x9
  410444:	cmp	x12, x24
  410448:	b.cs	410488 <ferror@plt+0xcbe8>  // b.hs, b.nlast
  41044c:	ldrb	w12, [x12]
  410450:	cmp	w11, #0x3f
  410454:	and	x13, x12, #0x7f
  410458:	b.hi	41042c <ferror@plt+0xcb8c>  // b.pmore
  41045c:	mov	w14, w11
  410460:	lsl	x16, x13, x14
  410464:	orr	x21, x16, x21
  410468:	lsr	x14, x21, x14
  41046c:	orr	w15, w8, #0x2
  410470:	cmp	x14, x13
  410474:	csel	w8, w8, w15, eq  // eq = none
  410478:	add	w11, w11, #0x7
  41047c:	add	x9, x9, #0x1
  410480:	tbnz	w12, #7, 410440 <ferror@plt+0xcba0>
  410484:	and	w8, w8, #0xfffffffe
  410488:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41048c:	add	x9, x10, w9, uxtw
  410490:	add	x1, x1, #0xeb9
  410494:	stur	x9, [x29, #-48]
  410498:	tbnz	w8, #0, 4104a8 <ferror@plt+0xcc08>
  41049c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4104a0:	add	x1, x1, #0xeca
  4104a4:	tbz	w8, #1, 4104b8 <ferror@plt+0xcc18>
  4104a8:	mov	w2, #0x5                   	// #5
  4104ac:	mov	x0, xzr
  4104b0:	bl	403700 <dcgettext@plt>
  4104b4:	bl	43cf70 <error@@Base>
  4104b8:	tbnz	x21, #63, 410b80 <ferror@plt+0xd2e0>
  4104bc:	ldur	x8, [x29, #-48]
  4104c0:	add	x8, x8, x21
  4104c4:	ldr	x21, [sp, #64]
  4104c8:	b	410aec <ferror@plt+0xd24c>
  4104cc:	mov	x10, xzr
  4104d0:	mov	x20, xzr
  4104d4:	mov	w11, wzr
  4104d8:	mov	w9, #0x1                   	// #1
  4104dc:	b	4104f4 <ferror@plt+0xcc54>
  4104e0:	orr	w14, w9, #0x2
  4104e4:	cmp	w13, #0x0
  4104e8:	csel	w9, w9, w14, eq  // eq = none
  4104ec:	add	x10, x10, #0x1
  4104f0:	tbz	w12, #7, 410538 <ferror@plt+0xcc98>
  4104f4:	add	x12, x8, x10
  4104f8:	cmp	x12, x24
  4104fc:	b.cs	41053c <ferror@plt+0xcc9c>  // b.hs, b.nlast
  410500:	ldrb	w12, [x12]
  410504:	cmp	w11, #0x3f
  410508:	and	x13, x12, #0x7f
  41050c:	b.hi	4104e0 <ferror@plt+0xcc40>  // b.pmore
  410510:	mov	w14, w11
  410514:	lsl	x16, x13, x14
  410518:	orr	x20, x16, x20
  41051c:	lsr	x14, x20, x14
  410520:	orr	w15, w9, #0x2
  410524:	cmp	x14, x13
  410528:	csel	w9, w9, w15, eq  // eq = none
  41052c:	add	w11, w11, #0x7
  410530:	add	x10, x10, #0x1
  410534:	tbnz	w12, #7, 4104f4 <ferror@plt+0xcc54>
  410538:	and	w9, w9, #0xfffffffe
  41053c:	lsr	x11, x20, #32
  410540:	add	x8, x8, w10, uxtw
  410544:	orr	w10, w9, #0x2
  410548:	cmp	x11, #0x0
  41054c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410550:	stur	x8, [x29, #-48]
  410554:	csel	w8, w10, w9, ne  // ne = any
  410558:	and	x19, x20, #0xffffffff
  41055c:	add	x1, x1, #0xeb9
  410560:	tbnz	w8, #0, 410570 <ferror@plt+0xccd0>
  410564:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410568:	add	x1, x1, #0xeca
  41056c:	tbz	w8, #1, 410580 <ferror@plt+0xcce0>
  410570:	mov	w2, #0x5                   	// #5
  410574:	mov	x0, xzr
  410578:	bl	403700 <dcgettext@plt>
  41057c:	bl	43cf70 <error@@Base>
  410580:	ldur	x8, [x29, #-48]
  410584:	mov	x9, xzr
  410588:	add	x10, x8, x9
  41058c:	cmp	x10, x24
  410590:	b.cs	410ae8 <ferror@plt+0xd248>  // b.hs, b.nlast
  410594:	ldrsb	w10, [x10]
  410598:	add	x9, x9, #0x1
  41059c:	tbnz	w10, #31, 410588 <ferror@plt+0xcce8>
  4105a0:	b	410ae8 <ferror@plt+0xd248>
  4105a4:	add	x8, x8, x25
  4105a8:	b	410238 <ferror@plt+0xc998>
  4105ac:	add	x8, x9, #0x2
  4105b0:	b	410238 <ferror@plt+0xc998>
  4105b4:	add	x8, x9, #0x3
  4105b8:	b	410238 <ferror@plt+0xc998>
  4105bc:	add	x8, x9, #0x5
  4105c0:	b	410238 <ferror@plt+0xc998>
  4105c4:	mov	x10, xzr
  4105c8:	mov	x20, xzr
  4105cc:	mov	w11, wzr
  4105d0:	mov	w9, #0x1                   	// #1
  4105d4:	b	4105ec <ferror@plt+0xcd4c>
  4105d8:	orr	w14, w9, #0x2
  4105dc:	cmp	w13, #0x0
  4105e0:	csel	w9, w9, w14, eq  // eq = none
  4105e4:	add	x10, x10, #0x1
  4105e8:	tbz	w12, #7, 410710 <ferror@plt+0xce70>
  4105ec:	add	x12, x8, x10
  4105f0:	cmp	x12, x24
  4105f4:	b.cs	410714 <ferror@plt+0xce74>  // b.hs, b.nlast
  4105f8:	ldrb	w12, [x12]
  4105fc:	cmp	w11, #0x3f
  410600:	and	x13, x12, #0x7f
  410604:	b.hi	4105d8 <ferror@plt+0xcd38>  // b.pmore
  410608:	mov	w14, w11
  41060c:	lsl	x16, x13, x14
  410610:	orr	x20, x16, x20
  410614:	lsr	x14, x20, x14
  410618:	orr	w15, w9, #0x2
  41061c:	cmp	x14, x13
  410620:	csel	w9, w9, w15, eq  // eq = none
  410624:	add	w11, w11, #0x7
  410628:	add	x10, x10, #0x1
  41062c:	tbnz	w12, #7, 4105ec <ferror@plt+0xcd4c>
  410630:	b	410710 <ferror@plt+0xce70>
  410634:	mov	x10, xzr
  410638:	mov	x20, xzr
  41063c:	mov	w11, wzr
  410640:	mov	w9, #0x1                   	// #1
  410644:	b	41065c <ferror@plt+0xcdbc>
  410648:	orr	w14, w9, #0x2
  41064c:	cmp	w13, #0x0
  410650:	csel	w9, w9, w14, eq  // eq = none
  410654:	add	x10, x10, #0x1
  410658:	tbz	w12, #7, 410710 <ferror@plt+0xce70>
  41065c:	add	x12, x8, x10
  410660:	cmp	x12, x24
  410664:	b.cs	410714 <ferror@plt+0xce74>  // b.hs, b.nlast
  410668:	ldrb	w12, [x12]
  41066c:	cmp	w11, #0x3f
  410670:	and	x13, x12, #0x7f
  410674:	b.hi	410648 <ferror@plt+0xcda8>  // b.pmore
  410678:	mov	w14, w11
  41067c:	lsl	x16, x13, x14
  410680:	orr	x20, x16, x20
  410684:	lsr	x14, x20, x14
  410688:	orr	w15, w9, #0x2
  41068c:	cmp	x14, x13
  410690:	csel	w9, w9, w15, eq  // eq = none
  410694:	add	w11, w11, #0x7
  410698:	add	x10, x10, #0x1
  41069c:	tbnz	w12, #7, 41065c <ferror@plt+0xcdbc>
  4106a0:	b	410710 <ferror@plt+0xce70>
  4106a4:	mov	x10, xzr
  4106a8:	mov	x20, xzr
  4106ac:	mov	w11, wzr
  4106b0:	mov	w9, #0x1                   	// #1
  4106b4:	b	4106cc <ferror@plt+0xce2c>
  4106b8:	orr	w14, w9, #0x2
  4106bc:	cmp	w13, #0x0
  4106c0:	csel	w9, w9, w14, eq  // eq = none
  4106c4:	add	x10, x10, #0x1
  4106c8:	tbz	w12, #7, 410710 <ferror@plt+0xce70>
  4106cc:	add	x12, x8, x10
  4106d0:	cmp	x12, x24
  4106d4:	b.cs	410714 <ferror@plt+0xce74>  // b.hs, b.nlast
  4106d8:	ldrb	w12, [x12]
  4106dc:	cmp	w11, #0x3f
  4106e0:	and	x13, x12, #0x7f
  4106e4:	b.hi	4106b8 <ferror@plt+0xce18>  // b.pmore
  4106e8:	mov	w14, w11
  4106ec:	lsl	x16, x13, x14
  4106f0:	orr	x20, x16, x20
  4106f4:	lsr	x14, x20, x14
  4106f8:	orr	w15, w9, #0x2
  4106fc:	cmp	x14, x13
  410700:	csel	w9, w9, w15, eq  // eq = none
  410704:	add	w11, w11, #0x7
  410708:	add	x10, x10, #0x1
  41070c:	tbnz	w12, #7, 4106cc <ferror@plt+0xce2c>
  410710:	and	w9, w9, #0xfffffffe
  410714:	lsr	x11, x20, #32
  410718:	add	x10, x8, w10, uxtw
  41071c:	orr	w8, w9, #0x2
  410720:	cmp	x11, #0x0
  410724:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410728:	csel	w8, w8, w9, ne  // ne = any
  41072c:	add	x1, x1, #0xeb9
  410730:	stur	x10, [x29, #-48]
  410734:	tbnz	w8, #0, 410744 <ferror@plt+0xcea4>
  410738:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41073c:	add	x1, x1, #0xeca
  410740:	tbz	w8, #1, 410754 <ferror@plt+0xceb4>
  410744:	mov	w2, #0x5                   	// #5
  410748:	mov	x0, xzr
  41074c:	bl	403700 <dcgettext@plt>
  410750:	bl	43cf70 <error@@Base>
  410754:	ldr	x0, [sp, #72]
  410758:	mov	w1, w20
  41075c:	bl	425944 <ferror@plt+0x220a4>
  410760:	tbnz	w0, #31, 41023c <ferror@plt+0xc99c>
  410764:	ldr	x8, [sp, #72]
  410768:	and	x9, x20, #0xffffffff
  41076c:	mov	w10, #0x7                   	// #7
  410770:	ldr	x8, [x8, #24]
  410774:	strh	w10, [x8, x9, lsl #1]
  410778:	b	41023c <ferror@plt+0xc99c>
  41077c:	mov	x10, xzr
  410780:	mov	x20, xzr
  410784:	mov	w11, wzr
  410788:	mov	w9, #0x1                   	// #1
  41078c:	b	4107a4 <ferror@plt+0xcf04>
  410790:	orr	w14, w9, #0x2
  410794:	cmp	w13, #0x0
  410798:	csel	w9, w9, w14, eq  // eq = none
  41079c:	add	x10, x10, #0x1
  4107a0:	tbz	w12, #7, 4107e8 <ferror@plt+0xcf48>
  4107a4:	add	x12, x8, x10
  4107a8:	cmp	x12, x24
  4107ac:	b.cs	4107ec <ferror@plt+0xcf4c>  // b.hs, b.nlast
  4107b0:	ldrb	w12, [x12]
  4107b4:	cmp	w11, #0x3f
  4107b8:	and	x13, x12, #0x7f
  4107bc:	b.hi	410790 <ferror@plt+0xcef0>  // b.pmore
  4107c0:	mov	w14, w11
  4107c4:	lsl	x16, x13, x14
  4107c8:	orr	x20, x16, x20
  4107cc:	lsr	x14, x20, x14
  4107d0:	orr	w15, w9, #0x2
  4107d4:	cmp	x14, x13
  4107d8:	csel	w9, w9, w15, eq  // eq = none
  4107dc:	add	w11, w11, #0x7
  4107e0:	add	x10, x10, #0x1
  4107e4:	tbnz	w12, #7, 4107a4 <ferror@plt+0xcf04>
  4107e8:	and	w9, w9, #0xfffffffe
  4107ec:	lsr	x11, x20, #32
  4107f0:	add	x8, x8, w10, uxtw
  4107f4:	orr	w10, w9, #0x2
  4107f8:	cmp	x11, #0x0
  4107fc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410800:	stur	x8, [x29, #-48]
  410804:	csel	w8, w10, w9, ne  // ne = any
  410808:	and	x19, x20, #0xffffffff
  41080c:	add	x1, x1, #0xeb9
  410810:	tbnz	w8, #0, 410820 <ferror@plt+0xcf80>
  410814:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410818:	add	x1, x1, #0xeca
  41081c:	tbz	w8, #1, 410830 <ferror@plt+0xcf90>
  410820:	mov	w2, #0x5                   	// #5
  410824:	mov	x0, xzr
  410828:	bl	403700 <dcgettext@plt>
  41082c:	bl	43cf70 <error@@Base>
  410830:	ldur	x8, [x29, #-48]
  410834:	mov	x9, xzr
  410838:	add	x10, x8, x9
  41083c:	cmp	x10, x24
  410840:	b.cs	410ae8 <ferror@plt+0xd248>  // b.hs, b.nlast
  410844:	ldrsb	w10, [x10]
  410848:	add	x9, x9, #0x1
  41084c:	tbnz	w10, #31, 410838 <ferror@plt+0xcf98>
  410850:	b	410ae8 <ferror@plt+0xd248>
  410854:	mov	x10, xzr
  410858:	add	x9, x8, x10
  41085c:	cmp	x9, x24
  410860:	b.cs	410870 <ferror@plt+0xcfd0>  // b.hs, b.nlast
  410864:	ldrsb	w9, [x9]
  410868:	add	x10, x10, #0x1
  41086c:	tbnz	w9, #31, 410858 <ferror@plt+0xcfb8>
  410870:	mov	x9, xzr
  410874:	add	x8, x8, w10, uxtw
  410878:	stur	x8, [x29, #-48]
  41087c:	add	x10, x8, x9
  410880:	cmp	x10, x24
  410884:	b.cs	410234 <ferror@plt+0xc994>  // b.hs, b.nlast
  410888:	ldrsb	w10, [x10]
  41088c:	add	x9, x9, #0x1
  410890:	tbnz	w10, #31, 41087c <ferror@plt+0xcfdc>
  410894:	b	410234 <ferror@plt+0xc994>
  410898:	mov	x9, xzr
  41089c:	add	x10, x8, x9
  4108a0:	cmp	x10, x24
  4108a4:	b.cs	410234 <ferror@plt+0xc994>  // b.hs, b.nlast
  4108a8:	ldrsb	w10, [x10]
  4108ac:	add	x9, x9, #0x1
  4108b0:	tbnz	w10, #31, 41089c <ferror@plt+0xcffc>
  4108b4:	b	410234 <ferror@plt+0xc994>
  4108b8:	mov	x9, xzr
  4108bc:	add	x10, x8, x9
  4108c0:	cmp	x10, x24
  4108c4:	b.cs	410234 <ferror@plt+0xc994>  // b.hs, b.nlast
  4108c8:	ldrsb	w10, [x10]
  4108cc:	add	x9, x9, #0x1
  4108d0:	tbnz	w10, #31, 4108bc <ferror@plt+0xd01c>
  4108d4:	b	410234 <ferror@plt+0xc994>
  4108d8:	mov	x10, xzr
  4108dc:	mov	x20, xzr
  4108e0:	mov	w11, wzr
  4108e4:	mov	w9, #0x1                   	// #1
  4108e8:	b	410900 <ferror@plt+0xd060>
  4108ec:	orr	w14, w9, #0x2
  4108f0:	cmp	w13, #0x0
  4108f4:	csel	w9, w9, w14, eq  // eq = none
  4108f8:	add	x10, x10, #0x1
  4108fc:	tbz	w12, #7, 410944 <ferror@plt+0xd0a4>
  410900:	add	x12, x8, x10
  410904:	cmp	x12, x24
  410908:	b.cs	410948 <ferror@plt+0xd0a8>  // b.hs, b.nlast
  41090c:	ldrb	w12, [x12]
  410910:	cmp	w11, #0x3f
  410914:	and	x13, x12, #0x7f
  410918:	b.hi	4108ec <ferror@plt+0xd04c>  // b.pmore
  41091c:	mov	w14, w11
  410920:	lsl	x16, x13, x14
  410924:	orr	x20, x16, x20
  410928:	lsr	x14, x20, x14
  41092c:	orr	w15, w9, #0x2
  410930:	cmp	x14, x13
  410934:	csel	w9, w9, w15, eq  // eq = none
  410938:	add	w11, w11, #0x7
  41093c:	add	x10, x10, #0x1
  410940:	tbnz	w12, #7, 410900 <ferror@plt+0xd060>
  410944:	and	w9, w9, #0xfffffffe
  410948:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41094c:	add	x8, x8, w10, uxtw
  410950:	add	x1, x1, #0xeb9
  410954:	stur	x8, [x29, #-48]
  410958:	tbnz	w9, #0, 410968 <ferror@plt+0xd0c8>
  41095c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410960:	add	x1, x1, #0xeca
  410964:	tbz	w9, #1, 410978 <ferror@plt+0xd0d8>
  410968:	mov	w2, #0x5                   	// #5
  41096c:	mov	x0, xzr
  410970:	bl	403700 <dcgettext@plt>
  410974:	bl	43cf70 <error@@Base>
  410978:	tbnz	x20, #63, 410ba8 <ferror@plt+0xd308>
  41097c:	ldur	x8, [x29, #-48]
  410980:	add	x8, x8, x20
  410984:	b	410238 <ferror@plt+0xc998>
  410988:	mov	x10, xzr
  41098c:	add	x9, x8, x10
  410990:	cmp	x9, x24
  410994:	b.cs	4109a4 <ferror@plt+0xd104>  // b.hs, b.nlast
  410998:	ldrsb	w9, [x9]
  41099c:	add	x10, x10, #0x1
  4109a0:	tbnz	w9, #31, 41098c <ferror@plt+0xd0ec>
  4109a4:	mov	x9, xzr
  4109a8:	add	x8, x8, w10, uxtw
  4109ac:	stur	x8, [x29, #-48]
  4109b0:	add	x10, x8, x9
  4109b4:	cmp	x10, x24
  4109b8:	b.cs	410234 <ferror@plt+0xc994>  // b.hs, b.nlast
  4109bc:	ldrsb	w10, [x10]
  4109c0:	add	x9, x9, #0x1
  4109c4:	tbnz	w10, #31, 4109b0 <ferror@plt+0xd110>
  4109c8:	b	410234 <ferror@plt+0xc994>
  4109cc:	mov	x9, xzr
  4109d0:	add	x10, x8, x9
  4109d4:	cmp	x10, x24
  4109d8:	b.cs	410234 <ferror@plt+0xc994>  // b.hs, b.nlast
  4109dc:	ldrsb	w10, [x10]
  4109e0:	add	x9, x9, #0x1
  4109e4:	tbnz	w10, #31, 4109d0 <ferror@plt+0xd130>
  4109e8:	b	410234 <ferror@plt+0xc994>
  4109ec:	add	x8, x9, #0x9
  4109f0:	b	410238 <ferror@plt+0xc998>
  4109f4:	mov	x9, xzr
  4109f8:	add	x10, x8, x9
  4109fc:	cmp	x10, x24
  410a00:	b.cs	410234 <ferror@plt+0xc994>  // b.hs, b.nlast
  410a04:	ldrsb	w10, [x10]
  410a08:	add	x9, x9, #0x1
  410a0c:	tbnz	w10, #31, 4109f8 <ferror@plt+0xd158>
  410a10:	b	410234 <ferror@plt+0xc994>
  410a14:	mov	x10, xzr
  410a18:	mov	x20, xzr
  410a1c:	mov	w11, wzr
  410a20:	mov	w9, #0x1                   	// #1
  410a24:	b	410a3c <ferror@plt+0xd19c>
  410a28:	orr	w14, w9, #0x2
  410a2c:	cmp	w13, #0x0
  410a30:	csel	w9, w9, w14, eq  // eq = none
  410a34:	add	x10, x10, #0x1
  410a38:	tbz	w12, #7, 410a80 <ferror@plt+0xd1e0>
  410a3c:	add	x12, x8, x10
  410a40:	cmp	x12, x24
  410a44:	b.cs	410a84 <ferror@plt+0xd1e4>  // b.hs, b.nlast
  410a48:	ldrb	w12, [x12]
  410a4c:	cmp	w11, #0x3f
  410a50:	and	x13, x12, #0x7f
  410a54:	b.hi	410a28 <ferror@plt+0xd188>  // b.pmore
  410a58:	mov	w14, w11
  410a5c:	lsl	x16, x13, x14
  410a60:	orr	x20, x16, x20
  410a64:	lsr	x14, x20, x14
  410a68:	orr	w15, w9, #0x2
  410a6c:	cmp	x14, x13
  410a70:	csel	w9, w9, w15, eq  // eq = none
  410a74:	add	w11, w11, #0x7
  410a78:	add	x10, x10, #0x1
  410a7c:	tbnz	w12, #7, 410a3c <ferror@plt+0xd19c>
  410a80:	and	w9, w9, #0xfffffffe
  410a84:	lsr	x11, x20, #32
  410a88:	add	x8, x8, w10, uxtw
  410a8c:	orr	w10, w9, #0x2
  410a90:	cmp	x11, #0x0
  410a94:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410a98:	stur	x8, [x29, #-48]
  410a9c:	csel	w8, w10, w9, ne  // ne = any
  410aa0:	and	x19, x20, #0xffffffff
  410aa4:	add	x1, x1, #0xeb9
  410aa8:	tbnz	w8, #0, 410ab8 <ferror@plt+0xd218>
  410aac:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410ab0:	add	x1, x1, #0xeca
  410ab4:	tbz	w8, #1, 410ac8 <ferror@plt+0xd228>
  410ab8:	mov	w2, #0x5                   	// #5
  410abc:	mov	x0, xzr
  410ac0:	bl	403700 <dcgettext@plt>
  410ac4:	bl	43cf70 <error@@Base>
  410ac8:	ldur	x8, [x29, #-48]
  410acc:	mov	x9, xzr
  410ad0:	add	x10, x8, x9
  410ad4:	cmp	x10, x24
  410ad8:	b.cs	410ae8 <ferror@plt+0xd248>  // b.hs, b.nlast
  410adc:	ldrsb	w10, [x10]
  410ae0:	add	x9, x9, #0x1
  410ae4:	tbnz	w10, #31, 410ad0 <ferror@plt+0xd230>
  410ae8:	add	x8, x8, w9, uxtw
  410aec:	ldr	x0, [sp, #72]
  410af0:	mov	w1, w20
  410af4:	stur	x8, [x29, #-48]
  410af8:	bl	425944 <ferror@plt+0x220a4>
  410afc:	tbnz	w0, #31, 41023c <ferror@plt+0xc99c>
  410b00:	ldr	x8, [sp, #72]
  410b04:	mov	w9, #0x7                   	// #7
  410b08:	ldr	x8, [x8, #24]
  410b0c:	strh	w9, [x8, x19, lsl #1]
  410b10:	b	41023c <ferror@plt+0xc99c>
  410b14:	mov	x9, xzr
  410b18:	add	x10, x8, x9
  410b1c:	cmp	x10, x24
  410b20:	b.cs	410b30 <ferror@plt+0xd290>  // b.hs, b.nlast
  410b24:	ldrsb	w10, [x10]
  410b28:	add	x9, x9, #0x1
  410b2c:	tbnz	w10, #31, 410b18 <ferror@plt+0xd278>
  410b30:	ldr	x0, [sp, #72]
  410b34:	add	x8, x8, w9, uxtw
  410b38:	mov	w1, w20
  410b3c:	stur	x8, [x29, #-48]
  410b40:	bl	425944 <ferror@plt+0x220a4>
  410b44:	tbnz	w0, #31, 41023c <ferror@plt+0xc99c>
  410b48:	ldr	x8, [sp, #72]
  410b4c:	mov	w9, #0x7                   	// #7
  410b50:	ldr	x8, [x8, #24]
  410b54:	strh	w9, [x8, x20, lsl #1]
  410b58:	b	41023c <ferror@plt+0xc99c>
  410b5c:	ldr	x0, [sp, #72]
  410b60:	mov	w1, w20
  410b64:	bl	425944 <ferror@plt+0x220a4>
  410b68:	tbnz	w0, #31, 41023c <ferror@plt+0xc99c>
  410b6c:	ldr	x8, [sp, #72]
  410b70:	mov	w9, #0x7                   	// #7
  410b74:	ldr	x8, [x8, #24]
  410b78:	strh	w9, [x8, w20, uxtw #1]
  410b7c:	b	41023c <ferror@plt+0xc99c>
  410b80:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  410b84:	mov	w2, #0x5                   	// #5
  410b88:	mov	x0, xzr
  410b8c:	add	x1, x1, #0xba2
  410b90:	bl	403700 <dcgettext@plt>
  410b94:	mov	x1, x21
  410b98:	bl	43d034 <warn@@Base>
  410b9c:	ldr	x21, [sp, #64]
  410ba0:	mov	x8, x21
  410ba4:	b	410aec <ferror@plt+0xd24c>
  410ba8:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  410bac:	mov	w2, #0x5                   	// #5
  410bb0:	mov	x0, xzr
  410bb4:	add	x1, x1, #0xb7b
  410bb8:	bl	403700 <dcgettext@plt>
  410bbc:	mov	x1, x20
  410bc0:	bl	43d034 <warn@@Base>
  410bc4:	stur	x21, [x29, #-48]
  410bc8:	b	41023c <ferror@plt+0xc99c>
  410bcc:	mov	w27, #0x1                   	// #1
  410bd0:	b	4136a4 <ferror@plt+0xfe04>
  410bd4:	cmp	x21, x22
  410bd8:	stur	x22, [x29, #-48]
  410bdc:	b.ls	413698 <ferror@plt+0xfdf8>  // b.plast
  410be0:	adrp	x25, 442000 <warn@@Base+0x4fcc>
  410be4:	str	x28, [sp, #16]
  410be8:	mov	w28, #0x1                   	// #1
  410bec:	add	x25, x25, #0x8e6
  410bf0:	b	410c0c <ferror@plt+0xd36c>
  410bf4:	ldr	w8, [x27, #664]
  410bf8:	cbz	w8, 4130d0 <ferror@plt+0xf830>
  410bfc:	ldr	x21, [sp, #64]
  410c00:	ldur	x22, [x29, #-48]
  410c04:	cmp	x22, x21
  410c08:	b.cs	4136e8 <ferror@plt+0xfe48>  // b.hs, b.nlast
  410c0c:	add	x8, x22, #0x1
  410c10:	stur	x8, [x29, #-48]
  410c14:	ldrb	w9, [x22]
  410c18:	and	w10, w9, #0xc0
  410c1c:	tst	w9, #0xc0
  410c20:	csel	w21, w9, w10, eq  // eq = none
  410c24:	cmp	w21, #0x0
  410c28:	csel	w28, w28, wzr, eq  // eq = none
  410c2c:	cmp	w21, #0xc0
  410c30:	b.hi	411834 <ferror@plt+0xdf94>  // b.pmore
  410c34:	adr	x10, 410bf4 <ferror@plt+0xd354>
  410c38:	ldrh	w11, [x25, x21, lsl #1]
  410c3c:	add	x10, x10, x11, lsl #2
  410c40:	and	x20, x9, #0x3f
  410c44:	br	x10
  410c48:	ldp	x21, x22, [sp, #64]
  410c4c:	ldr	x2, [sp]
  410c50:	sub	x0, x29, #0x30
  410c54:	ldrb	w1, [x22, #92]
  410c58:	mov	x3, x21
  410c5c:	bl	424e40 <ferror@plt+0x215a0>
  410c60:	ldr	w8, [x27, #664]
  410c64:	mov	x20, x0
  410c68:	cbz	w8, 4130e4 <ferror@plt+0xf844>
  410c6c:	sub	x1, x29, #0x44
  410c70:	sub	x2, x29, #0x34
  410c74:	mov	x0, x22
  410c78:	bl	425b64 <ferror@plt+0x222c4>
  410c7c:	str	x20, [x22, #56]
  410c80:	b	410c00 <ferror@plt+0xd360>
  410c84:	add	x9, x22, #0x2
  410c88:	cmp	x9, x24
  410c8c:	b.cs	411af0 <ferror@plt+0xe250>  // b.hs, b.nlast
  410c90:	mov	w1, #0x1                   	// #1
  410c94:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  410c98:	ldr	x9, [x9, #696]
  410c9c:	mov	x0, x8
  410ca0:	blr	x9
  410ca4:	ldur	x8, [x29, #-48]
  410ca8:	mov	x20, x0
  410cac:	b	411b0c <ferror@plt+0xe26c>
  410cb0:	ldr	x21, [sp, #64]
  410cb4:	add	x9, x22, #0x3
  410cb8:	cmp	x9, x21
  410cbc:	b.cs	411b8c <ferror@plt+0xe2ec>  // b.hs, b.nlast
  410cc0:	mov	w1, #0x2                   	// #2
  410cc4:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  410cc8:	ldr	x9, [x9, #696]
  410ccc:	mov	x0, x8
  410cd0:	blr	x9
  410cd4:	ldur	x8, [x29, #-48]
  410cd8:	mov	x20, x0
  410cdc:	b	411ba8 <ferror@plt+0xe308>
  410ce0:	ldr	x21, [sp, #64]
  410ce4:	add	x9, x22, #0x5
  410ce8:	cmp	x9, x21
  410cec:	b.cs	411c30 <ferror@plt+0xe390>  // b.hs, b.nlast
  410cf0:	mov	w1, #0x4                   	// #4
  410cf4:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  410cf8:	ldr	x9, [x9, #696]
  410cfc:	mov	x0, x8
  410d00:	blr	x9
  410d04:	ldur	x8, [x29, #-48]
  410d08:	mov	x20, x0
  410d0c:	b	411c4c <ferror@plt+0xe3ac>
  410d10:	mov	x10, xzr
  410d14:	mov	x20, xzr
  410d18:	mov	w11, wzr
  410d1c:	mov	w9, #0x1                   	// #1
  410d20:	b	410d38 <ferror@plt+0xd498>
  410d24:	orr	w14, w9, #0x2
  410d28:	cmp	w13, #0x0
  410d2c:	csel	w9, w9, w14, eq  // eq = none
  410d30:	add	x10, x10, #0x1
  410d34:	tbz	w12, #7, 410d7c <ferror@plt+0xd4dc>
  410d38:	add	x12, x8, x10
  410d3c:	cmp	x12, x24
  410d40:	b.cs	410d80 <ferror@plt+0xd4e0>  // b.hs, b.nlast
  410d44:	ldrb	w12, [x12]
  410d48:	cmp	w11, #0x3f
  410d4c:	and	x13, x12, #0x7f
  410d50:	b.hi	410d24 <ferror@plt+0xd484>  // b.pmore
  410d54:	mov	w14, w11
  410d58:	lsl	x16, x13, x14
  410d5c:	orr	x20, x16, x20
  410d60:	lsr	x14, x20, x14
  410d64:	orr	w15, w9, #0x2
  410d68:	cmp	x14, x13
  410d6c:	csel	w9, w9, w15, eq  // eq = none
  410d70:	add	w11, w11, #0x7
  410d74:	add	x10, x10, #0x1
  410d78:	tbnz	w12, #7, 410d38 <ferror@plt+0xd498>
  410d7c:	and	w9, w9, #0xfffffffe
  410d80:	lsr	x11, x20, #32
  410d84:	add	x8, x8, w10, uxtw
  410d88:	orr	w10, w9, #0x2
  410d8c:	cmp	x11, #0x0
  410d90:	stur	x8, [x29, #-48]
  410d94:	csel	w8, w10, w9, ne  // ne = any
  410d98:	and	x19, x20, #0xffffffff
  410d9c:	tbnz	w8, #0, 411cd4 <ferror@plt+0xe434>
  410da0:	tbz	w8, #1, 411cec <ferror@plt+0xe44c>
  410da4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410da8:	add	x1, x1, #0xeca
  410dac:	b	411cdc <ferror@plt+0xe43c>
  410db0:	mov	x10, xzr
  410db4:	mov	x20, xzr
  410db8:	mov	w11, wzr
  410dbc:	mov	w9, #0x1                   	// #1
  410dc0:	b	410dd8 <ferror@plt+0xd538>
  410dc4:	orr	w14, w9, #0x2
  410dc8:	cmp	w13, #0x0
  410dcc:	csel	w9, w9, w14, eq  // eq = none
  410dd0:	add	x10, x10, #0x1
  410dd4:	tbz	w12, #7, 410e1c <ferror@plt+0xd57c>
  410dd8:	add	x12, x8, x10
  410ddc:	cmp	x12, x24
  410de0:	b.cs	410e20 <ferror@plt+0xd580>  // b.hs, b.nlast
  410de4:	ldrb	w12, [x12]
  410de8:	cmp	w11, #0x3f
  410dec:	and	x13, x12, #0x7f
  410df0:	b.hi	410dc4 <ferror@plt+0xd524>  // b.pmore
  410df4:	mov	w14, w11
  410df8:	lsl	x16, x13, x14
  410dfc:	orr	x20, x16, x20
  410e00:	lsr	x14, x20, x14
  410e04:	orr	w15, w9, #0x2
  410e08:	cmp	x14, x13
  410e0c:	csel	w9, w9, w15, eq  // eq = none
  410e10:	add	w11, w11, #0x7
  410e14:	add	x10, x10, #0x1
  410e18:	tbnz	w12, #7, 410dd8 <ferror@plt+0xd538>
  410e1c:	and	w9, w9, #0xfffffffe
  410e20:	ldr	x19, [sp, #72]
  410e24:	lsr	x11, x20, #32
  410e28:	add	x10, x8, w10, uxtw
  410e2c:	orr	w8, w9, #0x2
  410e30:	cmp	x11, #0x0
  410e34:	csel	w8, w8, w9, ne  // ne = any
  410e38:	stur	x10, [x29, #-48]
  410e3c:	tbnz	w8, #0, 411d7c <ferror@plt+0xe4dc>
  410e40:	tbz	w8, #1, 411d94 <ferror@plt+0xe4f4>
  410e44:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410e48:	add	x1, x1, #0xeca
  410e4c:	b	411d84 <ferror@plt+0xe4e4>
  410e50:	mov	x10, xzr
  410e54:	mov	x20, xzr
  410e58:	mov	w11, wzr
  410e5c:	mov	w9, #0x1                   	// #1
  410e60:	b	410e78 <ferror@plt+0xd5d8>
  410e64:	orr	w14, w9, #0x2
  410e68:	cmp	w13, #0x0
  410e6c:	csel	w9, w9, w14, eq  // eq = none
  410e70:	add	x10, x10, #0x1
  410e74:	tbz	w12, #7, 410ebc <ferror@plt+0xd61c>
  410e78:	add	x12, x8, x10
  410e7c:	cmp	x12, x24
  410e80:	b.cs	410ec0 <ferror@plt+0xd620>  // b.hs, b.nlast
  410e84:	ldrb	w12, [x12]
  410e88:	cmp	w11, #0x3f
  410e8c:	and	x13, x12, #0x7f
  410e90:	b.hi	410e64 <ferror@plt+0xd5c4>  // b.pmore
  410e94:	mov	w14, w11
  410e98:	lsl	x16, x13, x14
  410e9c:	orr	x20, x16, x20
  410ea0:	lsr	x14, x20, x14
  410ea4:	orr	w15, w9, #0x2
  410ea8:	cmp	x14, x13
  410eac:	csel	w9, w9, w15, eq  // eq = none
  410eb0:	add	w11, w11, #0x7
  410eb4:	add	x10, x10, #0x1
  410eb8:	tbnz	w12, #7, 410e78 <ferror@plt+0xd5d8>
  410ebc:	and	w9, w9, #0xfffffffe
  410ec0:	ldr	x19, [sp, #72]
  410ec4:	lsr	x11, x20, #32
  410ec8:	add	x10, x8, w10, uxtw
  410ecc:	orr	w8, w9, #0x2
  410ed0:	cmp	x11, #0x0
  410ed4:	csel	w8, w8, w9, ne  // ne = any
  410ed8:	stur	x10, [x29, #-48]
  410edc:	tbnz	w8, #0, 411df8 <ferror@plt+0xe558>
  410ee0:	tbz	w8, #1, 411e10 <ferror@plt+0xe570>
  410ee4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410ee8:	add	x1, x1, #0xeca
  410eec:	b	411e00 <ferror@plt+0xe560>
  410ef0:	mov	x10, xzr
  410ef4:	mov	x20, xzr
  410ef8:	mov	w11, wzr
  410efc:	mov	w9, #0x1                   	// #1
  410f00:	b	410f18 <ferror@plt+0xd678>
  410f04:	orr	w14, w9, #0x2
  410f08:	cmp	w13, #0x0
  410f0c:	csel	w9, w9, w14, eq  // eq = none
  410f10:	add	x10, x10, #0x1
  410f14:	tbz	w12, #7, 410f5c <ferror@plt+0xd6bc>
  410f18:	add	x12, x8, x10
  410f1c:	cmp	x12, x24
  410f20:	b.cs	410f60 <ferror@plt+0xd6c0>  // b.hs, b.nlast
  410f24:	ldrb	w12, [x12]
  410f28:	cmp	w11, #0x3f
  410f2c:	and	x13, x12, #0x7f
  410f30:	b.hi	410f04 <ferror@plt+0xd664>  // b.pmore
  410f34:	mov	w14, w11
  410f38:	lsl	x16, x13, x14
  410f3c:	orr	x20, x16, x20
  410f40:	lsr	x14, x20, x14
  410f44:	orr	w15, w9, #0x2
  410f48:	cmp	x14, x13
  410f4c:	csel	w9, w9, w15, eq  // eq = none
  410f50:	add	w11, w11, #0x7
  410f54:	add	x10, x10, #0x1
  410f58:	tbnz	w12, #7, 410f18 <ferror@plt+0xd678>
  410f5c:	and	w9, w9, #0xfffffffe
  410f60:	ldr	x19, [sp, #72]
  410f64:	lsr	x11, x20, #32
  410f68:	add	x10, x8, w10, uxtw
  410f6c:	orr	w8, w9, #0x2
  410f70:	cmp	x11, #0x0
  410f74:	csel	w8, w8, w9, ne  // ne = any
  410f78:	stur	x10, [x29, #-48]
  410f7c:	tbnz	w8, #0, 411e74 <ferror@plt+0xe5d4>
  410f80:	tbz	w8, #1, 411e8c <ferror@plt+0xe5ec>
  410f84:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  410f88:	add	x1, x1, #0xeca
  410f8c:	b	411e7c <ferror@plt+0xe5dc>
  410f90:	mov	x10, xzr
  410f94:	mov	x20, xzr
  410f98:	mov	w11, wzr
  410f9c:	mov	w9, #0x1                   	// #1
  410fa0:	b	410fb8 <ferror@plt+0xd718>
  410fa4:	orr	w14, w9, #0x2
  410fa8:	cmp	w13, #0x0
  410fac:	csel	w9, w9, w14, eq  // eq = none
  410fb0:	add	x10, x10, #0x1
  410fb4:	tbz	w12, #7, 410ffc <ferror@plt+0xd75c>
  410fb8:	add	x12, x8, x10
  410fbc:	cmp	x12, x24
  410fc0:	b.cs	411000 <ferror@plt+0xd760>  // b.hs, b.nlast
  410fc4:	ldrb	w12, [x12]
  410fc8:	cmp	w11, #0x3f
  410fcc:	and	x13, x12, #0x7f
  410fd0:	b.hi	410fa4 <ferror@plt+0xd704>  // b.pmore
  410fd4:	mov	w14, w11
  410fd8:	lsl	x16, x13, x14
  410fdc:	orr	x20, x16, x20
  410fe0:	lsr	x14, x20, x14
  410fe4:	orr	w15, w9, #0x2
  410fe8:	cmp	x14, x13
  410fec:	csel	w9, w9, w15, eq  // eq = none
  410ff0:	add	w11, w11, #0x7
  410ff4:	add	x10, x10, #0x1
  410ff8:	tbnz	w12, #7, 410fb8 <ferror@plt+0xd718>
  410ffc:	and	w9, w9, #0xfffffffe
  411000:	ldr	x22, [sp, #72]
  411004:	lsr	x11, x20, #32
  411008:	add	x8, x8, w10, uxtw
  41100c:	orr	w10, w9, #0x2
  411010:	cmp	x11, #0x0
  411014:	stur	x8, [x29, #-48]
  411018:	csel	w8, w10, w9, ne  // ne = any
  41101c:	and	x19, x20, #0xffffffff
  411020:	tbnz	w8, #0, 411ef0 <ferror@plt+0xe650>
  411024:	tbz	w8, #1, 411f08 <ferror@plt+0xe668>
  411028:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41102c:	add	x1, x1, #0xeca
  411030:	b	411ef8 <ferror@plt+0xe658>
  411034:	ldr	w8, [x27, #664]
  411038:	cbnz	w8, 411048 <ferror@plt+0xd7a8>
  41103c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  411040:	add	x0, x0, #0x566
  411044:	bl	403440 <puts@plt>
  411048:	mov	w0, #0x60                  	// #96
  41104c:	bl	403290 <xmalloc@plt>
  411050:	ldr	x19, [sp, #72]
  411054:	mov	x20, x0
  411058:	ldr	x8, [x19, #80]
  41105c:	str	x8, [x0, #80]
  411060:	ldr	w8, [x19, #72]
  411064:	str	w8, [x0, #72]
  411068:	ldr	w8, [x19, #88]
  41106c:	str	w8, [x0, #88]
  411070:	ldrb	w8, [x19, #93]
  411074:	strb	w8, [x0, #93]
  411078:	ldr	w8, [x19, #16]
  41107c:	str	w8, [x0, #16]
  411080:	lsl	x0, x8, #1
  411084:	bl	403290 <xmalloc@plt>
  411088:	ldr	w8, [x20, #16]
  41108c:	str	x0, [x20, #24]
  411090:	lsl	x0, x8, #2
  411094:	bl	403290 <xmalloc@plt>
  411098:	str	x0, [x20, #32]
  41109c:	ldr	w8, [x20, #16]
  4110a0:	ldr	x0, [x20, #24]
  4110a4:	ldr	x1, [x19, #24]
  4110a8:	lsl	x2, x8, #1
  4110ac:	bl	402f70 <memcpy@plt>
  4110b0:	ldr	w8, [x20, #16]
  4110b4:	ldr	x0, [x20, #32]
  4110b8:	ldr	x1, [x19, #32]
  4110bc:	lsl	x2, x8, #2
  4110c0:	bl	402f70 <memcpy@plt>
  4110c4:	ldr	x21, [sp, #64]
  4110c8:	str	x23, [x20]
  4110cc:	mov	x23, x20
  4110d0:	b	410c00 <ferror@plt+0xd360>
  4110d4:	ldr	w8, [x27, #664]
  4110d8:	cbz	w8, 413140 <ferror@plt+0xf8a0>
  4110dc:	ldr	x20, [sp, #72]
  4110e0:	cbz	x23, 413154 <ferror@plt+0xf8b4>
  4110e4:	ldr	x8, [x23, #80]
  4110e8:	ldr	x19, [x23]
  4110ec:	mov	x0, x20
  4110f0:	str	x8, [x20, #80]
  4110f4:	ldr	w8, [x23, #72]
  4110f8:	str	w8, [x20, #72]
  4110fc:	ldr	w8, [x23, #88]
  411100:	str	w8, [x20, #88]
  411104:	ldrb	w8, [x23, #93]
  411108:	strb	w8, [x20, #93]
  41110c:	ldr	w8, [x23, #16]
  411110:	sub	w1, w8, #0x1
  411114:	bl	425944 <ferror@plt+0x220a4>
  411118:	ldr	x21, [sp, #64]
  41111c:	tbnz	w0, #31, 4132d0 <ferror@plt+0xfa30>
  411120:	ldr	w8, [x23, #16]
  411124:	ldr	x0, [x20, #24]
  411128:	ldr	x1, [x23, #24]
  41112c:	lsl	x2, x8, #1
  411130:	bl	402f70 <memcpy@plt>
  411134:	ldr	w8, [x23, #16]
  411138:	ldr	x0, [x20, #32]
  41113c:	ldr	x1, [x23, #32]
  411140:	lsl	x2, x8, #2
  411144:	bl	402f70 <memcpy@plt>
  411148:	ldr	x0, [x23, #24]
  41114c:	bl	403510 <free@plt>
  411150:	ldr	x0, [x23, #32]
  411154:	bl	403510 <free@plt>
  411158:	mov	x0, x23
  41115c:	bl	403510 <free@plt>
  411160:	mov	x23, x19
  411164:	b	410c00 <ferror@plt+0xd360>
  411168:	mov	x11, xzr
  41116c:	mov	x9, xzr
  411170:	mov	w12, wzr
  411174:	mov	w10, #0x1                   	// #1
  411178:	b	411190 <ferror@plt+0xd8f0>
  41117c:	orr	w15, w10, #0x2
  411180:	cmp	w14, #0x0
  411184:	csel	w10, w10, w15, eq  // eq = none
  411188:	add	x11, x11, #0x1
  41118c:	tbz	w13, #7, 4111d4 <ferror@plt+0xd934>
  411190:	add	x13, x8, x11
  411194:	cmp	x13, x24
  411198:	b.cs	4111d8 <ferror@plt+0xd938>  // b.hs, b.nlast
  41119c:	ldrb	w13, [x13]
  4111a0:	cmp	w12, #0x3f
  4111a4:	and	x14, x13, #0x7f
  4111a8:	b.hi	41117c <ferror@plt+0xd8dc>  // b.pmore
  4111ac:	mov	w15, w12
  4111b0:	lsl	x17, x14, x15
  4111b4:	orr	x9, x17, x9
  4111b8:	lsr	x15, x9, x15
  4111bc:	orr	w16, w10, #0x2
  4111c0:	cmp	x15, x14
  4111c4:	csel	w10, w10, w16, eq  // eq = none
  4111c8:	add	w12, w12, #0x7
  4111cc:	add	x11, x11, #0x1
  4111d0:	tbnz	w13, #7, 411190 <ferror@plt+0xd8f0>
  4111d4:	and	w10, w10, #0xfffffffe
  4111d8:	ldp	x21, x19, [sp, #64]
  4111dc:	lsr	x12, x9, #32
  4111e0:	add	x8, x8, w11, uxtw
  4111e4:	orr	w11, w10, #0x2
  4111e8:	cmp	x12, #0x0
  4111ec:	stur	x8, [x29, #-48]
  4111f0:	csel	w8, w11, w10, ne  // ne = any
  4111f4:	str	w9, [x19, #72]
  4111f8:	tbnz	w8, #0, 411f98 <ferror@plt+0xe6f8>
  4111fc:	tbz	w8, #1, 411fb0 <ferror@plt+0xe710>
  411200:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411204:	add	x1, x1, #0xeca
  411208:	b	411fa0 <ferror@plt+0xe700>
  41120c:	mov	x11, xzr
  411210:	mov	x9, xzr
  411214:	mov	w12, wzr
  411218:	mov	w10, #0x1                   	// #1
  41121c:	b	411234 <ferror@plt+0xd994>
  411220:	orr	w15, w10, #0x2
  411224:	cmp	w14, #0x0
  411228:	csel	w10, w10, w15, eq  // eq = none
  41122c:	add	x11, x11, #0x1
  411230:	tbz	w13, #7, 411278 <ferror@plt+0xd9d8>
  411234:	add	x13, x8, x11
  411238:	cmp	x13, x24
  41123c:	b.cs	41127c <ferror@plt+0xd9dc>  // b.hs, b.nlast
  411240:	ldrb	w13, [x13]
  411244:	cmp	w12, #0x3f
  411248:	and	x14, x13, #0x7f
  41124c:	b.hi	411220 <ferror@plt+0xd980>  // b.pmore
  411250:	mov	w15, w12
  411254:	lsl	x17, x14, x15
  411258:	orr	x9, x17, x9
  41125c:	lsr	x15, x9, x15
  411260:	orr	w16, w10, #0x2
  411264:	cmp	x15, x14
  411268:	csel	w10, w10, w16, eq  // eq = none
  41126c:	add	w12, w12, #0x7
  411270:	add	x11, x11, #0x1
  411274:	tbnz	w13, #7, 411234 <ferror@plt+0xd994>
  411278:	and	w10, w10, #0xfffffffe
  41127c:	ldp	x21, x19, [sp, #64]
  411280:	lsr	x12, x9, #32
  411284:	add	x8, x8, w11, uxtw
  411288:	orr	w11, w10, #0x2
  41128c:	cmp	x12, #0x0
  411290:	stur	x8, [x29, #-48]
  411294:	csel	w8, w11, w10, ne  // ne = any
  411298:	str	w9, [x19, #72]
  41129c:	tbnz	w8, #0, 412044 <ferror@plt+0xe7a4>
  4112a0:	tbz	w8, #1, 41205c <ferror@plt+0xe7bc>
  4112a4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4112a8:	add	x1, x1, #0xeca
  4112ac:	b	41204c <ferror@plt+0xe7ac>
  4112b0:	mov	x11, xzr
  4112b4:	mov	x10, xzr
  4112b8:	mov	w12, wzr
  4112bc:	mov	w9, #0x1                   	// #1
  4112c0:	b	4112d8 <ferror@plt+0xda38>
  4112c4:	orr	w15, w9, #0x2
  4112c8:	cmp	w14, #0x0
  4112cc:	csel	w9, w9, w15, eq  // eq = none
  4112d0:	add	x11, x11, #0x1
  4112d4:	tbz	w13, #7, 41131c <ferror@plt+0xda7c>
  4112d8:	add	x13, x8, x11
  4112dc:	cmp	x13, x24
  4112e0:	b.cs	411320 <ferror@plt+0xda80>  // b.hs, b.nlast
  4112e4:	ldrb	w13, [x13]
  4112e8:	cmp	w12, #0x3f
  4112ec:	and	x14, x13, #0x7f
  4112f0:	b.hi	4112c4 <ferror@plt+0xda24>  // b.pmore
  4112f4:	mov	w15, w12
  4112f8:	lsl	x17, x14, x15
  4112fc:	orr	x10, x17, x10
  411300:	lsr	x15, x10, x15
  411304:	orr	w16, w9, #0x2
  411308:	cmp	x15, x14
  41130c:	csel	w9, w9, w16, eq  // eq = none
  411310:	add	w12, w12, #0x7
  411314:	add	x11, x11, #0x1
  411318:	tbnz	w13, #7, 4112d8 <ferror@plt+0xda38>
  41131c:	and	w9, w9, #0xfffffffe
  411320:	ldp	x21, x19, [sp, #64]
  411324:	add	x8, x8, w11, uxtw
  411328:	stur	x8, [x29, #-48]
  41132c:	str	x10, [x19, #80]
  411330:	tbnz	w9, #0, 4120a8 <ferror@plt+0xe808>
  411334:	tbz	w9, #1, 4120c0 <ferror@plt+0xe820>
  411338:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41133c:	add	x1, x1, #0xeca
  411340:	b	4120b0 <ferror@plt+0xe810>
  411344:	mov	x10, xzr
  411348:	mov	x20, xzr
  41134c:	mov	w11, wzr
  411350:	mov	w9, #0x1                   	// #1
  411354:	b	41136c <ferror@plt+0xdacc>
  411358:	orr	w14, w9, #0x2
  41135c:	cmp	w13, #0x0
  411360:	csel	w9, w9, w14, eq  // eq = none
  411364:	add	x10, x10, #0x1
  411368:	tbz	w12, #7, 4113b0 <ferror@plt+0xdb10>
  41136c:	add	x12, x8, x10
  411370:	cmp	x12, x24
  411374:	b.cs	4113b4 <ferror@plt+0xdb14>  // b.hs, b.nlast
  411378:	ldrb	w12, [x12]
  41137c:	cmp	w11, #0x3f
  411380:	and	x13, x12, #0x7f
  411384:	b.hi	411358 <ferror@plt+0xdab8>  // b.pmore
  411388:	mov	w14, w11
  41138c:	lsl	x16, x13, x14
  411390:	orr	x20, x16, x20
  411394:	lsr	x14, x20, x14
  411398:	orr	w15, w9, #0x2
  41139c:	cmp	x14, x13
  4113a0:	csel	w9, w9, w15, eq  // eq = none
  4113a4:	add	w11, w11, #0x7
  4113a8:	add	x10, x10, #0x1
  4113ac:	tbnz	w12, #7, 41136c <ferror@plt+0xdacc>
  4113b0:	and	w9, w9, #0xfffffffe
  4113b4:	ldr	x21, [sp, #64]
  4113b8:	add	x8, x8, w10, uxtw
  4113bc:	stur	x8, [x29, #-48]
  4113c0:	tbnz	w9, #0, 4120dc <ferror@plt+0xe83c>
  4113c4:	tbz	w9, #1, 4120f4 <ferror@plt+0xe854>
  4113c8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4113cc:	add	x1, x1, #0xeca
  4113d0:	b	4120e4 <ferror@plt+0xe844>
  4113d4:	mov	x10, xzr
  4113d8:	mov	x20, xzr
  4113dc:	mov	w11, wzr
  4113e0:	mov	w9, #0x1                   	// #1
  4113e4:	b	4113fc <ferror@plt+0xdb5c>
  4113e8:	orr	w14, w9, #0x2
  4113ec:	cmp	w13, #0x0
  4113f0:	csel	w9, w9, w14, eq  // eq = none
  4113f4:	add	x10, x10, #0x1
  4113f8:	tbz	w12, #7, 411440 <ferror@plt+0xdba0>
  4113fc:	add	x12, x8, x10
  411400:	cmp	x12, x24
  411404:	b.cs	411444 <ferror@plt+0xdba4>  // b.hs, b.nlast
  411408:	ldrb	w12, [x12]
  41140c:	cmp	w11, #0x3f
  411410:	and	x13, x12, #0x7f
  411414:	b.hi	4113e8 <ferror@plt+0xdb48>  // b.pmore
  411418:	mov	w14, w11
  41141c:	lsl	x16, x13, x14
  411420:	orr	x20, x16, x20
  411424:	lsr	x14, x20, x14
  411428:	orr	w15, w9, #0x2
  41142c:	cmp	x14, x13
  411430:	csel	w9, w9, w15, eq  // eq = none
  411434:	add	w11, w11, #0x7
  411438:	add	x10, x10, #0x1
  41143c:	tbnz	w12, #7, 4113fc <ferror@plt+0xdb5c>
  411440:	and	w9, w9, #0xfffffffe
  411444:	ldr	x22, [sp, #72]
  411448:	lsr	x11, x20, #32
  41144c:	add	x8, x8, w10, uxtw
  411450:	orr	w10, w9, #0x2
  411454:	cmp	x11, #0x0
  411458:	stur	x8, [x29, #-48]
  41145c:	csel	w8, w10, w9, ne  // ne = any
  411460:	and	x19, x20, #0xffffffff
  411464:	tbnz	w8, #0, 412124 <ferror@plt+0xe884>
  411468:	tbz	w8, #1, 41213c <ferror@plt+0xe89c>
  41146c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411470:	add	x1, x1, #0xeca
  411474:	b	41212c <ferror@plt+0xe88c>
  411478:	mov	x10, xzr
  41147c:	mov	x20, xzr
  411480:	mov	w11, wzr
  411484:	mov	w9, #0x1                   	// #1
  411488:	b	4114a0 <ferror@plt+0xdc00>
  41148c:	orr	w14, w9, #0x2
  411490:	cmp	w13, #0x0
  411494:	csel	w9, w9, w14, eq  // eq = none
  411498:	add	x10, x10, #0x1
  41149c:	tbz	w12, #7, 4114e4 <ferror@plt+0xdc44>
  4114a0:	add	x12, x8, x10
  4114a4:	cmp	x12, x24
  4114a8:	b.cs	4114e8 <ferror@plt+0xdc48>  // b.hs, b.nlast
  4114ac:	ldrb	w12, [x12]
  4114b0:	cmp	w11, #0x3f
  4114b4:	and	x13, x12, #0x7f
  4114b8:	b.hi	41148c <ferror@plt+0xdbec>  // b.pmore
  4114bc:	mov	w14, w11
  4114c0:	lsl	x16, x13, x14
  4114c4:	orr	x20, x16, x20
  4114c8:	lsr	x14, x20, x14
  4114cc:	orr	w15, w9, #0x2
  4114d0:	cmp	x14, x13
  4114d4:	csel	w9, w9, w15, eq  // eq = none
  4114d8:	add	w11, w11, #0x7
  4114dc:	add	x10, x10, #0x1
  4114e0:	tbnz	w12, #7, 4114a0 <ferror@plt+0xdc00>
  4114e4:	and	w9, w9, #0xfffffffe
  4114e8:	lsr	x11, x20, #32
  4114ec:	add	x8, x8, w10, uxtw
  4114f0:	orr	w10, w9, #0x2
  4114f4:	cmp	x11, #0x0
  4114f8:	stur	x8, [x29, #-48]
  4114fc:	csel	w8, w10, w9, ne  // ne = any
  411500:	and	x19, x20, #0xffffffff
  411504:	tbnz	w8, #0, 4121cc <ferror@plt+0xe92c>
  411508:	tbz	w8, #1, 4121e4 <ferror@plt+0xe944>
  41150c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411510:	add	x1, x1, #0xeca
  411514:	b	4121d4 <ferror@plt+0xe934>
  411518:	mov	x11, xzr
  41151c:	mov	x9, xzr
  411520:	mov	w12, wzr
  411524:	mov	w10, #0x1                   	// #1
  411528:	b	411540 <ferror@plt+0xdca0>
  41152c:	orr	w15, w10, #0x2
  411530:	cmp	w14, #0x0
  411534:	csel	w10, w10, w15, eq  // eq = none
  411538:	add	x11, x11, #0x1
  41153c:	tbz	w13, #7, 411584 <ferror@plt+0xdce4>
  411540:	add	x13, x8, x11
  411544:	cmp	x13, x24
  411548:	b.cs	411588 <ferror@plt+0xdce8>  // b.hs, b.nlast
  41154c:	ldrb	w13, [x13]
  411550:	cmp	w12, #0x3f
  411554:	and	x14, x13, #0x7f
  411558:	b.hi	41152c <ferror@plt+0xdc8c>  // b.pmore
  41155c:	mov	w15, w12
  411560:	lsl	x17, x14, x15
  411564:	orr	x9, x17, x9
  411568:	lsr	x15, x9, x15
  41156c:	orr	w16, w10, #0x2
  411570:	cmp	x15, x14
  411574:	csel	w10, w10, w16, eq  // eq = none
  411578:	add	w12, w12, #0x7
  41157c:	add	x11, x11, #0x1
  411580:	tbnz	w13, #7, 411540 <ferror@plt+0xdca0>
  411584:	and	w10, w10, #0xfffffffe
  411588:	ldp	x21, x19, [sp, #64]
  41158c:	lsr	x12, x9, #32
  411590:	add	x8, x8, w11, uxtw
  411594:	orr	w11, w10, #0x2
  411598:	cmp	x12, #0x0
  41159c:	stur	x8, [x29, #-48]
  4115a0:	csel	w8, w11, w10, ne  // ne = any
  4115a4:	str	w9, [x19, #72]
  4115a8:	tbnz	w8, #0, 41228c <ferror@plt+0xe9ec>
  4115ac:	tbz	w8, #1, 4122a4 <ferror@plt+0xea04>
  4115b0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4115b4:	add	x1, x1, #0xeca
  4115b8:	b	412294 <ferror@plt+0xe9f4>
  4115bc:	mov	x11, xzr
  4115c0:	mov	x10, xzr
  4115c4:	mov	w12, wzr
  4115c8:	mov	w9, #0x1                   	// #1
  4115cc:	b	4115e4 <ferror@plt+0xdd44>
  4115d0:	orr	w15, w9, #0x2
  4115d4:	cmp	w14, #0x0
  4115d8:	csel	w9, w9, w15, eq  // eq = none
  4115dc:	add	x11, x11, #0x1
  4115e0:	tbz	w13, #7, 411628 <ferror@plt+0xdd88>
  4115e4:	add	x13, x8, x11
  4115e8:	cmp	x13, x24
  4115ec:	b.cs	41162c <ferror@plt+0xdd8c>  // b.hs, b.nlast
  4115f0:	ldrb	w13, [x13]
  4115f4:	cmp	w12, #0x3f
  4115f8:	and	x14, x13, #0x7f
  4115fc:	b.hi	4115d0 <ferror@plt+0xdd30>  // b.pmore
  411600:	mov	w15, w12
  411604:	lsl	x17, x14, x15
  411608:	orr	x10, x17, x10
  41160c:	lsr	x15, x10, x15
  411610:	orr	w16, w9, #0x2
  411614:	cmp	x15, x14
  411618:	csel	w9, w9, w16, eq  // eq = none
  41161c:	add	w12, w12, #0x7
  411620:	add	x11, x11, #0x1
  411624:	tbnz	w13, #7, 4115e4 <ferror@plt+0xdd44>
  411628:	and	w9, w9, #0xfffffffe
  41162c:	ldp	x21, x19, [sp, #64]
  411630:	add	x8, x8, w11, uxtw
  411634:	stur	x8, [x29, #-48]
  411638:	str	x10, [x19, #80]
  41163c:	tbnz	w9, #0, 412338 <ferror@plt+0xea98>
  411640:	tbz	w9, #1, 412350 <ferror@plt+0xeab0>
  411644:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411648:	add	x1, x1, #0xeca
  41164c:	b	412340 <ferror@plt+0xeaa0>
  411650:	mov	x10, xzr
  411654:	mov	x20, xzr
  411658:	mov	w11, wzr
  41165c:	mov	w9, #0x1                   	// #1
  411660:	b	411678 <ferror@plt+0xddd8>
  411664:	orr	w14, w9, #0x2
  411668:	cmp	w13, #0x0
  41166c:	csel	w9, w9, w14, eq  // eq = none
  411670:	add	x10, x10, #0x1
  411674:	tbz	w12, #7, 4116bc <ferror@plt+0xde1c>
  411678:	add	x12, x8, x10
  41167c:	cmp	x12, x24
  411680:	b.cs	4116c0 <ferror@plt+0xde20>  // b.hs, b.nlast
  411684:	ldrb	w12, [x12]
  411688:	cmp	w11, #0x3f
  41168c:	and	x13, x12, #0x7f
  411690:	b.hi	411664 <ferror@plt+0xddc4>  // b.pmore
  411694:	mov	w14, w11
  411698:	lsl	x16, x13, x14
  41169c:	orr	x20, x16, x20
  4116a0:	lsr	x14, x20, x14
  4116a4:	orr	w15, w9, #0x2
  4116a8:	cmp	x14, x13
  4116ac:	csel	w9, w9, w15, eq  // eq = none
  4116b0:	add	w11, w11, #0x7
  4116b4:	add	x10, x10, #0x1
  4116b8:	tbnz	w12, #7, 411678 <ferror@plt+0xddd8>
  4116bc:	and	w9, w9, #0xfffffffe
  4116c0:	lsr	x11, x20, #32
  4116c4:	add	x8, x8, w10, uxtw
  4116c8:	orr	w10, w9, #0x2
  4116cc:	cmp	x11, #0x0
  4116d0:	stur	x8, [x29, #-48]
  4116d4:	csel	w8, w10, w9, ne  // ne = any
  4116d8:	and	x19, x20, #0xffffffff
  4116dc:	tbnz	w8, #0, 412378 <ferror@plt+0xead8>
  4116e0:	tbz	w8, #1, 412390 <ferror@plt+0xeaf0>
  4116e4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4116e8:	add	x1, x1, #0xeca
  4116ec:	b	412380 <ferror@plt+0xeae0>
  4116f0:	mov	x10, xzr
  4116f4:	mov	x20, xzr
  4116f8:	mov	w11, wzr
  4116fc:	mov	w9, #0x1                   	// #1
  411700:	b	411718 <ferror@plt+0xde78>
  411704:	orr	w14, w9, #0x2
  411708:	cmp	w13, #0x0
  41170c:	csel	w9, w9, w14, eq  // eq = none
  411710:	add	x10, x10, #0x1
  411714:	tbz	w12, #7, 41175c <ferror@plt+0xdebc>
  411718:	add	x12, x8, x10
  41171c:	cmp	x12, x24
  411720:	b.cs	411760 <ferror@plt+0xdec0>  // b.hs, b.nlast
  411724:	ldrb	w12, [x12]
  411728:	cmp	w11, #0x3f
  41172c:	and	x13, x12, #0x7f
  411730:	b.hi	411704 <ferror@plt+0xde64>  // b.pmore
  411734:	mov	w14, w11
  411738:	lsl	x16, x13, x14
  41173c:	orr	x20, x16, x20
  411740:	lsr	x14, x20, x14
  411744:	orr	w15, w9, #0x2
  411748:	cmp	x14, x13
  41174c:	csel	w9, w9, w15, eq  // eq = none
  411750:	add	w11, w11, #0x7
  411754:	add	x10, x10, #0x1
  411758:	tbnz	w12, #7, 411718 <ferror@plt+0xde78>
  41175c:	and	w9, w9, #0xfffffffe
  411760:	lsr	x11, x20, #32
  411764:	add	x8, x8, w10, uxtw
  411768:	orr	w10, w9, #0x2
  41176c:	cmp	x11, #0x0
  411770:	stur	x8, [x29, #-48]
  411774:	csel	w8, w10, w9, ne  // ne = any
  411778:	and	x19, x20, #0xffffffff
  41177c:	tbnz	w8, #0, 412420 <ferror@plt+0xeb80>
  411780:	tbz	w8, #1, 412438 <ferror@plt+0xeb98>
  411784:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411788:	add	x1, x1, #0xeca
  41178c:	b	412428 <ferror@plt+0xeb88>
  411790:	mov	x10, xzr
  411794:	mov	x20, xzr
  411798:	mov	w11, wzr
  41179c:	mov	w9, #0x1                   	// #1
  4117a0:	b	4117b8 <ferror@plt+0xdf18>
  4117a4:	orr	w14, w9, #0x2
  4117a8:	cmp	w13, #0x0
  4117ac:	csel	w9, w9, w14, eq  // eq = none
  4117b0:	add	x10, x10, #0x1
  4117b4:	tbz	w12, #7, 4117fc <ferror@plt+0xdf5c>
  4117b8:	add	x12, x8, x10
  4117bc:	cmp	x12, x24
  4117c0:	b.cs	411800 <ferror@plt+0xdf60>  // b.hs, b.nlast
  4117c4:	ldrb	w12, [x12]
  4117c8:	cmp	w11, #0x3f
  4117cc:	and	x13, x12, #0x7f
  4117d0:	b.hi	4117a4 <ferror@plt+0xdf04>  // b.pmore
  4117d4:	mov	w14, w11
  4117d8:	lsl	x16, x13, x14
  4117dc:	orr	x20, x16, x20
  4117e0:	lsr	x14, x20, x14
  4117e4:	orr	w15, w9, #0x2
  4117e8:	cmp	x14, x13
  4117ec:	csel	w9, w9, w15, eq  // eq = none
  4117f0:	add	w11, w11, #0x7
  4117f4:	add	x10, x10, #0x1
  4117f8:	tbnz	w12, #7, 4117b8 <ferror@plt+0xdf18>
  4117fc:	and	w9, w9, #0xfffffffe
  411800:	ldr	x22, [sp, #72]
  411804:	lsr	x11, x20, #32
  411808:	add	x8, x8, w10, uxtw
  41180c:	orr	w10, w9, #0x2
  411810:	cmp	x11, #0x0
  411814:	stur	x8, [x29, #-48]
  411818:	csel	w8, w10, w9, ne  // ne = any
  41181c:	and	x19, x20, #0xffffffff
  411820:	tbnz	w8, #0, 4124e0 <ferror@plt+0xec40>
  411824:	tbz	w8, #1, 4124f8 <ferror@plt+0xec58>
  411828:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41182c:	add	x1, x1, #0xeca
  411830:	b	4124e8 <ferror@plt+0xec48>
  411834:	sub	w8, w21, #0x1c
  411838:	mov	w2, #0x5                   	// #5
  41183c:	cmp	w8, #0x23
  411840:	b.hi	412588 <ferror@plt+0xece8>  // b.pmore
  411844:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  411848:	mov	x0, xzr
  41184c:	add	x1, x1, #0xfd4
  411850:	bl	403700 <dcgettext@plt>
  411854:	mov	w1, w21
  411858:	bl	4037a0 <printf@plt>
  41185c:	b	4125a0 <ferror@plt+0xed00>
  411860:	ldr	x21, [sp, #64]
  411864:	add	x9, x22, #0x9
  411868:	cmp	x9, x21
  41186c:	b.cs	4125ac <ferror@plt+0xed0c>  // b.hs, b.nlast
  411870:	mov	w1, #0x8                   	// #8
  411874:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  411878:	ldr	x9, [x9, #696]
  41187c:	mov	x0, x8
  411880:	blr	x9
  411884:	ldur	x8, [x29, #-48]
  411888:	mov	x20, x0
  41188c:	b	4125c8 <ferror@plt+0xed28>
  411890:	ldr	w8, [x27, #664]
  411894:	cbnz	w8, 410bfc <ferror@plt+0xd35c>
  411898:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  41189c:	add	x0, x0, #0x509
  4118a0:	b	4130d8 <ferror@plt+0xf838>
  4118a4:	mov	x10, xzr
  4118a8:	mov	x20, xzr
  4118ac:	mov	w11, wzr
  4118b0:	mov	w9, #0x1                   	// #1
  4118b4:	b	4118cc <ferror@plt+0xe02c>
  4118b8:	orr	w14, w9, #0x2
  4118bc:	cmp	w13, #0x0
  4118c0:	csel	w9, w9, w14, eq  // eq = none
  4118c4:	add	x10, x10, #0x1
  4118c8:	tbz	w12, #7, 411910 <ferror@plt+0xe070>
  4118cc:	add	x12, x8, x10
  4118d0:	cmp	x12, x24
  4118d4:	b.cs	411914 <ferror@plt+0xe074>  // b.hs, b.nlast
  4118d8:	ldrb	w12, [x12]
  4118dc:	cmp	w11, #0x3f
  4118e0:	and	x13, x12, #0x7f
  4118e4:	b.hi	4118b8 <ferror@plt+0xe018>  // b.pmore
  4118e8:	mov	w14, w11
  4118ec:	lsl	x16, x13, x14
  4118f0:	orr	x20, x16, x20
  4118f4:	lsr	x14, x20, x14
  4118f8:	orr	w15, w9, #0x2
  4118fc:	cmp	x14, x13
  411900:	csel	w9, w9, w15, eq  // eq = none
  411904:	add	w11, w11, #0x7
  411908:	add	x10, x10, #0x1
  41190c:	tbnz	w12, #7, 4118cc <ferror@plt+0xe02c>
  411910:	and	w9, w9, #0xfffffffe
  411914:	ldr	x21, [sp, #64]
  411918:	add	x8, x8, w10, uxtw
  41191c:	stur	x8, [x29, #-48]
  411920:	tbnz	w9, #0, 4125f0 <ferror@plt+0xed50>
  411924:	tbz	w9, #1, 412608 <ferror@plt+0xed68>
  411928:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41192c:	add	x1, x1, #0xeca
  411930:	b	4125f8 <ferror@plt+0xed58>
  411934:	mov	x10, xzr
  411938:	mov	x20, xzr
  41193c:	mov	w11, wzr
  411940:	mov	w9, #0x1                   	// #1
  411944:	b	41195c <ferror@plt+0xe0bc>
  411948:	orr	w14, w9, #0x2
  41194c:	cmp	w13, #0x0
  411950:	csel	w9, w9, w14, eq  // eq = none
  411954:	add	x10, x10, #0x1
  411958:	tbz	w12, #7, 4119a0 <ferror@plt+0xe100>
  41195c:	add	x12, x8, x10
  411960:	cmp	x12, x24
  411964:	b.cs	4119a4 <ferror@plt+0xe104>  // b.hs, b.nlast
  411968:	ldrb	w12, [x12]
  41196c:	cmp	w11, #0x3f
  411970:	and	x13, x12, #0x7f
  411974:	b.hi	411948 <ferror@plt+0xe0a8>  // b.pmore
  411978:	mov	w14, w11
  41197c:	lsl	x16, x13, x14
  411980:	orr	x20, x16, x20
  411984:	lsr	x14, x20, x14
  411988:	orr	w15, w9, #0x2
  41198c:	cmp	x14, x13
  411990:	csel	w9, w9, w15, eq  // eq = none
  411994:	add	w11, w11, #0x7
  411998:	add	x10, x10, #0x1
  41199c:	tbnz	w12, #7, 41195c <ferror@plt+0xe0bc>
  4119a0:	and	w9, w9, #0xfffffffe
  4119a4:	lsr	x11, x20, #32
  4119a8:	add	x8, x8, w10, uxtw
  4119ac:	orr	w10, w9, #0x2
  4119b0:	cmp	x11, #0x0
  4119b4:	stur	x8, [x29, #-48]
  4119b8:	csel	w8, w10, w9, ne  // ne = any
  4119bc:	and	x19, x20, #0xffffffff
  4119c0:	tbnz	w8, #0, 412624 <ferror@plt+0xed84>
  4119c4:	tbz	w8, #1, 41263c <ferror@plt+0xed9c>
  4119c8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4119cc:	add	x1, x1, #0xeca
  4119d0:	b	41262c <ferror@plt+0xed8c>
  4119d4:	ldr	w8, [x27, #664]
  4119d8:	cbz	w8, 413174 <ferror@plt+0xf8d4>
  4119dc:	ldr	x19, [sp, #72]
  4119e0:	sub	x1, x29, #0x44
  4119e4:	sub	x2, x29, #0x34
  4119e8:	mov	x0, x19
  4119ec:	bl	425b64 <ferror@plt+0x222c4>
  4119f0:	ldr	x21, [sp, #64]
  4119f4:	b	413600 <ferror@plt+0xfd60>
  4119f8:	mov	x10, xzr
  4119fc:	mov	x19, xzr
  411a00:	mov	w11, wzr
  411a04:	mov	w9, #0x1                   	// #1
  411a08:	b	411a20 <ferror@plt+0xe180>
  411a0c:	orr	w14, w9, #0x2
  411a10:	cmp	w13, #0x0
  411a14:	csel	w9, w9, w14, eq  // eq = none
  411a18:	add	x10, x10, #0x1
  411a1c:	tbz	w12, #7, 411a64 <ferror@plt+0xe1c4>
  411a20:	add	x12, x8, x10
  411a24:	cmp	x12, x24
  411a28:	b.cs	411a68 <ferror@plt+0xe1c8>  // b.hs, b.nlast
  411a2c:	ldrb	w12, [x12]
  411a30:	cmp	w11, #0x3f
  411a34:	and	x13, x12, #0x7f
  411a38:	b.hi	411a0c <ferror@plt+0xe16c>  // b.pmore
  411a3c:	mov	w14, w11
  411a40:	lsl	x16, x13, x14
  411a44:	orr	x19, x16, x19
  411a48:	lsr	x14, x19, x14
  411a4c:	orr	w15, w9, #0x2
  411a50:	cmp	x14, x13
  411a54:	csel	w9, w9, w15, eq  // eq = none
  411a58:	add	w11, w11, #0x7
  411a5c:	add	x10, x10, #0x1
  411a60:	tbnz	w12, #7, 411a20 <ferror@plt+0xe180>
  411a64:	and	w9, w9, #0xfffffffe
  411a68:	ldr	x22, [sp, #72]
  411a6c:	add	x8, x8, w10, uxtw
  411a70:	stur	x8, [x29, #-48]
  411a74:	tbnz	w9, #0, 4126e4 <ferror@plt+0xee44>
  411a78:	tbz	w9, #1, 4126fc <ferror@plt+0xee5c>
  411a7c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411a80:	add	x1, x1, #0xeca
  411a84:	b	4126ec <ferror@plt+0xee4c>
  411a88:	ldr	x19, [sp, #72]
  411a8c:	ldr	w9, [x27, #664]
  411a90:	adrp	x10, 442000 <warn@@Base+0x4fcc>
  411a94:	add	x10, x10, #0x620
  411a98:	ldr	w8, [x19, #16]
  411a9c:	cmp	w20, w8
  411aa0:	ldr	x8, [sp, #48]
  411aa4:	csel	x21, x10, x8, cc  // cc = lo, ul, last
  411aa8:	cbz	w9, 411ab4 <ferror@plt+0xe214>
  411aac:	ldrb	w8, [x21]
  411ab0:	cbz	w8, 412cec <ferror@plt+0xf44c>
  411ab4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  411ab8:	ldr	x8, [x8, #1288]
  411abc:	cbz	x8, 412cb0 <ferror@plt+0xf410>
  411ac0:	mov	w0, w20
  411ac4:	blr	x8
  411ac8:	cbz	x0, 412cb0 <ferror@plt+0xf410>
  411acc:	mov	x4, x0
  411ad0:	adrp	x0, 466000 <_bfd_std_section+0x110>
  411ad4:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  411ad8:	add	x0, x0, #0xed4
  411adc:	add	x2, x2, #0x4dc
  411ae0:	mov	w1, #0x40                  	// #64
  411ae4:	mov	w3, w20
  411ae8:	bl	403160 <snprintf@plt>
  411aec:	b	412ccc <ferror@plt+0xf42c>
  411af0:	cmp	x8, x24
  411af4:	b.cs	411b08 <ferror@plt+0xe268>  // b.hs, b.nlast
  411af8:	sub	w1, w24, w8
  411afc:	sub	w9, w1, #0x1
  411b00:	cmp	w9, #0x7
  411b04:	b.ls	410c94 <ferror@plt+0xd3f4>  // b.plast
  411b08:	mov	x20, xzr
  411b0c:	ldp	x21, x19, [sp, #64]
  411b10:	ldr	w9, [x27, #664]
  411b14:	add	x8, x8, #0x1
  411b18:	stur	x8, [x29, #-48]
  411b1c:	cbnz	w9, 4125dc <ferror@plt+0xed3c>
  411b20:	adrp	x11, 466000 <_bfd_std_section+0x110>
  411b24:	ldr	w8, [x19, #48]
  411b28:	ldrsw	x9, [x11, #1436]
  411b2c:	ldr	x10, [x19, #56]
  411b30:	ldrb	w19, [x19, #94]
  411b34:	adrp	x12, 466000 <_bfd_std_section+0x110>
  411b38:	mul	x21, x20, x8
  411b3c:	add	w8, w9, #0x1
  411b40:	add	x12, x12, #0x5a0
  411b44:	add	x22, x12, x9, lsl #6
  411b48:	add	x25, x21, x10
  411b4c:	and	w8, w8, #0xf
  411b50:	str	w8, [x11, #1436]
  411b54:	cbz	w19, 4134bc <ferror@plt+0xfc1c>
  411b58:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  411b5c:	add	x2, x2, #0xe79
  411b60:	mov	w1, #0x40                  	// #64
  411b64:	mov	x0, x22
  411b68:	mov	x3, x25
  411b6c:	bl	403160 <snprintf@plt>
  411b70:	cmp	w19, #0x8
  411b74:	mov	w8, #0x8                   	// #8
  411b78:	csel	w8, w19, w8, cc  // cc = lo, ul, last
  411b7c:	mov	w9, #0x10                  	// #16
  411b80:	sub	w8, w9, w8, lsl #1
  411b84:	add	x22, x22, x8
  411b88:	b	4134e8 <ferror@plt+0xfc48>
  411b8c:	cmp	x8, x21
  411b90:	b.cs	411ba4 <ferror@plt+0xe304>  // b.hs, b.nlast
  411b94:	sub	w1, w21, w8
  411b98:	sub	w9, w1, #0x1
  411b9c:	cmp	w9, #0x7
  411ba0:	b.ls	410cc4 <ferror@plt+0xd424>  // b.plast
  411ba4:	mov	x20, xzr
  411ba8:	ldr	x19, [sp, #72]
  411bac:	ldr	w9, [x27, #664]
  411bb0:	add	x8, x8, #0x2
  411bb4:	stur	x8, [x29, #-48]
  411bb8:	cbnz	w9, 4125dc <ferror@plt+0xed3c>
  411bbc:	adrp	x11, 466000 <_bfd_std_section+0x110>
  411bc0:	ldr	w8, [x19, #48]
  411bc4:	ldrsw	x9, [x11, #1436]
  411bc8:	ldr	x10, [x19, #56]
  411bcc:	ldrb	w19, [x19, #94]
  411bd0:	adrp	x12, 466000 <_bfd_std_section+0x110>
  411bd4:	mul	x21, x20, x8
  411bd8:	add	w8, w9, #0x1
  411bdc:	add	x12, x12, #0x5a0
  411be0:	add	x22, x12, x9, lsl #6
  411be4:	add	x25, x21, x10
  411be8:	and	w8, w8, #0xf
  411bec:	str	w8, [x11, #1436]
  411bf0:	cbz	w19, 4134f4 <ferror@plt+0xfc54>
  411bf4:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  411bf8:	add	x2, x2, #0xe79
  411bfc:	mov	w1, #0x40                  	// #64
  411c00:	mov	x0, x22
  411c04:	mov	x3, x25
  411c08:	bl	403160 <snprintf@plt>
  411c0c:	cmp	w19, #0x8
  411c10:	mov	w8, #0x8                   	// #8
  411c14:	csel	w8, w19, w8, cc  // cc = lo, ul, last
  411c18:	mov	w9, #0x10                  	// #16
  411c1c:	sub	w8, w9, w8, lsl #1
  411c20:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  411c24:	add	x22, x22, x8
  411c28:	add	x0, x0, #0xc57
  411c2c:	b	413648 <ferror@plt+0xfda8>
  411c30:	cmp	x8, x21
  411c34:	b.cs	411c48 <ferror@plt+0xe3a8>  // b.hs, b.nlast
  411c38:	sub	w1, w21, w8
  411c3c:	sub	w9, w1, #0x1
  411c40:	cmp	w9, #0x7
  411c44:	b.ls	410cf4 <ferror@plt+0xd454>  // b.plast
  411c48:	mov	x20, xzr
  411c4c:	ldr	x19, [sp, #72]
  411c50:	ldr	w9, [x27, #664]
  411c54:	add	x8, x8, #0x4
  411c58:	stur	x8, [x29, #-48]
  411c5c:	cbnz	w9, 4125dc <ferror@plt+0xed3c>
  411c60:	adrp	x11, 466000 <_bfd_std_section+0x110>
  411c64:	ldr	w8, [x19, #48]
  411c68:	ldrsw	x9, [x11, #1436]
  411c6c:	ldr	x10, [x19, #56]
  411c70:	ldrb	w19, [x19, #94]
  411c74:	adrp	x12, 466000 <_bfd_std_section+0x110>
  411c78:	mul	x21, x20, x8
  411c7c:	add	w8, w9, #0x1
  411c80:	add	x12, x12, #0x5a0
  411c84:	add	x22, x12, x9, lsl #6
  411c88:	add	x25, x21, x10
  411c8c:	and	w8, w8, #0xf
  411c90:	str	w8, [x11, #1436]
  411c94:	cbz	w19, 41352c <ferror@plt+0xfc8c>
  411c98:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  411c9c:	add	x2, x2, #0xe79
  411ca0:	mov	w1, #0x40                  	// #64
  411ca4:	mov	x0, x22
  411ca8:	mov	x3, x25
  411cac:	bl	403160 <snprintf@plt>
  411cb0:	cmp	w19, #0x8
  411cb4:	mov	w8, #0x8                   	// #8
  411cb8:	csel	w8, w19, w8, cc  // cc = lo, ul, last
  411cbc:	mov	w9, #0x10                  	// #16
  411cc0:	sub	w8, w9, w8, lsl #1
  411cc4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  411cc8:	add	x22, x22, x8
  411ccc:	add	x0, x0, #0xc79
  411cd0:	b	413648 <ferror@plt+0xfda8>
  411cd4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411cd8:	add	x1, x1, #0xeb9
  411cdc:	mov	w2, #0x5                   	// #5
  411ce0:	mov	x0, xzr
  411ce4:	bl	403700 <dcgettext@plt>
  411ce8:	bl	43cf70 <error@@Base>
  411cec:	ldur	x10, [x29, #-48]
  411cf0:	mov	x8, xzr
  411cf4:	mov	x22, xzr
  411cf8:	mov	w11, wzr
  411cfc:	mov	w9, #0x1                   	// #1
  411d00:	b	411d18 <ferror@plt+0xe478>
  411d04:	orr	w14, w9, #0x2
  411d08:	cmp	w13, #0x0
  411d0c:	csel	w9, w9, w14, eq  // eq = none
  411d10:	add	x8, x8, #0x1
  411d14:	tbz	w12, #7, 411d5c <ferror@plt+0xe4bc>
  411d18:	add	x12, x10, x8
  411d1c:	cmp	x12, x24
  411d20:	b.cs	411d60 <ferror@plt+0xe4c0>  // b.hs, b.nlast
  411d24:	ldrb	w12, [x12]
  411d28:	cmp	w11, #0x3f
  411d2c:	and	x13, x12, #0x7f
  411d30:	b.hi	411d04 <ferror@plt+0xe464>  // b.pmore
  411d34:	mov	w14, w11
  411d38:	lsl	x16, x13, x14
  411d3c:	orr	x22, x16, x22
  411d40:	lsr	x14, x22, x14
  411d44:	orr	w15, w9, #0x2
  411d48:	cmp	x14, x13
  411d4c:	csel	w9, w9, w15, eq  // eq = none
  411d50:	add	w11, w11, #0x7
  411d54:	add	x8, x8, #0x1
  411d58:	tbnz	w12, #7, 411d18 <ferror@plt+0xe478>
  411d5c:	and	w9, w9, #0xfffffffe
  411d60:	add	x8, x10, w8, uxtw
  411d64:	stur	x8, [x29, #-48]
  411d68:	tbnz	w9, #0, 412760 <ferror@plt+0xeec0>
  411d6c:	tbz	w9, #1, 412778 <ferror@plt+0xeed8>
  411d70:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411d74:	add	x1, x1, #0xeca
  411d78:	b	412768 <ferror@plt+0xeec8>
  411d7c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411d80:	add	x1, x1, #0xeb9
  411d84:	mov	w2, #0x5                   	// #5
  411d88:	mov	x0, xzr
  411d8c:	bl	403700 <dcgettext@plt>
  411d90:	bl	43cf70 <error@@Base>
  411d94:	ldr	w8, [x19, #16]
  411d98:	ldr	w9, [x27, #664]
  411d9c:	adrp	x10, 442000 <warn@@Base+0x4fcc>
  411da0:	add	x10, x10, #0x620
  411da4:	cmp	w8, w20
  411da8:	ldr	x8, [sp, #48]
  411dac:	csel	x21, x10, x8, hi  // hi = pmore
  411db0:	cbz	w9, 411dbc <ferror@plt+0xe51c>
  411db4:	ldrb	w8, [x21]
  411db8:	cbz	w8, 412d70 <ferror@plt+0xf4d0>
  411dbc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  411dc0:	ldr	x8, [x8, #1288]
  411dc4:	cbz	x8, 412d34 <ferror@plt+0xf494>
  411dc8:	mov	w0, w20
  411dcc:	blr	x8
  411dd0:	cbz	x0, 412d34 <ferror@plt+0xf494>
  411dd4:	mov	x4, x0
  411dd8:	adrp	x0, 466000 <_bfd_std_section+0x110>
  411ddc:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  411de0:	add	x0, x0, #0xed4
  411de4:	add	x2, x2, #0x4dc
  411de8:	mov	w1, #0x40                  	// #64
  411dec:	mov	w3, w20
  411df0:	bl	403160 <snprintf@plt>
  411df4:	b	412d50 <ferror@plt+0xf4b0>
  411df8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411dfc:	add	x1, x1, #0xeb9
  411e00:	mov	w2, #0x5                   	// #5
  411e04:	mov	x0, xzr
  411e08:	bl	403700 <dcgettext@plt>
  411e0c:	bl	43cf70 <error@@Base>
  411e10:	ldr	w8, [x19, #16]
  411e14:	ldr	w9, [x27, #664]
  411e18:	adrp	x10, 442000 <warn@@Base+0x4fcc>
  411e1c:	add	x10, x10, #0x620
  411e20:	cmp	w8, w20
  411e24:	ldr	x8, [sp, #48]
  411e28:	csel	x21, x10, x8, hi  // hi = pmore
  411e2c:	cbz	w9, 411e38 <ferror@plt+0xe598>
  411e30:	ldrb	w8, [x21]
  411e34:	cbz	w8, 412df0 <ferror@plt+0xf550>
  411e38:	adrp	x8, 466000 <_bfd_std_section+0x110>
  411e3c:	ldr	x8, [x8, #1288]
  411e40:	cbz	x8, 412db4 <ferror@plt+0xf514>
  411e44:	mov	w0, w20
  411e48:	blr	x8
  411e4c:	cbz	x0, 412db4 <ferror@plt+0xf514>
  411e50:	mov	x4, x0
  411e54:	adrp	x0, 466000 <_bfd_std_section+0x110>
  411e58:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  411e5c:	add	x0, x0, #0xed4
  411e60:	add	x2, x2, #0x4dc
  411e64:	mov	w1, #0x40                  	// #64
  411e68:	mov	w3, w20
  411e6c:	bl	403160 <snprintf@plt>
  411e70:	b	412dd0 <ferror@plt+0xf530>
  411e74:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411e78:	add	x1, x1, #0xeb9
  411e7c:	mov	w2, #0x5                   	// #5
  411e80:	mov	x0, xzr
  411e84:	bl	403700 <dcgettext@plt>
  411e88:	bl	43cf70 <error@@Base>
  411e8c:	ldr	w8, [x19, #16]
  411e90:	ldr	w9, [x27, #664]
  411e94:	adrp	x10, 442000 <warn@@Base+0x4fcc>
  411e98:	add	x10, x10, #0x620
  411e9c:	cmp	w8, w20
  411ea0:	ldr	x8, [sp, #48]
  411ea4:	csel	x21, x10, x8, hi  // hi = pmore
  411ea8:	cbz	w9, 411eb4 <ferror@plt+0xe614>
  411eac:	ldrb	w8, [x21]
  411eb0:	cbz	w8, 412e3c <ferror@plt+0xf59c>
  411eb4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  411eb8:	ldr	x8, [x8, #1288]
  411ebc:	cbz	x8, 412e00 <ferror@plt+0xf560>
  411ec0:	mov	w0, w20
  411ec4:	blr	x8
  411ec8:	cbz	x0, 412e00 <ferror@plt+0xf560>
  411ecc:	mov	x4, x0
  411ed0:	adrp	x0, 466000 <_bfd_std_section+0x110>
  411ed4:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  411ed8:	add	x0, x0, #0xed4
  411edc:	add	x2, x2, #0x4dc
  411ee0:	mov	w1, #0x40                  	// #64
  411ee4:	mov	w3, w20
  411ee8:	bl	403160 <snprintf@plt>
  411eec:	b	412e1c <ferror@plt+0xf57c>
  411ef0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411ef4:	add	x1, x1, #0xeb9
  411ef8:	mov	w2, #0x5                   	// #5
  411efc:	mov	x0, xzr
  411f00:	bl	403700 <dcgettext@plt>
  411f04:	bl	43cf70 <error@@Base>
  411f08:	ldur	x10, [x29, #-48]
  411f0c:	mov	x8, xzr
  411f10:	mov	x21, xzr
  411f14:	mov	w11, wzr
  411f18:	mov	w9, #0x1                   	// #1
  411f1c:	b	411f34 <ferror@plt+0xe694>
  411f20:	orr	w14, w9, #0x2
  411f24:	cmp	w13, #0x0
  411f28:	csel	w9, w9, w14, eq  // eq = none
  411f2c:	add	x8, x8, #0x1
  411f30:	tbz	w12, #7, 411f78 <ferror@plt+0xe6d8>
  411f34:	add	x12, x10, x8
  411f38:	cmp	x12, x24
  411f3c:	b.cs	411f7c <ferror@plt+0xe6dc>  // b.hs, b.nlast
  411f40:	ldrb	w12, [x12]
  411f44:	cmp	w11, #0x3f
  411f48:	and	x13, x12, #0x7f
  411f4c:	b.hi	411f20 <ferror@plt+0xe680>  // b.pmore
  411f50:	mov	w14, w11
  411f54:	lsl	x16, x13, x14
  411f58:	orr	x21, x16, x21
  411f5c:	lsr	x14, x21, x14
  411f60:	orr	w15, w9, #0x2
  411f64:	cmp	x14, x13
  411f68:	csel	w9, w9, w15, eq  // eq = none
  411f6c:	add	w11, w11, #0x7
  411f70:	add	x8, x8, #0x1
  411f74:	tbnz	w12, #7, 411f34 <ferror@plt+0xe694>
  411f78:	and	w9, w9, #0xfffffffe
  411f7c:	add	x8, x10, w8, uxtw
  411f80:	stur	x8, [x29, #-48]
  411f84:	tbnz	w9, #0, 4127e0 <ferror@plt+0xef40>
  411f88:	tbz	w9, #1, 4127f8 <ferror@plt+0xef58>
  411f8c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411f90:	add	x1, x1, #0xeca
  411f94:	b	4127e8 <ferror@plt+0xef48>
  411f98:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  411f9c:	add	x1, x1, #0xeb9
  411fa0:	mov	w2, #0x5                   	// #5
  411fa4:	mov	x0, xzr
  411fa8:	bl	403700 <dcgettext@plt>
  411fac:	bl	43cf70 <error@@Base>
  411fb0:	ldur	x11, [x29, #-48]
  411fb4:	mov	x9, xzr
  411fb8:	mov	x8, xzr
  411fbc:	mov	w12, wzr
  411fc0:	mov	w10, #0x1                   	// #1
  411fc4:	b	411fdc <ferror@plt+0xe73c>
  411fc8:	orr	w15, w10, #0x2
  411fcc:	cmp	w14, #0x0
  411fd0:	csel	w10, w10, w15, eq  // eq = none
  411fd4:	add	x9, x9, #0x1
  411fd8:	tbz	w13, #7, 412020 <ferror@plt+0xe780>
  411fdc:	add	x13, x11, x9
  411fe0:	cmp	x13, x24
  411fe4:	b.cs	412024 <ferror@plt+0xe784>  // b.hs, b.nlast
  411fe8:	ldrb	w13, [x13]
  411fec:	cmp	w12, #0x3f
  411ff0:	and	x14, x13, #0x7f
  411ff4:	b.hi	411fc8 <ferror@plt+0xe728>  // b.pmore
  411ff8:	mov	w15, w12
  411ffc:	lsl	x17, x14, x15
  412000:	orr	x8, x17, x8
  412004:	lsr	x15, x8, x15
  412008:	orr	w16, w10, #0x2
  41200c:	cmp	x15, x14
  412010:	csel	w10, w10, w16, eq  // eq = none
  412014:	add	w12, w12, #0x7
  412018:	add	x9, x9, #0x1
  41201c:	tbnz	w13, #7, 411fdc <ferror@plt+0xe73c>
  412020:	and	w10, w10, #0xfffffffe
  412024:	add	x9, x11, w9, uxtw
  412028:	stur	x9, [x29, #-48]
  41202c:	str	x8, [x19, #80]
  412030:	tbnz	w10, #0, 41285c <ferror@plt+0xefbc>
  412034:	tbz	w10, #1, 412874 <ferror@plt+0xefd4>
  412038:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41203c:	add	x1, x1, #0xeca
  412040:	b	412864 <ferror@plt+0xefc4>
  412044:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412048:	add	x1, x1, #0xeb9
  41204c:	mov	w2, #0x5                   	// #5
  412050:	mov	x0, xzr
  412054:	bl	403700 <dcgettext@plt>
  412058:	bl	43cf70 <error@@Base>
  41205c:	strb	wzr, [x19, #93]
  412060:	ldr	w8, [x27, #664]
  412064:	cbnz	w8, 410c00 <ferror@plt+0xd360>
  412068:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41206c:	ldr	x8, [x8, #1288]
  412070:	ldr	w20, [x19, #72]
  412074:	cbz	x8, 413424 <ferror@plt+0xfb84>
  412078:	mov	w0, w20
  41207c:	blr	x8
  412080:	cbz	x0, 413424 <ferror@plt+0xfb84>
  412084:	mov	x4, x0
  412088:	adrp	x0, 466000 <_bfd_std_section+0x110>
  41208c:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  412090:	add	x0, x0, #0xed4
  412094:	add	x2, x2, #0x4dc
  412098:	mov	w1, #0x40                  	// #64
  41209c:	mov	w3, w20
  4120a0:	bl	403160 <snprintf@plt>
  4120a4:	b	413440 <ferror@plt+0xfba0>
  4120a8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4120ac:	add	x1, x1, #0xeb9
  4120b0:	mov	w2, #0x5                   	// #5
  4120b4:	mov	x0, xzr
  4120b8:	bl	403700 <dcgettext@plt>
  4120bc:	bl	43cf70 <error@@Base>
  4120c0:	ldr	w8, [x27, #664]
  4120c4:	cbnz	w8, 410c00 <ferror@plt+0xd360>
  4120c8:	ldr	w1, [x19, #80]
  4120cc:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4120d0:	add	x0, x0, #0xdc6
  4120d4:	bl	4037a0 <printf@plt>
  4120d8:	b	410c00 <ferror@plt+0xd360>
  4120dc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4120e0:	add	x1, x1, #0xeb9
  4120e4:	mov	w2, #0x5                   	// #5
  4120e8:	mov	x0, xzr
  4120ec:	bl	403700 <dcgettext@plt>
  4120f0:	bl	43cf70 <error@@Base>
  4120f4:	ldur	x8, [x29, #-48]
  4120f8:	cmp	x8, x21
  4120fc:	b.cs	41210c <ferror@plt+0xe86c>  // b.hs, b.nlast
  412100:	sub	x9, x21, x8
  412104:	cmp	x20, x9
  412108:	b.ls	413270 <ferror@plt+0xf9d0>  // b.plast
  41210c:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  412110:	add	x1, x1, #0xde3
  412114:	mov	w2, #0x5                   	// #5
  412118:	mov	x0, xzr
  41211c:	bl	403700 <dcgettext@plt>
  412120:	b	412618 <ferror@plt+0xed78>
  412124:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412128:	add	x1, x1, #0xeb9
  41212c:	mov	w2, #0x5                   	// #5
  412130:	mov	x0, xzr
  412134:	bl	403700 <dcgettext@plt>
  412138:	bl	43cf70 <error@@Base>
  41213c:	ldur	x10, [x29, #-48]
  412140:	mov	x8, xzr
  412144:	mov	x21, xzr
  412148:	mov	w11, wzr
  41214c:	mov	w9, #0x1                   	// #1
  412150:	b	412168 <ferror@plt+0xe8c8>
  412154:	orr	w14, w9, #0x2
  412158:	cmp	w13, #0x0
  41215c:	csel	w9, w9, w14, eq  // eq = none
  412160:	add	x8, x8, #0x1
  412164:	tbz	w12, #7, 4121ac <ferror@plt+0xe90c>
  412168:	add	x12, x10, x8
  41216c:	cmp	x12, x24
  412170:	b.cs	4121b0 <ferror@plt+0xe910>  // b.hs, b.nlast
  412174:	ldrb	w12, [x12]
  412178:	cmp	w11, #0x3f
  41217c:	and	x13, x12, #0x7f
  412180:	b.hi	412154 <ferror@plt+0xe8b4>  // b.pmore
  412184:	mov	w14, w11
  412188:	lsl	x16, x13, x14
  41218c:	orr	x21, x16, x21
  412190:	lsr	x14, x21, x14
  412194:	orr	w15, w9, #0x2
  412198:	cmp	x14, x13
  41219c:	csel	w9, w9, w15, eq  // eq = none
  4121a0:	add	w11, w11, #0x7
  4121a4:	add	x8, x8, #0x1
  4121a8:	tbnz	w12, #7, 412168 <ferror@plt+0xe8c8>
  4121ac:	and	w9, w9, #0xfffffffe
  4121b0:	add	x8, x10, w8, uxtw
  4121b4:	stur	x8, [x29, #-48]
  4121b8:	tbnz	w9, #0, 4128c0 <ferror@plt+0xf020>
  4121bc:	tbz	w9, #1, 4128d8 <ferror@plt+0xf038>
  4121c0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4121c4:	add	x1, x1, #0xeca
  4121c8:	b	4128c8 <ferror@plt+0xf028>
  4121cc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4121d0:	add	x1, x1, #0xeb9
  4121d4:	mov	w2, #0x5                   	// #5
  4121d8:	mov	x0, xzr
  4121dc:	bl	403700 <dcgettext@plt>
  4121e0:	bl	43cf70 <error@@Base>
  4121e4:	ldur	x10, [x29, #-48]
  4121e8:	mov	x8, xzr
  4121ec:	mov	x22, xzr
  4121f0:	mov	w11, wzr
  4121f4:	mov	w9, #0x1                   	// #1
  4121f8:	b	412210 <ferror@plt+0xe970>
  4121fc:	orr	w14, w9, #0x2
  412200:	cmp	w13, #0x0
  412204:	csel	w9, w9, w14, eq  // eq = none
  412208:	add	x8, x8, #0x1
  41220c:	tbz	w12, #7, 412254 <ferror@plt+0xe9b4>
  412210:	add	x12, x10, x8
  412214:	cmp	x12, x24
  412218:	b.cs	412270 <ferror@plt+0xe9d0>  // b.hs, b.nlast
  41221c:	ldrb	w12, [x12]
  412220:	cmp	w11, #0x3f
  412224:	and	x13, x12, #0x7f
  412228:	b.hi	4121fc <ferror@plt+0xe95c>  // b.pmore
  41222c:	mov	w14, w11
  412230:	lsl	x16, x13, x14
  412234:	orr	x22, x16, x22
  412238:	lsr	x14, x22, x14
  41223c:	orr	w15, w9, #0x2
  412240:	cmp	x14, x13
  412244:	csel	w9, w9, w15, eq  // eq = none
  412248:	add	w11, w11, #0x7
  41224c:	add	x8, x8, #0x1
  412250:	tbnz	w12, #7, 412210 <ferror@plt+0xe970>
  412254:	and	w9, w9, #0xfffffffe
  412258:	tbz	w12, #6, 412270 <ferror@plt+0xe9d0>
  41225c:	cmp	w11, #0x40
  412260:	b.cs	412270 <ferror@plt+0xe9d0>  // b.hs, b.nlast
  412264:	mov	x12, #0xffffffffffffffff    	// #-1
  412268:	lsl	x11, x12, x11
  41226c:	orr	x22, x11, x22
  412270:	add	x8, x10, w8, uxtw
  412274:	stur	x8, [x29, #-48]
  412278:	tbnz	w9, #0, 412960 <ferror@plt+0xf0c0>
  41227c:	tbz	w9, #1, 412978 <ferror@plt+0xf0d8>
  412280:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412284:	add	x1, x1, #0xeca
  412288:	b	412968 <ferror@plt+0xf0c8>
  41228c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412290:	add	x1, x1, #0xeb9
  412294:	mov	w2, #0x5                   	// #5
  412298:	mov	x0, xzr
  41229c:	bl	403700 <dcgettext@plt>
  4122a0:	bl	43cf70 <error@@Base>
  4122a4:	ldur	x11, [x29, #-48]
  4122a8:	mov	x9, xzr
  4122ac:	mov	x8, xzr
  4122b0:	mov	w12, wzr
  4122b4:	mov	w10, #0x1                   	// #1
  4122b8:	b	4122d0 <ferror@plt+0xea30>
  4122bc:	orr	w15, w10, #0x2
  4122c0:	cmp	w14, #0x0
  4122c4:	csel	w10, w10, w15, eq  // eq = none
  4122c8:	add	x9, x9, #0x1
  4122cc:	tbz	w13, #7, 412314 <ferror@plt+0xea74>
  4122d0:	add	x13, x11, x9
  4122d4:	cmp	x13, x24
  4122d8:	b.cs	412318 <ferror@plt+0xea78>  // b.hs, b.nlast
  4122dc:	ldrb	w13, [x13]
  4122e0:	cmp	w12, #0x3f
  4122e4:	and	x14, x13, #0x7f
  4122e8:	b.hi	4122bc <ferror@plt+0xea1c>  // b.pmore
  4122ec:	mov	w15, w12
  4122f0:	lsl	x17, x14, x15
  4122f4:	orr	x8, x17, x8
  4122f8:	lsr	x15, x8, x15
  4122fc:	orr	w16, w10, #0x2
  412300:	cmp	x15, x14
  412304:	csel	w10, w10, w16, eq  // eq = none
  412308:	add	w12, w12, #0x7
  41230c:	add	x9, x9, #0x1
  412310:	tbnz	w13, #7, 4122d0 <ferror@plt+0xea30>
  412314:	and	w10, w10, #0xfffffffe
  412318:	add	x9, x11, w9, uxtw
  41231c:	stur	x9, [x29, #-48]
  412320:	str	x8, [x19, #80]
  412324:	tbnz	w10, #0, 4129e4 <ferror@plt+0xf144>
  412328:	tbz	w10, #1, 4129fc <ferror@plt+0xf15c>
  41232c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412330:	add	x1, x1, #0xeca
  412334:	b	4129ec <ferror@plt+0xf14c>
  412338:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41233c:	add	x1, x1, #0xeb9
  412340:	mov	w2, #0x5                   	// #5
  412344:	mov	x0, xzr
  412348:	bl	403700 <dcgettext@plt>
  41234c:	bl	43cf70 <error@@Base>
  412350:	ldrsw	x8, [x19, #52]
  412354:	ldr	x9, [x19, #80]
  412358:	mul	x1, x9, x8
  41235c:	str	x1, [x19, #80]
  412360:	ldr	w8, [x27, #664]
  412364:	cbnz	w8, 410c00 <ferror@plt+0xd360>
  412368:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  41236c:	add	x0, x0, #0xf38
  412370:	bl	4037a0 <printf@plt>
  412374:	b	410c00 <ferror@plt+0xd360>
  412378:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41237c:	add	x1, x1, #0xeb9
  412380:	mov	w2, #0x5                   	// #5
  412384:	mov	x0, xzr
  412388:	bl	403700 <dcgettext@plt>
  41238c:	bl	43cf70 <error@@Base>
  412390:	ldur	x10, [x29, #-48]
  412394:	mov	x8, xzr
  412398:	mov	x22, xzr
  41239c:	mov	w11, wzr
  4123a0:	mov	w9, #0x1                   	// #1
  4123a4:	b	4123bc <ferror@plt+0xeb1c>
  4123a8:	orr	w14, w9, #0x2
  4123ac:	cmp	w13, #0x0
  4123b0:	csel	w9, w9, w14, eq  // eq = none
  4123b4:	add	x8, x8, #0x1
  4123b8:	tbz	w12, #7, 412400 <ferror@plt+0xeb60>
  4123bc:	add	x12, x10, x8
  4123c0:	cmp	x12, x24
  4123c4:	b.cs	412404 <ferror@plt+0xeb64>  // b.hs, b.nlast
  4123c8:	ldrb	w12, [x12]
  4123cc:	cmp	w11, #0x3f
  4123d0:	and	x13, x12, #0x7f
  4123d4:	b.hi	4123a8 <ferror@plt+0xeb08>  // b.pmore
  4123d8:	mov	w14, w11
  4123dc:	lsl	x16, x13, x14
  4123e0:	orr	x22, x16, x22
  4123e4:	lsr	x14, x22, x14
  4123e8:	orr	w15, w9, #0x2
  4123ec:	cmp	x14, x13
  4123f0:	csel	w9, w9, w15, eq  // eq = none
  4123f4:	add	w11, w11, #0x7
  4123f8:	add	x8, x8, #0x1
  4123fc:	tbnz	w12, #7, 4123bc <ferror@plt+0xeb1c>
  412400:	and	w9, w9, #0xfffffffe
  412404:	add	x8, x10, w8, uxtw
  412408:	stur	x8, [x29, #-48]
  41240c:	tbnz	w9, #0, 412a58 <ferror@plt+0xf1b8>
  412410:	tbz	w9, #1, 412a70 <ferror@plt+0xf1d0>
  412414:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412418:	add	x1, x1, #0xeca
  41241c:	b	412a60 <ferror@plt+0xf1c0>
  412420:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412424:	add	x1, x1, #0xeb9
  412428:	mov	w2, #0x5                   	// #5
  41242c:	mov	x0, xzr
  412430:	bl	403700 <dcgettext@plt>
  412434:	bl	43cf70 <error@@Base>
  412438:	ldur	x10, [x29, #-48]
  41243c:	mov	x8, xzr
  412440:	mov	x22, xzr
  412444:	mov	w11, wzr
  412448:	mov	w9, #0x1                   	// #1
  41244c:	b	412464 <ferror@plt+0xebc4>
  412450:	orr	w14, w9, #0x2
  412454:	cmp	w13, #0x0
  412458:	csel	w9, w9, w14, eq  // eq = none
  41245c:	add	x8, x8, #0x1
  412460:	tbz	w12, #7, 4124a8 <ferror@plt+0xec08>
  412464:	add	x12, x10, x8
  412468:	cmp	x12, x24
  41246c:	b.cs	4124c4 <ferror@plt+0xec24>  // b.hs, b.nlast
  412470:	ldrb	w12, [x12]
  412474:	cmp	w11, #0x3f
  412478:	and	x13, x12, #0x7f
  41247c:	b.hi	412450 <ferror@plt+0xebb0>  // b.pmore
  412480:	mov	w14, w11
  412484:	lsl	x16, x13, x14
  412488:	orr	x22, x16, x22
  41248c:	lsr	x14, x22, x14
  412490:	orr	w15, w9, #0x2
  412494:	cmp	x14, x13
  412498:	csel	w9, w9, w15, eq  // eq = none
  41249c:	add	w11, w11, #0x7
  4124a0:	add	x8, x8, #0x1
  4124a4:	tbnz	w12, #7, 412464 <ferror@plt+0xebc4>
  4124a8:	and	w9, w9, #0xfffffffe
  4124ac:	tbz	w12, #6, 4124c4 <ferror@plt+0xec24>
  4124b0:	cmp	w11, #0x40
  4124b4:	b.cs	4124c4 <ferror@plt+0xec24>  // b.hs, b.nlast
  4124b8:	mov	x12, #0xffffffffffffffff    	// #-1
  4124bc:	lsl	x11, x12, x11
  4124c0:	orr	x22, x11, x22
  4124c4:	add	x8, x10, w8, uxtw
  4124c8:	stur	x8, [x29, #-48]
  4124cc:	tbnz	w9, #0, 412ad8 <ferror@plt+0xf238>
  4124d0:	tbz	w9, #1, 412af0 <ferror@plt+0xf250>
  4124d4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4124d8:	add	x1, x1, #0xeca
  4124dc:	b	412ae0 <ferror@plt+0xf240>
  4124e0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4124e4:	add	x1, x1, #0xeb9
  4124e8:	mov	w2, #0x5                   	// #5
  4124ec:	mov	x0, xzr
  4124f0:	bl	403700 <dcgettext@plt>
  4124f4:	bl	43cf70 <error@@Base>
  4124f8:	ldur	x10, [x29, #-48]
  4124fc:	mov	x8, xzr
  412500:	mov	x21, xzr
  412504:	mov	w11, wzr
  412508:	mov	w9, #0x1                   	// #1
  41250c:	b	412524 <ferror@plt+0xec84>
  412510:	orr	w14, w9, #0x2
  412514:	cmp	w13, #0x0
  412518:	csel	w9, w9, w14, eq  // eq = none
  41251c:	add	x8, x8, #0x1
  412520:	tbz	w12, #7, 412568 <ferror@plt+0xecc8>
  412524:	add	x12, x10, x8
  412528:	cmp	x12, x24
  41252c:	b.cs	41256c <ferror@plt+0xeccc>  // b.hs, b.nlast
  412530:	ldrb	w12, [x12]
  412534:	cmp	w11, #0x3f
  412538:	and	x13, x12, #0x7f
  41253c:	b.hi	412510 <ferror@plt+0xec70>  // b.pmore
  412540:	mov	w14, w11
  412544:	lsl	x16, x13, x14
  412548:	orr	x21, x16, x21
  41254c:	lsr	x14, x21, x14
  412550:	orr	w15, w9, #0x2
  412554:	cmp	x14, x13
  412558:	csel	w9, w9, w15, eq  // eq = none
  41255c:	add	w11, w11, #0x7
  412560:	add	x8, x8, #0x1
  412564:	tbnz	w12, #7, 412524 <ferror@plt+0xec84>
  412568:	and	w9, w9, #0xfffffffe
  41256c:	add	x8, x10, w8, uxtw
  412570:	stur	x8, [x29, #-48]
  412574:	tbnz	w9, #0, 412b5c <ferror@plt+0xf2bc>
  412578:	tbz	w9, #1, 412b74 <ferror@plt+0xf2d4>
  41257c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412580:	add	x1, x1, #0xeca
  412584:	b	412b64 <ferror@plt+0xf2c4>
  412588:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  41258c:	mov	x0, xzr
  412590:	add	x1, x1, #0x4
  412594:	bl	403700 <dcgettext@plt>
  412598:	mov	w1, w21
  41259c:	bl	43d034 <warn@@Base>
  4125a0:	ldr	x21, [sp, #64]
  4125a4:	stur	x21, [x29, #-48]
  4125a8:	b	410c00 <ferror@plt+0xd360>
  4125ac:	cmp	x8, x21
  4125b0:	b.cs	4125c4 <ferror@plt+0xed24>  // b.hs, b.nlast
  4125b4:	sub	w1, w21, w8
  4125b8:	sub	w9, w1, #0x1
  4125bc:	cmp	w9, #0x7
  4125c0:	b.ls	411874 <ferror@plt+0xdfd4>  // b.plast
  4125c4:	mov	x20, xzr
  4125c8:	ldr	x19, [sp, #72]
  4125cc:	ldr	w9, [x27, #664]
  4125d0:	add	x8, x8, #0x8
  4125d4:	stur	x8, [x29, #-48]
  4125d8:	cbz	w9, 4131e4 <ferror@plt+0xf944>
  4125dc:	sub	x1, x29, #0x44
  4125e0:	sub	x2, x29, #0x34
  4125e4:	mov	x0, x19
  4125e8:	bl	425b64 <ferror@plt+0x222c4>
  4125ec:	b	413660 <ferror@plt+0xfdc0>
  4125f0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4125f4:	add	x1, x1, #0xeb9
  4125f8:	mov	w2, #0x5                   	// #5
  4125fc:	mov	x0, xzr
  412600:	bl	403700 <dcgettext@plt>
  412604:	bl	43cf70 <error@@Base>
  412608:	ldr	w8, [x27, #664]
  41260c:	cbnz	w8, 410c00 <ferror@plt+0xd360>
  412610:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  412614:	add	x0, x0, #0xf7f
  412618:	mov	x1, x20
  41261c:	bl	4037a0 <printf@plt>
  412620:	b	410c00 <ferror@plt+0xd360>
  412624:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412628:	add	x1, x1, #0xeb9
  41262c:	mov	w2, #0x5                   	// #5
  412630:	mov	x0, xzr
  412634:	bl	403700 <dcgettext@plt>
  412638:	bl	43cf70 <error@@Base>
  41263c:	ldur	x10, [x29, #-48]
  412640:	mov	x8, xzr
  412644:	mov	x21, xzr
  412648:	mov	w11, wzr
  41264c:	mov	w9, #0x1                   	// #1
  412650:	b	412668 <ferror@plt+0xedc8>
  412654:	orr	w14, w9, #0x2
  412658:	cmp	w13, #0x0
  41265c:	csel	w9, w9, w14, eq  // eq = none
  412660:	add	x8, x8, #0x1
  412664:	tbz	w12, #7, 4126ac <ferror@plt+0xee0c>
  412668:	add	x12, x10, x8
  41266c:	cmp	x12, x24
  412670:	b.cs	4126c8 <ferror@plt+0xee28>  // b.hs, b.nlast
  412674:	ldrb	w12, [x12]
  412678:	cmp	w11, #0x3f
  41267c:	and	x13, x12, #0x7f
  412680:	b.hi	412654 <ferror@plt+0xedb4>  // b.pmore
  412684:	mov	w14, w11
  412688:	lsl	x16, x13, x14
  41268c:	orr	x21, x16, x21
  412690:	lsr	x14, x21, x14
  412694:	orr	w15, w9, #0x2
  412698:	cmp	x14, x13
  41269c:	csel	w9, w9, w15, eq  // eq = none
  4126a0:	add	w11, w11, #0x7
  4126a4:	add	x8, x8, #0x1
  4126a8:	tbnz	w12, #7, 412668 <ferror@plt+0xedc8>
  4126ac:	and	w9, w9, #0xfffffffe
  4126b0:	tbz	w12, #6, 4126c8 <ferror@plt+0xee28>
  4126b4:	cmp	w11, #0x40
  4126b8:	b.cs	4126c8 <ferror@plt+0xee28>  // b.hs, b.nlast
  4126bc:	mov	x12, #0xffffffffffffffff    	// #-1
  4126c0:	lsl	x11, x12, x11
  4126c4:	orr	x21, x11, x21
  4126c8:	add	x8, x10, w8, uxtw
  4126cc:	stur	x8, [x29, #-48]
  4126d0:	tbnz	w9, #0, 412bfc <ferror@plt+0xf35c>
  4126d4:	tbz	w9, #1, 412c14 <ferror@plt+0xf374>
  4126d8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4126dc:	add	x1, x1, #0xeca
  4126e0:	b	412c04 <ferror@plt+0xf364>
  4126e4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4126e8:	add	x1, x1, #0xeb9
  4126ec:	mov	w2, #0x5                   	// #5
  4126f0:	mov	x0, xzr
  4126f4:	bl	403700 <dcgettext@plt>
  4126f8:	bl	43cf70 <error@@Base>
  4126fc:	ldr	w8, [x22, #16]
  412700:	ldr	w9, [x27, #664]
  412704:	adrp	x10, 442000 <warn@@Base+0x4fcc>
  412708:	add	x10, x10, #0x620
  41270c:	cmp	w20, w8
  412710:	ldr	x8, [sp, #48]
  412714:	csel	x21, x10, x8, cc  // cc = lo, ul, last
  412718:	cbz	w9, 412724 <ferror@plt+0xee84>
  41271c:	ldrb	w8, [x21]
  412720:	cbz	w8, 412ea0 <ferror@plt+0xf600>
  412724:	adrp	x8, 466000 <_bfd_std_section+0x110>
  412728:	ldr	x8, [x8, #1288]
  41272c:	cbz	x8, 412e5c <ferror@plt+0xf5bc>
  412730:	mov	w0, w20
  412734:	blr	x8
  412738:	cbz	x0, 412e5c <ferror@plt+0xf5bc>
  41273c:	mov	x4, x0
  412740:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412744:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  412748:	add	x0, x0, #0xed4
  41274c:	add	x2, x2, #0x4dc
  412750:	mov	w1, #0x40                  	// #64
  412754:	mov	w3, w20
  412758:	bl	403160 <snprintf@plt>
  41275c:	b	412e78 <ferror@plt+0xf5d8>
  412760:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412764:	add	x1, x1, #0xeb9
  412768:	mov	w2, #0x5                   	// #5
  41276c:	mov	x0, xzr
  412770:	bl	403700 <dcgettext@plt>
  412774:	bl	43cf70 <error@@Base>
  412778:	ldr	x8, [sp, #72]
  41277c:	ldr	w9, [x27, #664]
  412780:	adrp	x10, 442000 <warn@@Base+0x4fcc>
  412784:	add	x10, x10, #0x620
  412788:	ldr	w8, [x8, #16]
  41278c:	cmp	w8, w20
  412790:	ldr	x8, [sp, #48]
  412794:	csel	x21, x10, x8, hi  // hi = pmore
  412798:	cbz	w9, 4127a4 <ferror@plt+0xef04>
  41279c:	ldrb	w8, [x21]
  4127a0:	cbz	w8, 41306c <ferror@plt+0xf7cc>
  4127a4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4127a8:	ldr	x8, [x8, #1288]
  4127ac:	cbz	x8, 412ec4 <ferror@plt+0xf624>
  4127b0:	mov	w0, w20
  4127b4:	blr	x8
  4127b8:	cbz	x0, 412ec4 <ferror@plt+0xf624>
  4127bc:	mov	x4, x0
  4127c0:	adrp	x0, 466000 <_bfd_std_section+0x110>
  4127c4:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  4127c8:	add	x0, x0, #0xed4
  4127cc:	add	x2, x2, #0x4dc
  4127d0:	mov	w1, #0x40                  	// #64
  4127d4:	mov	w3, w20
  4127d8:	bl	403160 <snprintf@plt>
  4127dc:	b	412ee0 <ferror@plt+0xf640>
  4127e0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4127e4:	add	x1, x1, #0xeb9
  4127e8:	mov	w2, #0x5                   	// #5
  4127ec:	mov	x0, xzr
  4127f0:	bl	403700 <dcgettext@plt>
  4127f4:	bl	43cf70 <error@@Base>
  4127f8:	ldr	w8, [x22, #16]
  4127fc:	ldr	w9, [x27, #664]
  412800:	adrp	x10, 442000 <warn@@Base+0x4fcc>
  412804:	add	x10, x10, #0x620
  412808:	cmp	w8, w20
  41280c:	ldr	x8, [sp, #48]
  412810:	csel	x22, x10, x8, hi  // hi = pmore
  412814:	cbz	w9, 412820 <ferror@plt+0xef80>
  412818:	ldrb	w8, [x22]
  41281c:	cbz	w8, 4132f4 <ferror@plt+0xfa54>
  412820:	adrp	x25, 466000 <_bfd_std_section+0x110>
  412824:	ldr	x8, [x25, #1288]
  412828:	cbz	x8, 412ef4 <ferror@plt+0xf654>
  41282c:	mov	w0, w20
  412830:	blr	x8
  412834:	cbz	x0, 412ef4 <ferror@plt+0xf654>
  412838:	mov	x4, x0
  41283c:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412840:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  412844:	add	x0, x0, #0xed4
  412848:	add	x2, x2, #0x4dc
  41284c:	mov	w1, #0x40                  	// #64
  412850:	mov	w3, w20
  412854:	bl	403160 <snprintf@plt>
  412858:	b	412f10 <ferror@plt+0xf670>
  41285c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412860:	add	x1, x1, #0xeb9
  412864:	mov	w2, #0x5                   	// #5
  412868:	mov	x0, xzr
  41286c:	bl	403700 <dcgettext@plt>
  412870:	bl	43cf70 <error@@Base>
  412874:	strb	wzr, [x19, #93]
  412878:	ldr	w8, [x27, #664]
  41287c:	cbnz	w8, 410c00 <ferror@plt+0xd360>
  412880:	adrp	x8, 466000 <_bfd_std_section+0x110>
  412884:	ldr	x8, [x8, #1288]
  412888:	ldr	w20, [x19, #72]
  41288c:	cbz	x8, 413458 <ferror@plt+0xfbb8>
  412890:	mov	w0, w20
  412894:	blr	x8
  412898:	cbz	x0, 413458 <ferror@plt+0xfbb8>
  41289c:	mov	x4, x0
  4128a0:	adrp	x0, 466000 <_bfd_std_section+0x110>
  4128a4:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  4128a8:	add	x0, x0, #0xed4
  4128ac:	add	x2, x2, #0x4dc
  4128b0:	mov	w1, #0x40                  	// #64
  4128b4:	mov	w3, w20
  4128b8:	bl	403160 <snprintf@plt>
  4128bc:	b	413474 <ferror@plt+0xfbd4>
  4128c0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4128c4:	add	x1, x1, #0xeb9
  4128c8:	mov	w2, #0x5                   	// #5
  4128cc:	mov	x0, xzr
  4128d0:	bl	403700 <dcgettext@plt>
  4128d4:	bl	43cf70 <error@@Base>
  4128d8:	ldr	w8, [x22, #16]
  4128dc:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  4128e0:	add	x9, x9, #0x620
  4128e4:	cmp	w8, w20
  4128e8:	ldr	x8, [sp, #48]
  4128ec:	csel	x22, x9, x8, hi  // hi = pmore
  4128f0:	tbnz	x21, #63, 412c84 <ferror@plt+0xf3e4>
  4128f4:	ldur	x8, [x29, #-48]
  4128f8:	ldr	x9, [sp, #64]
  4128fc:	cmp	x8, x9
  412900:	b.cs	412c84 <ferror@plt+0xf3e4>  // b.hs, b.nlast
  412904:	add	x25, x8, x21
  412908:	ldr	x8, [sp, #64]
  41290c:	cmp	x25, x8
  412910:	b.hi	412c84 <ferror@plt+0xf3e4>  // b.pmore
  412914:	ldr	w8, [x27, #664]
  412918:	cbz	w8, 412924 <ferror@plt+0xf084>
  41291c:	ldrb	w8, [x22]
  412920:	cbz	w8, 413388 <ferror@plt+0xfae8>
  412924:	adrp	x8, 466000 <_bfd_std_section+0x110>
  412928:	ldr	x8, [x8, #1288]
  41292c:	cbz	x8, 41331c <ferror@plt+0xfa7c>
  412930:	mov	w0, w20
  412934:	blr	x8
  412938:	cbz	x0, 41331c <ferror@plt+0xfa7c>
  41293c:	mov	x4, x0
  412940:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412944:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  412948:	add	x0, x0, #0xed4
  41294c:	add	x2, x2, #0x4dc
  412950:	mov	w1, #0x40                  	// #64
  412954:	mov	w3, w20
  412958:	bl	403160 <snprintf@plt>
  41295c:	b	413338 <ferror@plt+0xfa98>
  412960:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412964:	add	x1, x1, #0xeb9
  412968:	mov	w2, #0x5                   	// #5
  41296c:	mov	x0, xzr
  412970:	bl	403700 <dcgettext@plt>
  412974:	bl	43cf70 <error@@Base>
  412978:	ldr	x0, [sp, #72]
  41297c:	mov	w1, w20
  412980:	bl	425944 <ferror@plt+0x220a4>
  412984:	ldr	x9, [sp, #48]
  412988:	ldr	w8, [x27, #664]
  41298c:	adrp	x10, 442000 <warn@@Base+0x4fcc>
  412990:	cmp	w0, #0x0
  412994:	add	x10, x10, #0x620
  412998:	csel	x21, x9, x10, lt  // lt = tstop
  41299c:	cbz	w8, 4129a8 <ferror@plt+0xf108>
  4129a0:	ldrb	w8, [x21]
  4129a4:	cbz	w8, 41306c <ferror@plt+0xf7cc>
  4129a8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4129ac:	ldr	x8, [x8, #1288]
  4129b0:	cbz	x8, 412f60 <ferror@plt+0xf6c0>
  4129b4:	mov	w0, w20
  4129b8:	blr	x8
  4129bc:	cbz	x0, 412f60 <ferror@plt+0xf6c0>
  4129c0:	mov	x4, x0
  4129c4:	adrp	x0, 466000 <_bfd_std_section+0x110>
  4129c8:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  4129cc:	add	x0, x0, #0xed4
  4129d0:	add	x2, x2, #0x4dc
  4129d4:	mov	w1, #0x40                  	// #64
  4129d8:	mov	w3, w20
  4129dc:	bl	403160 <snprintf@plt>
  4129e0:	b	412f7c <ferror@plt+0xf6dc>
  4129e4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4129e8:	add	x1, x1, #0xeb9
  4129ec:	mov	w2, #0x5                   	// #5
  4129f0:	mov	x0, xzr
  4129f4:	bl	403700 <dcgettext@plt>
  4129f8:	bl	43cf70 <error@@Base>
  4129fc:	ldr	x8, [x19, #80]
  412a00:	ldrsw	x9, [x19, #52]
  412a04:	strb	wzr, [x19, #93]
  412a08:	mul	x8, x8, x9
  412a0c:	str	x8, [x19, #80]
  412a10:	ldr	w8, [x27, #664]
  412a14:	cbnz	w8, 410c00 <ferror@plt+0xd360>
  412a18:	adrp	x8, 466000 <_bfd_std_section+0x110>
  412a1c:	ldr	x8, [x8, #1288]
  412a20:	ldr	w20, [x19, #72]
  412a24:	cbz	x8, 413484 <ferror@plt+0xfbe4>
  412a28:	mov	w0, w20
  412a2c:	blr	x8
  412a30:	cbz	x0, 413484 <ferror@plt+0xfbe4>
  412a34:	mov	x4, x0
  412a38:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412a3c:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  412a40:	add	x0, x0, #0xed4
  412a44:	add	x2, x2, #0x4dc
  412a48:	mov	w1, #0x40                  	// #64
  412a4c:	mov	w3, w20
  412a50:	bl	403160 <snprintf@plt>
  412a54:	b	4134a0 <ferror@plt+0xfc00>
  412a58:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412a5c:	add	x1, x1, #0xeb9
  412a60:	mov	w2, #0x5                   	// #5
  412a64:	mov	x0, xzr
  412a68:	bl	403700 <dcgettext@plt>
  412a6c:	bl	43cf70 <error@@Base>
  412a70:	ldr	x8, [sp, #72]
  412a74:	ldr	w9, [x27, #664]
  412a78:	adrp	x10, 442000 <warn@@Base+0x4fcc>
  412a7c:	add	x10, x10, #0x620
  412a80:	ldr	w8, [x8, #16]
  412a84:	cmp	w8, w20
  412a88:	ldr	x8, [sp, #48]
  412a8c:	csel	x21, x10, x8, hi  // hi = pmore
  412a90:	cbz	w9, 412a9c <ferror@plt+0xf1fc>
  412a94:	ldrb	w8, [x21]
  412a98:	cbz	w8, 413018 <ferror@plt+0xf778>
  412a9c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  412aa0:	ldr	x8, [x8, #1288]
  412aa4:	cbz	x8, 412fa0 <ferror@plt+0xf700>
  412aa8:	mov	w0, w20
  412aac:	blr	x8
  412ab0:	cbz	x0, 412fa0 <ferror@plt+0xf700>
  412ab4:	mov	x4, x0
  412ab8:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412abc:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  412ac0:	add	x0, x0, #0xed4
  412ac4:	add	x2, x2, #0x4dc
  412ac8:	mov	w1, #0x40                  	// #64
  412acc:	mov	w3, w20
  412ad0:	bl	403160 <snprintf@plt>
  412ad4:	b	412fbc <ferror@plt+0xf71c>
  412ad8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412adc:	add	x1, x1, #0xeb9
  412ae0:	mov	w2, #0x5                   	// #5
  412ae4:	mov	x0, xzr
  412ae8:	bl	403700 <dcgettext@plt>
  412aec:	bl	43cf70 <error@@Base>
  412af0:	ldr	x0, [sp, #72]
  412af4:	mov	w1, w20
  412af8:	bl	425944 <ferror@plt+0x220a4>
  412afc:	ldr	x9, [sp, #48]
  412b00:	ldr	w8, [x27, #664]
  412b04:	adrp	x10, 442000 <warn@@Base+0x4fcc>
  412b08:	cmp	w0, #0x0
  412b0c:	add	x10, x10, #0x620
  412b10:	csel	x21, x9, x10, lt  // lt = tstop
  412b14:	cbz	w8, 412b20 <ferror@plt+0xf280>
  412b18:	ldrb	w8, [x21]
  412b1c:	cbz	w8, 413018 <ferror@plt+0xf778>
  412b20:	adrp	x8, 466000 <_bfd_std_section+0x110>
  412b24:	ldr	x8, [x8, #1288]
  412b28:	cbz	x8, 412fd0 <ferror@plt+0xf730>
  412b2c:	mov	w0, w20
  412b30:	blr	x8
  412b34:	cbz	x0, 412fd0 <ferror@plt+0xf730>
  412b38:	mov	x4, x0
  412b3c:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412b40:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  412b44:	add	x0, x0, #0xed4
  412b48:	add	x2, x2, #0x4dc
  412b4c:	mov	w1, #0x40                  	// #64
  412b50:	mov	w3, w20
  412b54:	bl	403160 <snprintf@plt>
  412b58:	b	412fec <ferror@plt+0xf74c>
  412b5c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412b60:	add	x1, x1, #0xeb9
  412b64:	mov	w2, #0x5                   	// #5
  412b68:	mov	x0, xzr
  412b6c:	bl	403700 <dcgettext@plt>
  412b70:	bl	43cf70 <error@@Base>
  412b74:	ldr	w8, [x22, #16]
  412b78:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  412b7c:	add	x9, x9, #0x620
  412b80:	cmp	w8, w20
  412b84:	ldr	x8, [sp, #48]
  412b88:	csel	x22, x9, x8, hi  // hi = pmore
  412b8c:	tbnz	x21, #63, 412c9c <ferror@plt+0xf3fc>
  412b90:	ldur	x8, [x29, #-48]
  412b94:	ldr	x9, [sp, #64]
  412b98:	cmp	x8, x9
  412b9c:	b.cs	412c9c <ferror@plt+0xf3fc>  // b.hs, b.nlast
  412ba0:	add	x25, x8, x21
  412ba4:	ldr	x8, [sp, #64]
  412ba8:	cmp	x25, x8
  412bac:	b.hi	412c9c <ferror@plt+0xf3fc>  // b.pmore
  412bb0:	ldr	w8, [x27, #664]
  412bb4:	cbz	w8, 412bc0 <ferror@plt+0xf320>
  412bb8:	ldrb	w8, [x22]
  412bbc:	cbz	w8, 413400 <ferror@plt+0xfb60>
  412bc0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  412bc4:	ldr	x8, [x8, #1288]
  412bc8:	cbz	x8, 413394 <ferror@plt+0xfaf4>
  412bcc:	mov	w0, w20
  412bd0:	blr	x8
  412bd4:	cbz	x0, 413394 <ferror@plt+0xfaf4>
  412bd8:	mov	x4, x0
  412bdc:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412be0:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  412be4:	add	x0, x0, #0xed4
  412be8:	add	x2, x2, #0x4dc
  412bec:	mov	w1, #0x40                  	// #64
  412bf0:	mov	w3, w20
  412bf4:	bl	403160 <snprintf@plt>
  412bf8:	b	4133b0 <ferror@plt+0xfb10>
  412bfc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  412c00:	add	x1, x1, #0xeb9
  412c04:	mov	w2, #0x5                   	// #5
  412c08:	mov	x0, xzr
  412c0c:	bl	403700 <dcgettext@plt>
  412c10:	bl	43cf70 <error@@Base>
  412c14:	ldr	x0, [sp, #72]
  412c18:	mov	w1, w20
  412c1c:	neg	x22, x21
  412c20:	bl	425944 <ferror@plt+0x220a4>
  412c24:	ldr	x9, [sp, #48]
  412c28:	ldr	w8, [x27, #664]
  412c2c:	adrp	x10, 442000 <warn@@Base+0x4fcc>
  412c30:	cmp	w0, #0x0
  412c34:	add	x10, x10, #0x620
  412c38:	csel	x21, x9, x10, lt  // lt = tstop
  412c3c:	cbz	w8, 412c48 <ferror@plt+0xf3a8>
  412c40:	ldrb	w8, [x21]
  412c44:	cbz	w8, 41306c <ferror@plt+0xf7cc>
  412c48:	adrp	x8, 466000 <_bfd_std_section+0x110>
  412c4c:	ldr	x8, [x8, #1288]
  412c50:	cbz	x8, 413024 <ferror@plt+0xf784>
  412c54:	mov	w0, w20
  412c58:	blr	x8
  412c5c:	cbz	x0, 413024 <ferror@plt+0xf784>
  412c60:	mov	x4, x0
  412c64:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412c68:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  412c6c:	add	x0, x0, #0xed4
  412c70:	add	x2, x2, #0x4dc
  412c74:	mov	w1, #0x40                  	// #64
  412c78:	mov	w3, w20
  412c7c:	bl	403160 <snprintf@plt>
  412c80:	b	413040 <ferror@plt+0xf7a0>
  412c84:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  412c88:	add	x1, x1, #0xe31
  412c8c:	mov	w2, #0x5                   	// #5
  412c90:	mov	x0, xzr
  412c94:	bl	403700 <dcgettext@plt>
  412c98:	b	412ca4 <ferror@plt+0xf404>
  412c9c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  412ca0:	add	x0, x0, #0xe75
  412ca4:	mov	x1, x21
  412ca8:	bl	4037a0 <printf@plt>
  412cac:	b	413414 <ferror@plt+0xfb74>
  412cb0:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412cb4:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  412cb8:	add	x0, x0, #0xed4
  412cbc:	add	x2, x2, #0x335
  412cc0:	mov	w1, #0x40                  	// #64
  412cc4:	mov	w3, w20
  412cc8:	bl	403160 <snprintf@plt>
  412ccc:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  412cd0:	adrp	x2, 466000 <_bfd_std_section+0x110>
  412cd4:	add	x0, x0, #0xc07
  412cd8:	add	x2, x2, #0xed4
  412cdc:	mov	x1, x21
  412ce0:	bl	4037a0 <printf@plt>
  412ce4:	ldrb	w8, [x21]
  412ce8:	cbnz	w8, 410bfc <ferror@plt+0xd35c>
  412cec:	ldur	x8, [x29, #-64]
  412cf0:	ldr	w9, [x8, #16]
  412cf4:	cmp	w20, w9
  412cf8:	b.cs	412d18 <ferror@plt+0xf478>  // b.hs, b.nlast
  412cfc:	ldr	x9, [x8, #24]
  412d00:	ldr	w10, [x27, #664]
  412d04:	ldrh	w9, [x9, w20, uxtw #1]
  412d08:	cbz	w10, 413674 <ferror@plt+0xfdd4>
  412d0c:	mov	w10, #0xffff                	// #65535
  412d10:	cmp	w9, w10
  412d14:	b.ne	413674 <ferror@plt+0xfdd4>  // b.any
  412d18:	ldr	x8, [x19, #24]
  412d1c:	mov	w9, #0x7                   	// #7
  412d20:	ldr	x21, [sp, #64]
  412d24:	strh	w9, [x8, x20, lsl #1]
  412d28:	ldr	x8, [x19, #32]
  412d2c:	str	wzr, [x8, x20, lsl #2]
  412d30:	b	410c00 <ferror@plt+0xd360>
  412d34:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412d38:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  412d3c:	add	x0, x0, #0xed4
  412d40:	add	x2, x2, #0x335
  412d44:	mov	w1, #0x40                  	// #64
  412d48:	mov	w3, w20
  412d4c:	bl	403160 <snprintf@plt>
  412d50:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  412d54:	adrp	x2, 466000 <_bfd_std_section+0x110>
  412d58:	add	x0, x0, #0xcec
  412d5c:	add	x2, x2, #0xed4
  412d60:	mov	x1, x21
  412d64:	bl	4037a0 <printf@plt>
  412d68:	ldrb	w8, [x21]
  412d6c:	cbnz	w8, 410bfc <ferror@plt+0xd35c>
  412d70:	ldur	x9, [x29, #-64]
  412d74:	ldr	w8, [x9, #16]
  412d78:	cmp	w8, w20
  412d7c:	and	x8, x20, #0xffffffff
  412d80:	b.ls	413254 <ferror@plt+0xf9b4>  // b.plast
  412d84:	ldr	x10, [x9, #24]
  412d88:	lsl	x11, x8, #1
  412d8c:	ldr	x12, [x19, #24]
  412d90:	lsl	x8, x8, #2
  412d94:	ldrh	w10, [x10, x11]
  412d98:	ldr	x21, [sp, #64]
  412d9c:	strh	w10, [x12, x11]
  412da0:	ldr	x9, [x9, #32]
  412da4:	ldr	x10, [x19, #32]
  412da8:	ldr	w9, [x9, x8]
  412dac:	str	w9, [x10, x8]
  412db0:	b	410c00 <ferror@plt+0xd360>
  412db4:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412db8:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  412dbc:	add	x0, x0, #0xed4
  412dc0:	add	x2, x2, #0x335
  412dc4:	mov	w1, #0x40                  	// #64
  412dc8:	mov	w3, w20
  412dcc:	bl	403160 <snprintf@plt>
  412dd0:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  412dd4:	adrp	x2, 466000 <_bfd_std_section+0x110>
  412dd8:	add	x0, x0, #0xd0d
  412ddc:	add	x2, x2, #0xed4
  412de0:	mov	x1, x21
  412de4:	bl	4037a0 <printf@plt>
  412de8:	ldrb	w8, [x21]
  412dec:	cbnz	w8, 410bfc <ferror@plt+0xd35c>
  412df0:	ldr	x8, [x19, #24]
  412df4:	and	x9, x20, #0xffffffff
  412df8:	mov	w10, #0x7                   	// #7
  412dfc:	b	412e48 <ferror@plt+0xf5a8>
  412e00:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412e04:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  412e08:	add	x0, x0, #0xed4
  412e0c:	add	x2, x2, #0x335
  412e10:	mov	w1, #0x40                  	// #64
  412e14:	mov	w3, w20
  412e18:	bl	403160 <snprintf@plt>
  412e1c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  412e20:	adrp	x2, 466000 <_bfd_std_section+0x110>
  412e24:	add	x0, x0, #0xd27
  412e28:	add	x2, x2, #0xed4
  412e2c:	mov	x1, x21
  412e30:	bl	4037a0 <printf@plt>
  412e34:	ldrb	w8, [x21]
  412e38:	cbnz	w8, 410bfc <ferror@plt+0xd35c>
  412e3c:	ldr	x8, [x19, #24]
  412e40:	and	x9, x20, #0xffffffff
  412e44:	mov	w10, #0x8                   	// #8
  412e48:	strh	w10, [x8, x9, lsl #1]
  412e4c:	ldr	x8, [x19, #32]
  412e50:	str	wzr, [x8, x9, lsl #2]
  412e54:	ldr	x21, [sp, #64]
  412e58:	b	410c00 <ferror@plt+0xd360>
  412e5c:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412e60:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  412e64:	add	x0, x0, #0xed4
  412e68:	add	x2, x2, #0x335
  412e6c:	mov	w1, #0x40                  	// #64
  412e70:	mov	w3, w20
  412e74:	bl	403160 <snprintf@plt>
  412e78:	ldrsw	x8, [x22, #52]
  412e7c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  412e80:	adrp	x2, 466000 <_bfd_std_section+0x110>
  412e84:	add	x0, x0, #0xbe5
  412e88:	mul	x3, x19, x8
  412e8c:	add	x2, x2, #0xed4
  412e90:	mov	x1, x21
  412e94:	bl	4037a0 <printf@plt>
  412e98:	ldrb	w8, [x21]
  412e9c:	cbnz	w8, 410bfc <ferror@plt+0xd35c>
  412ea0:	ldr	x8, [x22, #24]
  412ea4:	mov	w9, #0x80                  	// #128
  412ea8:	ldr	x21, [sp, #64]
  412eac:	strh	w9, [x8, x20, lsl #1]
  412eb0:	ldr	w8, [x22, #52]
  412eb4:	ldr	x9, [x22, #32]
  412eb8:	mul	w8, w8, w19
  412ebc:	str	w8, [x9, x20, lsl #2]
  412ec0:	b	410c00 <ferror@plt+0xd360>
  412ec4:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412ec8:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  412ecc:	add	x0, x0, #0xed4
  412ed0:	add	x2, x2, #0x335
  412ed4:	mov	w1, #0x40                  	// #64
  412ed8:	mov	w3, w20
  412edc:	bl	403160 <snprintf@plt>
  412ee0:	ldr	x8, [sp, #72]
  412ee4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  412ee8:	adrp	x2, 466000 <_bfd_std_section+0x110>
  412eec:	add	x0, x0, #0xc9b
  412ef0:	b	412f8c <ferror@plt+0xf6ec>
  412ef4:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412ef8:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  412efc:	add	x0, x0, #0xed4
  412f00:	add	x2, x2, #0x335
  412f04:	mov	w1, #0x40                  	// #64
  412f08:	mov	w3, w20
  412f0c:	bl	403160 <snprintf@plt>
  412f10:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  412f14:	adrp	x2, 466000 <_bfd_std_section+0x110>
  412f18:	add	x0, x0, #0xd42
  412f1c:	add	x2, x2, #0xed4
  412f20:	mov	x1, x22
  412f24:	bl	4037a0 <printf@plt>
  412f28:	ldr	x8, [x25, #1288]
  412f2c:	cbz	x8, 413094 <ferror@plt+0xf7f4>
  412f30:	mov	w0, w21
  412f34:	blr	x8
  412f38:	cbz	x0, 413094 <ferror@plt+0xf7f4>
  412f3c:	mov	x4, x0
  412f40:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412f44:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  412f48:	add	x0, x0, #0xed4
  412f4c:	add	x2, x2, #0x4dc
  412f50:	mov	w1, #0x40                  	// #64
  412f54:	mov	w3, w21
  412f58:	bl	403160 <snprintf@plt>
  412f5c:	b	4130b0 <ferror@plt+0xf810>
  412f60:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412f64:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  412f68:	add	x0, x0, #0xed4
  412f6c:	add	x2, x2, #0x335
  412f70:	mov	w1, #0x40                  	// #64
  412f74:	mov	w3, w20
  412f78:	bl	403160 <snprintf@plt>
  412f7c:	ldr	x8, [sp, #72]
  412f80:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  412f84:	adrp	x2, 466000 <_bfd_std_section+0x110>
  412f88:	add	x0, x0, #0xec1
  412f8c:	ldrsw	x8, [x8, #52]
  412f90:	add	x2, x2, #0xed4
  412f94:	mov	x1, x21
  412f98:	mul	x3, x22, x8
  412f9c:	b	413060 <ferror@plt+0xf7c0>
  412fa0:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412fa4:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  412fa8:	add	x0, x0, #0xed4
  412fac:	add	x2, x2, #0x335
  412fb0:	mov	w1, #0x40                  	// #64
  412fb4:	mov	w3, w20
  412fb8:	bl	403160 <snprintf@plt>
  412fbc:	ldr	x8, [sp, #72]
  412fc0:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  412fc4:	adrp	x2, 466000 <_bfd_std_section+0x110>
  412fc8:	add	x0, x0, #0xcc6
  412fcc:	b	412ffc <ferror@plt+0xf75c>
  412fd0:	adrp	x0, 466000 <_bfd_std_section+0x110>
  412fd4:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  412fd8:	add	x0, x0, #0xed4
  412fdc:	add	x2, x2, #0x335
  412fe0:	mov	w1, #0x40                  	// #64
  412fe4:	mov	w3, w20
  412fe8:	bl	403160 <snprintf@plt>
  412fec:	ldr	x8, [sp, #72]
  412ff0:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  412ff4:	adrp	x2, 466000 <_bfd_std_section+0x110>
  412ff8:	add	x0, x0, #0xeef
  412ffc:	ldrsw	x8, [x8, #52]
  413000:	add	x2, x2, #0xed4
  413004:	mov	x1, x21
  413008:	mul	x3, x22, x8
  41300c:	bl	4037a0 <printf@plt>
  413010:	ldrb	w8, [x21]
  413014:	cbnz	w8, 410bfc <ferror@plt+0xd35c>
  413018:	ldr	x10, [sp, #72]
  41301c:	mov	w9, #0x14                  	// #20
  413020:	b	413074 <ferror@plt+0xf7d4>
  413024:	adrp	x0, 466000 <_bfd_std_section+0x110>
  413028:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41302c:	add	x0, x0, #0xed4
  413030:	add	x2, x2, #0x335
  413034:	mov	w1, #0x40                  	// #64
  413038:	mov	w3, w20
  41303c:	bl	403160 <snprintf@plt>
  413040:	ldr	x8, [sp, #72]
  413044:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  413048:	adrp	x2, 466000 <_bfd_std_section+0x110>
  41304c:	add	x0, x0, #0xf9c
  413050:	ldrsw	x8, [x8, #52]
  413054:	add	x2, x2, #0xed4
  413058:	mov	x1, x21
  41305c:	mul	x3, x8, x22
  413060:	bl	4037a0 <printf@plt>
  413064:	ldrb	w8, [x21]
  413068:	cbnz	w8, 410bfc <ferror@plt+0xd35c>
  41306c:	ldr	x10, [sp, #72]
  413070:	mov	w9, #0x80                  	// #128
  413074:	ldr	x8, [x10, #24]
  413078:	strh	w9, [x8, x19, lsl #1]
  41307c:	ldr	w8, [x10, #52]
  413080:	ldr	x9, [x10, #32]
  413084:	mul	w8, w8, w22
  413088:	str	w8, [x9, x19, lsl #2]
  41308c:	ldr	x21, [sp, #64]
  413090:	b	410c00 <ferror@plt+0xd360>
  413094:	adrp	x0, 466000 <_bfd_std_section+0x110>
  413098:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41309c:	add	x0, x0, #0xed4
  4130a0:	add	x2, x2, #0x335
  4130a4:	mov	w1, #0x40                  	// #64
  4130a8:	mov	w3, w21
  4130ac:	bl	403160 <snprintf@plt>
  4130b0:	adrp	x0, 466000 <_bfd_std_section+0x110>
  4130b4:	adrp	x25, 442000 <warn@@Base+0x4fcc>
  4130b8:	add	x0, x0, #0xed4
  4130bc:	add	x25, x25, #0x8e6
  4130c0:	bl	403440 <puts@plt>
  4130c4:	ldrb	w8, [x22]
  4130c8:	cbnz	w8, 410bfc <ferror@plt+0xd35c>
  4130cc:	b	4132fc <ferror@plt+0xfa5c>
  4130d0:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  4130d4:	add	x0, x0, #0x522
  4130d8:	bl	403440 <puts@plt>
  4130dc:	ldr	x21, [sp, #64]
  4130e0:	b	410c00 <ferror@plt+0xd360>
  4130e4:	adrp	x10, 466000 <_bfd_std_section+0x110>
  4130e8:	ldrsw	x8, [x10, #1436]
  4130ec:	ldrb	w19, [x22, #94]
  4130f0:	adrp	x11, 466000 <_bfd_std_section+0x110>
  4130f4:	add	x11, x11, #0x5a0
  4130f8:	add	w9, w8, #0x1
  4130fc:	add	x21, x11, x8, lsl #6
  413100:	and	w8, w9, #0xf
  413104:	str	w8, [x10, #1436]
  413108:	cbz	w19, 413564 <ferror@plt+0xfcc4>
  41310c:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  413110:	add	x2, x2, #0xe79
  413114:	mov	w1, #0x40                  	// #64
  413118:	mov	x0, x21
  41311c:	mov	x3, x20
  413120:	bl	403160 <snprintf@plt>
  413124:	cmp	w19, #0x8
  413128:	mov	w8, #0x8                   	// #8
  41312c:	csel	w8, w19, w8, cc  // cc = lo, ul, last
  413130:	mov	w9, #0x10                  	// #16
  413134:	sub	w8, w9, w8, lsl #1
  413138:	add	x21, x21, x8
  41313c:	b	413590 <ferror@plt+0xfcf0>
  413140:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  413144:	add	x0, x0, #0x52f
  413148:	bl	403440 <puts@plt>
  41314c:	ldr	x20, [sp, #72]
  413150:	cbnz	x23, 4110e4 <ferror@plt+0xd844>
  413154:	ldr	w8, [x27, #664]
  413158:	ldr	x21, [sp, #64]
  41315c:	cbz	w8, 4135ac <ferror@plt+0xfd0c>
  413160:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  413164:	add	x0, x0, #0x546
  413168:	bl	403440 <puts@plt>
  41316c:	mov	x23, xzr
  413170:	b	410c00 <ferror@plt+0xd360>
  413174:	ldr	x12, [sp, #72]
  413178:	adrp	x11, 466000 <_bfd_std_section+0x110>
  41317c:	ldrsw	x9, [x11, #1436]
  413180:	ldr	w8, [x12, #48]
  413184:	ldr	x10, [x12, #56]
  413188:	ldrb	w19, [x12, #94]
  41318c:	adrp	x12, 466000 <_bfd_std_section+0x110>
  413190:	mul	w21, w8, w20
  413194:	add	w8, w9, #0x1
  413198:	add	x12, x12, #0x5a0
  41319c:	add	x22, x12, x9, lsl #6
  4131a0:	add	x25, x10, x21
  4131a4:	and	w8, w8, #0xf
  4131a8:	str	w8, [x11, #1436]
  4131ac:	cbz	w19, 4135b4 <ferror@plt+0xfd14>
  4131b0:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  4131b4:	add	x2, x2, #0xe79
  4131b8:	mov	w1, #0x40                  	// #64
  4131bc:	mov	x0, x22
  4131c0:	mov	x3, x25
  4131c4:	bl	403160 <snprintf@plt>
  4131c8:	cmp	w19, #0x8
  4131cc:	mov	w8, #0x8                   	// #8
  4131d0:	csel	w8, w19, w8, cc  // cc = lo, ul, last
  4131d4:	mov	w9, #0x10                  	// #16
  4131d8:	sub	w8, w9, w8, lsl #1
  4131dc:	add	x22, x22, x8
  4131e0:	b	4135e0 <ferror@plt+0xfd40>
  4131e4:	adrp	x11, 466000 <_bfd_std_section+0x110>
  4131e8:	ldr	w8, [x19, #48]
  4131ec:	ldrsw	x9, [x11, #1436]
  4131f0:	ldr	x10, [x19, #56]
  4131f4:	ldrb	w19, [x19, #94]
  4131f8:	adrp	x12, 466000 <_bfd_std_section+0x110>
  4131fc:	mul	x21, x20, x8
  413200:	add	w8, w9, #0x1
  413204:	add	x12, x12, #0x5a0
  413208:	add	x22, x12, x9, lsl #6
  41320c:	add	x25, x21, x10
  413210:	and	w8, w8, #0xf
  413214:	str	w8, [x11, #1436]
  413218:	cbz	w19, 413614 <ferror@plt+0xfd74>
  41321c:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  413220:	add	x2, x2, #0xe79
  413224:	mov	w1, #0x40                  	// #64
  413228:	mov	x0, x22
  41322c:	mov	x3, x25
  413230:	bl	403160 <snprintf@plt>
  413234:	cmp	w19, #0x8
  413238:	mov	w8, #0x8                   	// #8
  41323c:	csel	w8, w19, w8, cc  // cc = lo, ul, last
  413240:	mov	w9, #0x10                  	// #16
  413244:	sub	w8, w9, w8, lsl #1
  413248:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  41324c:	add	x22, x22, x8
  413250:	b	413644 <ferror@plt+0xfda4>
  413254:	ldr	x9, [x19, #24]
  413258:	mov	w10, #0x7                   	// #7
  41325c:	ldr	x21, [sp, #64]
  413260:	strh	w10, [x9, x8, lsl #1]
  413264:	ldr	x9, [x19, #32]
  413268:	str	wzr, [x9, x8, lsl #2]
  41326c:	b	410c00 <ferror@plt+0xd360>
  413270:	ldr	w9, [x27, #664]
  413274:	cbnz	w9, 4132b8 <ferror@plt+0xfa18>
  413278:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  41327c:	add	x0, x0, #0xe13
  413280:	bl	4037a0 <printf@plt>
  413284:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  413288:	ldur	x0, [x29, #-48]
  41328c:	ldr	w1, [x8, #636]
  413290:	ldr	x6, [sp]
  413294:	mov	w3, #0xffffffff            	// #-1
  413298:	mov	w2, wzr
  41329c:	mov	x4, x20
  4132a0:	mov	x5, xzr
  4132a4:	bl	422200 <ferror@plt+0x1e960>
  4132a8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  4132ac:	add	x0, x0, #0x151
  4132b0:	bl	403440 <puts@plt>
  4132b4:	ldur	x8, [x29, #-48]
  4132b8:	ldr	x10, [sp, #72]
  4132bc:	mov	w9, #0x1                   	// #1
  4132c0:	add	x8, x8, x20
  4132c4:	strb	w9, [x10, #93]
  4132c8:	stur	x8, [x29, #-48]
  4132cc:	b	410c00 <ferror@plt+0xd360>
  4132d0:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  4132d4:	add	x1, x1, #0xd5e
  4132d8:	mov	w2, #0x5                   	// #5
  4132dc:	mov	x0, xzr
  4132e0:	bl	403700 <dcgettext@plt>
  4132e4:	bl	43d034 <warn@@Base>
  4132e8:	str	wzr, [x20, #16]
  4132ec:	mov	x23, x19
  4132f0:	b	410c00 <ferror@plt+0xd360>
  4132f4:	adrp	x25, 442000 <warn@@Base+0x4fcc>
  4132f8:	add	x25, x25, #0x8e6
  4132fc:	ldr	x10, [sp, #72]
  413300:	mov	w9, #0x9                   	// #9
  413304:	ldr	x8, [x10, #24]
  413308:	strh	w9, [x8, x19, lsl #1]
  41330c:	ldr	x8, [x10, #32]
  413310:	str	w21, [x8, x19, lsl #2]
  413314:	ldr	x21, [sp, #64]
  413318:	b	410c00 <ferror@plt+0xd360>
  41331c:	adrp	x0, 466000 <_bfd_std_section+0x110>
  413320:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  413324:	add	x0, x0, #0xed4
  413328:	add	x2, x2, #0x335
  41332c:	mov	w1, #0x40                  	// #64
  413330:	mov	w3, w20
  413334:	bl	403160 <snprintf@plt>
  413338:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  41333c:	adrp	x2, 466000 <_bfd_std_section+0x110>
  413340:	add	x0, x0, #0xe59
  413344:	add	x2, x2, #0xed4
  413348:	mov	x1, x22
  41334c:	bl	4037a0 <printf@plt>
  413350:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  413354:	ldur	x0, [x29, #-48]
  413358:	ldr	w1, [x8, #636]
  41335c:	ldr	x6, [sp]
  413360:	mov	w3, #0xffffffff            	// #-1
  413364:	mov	w2, wzr
  413368:	mov	x4, x21
  41336c:	mov	x5, xzr
  413370:	bl	422200 <ferror@plt+0x1e960>
  413374:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  413378:	add	x0, x0, #0x151
  41337c:	bl	403440 <puts@plt>
  413380:	ldrb	w8, [x22]
  413384:	cbnz	w8, 413410 <ferror@plt+0xfb70>
  413388:	ldr	x8, [sp, #72]
  41338c:	mov	w9, #0x10                  	// #16
  413390:	b	413408 <ferror@plt+0xfb68>
  413394:	adrp	x0, 466000 <_bfd_std_section+0x110>
  413398:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41339c:	add	x0, x0, #0xed4
  4133a0:	add	x2, x2, #0x335
  4133a4:	mov	w1, #0x40                  	// #64
  4133a8:	mov	w3, w20
  4133ac:	bl	403160 <snprintf@plt>
  4133b0:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4133b4:	adrp	x2, 466000 <_bfd_std_section+0x110>
  4133b8:	add	x0, x0, #0xea1
  4133bc:	add	x2, x2, #0xed4
  4133c0:	mov	x1, x22
  4133c4:	bl	4037a0 <printf@plt>
  4133c8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4133cc:	ldur	x0, [x29, #-48]
  4133d0:	ldr	w1, [x8, #636]
  4133d4:	ldr	x6, [sp]
  4133d8:	mov	w3, #0xffffffff            	// #-1
  4133dc:	mov	w2, wzr
  4133e0:	mov	x4, x21
  4133e4:	mov	x5, xzr
  4133e8:	bl	422200 <ferror@plt+0x1e960>
  4133ec:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  4133f0:	add	x0, x0, #0x151
  4133f4:	bl	403440 <puts@plt>
  4133f8:	ldrb	w8, [x22]
  4133fc:	cbnz	w8, 413410 <ferror@plt+0xfb70>
  413400:	ldr	x8, [sp, #72]
  413404:	mov	w9, #0x16                  	// #22
  413408:	ldr	x8, [x8, #24]
  41340c:	strh	w9, [x8, x19, lsl #1]
  413410:	stur	x25, [x29, #-48]
  413414:	ldr	x21, [sp, #64]
  413418:	adrp	x25, 442000 <warn@@Base+0x4fcc>
  41341c:	add	x25, x25, #0x8e6
  413420:	b	410c00 <ferror@plt+0xd360>
  413424:	adrp	x0, 466000 <_bfd_std_section+0x110>
  413428:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41342c:	add	x0, x0, #0xed4
  413430:	add	x2, x2, #0x335
  413434:	mov	w1, #0x40                  	// #64
  413438:	mov	w3, w20
  41343c:	bl	403160 <snprintf@plt>
  413440:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  413444:	adrp	x1, 466000 <_bfd_std_section+0x110>
  413448:	add	x0, x0, #0xda7
  41344c:	add	x1, x1, #0xed4
  413450:	bl	4037a0 <printf@plt>
  413454:	b	410c00 <ferror@plt+0xd360>
  413458:	adrp	x0, 466000 <_bfd_std_section+0x110>
  41345c:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  413460:	add	x0, x0, #0xed4
  413464:	add	x2, x2, #0x335
  413468:	mov	w1, #0x40                  	// #64
  41346c:	mov	w3, w20
  413470:	bl	403160 <snprintf@plt>
  413474:	ldr	w2, [x19, #80]
  413478:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  41347c:	add	x0, x0, #0xd8a
  413480:	b	4134ac <ferror@plt+0xfc0c>
  413484:	adrp	x0, 466000 <_bfd_std_section+0x110>
  413488:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41348c:	add	x0, x0, #0xed4
  413490:	add	x2, x2, #0x335
  413494:	mov	w1, #0x40                  	// #64
  413498:	mov	w3, w20
  41349c:	bl	403160 <snprintf@plt>
  4134a0:	ldr	w2, [x19, #80]
  4134a4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4134a8:	add	x0, x0, #0xf18
  4134ac:	adrp	x1, 466000 <_bfd_std_section+0x110>
  4134b0:	add	x1, x1, #0xed4
  4134b4:	bl	4037a0 <printf@plt>
  4134b8:	b	410c00 <ferror@plt+0xd360>
  4134bc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4134c0:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4134c4:	add	x1, x1, #0xe89
  4134c8:	add	x2, x2, #0x38
  4134cc:	sub	x0, x29, #0x28
  4134d0:	bl	4030a0 <sprintf@plt>
  4134d4:	sub	x2, x29, #0x28
  4134d8:	mov	w1, #0x40                  	// #64
  4134dc:	mov	x0, x22
  4134e0:	mov	x3, x25
  4134e4:	bl	403160 <snprintf@plt>
  4134e8:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4134ec:	add	x0, x0, #0xc35
  4134f0:	b	413648 <ferror@plt+0xfda8>
  4134f4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4134f8:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4134fc:	add	x1, x1, #0xe89
  413500:	add	x2, x2, #0x38
  413504:	sub	x0, x29, #0x28
  413508:	bl	4030a0 <sprintf@plt>
  41350c:	sub	x2, x29, #0x28
  413510:	mov	w1, #0x40                  	// #64
  413514:	mov	x0, x22
  413518:	mov	x3, x25
  41351c:	bl	403160 <snprintf@plt>
  413520:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  413524:	add	x0, x0, #0xc57
  413528:	b	413648 <ferror@plt+0xfda8>
  41352c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  413530:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  413534:	add	x1, x1, #0xe89
  413538:	add	x2, x2, #0x38
  41353c:	sub	x0, x29, #0x28
  413540:	bl	4030a0 <sprintf@plt>
  413544:	sub	x2, x29, #0x28
  413548:	mov	w1, #0x40                  	// #64
  41354c:	mov	x0, x22
  413550:	mov	x3, x25
  413554:	bl	403160 <snprintf@plt>
  413558:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  41355c:	add	x0, x0, #0xc79
  413560:	b	413648 <ferror@plt+0xfda8>
  413564:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  413568:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41356c:	add	x1, x1, #0xe89
  413570:	add	x2, x2, #0x38
  413574:	sub	x0, x29, #0x28
  413578:	bl	4030a0 <sprintf@plt>
  41357c:	sub	x2, x29, #0x28
  413580:	mov	w1, #0x40                  	// #64
  413584:	mov	x0, x21
  413588:	mov	x3, x20
  41358c:	bl	403160 <snprintf@plt>
  413590:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  413594:	add	x0, x0, #0xc1f
  413598:	mov	x1, x21
  41359c:	bl	4037a0 <printf@plt>
  4135a0:	ldr	x21, [sp, #64]
  4135a4:	str	x20, [x22, #56]
  4135a8:	b	410c00 <ferror@plt+0xd360>
  4135ac:	mov	x23, xzr
  4135b0:	b	410c00 <ferror@plt+0xd360>
  4135b4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4135b8:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4135bc:	add	x1, x1, #0xe89
  4135c0:	add	x2, x2, #0x38
  4135c4:	sub	x0, x29, #0x28
  4135c8:	bl	4030a0 <sprintf@plt>
  4135cc:	sub	x2, x29, #0x28
  4135d0:	mov	w1, #0x40                  	// #64
  4135d4:	mov	x0, x22
  4135d8:	mov	x3, x25
  4135dc:	bl	403160 <snprintf@plt>
  4135e0:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4135e4:	add	x0, x0, #0xbc5
  4135e8:	mov	w1, w21
  4135ec:	mov	x2, x22
  4135f0:	bl	4037a0 <printf@plt>
  4135f4:	ldp	x21, x19, [sp, #64]
  4135f8:	adrp	x25, 442000 <warn@@Base+0x4fcc>
  4135fc:	add	x25, x25, #0x8e6
  413600:	ldr	w8, [x19, #48]
  413604:	ldr	x9, [x19, #56]
  413608:	mul	w8, w8, w20
  41360c:	add	x8, x9, x8
  413610:	b	41366c <ferror@plt+0xfdcc>
  413614:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  413618:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41361c:	add	x1, x1, #0xe89
  413620:	add	x2, x2, #0x38
  413624:	sub	x0, x29, #0x28
  413628:	bl	4030a0 <sprintf@plt>
  41362c:	sub	x2, x29, #0x28
  413630:	mov	w1, #0x40                  	// #64
  413634:	mov	x0, x22
  413638:	mov	x3, x25
  41363c:	bl	403160 <snprintf@plt>
  413640:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  413644:	add	x0, x0, #0xf58
  413648:	mov	x1, x21
  41364c:	mov	x2, x22
  413650:	bl	4037a0 <printf@plt>
  413654:	ldp	x21, x19, [sp, #64]
  413658:	adrp	x25, 442000 <warn@@Base+0x4fcc>
  41365c:	add	x25, x25, #0x8e6
  413660:	ldr	w8, [x19, #48]
  413664:	ldr	x9, [x19, #56]
  413668:	madd	x8, x20, x8, x9
  41366c:	str	x8, [x19, #56]
  413670:	b	410c00 <ferror@plt+0xd360>
  413674:	ldr	x10, [x19, #24]
  413678:	ldr	x21, [sp, #64]
  41367c:	strh	w9, [x10, x20, lsl #1]
  413680:	ldr	x8, [x8, #32]
  413684:	lsl	x9, x20, #2
  413688:	ldr	x10, [x19, #32]
  41368c:	ldr	w8, [x8, x9]
  413690:	str	w8, [x10, x9]
  413694:	b	410c00 <ferror@plt+0xd360>
  413698:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  41369c:	mov	w27, #0x1                   	// #1
  4136a0:	add	x25, x25, #0xe79
  4136a4:	adrp	x19, 468000 <_bfd_std_section+0x2110>
  4136a8:	adrp	x20, 468000 <_bfd_std_section+0x2110>
  4136ac:	ldr	x0, [x19, #3888]
  4136b0:	cbz	x0, 4136bc <ferror@plt+0xfe1c>
  4136b4:	bl	403510 <free@plt>
  4136b8:	str	xzr, [x19, #3888]
  4136bc:	ldr	x0, [x20, #3896]
  4136c0:	cbz	x0, 4136cc <ferror@plt+0xfe2c>
  4136c4:	bl	403510 <free@plt>
  4136c8:	str	xzr, [x20, #3896]
  4136cc:	ldr	w10, [sp, #28]
  4136d0:	mov	w8, wzr
  4136d4:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  4136d8:	stur	x21, [x29, #-48]
  4136dc:	str	w10, [x9, #636]
  4136e0:	tbz	w8, #0, 40f3f8 <ferror@plt+0xbb58>
  4136e4:	b	40f2f0 <ferror@plt+0xba50>
  4136e8:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  4136ec:	add	x25, x25, #0xe79
  4136f0:	adrp	x19, 468000 <_bfd_std_section+0x2110>
  4136f4:	adrp	x20, 468000 <_bfd_std_section+0x2110>
  4136f8:	cbnz	w28, 413714 <ferror@plt+0xfe74>
  4136fc:	ldr	w8, [x27, #664]
  413700:	cbz	w8, 413714 <ferror@plt+0xfe74>
  413704:	ldr	x0, [sp, #72]
  413708:	sub	x1, x29, #0x44
  41370c:	sub	x2, x29, #0x34
  413710:	bl	425b64 <ferror@plt+0x222c4>
  413714:	ldr	x28, [sp, #16]
  413718:	mov	w27, #0x1                   	// #1
  41371c:	ldr	x0, [x19, #3888]
  413720:	cbnz	x0, 4136b4 <ferror@plt+0xfe14>
  413724:	b	4136bc <ferror@plt+0xfe1c>
  413728:	cmp	x27, x24
  41372c:	b.cs	413740 <ferror@plt+0xfea0>  // b.hs, b.nlast
  413730:	sub	w1, w24, w27
  413734:	sub	w8, w1, #0x1
  413738:	cmp	w8, #0x7
  41373c:	b.ls	40f9e4 <ferror@plt+0xc144>  // b.plast
  413740:	ldr	w26, [sp, #28]
  413744:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  413748:	mov	x20, xzr
  41374c:	mov	w27, #0x1                   	// #1
  413750:	add	x25, x25, #0xe79
  413754:	b	413840 <ferror@plt+0xffa0>
  413758:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41375c:	ldr	x8, [x8, #696]
  413760:	mov	x0, x27
  413764:	mov	x27, x9
  413768:	blr	x8
  41376c:	mov	x9, x27
  413770:	mov	x12, x22
  413774:	ldr	w8, [sp, #24]
  413778:	mov	w27, #0x1                   	// #1
  41377c:	cbz	w8, 413848 <ferror@plt+0xffa8>
  413780:	cmp	w28, #0x4
  413784:	b.ne	413794 <ferror@plt+0xfef4>  // b.any
  413788:	mov	w8, #0xffffffff            	// #-1
  41378c:	cmp	x0, x8
  413790:	b.eq	4137a4 <ferror@plt+0xff04>  // b.none
  413794:	cmp	w28, #0x8
  413798:	b.ne	41384c <ferror@plt+0xffac>  // b.any
  41379c:	cmn	x0, #0x1
  4137a0:	b.ne	41384c <ferror@plt+0xffac>  // b.any
  4137a4:	sub	x2, x29, #0x40
  4137a8:	sub	x3, x29, #0x28
  4137ac:	add	x4, sp, #0x58
  4137b0:	sub	x5, x29, #0x50
  4137b4:	mov	x0, x9
  4137b8:	mov	x1, x24
  4137bc:	bl	425278 <ferror@plt+0x219d8>
  4137c0:	ldur	x8, [x29, #-64]
  4137c4:	cbz	x8, 413858 <ferror@plt+0xffb8>
  4137c8:	ldr	x9, [sp, #16]
  4137cc:	str	x9, [x8]
  4137d0:	ldur	x28, [x29, #-64]
  4137d4:	str	x25, [x28, #8]
  4137d8:	ldur	w8, [x29, #-52]
  4137dc:	ldr	w9, [x28, #88]
  4137e0:	mov	x0, x28
  4137e4:	sub	w10, w8, #0x1
  4137e8:	cmp	w8, #0x0
  4137ec:	csel	w8, wzr, w10, eq  // eq = none
  4137f0:	cmp	w8, w9
  4137f4:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  4137f8:	bl	425944 <ferror@plt+0x220a4>
  4137fc:	tbnz	w0, #31, 413868 <ferror@plt+0xffc8>
  413800:	ldur	x8, [x29, #-64]
  413804:	ldr	w26, [sp, #28]
  413808:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  41380c:	add	x25, x25, #0xe79
  413810:	ldrb	w8, [x8, #92]
  413814:	cbz	w8, 413840 <ferror@plt+0xffa0>
  413818:	and	w8, w8, #0x7
  41381c:	adrp	x9, 446000 <warn@@Base+0x8fcc>
  413820:	sub	w8, w8, #0x2
  413824:	add	x9, x9, #0x210
  413828:	add	x9, x9, w8, sxtw #2
  41382c:	cmp	w8, #0x3
  413830:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  413834:	add	x8, x8, #0x27c
  413838:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  41383c:	ldr	w26, [x8]
  413840:	mov	x12, x22
  413844:	b	40fa20 <ferror@plt+0xc180>
  413848:	cbz	x0, 4137a4 <ferror@plt+0xff04>
  41384c:	ldr	w26, [sp, #28]
  413850:	ldr	x28, [sp, #16]
  413854:	b	40f7ec <ferror@plt+0xbf4c>
  413858:	ldr	x28, [sp, #16]
  41385c:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  413860:	add	x1, x1, #0xa7e
  413864:	b	413870 <ferror@plt+0xffd0>
  413868:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  41386c:	add	x1, x1, #0xa9e
  413870:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  413874:	mov	w2, #0x5                   	// #5
  413878:	mov	x0, xzr
  41387c:	add	x25, x25, #0xe79
  413880:	bl	403700 <dcgettext@plt>
  413884:	bl	43d034 <warn@@Base>
  413888:	mov	w8, #0x1                   	// #1
  41388c:	tbz	w8, #0, 40f3f8 <ferror@plt+0xbb58>
  413890:	b	40f2f0 <ferror@plt+0xba50>
  413894:	ldr	w2, [x0, #56]
  413898:	mov	w3, wzr
  41389c:	mov	w4, wzr
  4138a0:	b	40bff0 <ferror@plt+0x8750>
  4138a4:	sub	sp, sp, #0x170
  4138a8:	stp	x29, x30, [sp, #272]
  4138ac:	stp	x28, x27, [sp, #288]
  4138b0:	stp	x26, x25, [sp, #304]
  4138b4:	stp	x24, x23, [sp, #320]
  4138b8:	stp	x22, x21, [sp, #336]
  4138bc:	stp	x20, x19, [sp, #352]
  4138c0:	ldr	x9, [x0, #32]
  4138c4:	ldr	x19, [x0, #48]
  4138c8:	adrp	x20, 469000 <_bfd_std_section+0x3110>
  4138cc:	ldr	w8, [x20, #644]
  4138d0:	add	x29, sp, #0x110
  4138d4:	mov	x21, x0
  4138d8:	add	x23, x9, x19
  4138dc:	str	x1, [sp, #136]
  4138e0:	stur	x9, [x29, #-96]
  4138e4:	cbz	w8, 41393c <ferror@plt+0x1009c>
  4138e8:	tbnz	w8, #0, 413944 <ferror@plt+0x100a4>
  4138ec:	mov	w0, #0x1                   	// #1
  4138f0:	tbz	w8, #1, 413960 <ferror@plt+0x100c0>
  4138f4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4138f8:	ldr	w8, [x8, #620]
  4138fc:	str	w0, [sp, #76]
  413900:	cbz	w8, 413968 <ferror@plt+0x100c8>
  413904:	ldr	x8, [x21, #24]
  413908:	cbz	x8, 413968 <ferror@plt+0x100c8>
  41390c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  413910:	add	x1, x1, #0x789
  413914:	mov	w2, #0x5                   	// #5
  413918:	mov	x0, xzr
  41391c:	bl	403700 <dcgettext@plt>
  413920:	ldp	x1, x2, [x21, #16]
  413924:	bl	4037a0 <printf@plt>
  413928:	cmp	x19, #0x1
  41392c:	b.ge	41398c <ferror@plt+0x100ec>  // b.tcont
  413930:	ldr	w0, [sp, #76]
  413934:	mov	w9, #0x1                   	// #1
  413938:	b	415a9c <ferror@plt+0x121fc>
  41393c:	mov	w8, #0x1                   	// #1
  413940:	str	w8, [x20, #644]
  413944:	ldur	x1, [x29, #-96]
  413948:	ldr	x3, [sp, #136]
  41394c:	mov	x0, x21
  413950:	mov	x2, x23
  413954:	bl	425f30 <ferror@plt+0x22690>
  413958:	ldr	w8, [x20, #644]
  41395c:	tbnz	w8, #1, 4138f4 <ferror@plt+0x10054>
  413960:	mov	w9, #0x1                   	// #1
  413964:	b	415a9c <ferror@plt+0x121fc>
  413968:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41396c:	add	x1, x1, #0x7b8
  413970:	mov	w2, #0x5                   	// #5
  413974:	mov	x0, xzr
  413978:	bl	403700 <dcgettext@plt>
  41397c:	ldr	x1, [x21, #16]
  413980:	bl	4037a0 <printf@plt>
  413984:	cmp	x19, #0x1
  413988:	b.lt	413930 <ferror@plt+0x10090>  // b.tstop
  41398c:	ldur	x22, [x29, #-96]
  413990:	stur	x21, [x29, #-104]
  413994:	ldr	x19, [x21, #16]
  413998:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  41399c:	mov	w2, #0xc                   	// #12
  4139a0:	add	x1, x1, #0x170
  4139a4:	mov	x0, x19
  4139a8:	bl	403210 <strncmp@plt>
  4139ac:	cbz	w0, 413aa0 <ferror@plt+0x10200>
  4139b0:	sub	x3, x29, #0x50
  4139b4:	sub	x4, x29, #0x58
  4139b8:	mov	x0, x21
  4139bc:	mov	x1, x22
  4139c0:	mov	x2, x23
  4139c4:	bl	42859c <ferror@plt+0x24cfc>
  4139c8:	cbz	x0, 415a68 <ferror@plt+0x121c8>
  4139cc:	ldurb	w8, [x29, #-48]
  4139d0:	mov	x19, x0
  4139d4:	cbnz	w8, 4139f8 <ferror@plt+0x10158>
  4139d8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4139dc:	mov	w2, #0x5                   	// #5
  4139e0:	mov	x0, xzr
  4139e4:	add	x1, x1, #0x332
  4139e8:	bl	403700 <dcgettext@plt>
  4139ec:	bl	43d034 <warn@@Base>
  4139f0:	mov	w8, #0x1                   	// #1
  4139f4:	sturb	w8, [x29, #-48]
  4139f8:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  4139fc:	str	xzr, [x9, #88]
  413a00:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  413a04:	str	wzr, [x9, #96]
  413a08:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  413a0c:	ldurb	w8, [x29, #-54]
  413a10:	strb	wzr, [x9, #128]
  413a14:	ldurb	w9, [x29, #-47]
  413a18:	mov	w10, #0x1                   	// #1
  413a1c:	adrp	x11, 469000 <_bfd_std_section+0x3110>
  413a20:	str	w10, [x11, #104]
  413a24:	adrp	x11, 469000 <_bfd_std_section+0x3110>
  413a28:	str	w10, [x11, #112]
  413a2c:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  413a30:	str	w8, [x10, #120]
  413a34:	add	x8, x19, x9
  413a38:	str	x19, [sp, #112]
  413a3c:	sub	x19, x8, #0x1
  413a40:	cmp	x19, x23
  413a44:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  413a48:	str	wzr, [x8, #136]
  413a4c:	b.cs	415a4c <ferror@plt+0x121ac>  // b.hs, b.nlast
  413a50:	ldurh	w8, [x29, #-72]
  413a54:	cmp	w8, #0x5
  413a58:	b.cc	413b38 <ferror@plt+0x10298>  // b.lo, b.ul, b.last
  413a5c:	ldr	x1, [sp, #136]
  413a60:	mov	w0, #0xb                   	// #11
  413a64:	bl	4039f8 <ferror@plt+0x158>
  413a68:	cbz	w0, 413bb4 <ferror@plt+0x10314>
  413a6c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  413a70:	ldr	x8, [x8, #224]
  413a74:	cbnz	x8, 413f3c <ferror@plt+0x1069c>
  413a78:	adrp	x8, 466000 <_bfd_std_section+0x110>
  413a7c:	ldr	x8, [x8, #1272]
  413a80:	cbz	x8, 413f3c <ferror@plt+0x1069c>
  413a84:	ldr	x9, [x8]
  413a88:	ldr	x10, [sp, #136]
  413a8c:	cmp	x9, x10
  413a90:	b.eq	413f28 <ferror@plt+0x10688>  // b.none
  413a94:	ldr	x8, [x8, #16]
  413a98:	cbnz	x8, 413a84 <ferror@plt+0x101e4>
  413a9c:	b	413f3c <ferror@plt+0x1069c>
  413aa0:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  413aa4:	mov	x0, x19
  413aa8:	add	x1, x1, #0x731
  413aac:	bl	4034a0 <strcmp@plt>
  413ab0:	cbz	w0, 4139b0 <ferror@plt+0x10110>
  413ab4:	adrp	x8, 468000 <_bfd_std_section+0x2110>
  413ab8:	add	x8, x8, #0xfa0
  413abc:	ldp	q0, q1, [x8]
  413ac0:	ldr	x8, [x8, #32]
  413ac4:	stur	x23, [x29, #-88]
  413ac8:	stp	q0, q1, [x29, #-80]
  413acc:	tst	w8, #0xff
  413ad0:	stur	x8, [x29, #-48]
  413ad4:	b.eq	415ac8 <ferror@plt+0x12228>  // b.none
  413ad8:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  413adc:	str	xzr, [x9, #88]
  413ae0:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  413ae4:	ldurb	w8, [x29, #-54]
  413ae8:	str	wzr, [x9, #96]
  413aec:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  413af0:	strb	wzr, [x9, #128]
  413af4:	mov	w9, #0x1                   	// #1
  413af8:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  413afc:	str	w9, [x10, #104]
  413b00:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  413b04:	str	w9, [x10, #112]
  413b08:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  413b0c:	str	w8, [x9, #120]
  413b10:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  413b14:	stp	xzr, xzr, [x29, #-128]
  413b18:	stur	xzr, [x29, #-112]
  413b1c:	mov	x19, xzr
  413b20:	str	xzr, [sp, #112]
  413b24:	str	wzr, [x8, #136]
  413b28:	mov	x28, x23
  413b2c:	cmp	x22, x28
  413b30:	b.cc	414aa8 <ferror@plt+0x11208>  // b.lo, b.ul, b.last
  413b34:	b	4159fc <ferror@plt+0x1215c>
  413b38:	ldrb	w8, [x19]
  413b3c:	cbz	w8, 413be8 <ferror@plt+0x10348>
  413b40:	mov	x22, xzr
  413b44:	mov	x24, xzr
  413b48:	mov	x20, x19
  413b4c:	sub	x1, x23, x20
  413b50:	mov	x0, x20
  413b54:	bl	403020 <strnlen@plt>
  413b58:	add	x8, x0, x20
  413b5c:	add	x20, x8, #0x1
  413b60:	cmp	x20, x23
  413b64:	b.cs	415a34 <ferror@plt+0x12194>  // b.hs, b.nlast
  413b68:	ldrb	w8, [x20]
  413b6c:	add	x24, x24, #0x1
  413b70:	add	x22, x22, #0x8
  413b74:	cbnz	w8, 413b4c <ferror@plt+0x102ac>
  413b78:	mov	x0, x22
  413b7c:	bl	403290 <xmalloc@plt>
  413b80:	ldrb	w8, [x19]
  413b84:	stur	x0, [x29, #-120]
  413b88:	cbz	w8, 413bac <ferror@plt+0x1030c>
  413b8c:	mov	x21, x0
  413b90:	sub	x1, x19, x23
  413b94:	mov	x0, x19
  413b98:	str	x19, [x21], #8
  413b9c:	bl	403020 <strnlen@plt>
  413ba0:	add	x19, x0, x19
  413ba4:	ldrb	w8, [x19, #1]!
  413ba8:	cbnz	w8, 413b90 <ferror@plt+0x102f0>
  413bac:	mov	x19, x20
  413bb0:	b	413bf0 <ferror@plt+0x10350>
  413bb4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  413bb8:	ldr	w8, [x8, #620]
  413bbc:	cbz	w8, 413f3c <ferror@plt+0x1069c>
  413bc0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  413bc4:	ldr	x20, [x8, #1272]
  413bc8:	cbz	x20, 413f3c <ferror@plt+0x1069c>
  413bcc:	ldr	x1, [x20]
  413bd0:	mov	w0, #0xb                   	// #11
  413bd4:	bl	4039f8 <ferror@plt+0x158>
  413bd8:	cbnz	w0, 413f30 <ferror@plt+0x10690>
  413bdc:	ldr	x20, [x20, #16]
  413be0:	cbnz	x20, 413bcc <ferror@plt+0x1032c>
  413be4:	b	413f3c <ferror@plt+0x1069c>
  413be8:	mov	x24, xzr
  413bec:	stur	xzr, [x29, #-120]
  413bf0:	add	x26, x19, #0x1
  413bf4:	cmp	x26, x23
  413bf8:	b.cs	413f10 <ferror@plt+0x10670>  // b.hs, b.nlast
  413bfc:	ldrb	w8, [x26]
  413c00:	cbz	w8, 413f10 <ferror@plt+0x10670>
  413c04:	mov	w19, wzr
  413c08:	mov	x22, x26
  413c0c:	sub	x1, x23, x22
  413c10:	mov	x0, x22
  413c14:	bl	403020 <strnlen@plt>
  413c18:	add	x9, x0, x22
  413c1c:	mov	x8, xzr
  413c20:	add	x10, x9, #0x1
  413c24:	add	x9, x10, x8
  413c28:	cmp	x9, x23
  413c2c:	b.cs	413c3c <ferror@plt+0x1039c>  // b.hs, b.nlast
  413c30:	ldrsb	w9, [x9]
  413c34:	add	x8, x8, #0x1
  413c38:	tbnz	w9, #31, 413c24 <ferror@plt+0x10384>
  413c3c:	mov	x9, xzr
  413c40:	add	x10, x10, w8, uxtw
  413c44:	add	x8, x10, x9
  413c48:	cmp	x8, x23
  413c4c:	b.cs	413c5c <ferror@plt+0x103bc>  // b.hs, b.nlast
  413c50:	ldrsb	w8, [x8]
  413c54:	add	x9, x9, #0x1
  413c58:	tbnz	w8, #31, 413c44 <ferror@plt+0x103a4>
  413c5c:	mov	x8, xzr
  413c60:	add	x9, x10, w9, uxtw
  413c64:	add	x10, x9, x8
  413c68:	cmp	x10, x23
  413c6c:	b.cs	413c7c <ferror@plt+0x103dc>  // b.hs, b.nlast
  413c70:	ldrsb	w10, [x10]
  413c74:	add	x8, x8, #0x1
  413c78:	tbnz	w10, #31, 413c64 <ferror@plt+0x103c4>
  413c7c:	add	x22, x9, w8, uxtw
  413c80:	cmp	x22, x23
  413c84:	b.cs	415a40 <ferror@plt+0x121a0>  // b.hs, b.nlast
  413c88:	ldrb	w8, [x22]
  413c8c:	add	w19, w19, #0x1
  413c90:	cbnz	w8, 413c0c <ferror@plt+0x1036c>
  413c94:	mov	w8, #0x18                  	// #24
  413c98:	umull	x0, w19, w8
  413c9c:	stur	x19, [x29, #-112]
  413ca0:	bl	403290 <xmalloc@plt>
  413ca4:	ldrb	w8, [x26]
  413ca8:	mov	x19, x0
  413cac:	cbz	w8, 413f20 <ferror@plt+0x10680>
  413cb0:	mov	x20, xzr
  413cb4:	b	413cd4 <ferror@plt+0x10434>
  413cb8:	mov	w2, #0x5                   	// #5
  413cbc:	mov	x0, xzr
  413cc0:	bl	403700 <dcgettext@plt>
  413cc4:	bl	43cf70 <error@@Base>
  413cc8:	ldrb	w8, [x26]
  413ccc:	add	x20, x20, #0x1
  413cd0:	cbz	w8, 413f20 <ferror@plt+0x10680>
  413cd4:	mov	w8, #0x18                  	// #24
  413cd8:	mul	x8, x20, x8
  413cdc:	sub	x1, x23, x26
  413ce0:	mov	x0, x26
  413ce4:	str	x26, [x19, x8]
  413ce8:	bl	403020 <strnlen@plt>
  413cec:	add	x9, x0, x26
  413cf0:	mov	x21, xzr
  413cf4:	mov	x8, xzr
  413cf8:	mov	w10, wzr
  413cfc:	add	x26, x9, #0x1
  413d00:	mov	w9, #0x1                   	// #1
  413d04:	b	413d1c <ferror@plt+0x1047c>
  413d08:	orr	w13, w9, #0x2
  413d0c:	cmp	w12, #0x0
  413d10:	csel	w9, w9, w13, eq  // eq = none
  413d14:	add	x21, x21, #0x1
  413d18:	tbz	w11, #7, 413d60 <ferror@plt+0x104c0>
  413d1c:	add	x11, x26, x21
  413d20:	cmp	x11, x23
  413d24:	b.cs	413d64 <ferror@plt+0x104c4>  // b.hs, b.nlast
  413d28:	ldrb	w11, [x11]
  413d2c:	cmp	w10, #0x3f
  413d30:	and	x12, x11, #0x7f
  413d34:	b.hi	413d08 <ferror@plt+0x10468>  // b.pmore
  413d38:	mov	w13, w10
  413d3c:	lsl	x15, x12, x13
  413d40:	orr	x8, x15, x8
  413d44:	lsr	x13, x8, x13
  413d48:	orr	w14, w9, #0x2
  413d4c:	cmp	x13, x12
  413d50:	csel	w9, w9, w14, eq  // eq = none
  413d54:	add	w10, w10, #0x7
  413d58:	add	x21, x21, #0x1
  413d5c:	tbnz	w11, #7, 413d1c <ferror@plt+0x1047c>
  413d60:	and	w9, w9, #0xfffffffe
  413d64:	lsr	x12, x8, #32
  413d68:	mov	w10, #0x18                  	// #24
  413d6c:	orr	w11, w9, #0x2
  413d70:	cmp	x12, #0x0
  413d74:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  413d78:	madd	x10, x20, x10, x19
  413d7c:	csel	w9, w11, w9, ne  // ne = any
  413d80:	add	x1, x1, #0xeb9
  413d84:	str	w8, [x10, #8]
  413d88:	tbnz	w9, #0, 413d98 <ferror@plt+0x104f8>
  413d8c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  413d90:	add	x1, x1, #0xeca
  413d94:	tbz	w9, #1, 413da8 <ferror@plt+0x10508>
  413d98:	mov	w2, #0x5                   	// #5
  413d9c:	mov	x0, xzr
  413da0:	bl	403700 <dcgettext@plt>
  413da4:	bl	43cf70 <error@@Base>
  413da8:	mov	x25, xzr
  413dac:	mov	x8, xzr
  413db0:	mov	w10, wzr
  413db4:	add	x21, x26, w21, uxtw
  413db8:	mov	w9, #0x1                   	// #1
  413dbc:	b	413dd4 <ferror@plt+0x10534>
  413dc0:	orr	w13, w9, #0x2
  413dc4:	cmp	w12, #0x0
  413dc8:	csel	w9, w9, w13, eq  // eq = none
  413dcc:	add	x25, x25, #0x1
  413dd0:	tbz	w11, #7, 413e18 <ferror@plt+0x10578>
  413dd4:	add	x11, x21, x25
  413dd8:	cmp	x11, x23
  413ddc:	b.cs	413e1c <ferror@plt+0x1057c>  // b.hs, b.nlast
  413de0:	ldrb	w11, [x11]
  413de4:	cmp	w10, #0x3f
  413de8:	and	x12, x11, #0x7f
  413dec:	b.hi	413dc0 <ferror@plt+0x10520>  // b.pmore
  413df0:	mov	w13, w10
  413df4:	lsl	x15, x12, x13
  413df8:	orr	x8, x15, x8
  413dfc:	lsr	x13, x8, x13
  413e00:	orr	w14, w9, #0x2
  413e04:	cmp	x13, x12
  413e08:	csel	w9, w9, w14, eq  // eq = none
  413e0c:	add	w10, w10, #0x7
  413e10:	add	x25, x25, #0x1
  413e14:	tbnz	w11, #7, 413dd4 <ferror@plt+0x10534>
  413e18:	and	w9, w9, #0xfffffffe
  413e1c:	lsr	x12, x8, #32
  413e20:	mov	w10, #0x18                  	// #24
  413e24:	orr	w11, w9, #0x2
  413e28:	cmp	x12, #0x0
  413e2c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  413e30:	madd	x10, x20, x10, x19
  413e34:	csel	w9, w11, w9, ne  // ne = any
  413e38:	add	x1, x1, #0xeb9
  413e3c:	str	w8, [x10, #12]
  413e40:	tbnz	w9, #0, 413e50 <ferror@plt+0x105b0>
  413e44:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  413e48:	add	x1, x1, #0xeca
  413e4c:	tbz	w9, #1, 413e60 <ferror@plt+0x105c0>
  413e50:	mov	w2, #0x5                   	// #5
  413e54:	mov	x0, xzr
  413e58:	bl	403700 <dcgettext@plt>
  413e5c:	bl	43cf70 <error@@Base>
  413e60:	mov	x10, xzr
  413e64:	mov	x8, xzr
  413e68:	mov	w12, wzr
  413e6c:	add	x11, x21, w25, uxtw
  413e70:	mov	w9, #0x1                   	// #1
  413e74:	b	413e8c <ferror@plt+0x105ec>
  413e78:	orr	w15, w9, #0x2
  413e7c:	cmp	w14, #0x0
  413e80:	csel	w9, w9, w15, eq  // eq = none
  413e84:	add	x10, x10, #0x1
  413e88:	tbz	w13, #7, 413ed0 <ferror@plt+0x10630>
  413e8c:	add	x13, x11, x10
  413e90:	cmp	x13, x23
  413e94:	b.cs	413ed4 <ferror@plt+0x10634>  // b.hs, b.nlast
  413e98:	ldrb	w13, [x13]
  413e9c:	cmp	w12, #0x3f
  413ea0:	and	x14, x13, #0x7f
  413ea4:	b.hi	413e78 <ferror@plt+0x105d8>  // b.pmore
  413ea8:	mov	w15, w12
  413eac:	lsl	x17, x14, x15
  413eb0:	orr	x8, x17, x8
  413eb4:	lsr	x15, x8, x15
  413eb8:	orr	w16, w9, #0x2
  413ebc:	cmp	x15, x14
  413ec0:	csel	w9, w9, w16, eq  // eq = none
  413ec4:	add	w12, w12, #0x7
  413ec8:	add	x10, x10, #0x1
  413ecc:	tbnz	w13, #7, 413e8c <ferror@plt+0x105ec>
  413ed0:	and	w9, w9, #0xfffffffe
  413ed4:	lsr	x12, x8, #32
  413ed8:	add	x26, x11, w10, uxtw
  413edc:	mov	w10, #0x18                  	// #24
  413ee0:	orr	w11, w9, #0x2
  413ee4:	cmp	x12, #0x0
  413ee8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  413eec:	madd	x10, x20, x10, x19
  413ef0:	csel	w9, w11, w9, ne  // ne = any
  413ef4:	add	x1, x1, #0xeb9
  413ef8:	str	w8, [x10, #16]
  413efc:	tbnz	w9, #0, 413cb8 <ferror@plt+0x10418>
  413f00:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  413f04:	add	x1, x1, #0xeca
  413f08:	tbnz	w9, #1, 413cb8 <ferror@plt+0x10418>
  413f0c:	b	413cc8 <ferror@plt+0x10428>
  413f10:	stur	xzr, [x29, #-112]
  413f14:	mov	x19, xzr
  413f18:	add	x22, x26, #0x1
  413f1c:	b	414918 <ferror@plt+0x11078>
  413f20:	mov	x26, x22
  413f24:	b	413f18 <ferror@plt+0x10678>
  413f28:	ldr	x8, [x8, #8]
  413f2c:	b	413f34 <ferror@plt+0x10694>
  413f30:	ldr	x8, [x20, #8]
  413f34:	adrp	x9, 465000 <_sch_istable+0x1c50>
  413f38:	str	x8, [x9, #224]
  413f3c:	add	x20, x19, #0x1
  413f40:	cmp	x20, x23
  413f44:	b.cs	413f50 <ferror@plt+0x106b0>  // b.hs, b.nlast
  413f48:	mov	w1, #0x1                   	// #1
  413f4c:	b	413f68 <ferror@plt+0x106c8>
  413f50:	sub	w1, w23, w19
  413f54:	sub	w8, w1, #0x1
  413f58:	cmp	w8, #0x7
  413f5c:	b.ls	413f68 <ferror@plt+0x106c8>  // b.plast
  413f60:	mov	x25, xzr
  413f64:	b	413fdc <ferror@plt+0x1073c>
  413f68:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  413f6c:	ldr	x8, [x8, #696]
  413f70:	mov	x0, x19
  413f74:	blr	x8
  413f78:	ands	x25, x0, #0xff
  413f7c:	b.eq	413fdc <ferror@plt+0x1073c>  // b.none
  413f80:	mov	x9, xzr
  413f84:	mov	x8, x20
  413f88:	b	413f9c <ferror@plt+0x106fc>
  413f8c:	add	x9, x9, #0x1
  413f90:	cmp	x9, x25
  413f94:	add	x8, x8, w10, uxtw
  413f98:	b.eq	413fec <ferror@plt+0x1074c>  // b.none
  413f9c:	mov	x11, xzr
  413fa0:	add	x10, x8, x11
  413fa4:	cmp	x10, x23
  413fa8:	b.cs	413fb8 <ferror@plt+0x10718>  // b.hs, b.nlast
  413fac:	ldrsb	w10, [x10]
  413fb0:	add	x11, x11, #0x1
  413fb4:	tbnz	w10, #31, 413fa0 <ferror@plt+0x10700>
  413fb8:	mov	x10, xzr
  413fbc:	add	x8, x8, w11, uxtw
  413fc0:	add	x11, x8, x10
  413fc4:	cmp	x11, x23
  413fc8:	b.cs	413f8c <ferror@plt+0x106ec>  // b.hs, b.nlast
  413fcc:	ldrsb	w11, [x11]
  413fd0:	add	x10, x10, #0x1
  413fd4:	tbnz	w11, #31, 413fc0 <ferror@plt+0x10720>
  413fd8:	b	413f8c <ferror@plt+0x106ec>
  413fdc:	mov	w8, #0x1                   	// #1
  413fe0:	stur	w8, [x29, #-112]
  413fe4:	mov	x8, x20
  413fe8:	b	413ff0 <ferror@plt+0x10750>
  413fec:	stur	wzr, [x29, #-112]
  413ff0:	mov	x10, xzr
  413ff4:	mov	x24, xzr
  413ff8:	mov	w11, wzr
  413ffc:	mov	w9, #0x1                   	// #1
  414000:	b	414018 <ferror@plt+0x10778>
  414004:	orr	w14, w9, #0x2
  414008:	cmp	w13, #0x0
  41400c:	csel	w9, w9, w14, eq  // eq = none
  414010:	add	x10, x10, #0x1
  414014:	tbz	w12, #7, 41405c <ferror@plt+0x107bc>
  414018:	add	x12, x8, x10
  41401c:	cmp	x12, x23
  414020:	b.cs	414060 <ferror@plt+0x107c0>  // b.hs, b.nlast
  414024:	ldrb	w12, [x12]
  414028:	cmp	w11, #0x3f
  41402c:	and	x13, x12, #0x7f
  414030:	b.hi	414004 <ferror@plt+0x10764>  // b.pmore
  414034:	mov	w14, w11
  414038:	lsl	x16, x13, x14
  41403c:	orr	x24, x16, x24
  414040:	lsr	x14, x24, x14
  414044:	orr	w15, w9, #0x2
  414048:	cmp	x14, x13
  41404c:	csel	w9, w9, w15, eq  // eq = none
  414050:	add	w11, w11, #0x7
  414054:	add	x10, x10, #0x1
  414058:	tbnz	w12, #7, 414018 <ferror@plt+0x10778>
  41405c:	and	w9, w9, #0xfffffffe
  414060:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  414064:	add	x19, x8, w10, uxtw
  414068:	add	x1, x1, #0xeb9
  41406c:	tbnz	w9, #0, 41407c <ferror@plt+0x107dc>
  414070:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  414074:	add	x1, x1, #0xeca
  414078:	tbz	w9, #1, 41408c <ferror@plt+0x107ec>
  41407c:	mov	w2, #0x5                   	// #5
  414080:	mov	x0, xzr
  414084:	bl	403700 <dcgettext@plt>
  414088:	bl	43cf70 <error@@Base>
  41408c:	cmp	x19, x23
  414090:	b.eq	415a70 <ferror@plt+0x121d0>  // b.none
  414094:	lsl	x0, x24, #3
  414098:	bl	403290 <xmalloc@plt>
  41409c:	stp	x24, x0, [x29, #-128]
  4140a0:	cbz	x24, 41436c <ferror@plt+0x10acc>
  4140a4:	str	x20, [sp, #128]
  4140a8:	mov	x27, xzr
  4140ac:	ldur	w8, [x29, #-112]
  4140b0:	tbz	w8, #0, 4140d0 <ferror@plt+0x10830>
  4140b4:	cmp	x19, x23
  4140b8:	b.eq	41434c <ferror@plt+0x10aac>  // b.none
  4140bc:	ldur	x24, [x29, #-128]
  4140c0:	add	x27, x27, #0x1
  4140c4:	cmp	x27, x24
  4140c8:	b.ne	4140ac <ferror@plt+0x1080c>  // b.any
  4140cc:	b	41436c <ferror@plt+0x10acc>
  4140d0:	ldr	x21, [sp, #128]
  4140d4:	mov	x28, xzr
  4140d8:	b	414158 <ferror@plt+0x108b8>
  4140dc:	mov	x0, xzr
  4140e0:	bl	4216b8 <ferror@plt+0x1de18>
  4140e4:	ldur	x8, [x29, #-120]
  4140e8:	str	x0, [x8, x27, lsl #3]
  4140ec:	mov	w10, #0xffffffff            	// #-1
  4140f0:	str	w10, [sp, #56]
  4140f4:	mov	w10, #0x9                   	// #9
  4140f8:	strb	w10, [sp, #48]
  4140fc:	ldur	x10, [x29, #-104]
  414100:	ldur	w8, [x29, #-44]
  414104:	ldurh	w9, [x29, #-72]
  414108:	ldur	x3, [x29, #-96]
  41410c:	str	x10, [sp, #32]
  414110:	mov	w10, #0x1                   	// #1
  414114:	mov	x0, xzr
  414118:	mov	x1, x20
  41411c:	mov	x2, xzr
  414120:	mov	x4, x19
  414124:	mov	x5, x23
  414128:	mov	x6, xzr
  41412c:	mov	x7, xzr
  414130:	str	xzr, [sp, #40]
  414134:	str	w10, [sp, #24]
  414138:	str	xzr, [sp, #16]
  41413c:	str	w9, [sp, #8]
  414140:	str	x8, [sp]
  414144:	bl	41e5d8 <ferror@plt+0x1ad38>
  414148:	add	x28, x28, #0x1
  41414c:	cmp	x28, x25
  414150:	mov	x19, x0
  414154:	b.eq	4140b4 <ferror@plt+0x10814>  // b.none
  414158:	mov	x24, xzr
  41415c:	mov	x22, xzr
  414160:	mov	w9, wzr
  414164:	mov	w8, #0x1                   	// #1
  414168:	b	414180 <ferror@plt+0x108e0>
  41416c:	orr	w12, w8, #0x2
  414170:	cmp	w11, #0x0
  414174:	csel	w8, w8, w12, eq  // eq = none
  414178:	add	x24, x24, #0x1
  41417c:	tbz	w10, #7, 4141c4 <ferror@plt+0x10924>
  414180:	add	x10, x21, x24
  414184:	cmp	x10, x23
  414188:	b.cs	4141c8 <ferror@plt+0x10928>  // b.hs, b.nlast
  41418c:	ldrb	w10, [x10]
  414190:	cmp	w9, #0x3f
  414194:	and	x11, x10, #0x7f
  414198:	b.hi	41416c <ferror@plt+0x108cc>  // b.pmore
  41419c:	mov	w12, w9
  4141a0:	lsl	x14, x11, x12
  4141a4:	orr	x22, x14, x22
  4141a8:	lsr	x12, x22, x12
  4141ac:	orr	w13, w8, #0x2
  4141b0:	cmp	x12, x11
  4141b4:	csel	w8, w8, w13, eq  // eq = none
  4141b8:	add	w9, w9, #0x7
  4141bc:	add	x24, x24, #0x1
  4141c0:	tbnz	w10, #7, 414180 <ferror@plt+0x108e0>
  4141c4:	and	w8, w8, #0xfffffffe
  4141c8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4141cc:	add	x1, x1, #0xeb9
  4141d0:	tbnz	w8, #0, 4141e0 <ferror@plt+0x10940>
  4141d4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4141d8:	add	x1, x1, #0xeca
  4141dc:	tbz	w8, #1, 4141f0 <ferror@plt+0x10950>
  4141e0:	mov	w2, #0x5                   	// #5
  4141e4:	mov	x0, xzr
  4141e8:	bl	403700 <dcgettext@plt>
  4141ec:	bl	43cf70 <error@@Base>
  4141f0:	mov	x26, xzr
  4141f4:	mov	x20, xzr
  4141f8:	mov	w9, wzr
  4141fc:	add	x21, x21, w24, uxtw
  414200:	mov	w8, #0x1                   	// #1
  414204:	b	41421c <ferror@plt+0x1097c>
  414208:	orr	w12, w8, #0x2
  41420c:	cmp	w11, #0x0
  414210:	csel	w8, w8, w12, eq  // eq = none
  414214:	add	x26, x26, #0x1
  414218:	tbz	w10, #7, 414260 <ferror@plt+0x109c0>
  41421c:	add	x10, x21, x26
  414220:	cmp	x10, x23
  414224:	b.cs	414264 <ferror@plt+0x109c4>  // b.hs, b.nlast
  414228:	ldrb	w10, [x10]
  41422c:	cmp	w9, #0x3f
  414230:	and	x11, x10, #0x7f
  414234:	b.hi	414208 <ferror@plt+0x10968>  // b.pmore
  414238:	mov	w12, w9
  41423c:	lsl	x14, x11, x12
  414240:	orr	x20, x14, x20
  414244:	lsr	x12, x20, x12
  414248:	orr	w13, w8, #0x2
  41424c:	cmp	x12, x11
  414250:	csel	w8, w8, w13, eq  // eq = none
  414254:	add	w9, w9, #0x7
  414258:	add	x26, x26, #0x1
  41425c:	tbnz	w10, #7, 41421c <ferror@plt+0x1097c>
  414260:	and	w8, w8, #0xfffffffe
  414264:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  414268:	add	x1, x1, #0xeb9
  41426c:	tbnz	w8, #0, 41427c <ferror@plt+0x109dc>
  414270:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  414274:	add	x1, x1, #0xeca
  414278:	tbz	w8, #1, 41428c <ferror@plt+0x109ec>
  41427c:	mov	w2, #0x5                   	// #5
  414280:	mov	x0, xzr
  414284:	bl	403700 <dcgettext@plt>
  414288:	bl	43cf70 <error@@Base>
  41428c:	cmp	x19, x23
  414290:	b.eq	414334 <ferror@plt+0x10a94>  // b.none
  414294:	cmp	x22, #0x1
  414298:	add	x21, x21, w26, uxtw
  41429c:	b.ne	4140ec <ferror@plt+0x1084c>  // b.any
  4142a0:	cmp	x20, #0x1f
  4142a4:	b.eq	4142bc <ferror@plt+0x10a1c>  // b.none
  4142a8:	cmp	x20, #0x8
  4142ac:	b.ne	4140ec <ferror@plt+0x1084c>  // b.any
  4142b0:	ldur	x8, [x29, #-120]
  4142b4:	str	x19, [x8, x27, lsl #3]
  4142b8:	b	4140ec <ferror@plt+0x1084c>
  4142bc:	ldur	w22, [x29, #-44]
  4142c0:	cmp	w22, #0x9
  4142c4:	b.cc	4142f8 <ferror@plt+0x10a58>  // b.lo, b.ul, b.last
  4142c8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4142cc:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  4142d0:	mov	w4, #0x5                   	// #5
  4142d4:	mov	x0, xzr
  4142d8:	add	x1, x1, #0x40d
  4142dc:	add	x2, x2, #0x455
  4142e0:	mov	x3, x22
  4142e4:	bl	4035d0 <dcngettext@plt>
  4142e8:	mov	w2, #0x8                   	// #8
  4142ec:	mov	w1, w22
  4142f0:	bl	43cf70 <error@@Base>
  4142f4:	mov	w22, #0x8                   	// #8
  4142f8:	add	x8, x19, w22, uxtw
  4142fc:	cmp	x8, x23
  414300:	b.cc	414310 <ferror@plt+0x10a70>  // b.lo, b.ul, b.last
  414304:	cmp	x19, x23
  414308:	b.cs	4140dc <ferror@plt+0x1083c>  // b.hs, b.nlast
  41430c:	sub	w22, w23, w19
  414310:	sub	w8, w22, #0x1
  414314:	cmp	w8, #0x7
  414318:	b.hi	4140dc <ferror@plt+0x1083c>  // b.pmore
  41431c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  414320:	ldr	x8, [x8, #696]
  414324:	mov	x0, x19
  414328:	mov	w1, w22
  41432c:	blr	x8
  414330:	b	4140e0 <ferror@plt+0x10840>
  414334:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  414338:	mov	w2, #0x5                   	// #5
  41433c:	mov	x0, xzr
  414340:	add	x1, x1, #0xb3f
  414344:	bl	403700 <dcgettext@plt>
  414348:	bl	43d034 <warn@@Base>
  41434c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  414350:	mov	w2, #0x5                   	// #5
  414354:	mov	x0, xzr
  414358:	add	x1, x1, #0xb3f
  41435c:	bl	403700 <dcgettext@plt>
  414360:	bl	43d034 <warn@@Base>
  414364:	ldur	x24, [x29, #-128]
  414368:	mov	x19, x23
  41436c:	add	x8, x19, #0x1
  414370:	cmp	x8, x23
  414374:	str	x8, [sp, #88]
  414378:	b.cs	4143f4 <ferror@plt+0x10b54>  // b.hs, b.nlast
  41437c:	mov	w1, #0x1                   	// #1
  414380:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  414384:	ldr	x8, [x8, #696]
  414388:	mov	x0, x19
  41438c:	blr	x8
  414390:	ands	x27, x0, #0xff
  414394:	b.eq	414410 <ferror@plt+0x10b70>  // b.none
  414398:	ldr	x8, [sp, #88]
  41439c:	mov	x9, xzr
  4143a0:	b	4143b4 <ferror@plt+0x10b14>
  4143a4:	add	x9, x9, #0x1
  4143a8:	cmp	x9, x27
  4143ac:	add	x8, x8, w10, uxtw
  4143b0:	b.eq	414420 <ferror@plt+0x10b80>  // b.none
  4143b4:	mov	x11, xzr
  4143b8:	add	x10, x8, x11
  4143bc:	cmp	x10, x23
  4143c0:	b.cs	4143d0 <ferror@plt+0x10b30>  // b.hs, b.nlast
  4143c4:	ldrsb	w10, [x10]
  4143c8:	add	x11, x11, #0x1
  4143cc:	tbnz	w10, #31, 4143b8 <ferror@plt+0x10b18>
  4143d0:	mov	x10, xzr
  4143d4:	add	x8, x8, w11, uxtw
  4143d8:	add	x11, x8, x10
  4143dc:	cmp	x11, x23
  4143e0:	b.cs	4143a4 <ferror@plt+0x10b04>  // b.hs, b.nlast
  4143e4:	ldrsb	w11, [x11]
  4143e8:	add	x10, x10, #0x1
  4143ec:	tbnz	w11, #31, 4143d8 <ferror@plt+0x10b38>
  4143f0:	b	4143a4 <ferror@plt+0x10b04>
  4143f4:	cmp	x19, x23
  4143f8:	b.cs	41440c <ferror@plt+0x10b6c>  // b.hs, b.nlast
  4143fc:	sub	w1, w23, w19
  414400:	sub	w8, w1, #0x1
  414404:	cmp	w8, #0x7
  414408:	b.ls	414380 <ferror@plt+0x10ae0>  // b.plast
  41440c:	mov	x27, xzr
  414410:	mov	w8, #0x1                   	// #1
  414414:	str	w8, [sp, #100]
  414418:	ldr	x8, [sp, #88]
  41441c:	b	414424 <ferror@plt+0x10b84>
  414420:	str	wzr, [sp, #100]
  414424:	mov	x9, xzr
  414428:	mov	x19, xzr
  41442c:	mov	w11, wzr
  414430:	mov	w10, #0x1                   	// #1
  414434:	b	41444c <ferror@plt+0x10bac>
  414438:	orr	w14, w10, #0x2
  41443c:	cmp	w13, #0x0
  414440:	csel	w10, w10, w14, eq  // eq = none
  414444:	add	x9, x9, #0x1
  414448:	tbz	w12, #7, 414490 <ferror@plt+0x10bf0>
  41444c:	add	x12, x8, x9
  414450:	cmp	x12, x23
  414454:	b.cs	414494 <ferror@plt+0x10bf4>  // b.hs, b.nlast
  414458:	ldrb	w12, [x12]
  41445c:	cmp	w11, #0x3f
  414460:	and	x13, x12, #0x7f
  414464:	b.hi	414438 <ferror@plt+0x10b98>  // b.pmore
  414468:	mov	w14, w11
  41446c:	lsl	x16, x13, x14
  414470:	orr	x19, x16, x19
  414474:	lsr	x14, x19, x14
  414478:	orr	w15, w10, #0x2
  41447c:	cmp	x14, x13
  414480:	csel	w10, w10, w15, eq  // eq = none
  414484:	add	w11, w11, #0x7
  414488:	add	x9, x9, #0x1
  41448c:	tbnz	w12, #7, 41444c <ferror@plt+0x10bac>
  414490:	and	w10, w10, #0xfffffffe
  414494:	lsr	x12, x19, #32
  414498:	orr	w11, w10, #0x2
  41449c:	cmp	x12, #0x0
  4144a0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4144a4:	csel	w10, w11, w10, ne  // ne = any
  4144a8:	add	x22, x8, w9, uxtw
  4144ac:	add	x1, x1, #0xeb9
  4144b0:	tbnz	w10, #0, 4144c0 <ferror@plt+0x10c20>
  4144b4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4144b8:	add	x1, x1, #0xeca
  4144bc:	tbz	w10, #1, 4144d0 <ferror@plt+0x10c30>
  4144c0:	mov	w2, #0x5                   	// #5
  4144c4:	mov	x0, xzr
  4144c8:	bl	403700 <dcgettext@plt>
  4144cc:	bl	43cf70 <error@@Base>
  4144d0:	cmp	x22, x23
  4144d4:	b.eq	415a7c <ferror@plt+0x121dc>  // b.none
  4144d8:	and	x20, x19, #0xffffffff
  4144dc:	add	x8, x20, x20, lsl #1
  4144e0:	lsl	x1, x8, #3
  4144e4:	mov	w0, #0x1                   	// #1
  4144e8:	stur	x19, [x29, #-112]
  4144ec:	bl	403840 <xcalloc@plt>
  4144f0:	mov	x19, x0
  4144f4:	str	x20, [sp, #80]
  4144f8:	cbz	x20, 414918 <ferror@plt+0x11078>
  4144fc:	mov	x9, xzr
  414500:	ldr	w8, [sp, #100]
  414504:	str	x9, [sp, #104]
  414508:	tbz	w8, #0, 414530 <ferror@plt+0x10c90>
  41450c:	cmp	x22, x23
  414510:	b.eq	4148f8 <ferror@plt+0x11058>  // b.none
  414514:	ldr	x9, [sp, #104]
  414518:	ldr	x8, [sp, #80]
  41451c:	ldur	x24, [x29, #-128]
  414520:	add	x9, x9, #0x1
  414524:	cmp	x9, x8
  414528:	b.ne	414500 <ferror@plt+0x10c60>  // b.any
  41452c:	b	414918 <ferror@plt+0x11078>
  414530:	ldr	x20, [sp, #88]
  414534:	mov	w8, #0x18                  	// #24
  414538:	madd	x8, x9, x8, x19
  41453c:	mov	x28, xzr
  414540:	str	x8, [sp, #120]
  414544:	add	x8, x8, #0x8
  414548:	str	x8, [sp, #128]
  41454c:	b	4145d8 <ferror@plt+0x10d38>
  414550:	mov	w1, #0x1                   	// #1
  414554:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  414558:	ldr	x8, [x8, #696]
  41455c:	mov	x0, x22
  414560:	blr	x8
  414564:	ldr	x8, [sp, #128]
  414568:	str	w0, [x8]
  41456c:	mov	w10, #0xffffffff            	// #-1
  414570:	str	w10, [sp, #56]
  414574:	mov	w10, #0x9                   	// #9
  414578:	strb	w10, [sp, #48]
  41457c:	ldur	x10, [x29, #-104]
  414580:	ldur	w8, [x29, #-44]
  414584:	ldurh	w9, [x29, #-72]
  414588:	ldur	x3, [x29, #-96]
  41458c:	str	x10, [sp, #32]
  414590:	mov	w10, #0x1                   	// #1
  414594:	mov	x0, xzr
  414598:	mov	x1, x26
  41459c:	mov	x2, xzr
  4145a0:	mov	x4, x22
  4145a4:	mov	x5, x23
  4145a8:	mov	x6, xzr
  4145ac:	mov	x7, xzr
  4145b0:	str	xzr, [sp, #40]
  4145b4:	str	w10, [sp, #24]
  4145b8:	str	xzr, [sp, #16]
  4145bc:	str	w9, [sp, #8]
  4145c0:	str	x8, [sp]
  4145c4:	bl	41e5d8 <ferror@plt+0x1ad38>
  4145c8:	add	x28, x28, #0x1
  4145cc:	cmp	x28, x27
  4145d0:	mov	x22, x0
  4145d4:	b.eq	41450c <ferror@plt+0x10c6c>  // b.none
  4145d8:	mov	x24, xzr
  4145dc:	mov	x25, xzr
  4145e0:	mov	w9, wzr
  4145e4:	mov	w8, #0x1                   	// #1
  4145e8:	b	414600 <ferror@plt+0x10d60>
  4145ec:	orr	w12, w8, #0x2
  4145f0:	cmp	w11, #0x0
  4145f4:	csel	w8, w8, w12, eq  // eq = none
  4145f8:	add	x24, x24, #0x1
  4145fc:	tbz	w10, #7, 414644 <ferror@plt+0x10da4>
  414600:	add	x10, x20, x24
  414604:	cmp	x10, x23
  414608:	b.cs	414648 <ferror@plt+0x10da8>  // b.hs, b.nlast
  41460c:	ldrb	w10, [x10]
  414610:	cmp	w9, #0x3f
  414614:	and	x11, x10, #0x7f
  414618:	b.hi	4145ec <ferror@plt+0x10d4c>  // b.pmore
  41461c:	mov	w12, w9
  414620:	lsl	x14, x11, x12
  414624:	orr	x25, x14, x25
  414628:	lsr	x12, x25, x12
  41462c:	orr	w13, w8, #0x2
  414630:	cmp	x12, x11
  414634:	csel	w8, w8, w13, eq  // eq = none
  414638:	add	w9, w9, #0x7
  41463c:	add	x24, x24, #0x1
  414640:	tbnz	w10, #7, 414600 <ferror@plt+0x10d60>
  414644:	and	w8, w8, #0xfffffffe
  414648:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41464c:	add	x1, x1, #0xeb9
  414650:	tbnz	w8, #0, 414660 <ferror@plt+0x10dc0>
  414654:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  414658:	add	x1, x1, #0xeca
  41465c:	tbz	w8, #1, 414670 <ferror@plt+0x10dd0>
  414660:	mov	w2, #0x5                   	// #5
  414664:	mov	x0, xzr
  414668:	bl	403700 <dcgettext@plt>
  41466c:	bl	43cf70 <error@@Base>
  414670:	mov	x21, xzr
  414674:	mov	x26, xzr
  414678:	mov	w9, wzr
  41467c:	add	x20, x20, w24, uxtw
  414680:	mov	w8, #0x1                   	// #1
  414684:	b	41469c <ferror@plt+0x10dfc>
  414688:	orr	w12, w8, #0x2
  41468c:	cmp	w11, #0x0
  414690:	csel	w8, w8, w12, eq  // eq = none
  414694:	add	x21, x21, #0x1
  414698:	tbz	w10, #7, 4146e0 <ferror@plt+0x10e40>
  41469c:	add	x10, x20, x21
  4146a0:	cmp	x10, x23
  4146a4:	b.cs	4146e4 <ferror@plt+0x10e44>  // b.hs, b.nlast
  4146a8:	ldrb	w10, [x10]
  4146ac:	cmp	w9, #0x3f
  4146b0:	and	x11, x10, #0x7f
  4146b4:	b.hi	414688 <ferror@plt+0x10de8>  // b.pmore
  4146b8:	mov	w12, w9
  4146bc:	lsl	x14, x11, x12
  4146c0:	orr	x26, x14, x26
  4146c4:	lsr	x12, x26, x12
  4146c8:	orr	w13, w8, #0x2
  4146cc:	cmp	x12, x11
  4146d0:	csel	w8, w8, w13, eq  // eq = none
  4146d4:	add	w9, w9, #0x7
  4146d8:	add	x21, x21, #0x1
  4146dc:	tbnz	w10, #7, 41469c <ferror@plt+0x10dfc>
  4146e0:	and	w8, w8, #0xfffffffe
  4146e4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4146e8:	add	x1, x1, #0xeb9
  4146ec:	tbnz	w8, #0, 4146fc <ferror@plt+0x10e5c>
  4146f0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4146f4:	add	x1, x1, #0xeca
  4146f8:	tbz	w8, #1, 41470c <ferror@plt+0x10e6c>
  4146fc:	mov	w2, #0x5                   	// #5
  414700:	mov	x0, xzr
  414704:	bl	403700 <dcgettext@plt>
  414708:	bl	43cf70 <error@@Base>
  41470c:	cmp	x22, x23
  414710:	b.eq	4148e0 <ferror@plt+0x11040>  // b.none
  414714:	cmp	x25, #0x2
  414718:	add	x20, x20, w21, uxtw
  41471c:	b.eq	414744 <ferror@plt+0x10ea4>  // b.none
  414720:	cmp	x25, #0x1
  414724:	b.ne	41456c <ferror@plt+0x10ccc>  // b.any
  414728:	cmp	x26, #0x1f
  41472c:	b.eq	4147f4 <ferror@plt+0x10f54>  // b.none
  414730:	cmp	x26, #0x8
  414734:	b.ne	41456c <ferror@plt+0x10ccc>  // b.any
  414738:	ldr	x8, [sp, #120]
  41473c:	str	x22, [x8]
  414740:	b	41456c <ferror@plt+0x10ccc>
  414744:	cmp	x26, #0x5
  414748:	b.eq	41485c <ferror@plt+0x10fbc>  // b.none
  41474c:	cmp	x26, #0xb
  414750:	b.eq	414870 <ferror@plt+0x10fd0>  // b.none
  414754:	cmp	x26, #0xf
  414758:	b.ne	41456c <ferror@plt+0x10ccc>  // b.any
  41475c:	mov	x8, xzr
  414760:	mov	w10, wzr
  414764:	mov	w9, #0x1                   	// #1
  414768:	mov	x11, x22
  41476c:	b	414780 <ferror@plt+0x10ee0>
  414770:	orr	w14, w9, #0x2
  414774:	cmp	w13, #0x0
  414778:	csel	w9, w9, w14, eq  // eq = none
  41477c:	tbz	w12, #7, 4147bc <ferror@plt+0x10f1c>
  414780:	cmp	x11, x23
  414784:	b.cs	4147c0 <ferror@plt+0x10f20>  // b.hs, b.nlast
  414788:	ldrb	w12, [x11], #1
  41478c:	cmp	w10, #0x3f
  414790:	and	x13, x12, #0x7f
  414794:	b.hi	414770 <ferror@plt+0x10ed0>  // b.pmore
  414798:	mov	w14, w10
  41479c:	lsl	x16, x13, x14
  4147a0:	orr	x8, x16, x8
  4147a4:	lsr	x14, x8, x14
  4147a8:	orr	w15, w9, #0x2
  4147ac:	cmp	x14, x13
  4147b0:	csel	w9, w9, w15, eq  // eq = none
  4147b4:	add	w10, w10, #0x7
  4147b8:	tbnz	w12, #7, 414780 <ferror@plt+0x10ee0>
  4147bc:	and	w9, w9, #0xfffffffe
  4147c0:	lsr	x11, x8, #32
  4147c4:	orr	w10, w9, #0x2
  4147c8:	cmp	x11, #0x0
  4147cc:	csel	w9, w10, w9, ne  // ne = any
  4147d0:	ldr	x10, [sp, #128]
  4147d4:	str	w8, [x10]
  4147d8:	tbnz	w9, #0, 4148a0 <ferror@plt+0x11000>
  4147dc:	tbz	w9, #1, 41456c <ferror@plt+0x10ccc>
  4147e0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4147e4:	mov	w2, #0x5                   	// #5
  4147e8:	mov	x0, xzr
  4147ec:	add	x1, x1, #0xeca
  4147f0:	b	4148b0 <ferror@plt+0x11010>
  4147f4:	ldur	w25, [x29, #-44]
  4147f8:	cmp	w25, #0x9
  4147fc:	b.cc	414830 <ferror@plt+0x10f90>  // b.lo, b.ul, b.last
  414800:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  414804:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  414808:	mov	w4, #0x5                   	// #5
  41480c:	mov	x0, xzr
  414810:	add	x1, x1, #0x40d
  414814:	add	x2, x2, #0x455
  414818:	mov	x3, x25
  41481c:	bl	4035d0 <dcngettext@plt>
  414820:	mov	w2, #0x8                   	// #8
  414824:	mov	w1, w25
  414828:	bl	43cf70 <error@@Base>
  41482c:	mov	w25, #0x8                   	// #8
  414830:	add	x8, x22, w25, uxtw
  414834:	cmp	x8, x23
  414838:	b.cc	414848 <ferror@plt+0x10fa8>  // b.lo, b.ul, b.last
  41483c:	cmp	x22, x23
  414840:	b.cs	414854 <ferror@plt+0x10fb4>  // b.hs, b.nlast
  414844:	sub	w25, w23, w22
  414848:	sub	w8, w25, #0x1
  41484c:	cmp	w8, #0x7
  414850:	b.ls	4148bc <ferror@plt+0x1101c>  // b.plast
  414854:	mov	x0, xzr
  414858:	b	4148d0 <ferror@plt+0x11030>
  41485c:	add	x8, x22, #0x2
  414860:	cmp	x8, x23
  414864:	b.cs	41487c <ferror@plt+0x10fdc>  // b.hs, b.nlast
  414868:	mov	w1, #0x2                   	// #2
  41486c:	b	414554 <ferror@plt+0x10cb4>
  414870:	add	x8, x22, #0x1
  414874:	cmp	x8, x23
  414878:	b.cc	414550 <ferror@plt+0x10cb0>  // b.lo, b.ul, b.last
  41487c:	cmp	x22, x23
  414880:	b.cs	414894 <ferror@plt+0x10ff4>  // b.hs, b.nlast
  414884:	sub	w1, w23, w22
  414888:	sub	w8, w1, #0x1
  41488c:	cmp	w8, #0x8
  414890:	b.cc	414554 <ferror@plt+0x10cb4>  // b.lo, b.ul, b.last
  414894:	ldr	x8, [sp, #128]
  414898:	str	wzr, [x8]
  41489c:	b	41456c <ferror@plt+0x10ccc>
  4148a0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4148a4:	mov	w2, #0x5                   	// #5
  4148a8:	mov	x0, xzr
  4148ac:	add	x1, x1, #0xeb9
  4148b0:	bl	403700 <dcgettext@plt>
  4148b4:	bl	43cf70 <error@@Base>
  4148b8:	b	41456c <ferror@plt+0x10ccc>
  4148bc:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4148c0:	ldr	x8, [x8, #696]
  4148c4:	mov	x0, x22
  4148c8:	mov	w1, w25
  4148cc:	blr	x8
  4148d0:	bl	4216b8 <ferror@plt+0x1de18>
  4148d4:	ldr	x8, [sp, #120]
  4148d8:	str	x0, [x8]
  4148dc:	b	41456c <ferror@plt+0x10ccc>
  4148e0:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4148e4:	mov	w2, #0x5                   	// #5
  4148e8:	mov	x0, xzr
  4148ec:	add	x1, x1, #0x8c3
  4148f0:	bl	403700 <dcgettext@plt>
  4148f4:	bl	43d034 <warn@@Base>
  4148f8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4148fc:	mov	w2, #0x5                   	// #5
  414900:	mov	x0, xzr
  414904:	add	x1, x1, #0x8c3
  414908:	bl	403700 <dcgettext@plt>
  41490c:	bl	43d034 <warn@@Base>
  414910:	ldur	x24, [x29, #-128]
  414914:	mov	x22, x23
  414918:	cbz	x19, 414a68 <ferror@plt+0x111c8>
  41491c:	ldur	x8, [x29, #-120]
  414920:	cbz	x8, 4149c8 <ferror@plt+0x11128>
  414924:	ldr	w25, [x19, #8]
  414928:	cbz	w25, 4149e4 <ferror@plt+0x11144>
  41492c:	cbz	x24, 4149f0 <ferror@plt+0x11150>
  414930:	cmp	x24, x25
  414934:	b.cs	414a0c <ferror@plt+0x1116c>  // b.hs, b.nlast
  414938:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  41493c:	mov	w2, #0x5                   	// #5
  414940:	mov	x0, xzr
  414944:	add	x1, x1, #0xbad
  414948:	bl	403700 <dcgettext@plt>
  41494c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  414950:	ldrsw	x8, [x10, #1436]
  414954:	adrp	x11, 466000 <_bfd_std_section+0x110>
  414958:	add	x11, x11, #0x5a0
  41495c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  414960:	add	w9, w8, #0x1
  414964:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  414968:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  41496c:	mov	x26, x0
  414970:	add	x27, x11, x8, lsl #6
  414974:	and	w8, w9, #0xf
  414978:	sub	x0, x29, #0x28
  41497c:	add	x1, x1, #0xe82
  414980:	add	x2, x2, #0x38
  414984:	add	x3, x3, #0x79
  414988:	str	w8, [x10, #1436]
  41498c:	bl	4030a0 <sprintf@plt>
  414990:	sub	x2, x29, #0x28
  414994:	mov	w1, #0x40                  	// #64
  414998:	mov	x0, x27
  41499c:	mov	x3, x24
  4149a0:	bl	403160 <snprintf@plt>
  4149a4:	mov	x0, x26
  4149a8:	mov	w1, w25
  4149ac:	mov	x2, x27
  4149b0:	bl	43d034 <warn@@Base>
  4149b4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  4149b8:	mov	w2, #0x5                   	// #5
  4149bc:	mov	x0, xzr
  4149c0:	add	x1, x1, #0x582
  4149c4:	b	414a00 <ferror@plt+0x11160>
  4149c8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4149cc:	mov	w2, #0x5                   	// #5
  4149d0:	mov	x0, xzr
  4149d4:	add	x1, x1, #0xb9a
  4149d8:	bl	403700 <dcgettext@plt>
  4149dc:	ldr	x1, [x19]
  4149e0:	b	414a64 <ferror@plt+0x111c4>
  4149e4:	adrp	x25, 442000 <warn@@Base+0x4fcc>
  4149e8:	add	x25, x25, #0x71a
  4149ec:	b	414a18 <ferror@plt+0x11178>
  4149f0:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4149f4:	mov	w2, #0x5                   	// #5
  4149f8:	mov	x0, xzr
  4149fc:	add	x1, x1, #0xba3
  414a00:	bl	403700 <dcgettext@plt>
  414a04:	mov	x25, x0
  414a08:	b	414a18 <ferror@plt+0x11178>
  414a0c:	ldur	x9, [x29, #-120]
  414a10:	sub	w8, w25, #0x1
  414a14:	ldr	x25, [x9, w8, uxtw #3]
  414a18:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  414a1c:	ldr	w8, [x8, #632]
  414a20:	cbnz	w8, 414a34 <ferror@plt+0x11194>
  414a24:	mov	x0, x25
  414a28:	bl	402fd0 <strlen@plt>
  414a2c:	cmp	x0, #0x4b
  414a30:	b.hi	414a58 <ferror@plt+0x111b8>  // b.pmore
  414a34:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  414a38:	mov	w2, #0x5                   	// #5
  414a3c:	mov	x0, xzr
  414a40:	add	x1, x1, #0xbdc
  414a44:	bl	403700 <dcgettext@plt>
  414a48:	ldr	x2, [x19]
  414a4c:	mov	x1, x25
  414a50:	bl	4037a0 <printf@plt>
  414a54:	b	414a68 <ferror@plt+0x111c8>
  414a58:	ldr	x1, [x19]
  414a5c:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  414a60:	add	x0, x0, #0x2c3
  414a64:	bl	4037a0 <printf@plt>
  414a68:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  414a6c:	mov	w2, #0x5                   	// #5
  414a70:	mov	x0, xzr
  414a74:	add	x1, x1, #0xbe8
  414a78:	stur	x24, [x29, #-128]
  414a7c:	bl	403700 <dcgettext@plt>
  414a80:	bl	4037a0 <printf@plt>
  414a84:	ldp	q0, q1, [x29, #-80]
  414a88:	ldur	x8, [x29, #-48]
  414a8c:	ldur	x28, [x29, #-88]
  414a90:	adrp	x9, 468000 <_bfd_std_section+0x2110>
  414a94:	add	x9, x9, #0xfa0
  414a98:	stp	q0, q1, [x9]
  414a9c:	str	x8, [x9, #32]
  414aa0:	cmp	x22, x28
  414aa4:	b.cs	4159fc <ferror@plt+0x1215c>  // b.hs, b.nlast
  414aa8:	ldp	x9, x8, [x29, #-128]
  414aac:	cmp	x8, #0x0
  414ab0:	cset	w8, eq  // eq = none
  414ab4:	cmp	x9, #0x0
  414ab8:	cset	w9, eq  // eq = none
  414abc:	orr	w8, w9, w8
  414ac0:	str	w8, [sp, #128]
  414ac4:	mov	x8, x22
  414ac8:	b	414ae0 <ferror@plt+0x11240>
  414acc:	mov	x0, x26
  414ad0:	bl	403510 <free@plt>
  414ad4:	cmp	x22, x28
  414ad8:	mov	x8, x22
  414adc:	b.cs	4159fc <ferror@plt+0x1215c>  // b.hs, b.nlast
  414ae0:	mov	x21, x8
  414ae4:	ldrb	w26, [x21], #1
  414ae8:	ldurb	w9, [x29, #-47]
  414aec:	mov	x22, x21
  414af0:	cmp	w26, w9
  414af4:	b.cs	414b5c <ferror@plt+0x112bc>  // b.hs, b.nlast
  414af8:	cmp	w26, #0xc
  414afc:	b.hi	414dd4 <ferror@plt+0x11534>  // b.pmore
  414b00:	adrp	x12, 442000 <warn@@Base+0x4fcc>
  414b04:	add	x12, x12, #0xa68
  414b08:	adr	x10, 414b18 <ferror@plt+0x11278>
  414b0c:	ldrh	w11, [x12, x26, lsl #1]
  414b10:	add	x10, x10, x11, lsl #2
  414b14:	br	x10
  414b18:	cmn	w26, #0x1
  414b1c:	cset	w20, eq  // eq = none
  414b20:	cmp	w26, #0x1
  414b24:	b.eq	414b30 <ferror@plt+0x11290>  // b.none
  414b28:	cmn	w26, #0x1
  414b2c:	b.ne	414ad4 <ferror@plt+0x11234>  // b.any
  414b30:	cbz	x19, 414bc0 <ferror@plt+0x11320>
  414b34:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  414b38:	ldr	w8, [x8, #104]
  414b3c:	sub	w25, w8, #0x1
  414b40:	ldur	x8, [x29, #-112]
  414b44:	cmp	w25, w8
  414b48:	b.cs	414c0c <ferror@plt+0x1136c>  // b.hs, b.nlast
  414b4c:	mov	w8, #0x18                  	// #24
  414b50:	umull	x8, w25, w8
  414b54:	ldr	x27, [x19, x8]
  414b58:	b	414c40 <ferror@plt+0x113a0>
  414b5c:	ldurb	w11, [x29, #-55]
  414b60:	ldurb	w8, [x29, #-48]
  414b64:	sub	w9, w26, w9
  414b68:	and	w10, w9, #0xff
  414b6c:	cmp	w11, #0x1
  414b70:	udiv	w10, w10, w8
  414b74:	b.ne	414bd4 <ferror@plt+0x11334>  // b.any
  414b78:	ldurb	w11, [x29, #-56]
  414b7c:	adrp	x13, 469000 <_bfd_std_section+0x3110>
  414b80:	ldr	x12, [x13, #88]
  414b84:	mul	x11, x11, x10
  414b88:	add	x12, x11, x12
  414b8c:	str	x12, [x13, #88]
  414b90:	cbz	x11, 414b9c <ferror@plt+0x112fc>
  414b94:	adrp	x11, 469000 <_bfd_std_section+0x3110>
  414b98:	str	wzr, [x11, #96]
  414b9c:	ldur	w11, [x29, #-52]
  414ba0:	adrp	x13, 469000 <_bfd_std_section+0x3110>
  414ba4:	ldr	w12, [x13, #112]
  414ba8:	msub	w8, w10, w8, w9
  414bac:	add	w8, w11, w8, uxtb
  414bb0:	mov	w20, wzr
  414bb4:	add	w8, w8, w12
  414bb8:	str	w8, [x13, #112]
  414bbc:	cbnz	x19, 414b34 <ferror@plt+0x11294>
  414bc0:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  414bc4:	mov	w2, #0x5                   	// #5
  414bc8:	mov	x0, xzr
  414bcc:	add	x1, x1, #0xba3
  414bd0:	b	414c38 <ferror@plt+0x11398>
  414bd4:	adrp	x17, 469000 <_bfd_std_section+0x3110>
  414bd8:	ldrb	w12, [x17, #128]
  414bdc:	ldurb	w13, [x29, #-56]
  414be0:	adrp	x16, 469000 <_bfd_std_section+0x3110>
  414be4:	ldr	x14, [x16, #88]
  414be8:	add	w12, w12, w10
  414bec:	udiv	w15, w12, w11
  414bf0:	mul	x13, x13, x15
  414bf4:	msub	w11, w15, w11, w12
  414bf8:	add	x12, x13, x14
  414bfc:	str	x12, [x16, #88]
  414c00:	strb	w11, [x17, #128]
  414c04:	cbnz	x13, 414b94 <ferror@plt+0x112f4>
  414c08:	b	414b9c <ferror@plt+0x112fc>
  414c0c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  414c10:	mov	w2, #0x5                   	// #5
  414c14:	mov	x0, xzr
  414c18:	add	x1, x1, #0xd39
  414c1c:	bl	403700 <dcgettext@plt>
  414c20:	mov	w1, w25
  414c24:	bl	43d034 <warn@@Base>
  414c28:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  414c2c:	mov	w2, #0x5                   	// #5
  414c30:	mov	x0, xzr
  414c34:	add	x1, x1, #0x582
  414c38:	bl	403700 <dcgettext@plt>
  414c3c:	mov	x27, x0
  414c40:	mov	x0, x27
  414c44:	bl	402fd0 <strlen@plt>
  414c48:	mov	x25, x0
  414c4c:	cmp	x0, #0x24
  414c50:	b.cc	414c7c <ferror@plt+0x113dc>  // b.lo, b.ul, b.last
  414c54:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  414c58:	ldr	w8, [x8, #632]
  414c5c:	cbnz	w8, 414c7c <ferror@plt+0x113dc>
  414c60:	mov	w0, #0x24                  	// #36
  414c64:	bl	403290 <xmalloc@plt>
  414c68:	add	x8, x27, x25
  414c6c:	mov	x26, x0
  414c70:	sub	x1, x8, #0x23
  414c74:	mov	w2, #0x24                  	// #36
  414c78:	b	414c94 <ferror@plt+0x113f4>
  414c7c:	add	x21, x25, #0x1
  414c80:	mov	x0, x21
  414c84:	bl	403290 <xmalloc@plt>
  414c88:	mov	x26, x0
  414c8c:	mov	x1, x27
  414c90:	mov	x2, x21
  414c94:	bl	403730 <strncpy@plt>
  414c98:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  414c9c:	ldr	w2, [x9, #112]
  414ca0:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  414ca4:	ldurb	w8, [x29, #-55]
  414ca8:	ldr	x3, [x9, #88]
  414cac:	cmp	x25, #0x24
  414cb0:	b.cc	414cd4 <ferror@plt+0x11434>  // b.lo, b.ul, b.last
  414cb4:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  414cb8:	ldr	w9, [x9, #632]
  414cbc:	cbz	w9, 414cd4 <ferror@plt+0x11434>
  414cc0:	cmp	w8, #0x1
  414cc4:	b.ne	414cf0 <ferror@plt+0x11450>  // b.any
  414cc8:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  414ccc:	add	x0, x0, #0xd88
  414cd0:	b	414ce4 <ferror@plt+0x11444>
  414cd4:	cmp	w8, #0x1
  414cd8:	b.ne	414d04 <ferror@plt+0x11464>  // b.any
  414cdc:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  414ce0:	add	x0, x0, #0xd5c
  414ce4:	mov	x1, x26
  414ce8:	bl	4037a0 <printf@plt>
  414cec:	b	414d1c <ferror@plt+0x1147c>
  414cf0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  414cf4:	ldrb	w4, [x8, #128]
  414cf8:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  414cfc:	add	x0, x0, #0xd99
  414d00:	b	414d14 <ferror@plt+0x11474>
  414d04:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  414d08:	ldrb	w4, [x8, #128]
  414d0c:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  414d10:	add	x0, x0, #0xd70
  414d14:	mov	x1, x26
  414d18:	bl	4037a0 <printf@plt>
  414d1c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  414d20:	ldr	w1, [x8, #96]
  414d24:	cbz	w1, 414d38 <ferror@plt+0x11498>
  414d28:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  414d2c:	add	x0, x0, #0xdae
  414d30:	bl	4037a0 <printf@plt>
  414d34:	b	414d44 <ferror@plt+0x114a4>
  414d38:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  414d3c:	add	x0, x0, #0x27
  414d40:	bl	4037a0 <printf@plt>
  414d44:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  414d48:	ldr	w8, [x8, #120]
  414d4c:	cbz	w8, 414d5c <ferror@plt+0x114bc>
  414d50:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  414d54:	add	x0, x0, #0xdb4
  414d58:	bl	4037a0 <printf@plt>
  414d5c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  414d60:	ldr	x1, [x8, #3816]
  414d64:	mov	w0, #0xa                   	// #10
  414d68:	bl	4030b0 <putc@plt>
  414d6c:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  414d70:	ldr	w8, [x9, #96]
  414d74:	add	w8, w8, #0x1
  414d78:	str	w8, [x9, #96]
  414d7c:	cbz	w20, 414acc <ferror@plt+0x1122c>
  414d80:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  414d84:	str	xzr, [x9, #88]
  414d88:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  414d8c:	str	wzr, [x9, #96]
  414d90:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  414d94:	strb	wzr, [x9, #128]
  414d98:	mov	w9, #0x1                   	// #1
  414d9c:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  414da0:	ldurb	w8, [x29, #-54]
  414da4:	str	w9, [x10, #104]
  414da8:	adrp	x10, 465000 <_sch_istable+0x1c50>
  414dac:	ldr	x1, [x10, #3816]
  414db0:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  414db4:	str	w9, [x10, #112]
  414db8:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  414dbc:	str	w8, [x9, #120]
  414dc0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  414dc4:	mov	w0, #0xa                   	// #10
  414dc8:	str	wzr, [x8, #136]
  414dcc:	bl	4030b0 <putc@plt>
  414dd0:	b	414acc <ferror@plt+0x1122c>
  414dd4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  414dd8:	mov	w2, #0x5                   	// #5
  414ddc:	mov	x0, xzr
  414de0:	add	x1, x1, #0x70c
  414de4:	bl	403700 <dcgettext@plt>
  414de8:	mov	w1, w26
  414dec:	bl	4037a0 <printf@plt>
  414df0:	ldr	x8, [sp, #112]
  414df4:	adrp	x21, 44a000 <warn@@Base+0xcfcc>
  414df8:	add	x21, x21, #0xdbb
  414dfc:	cbz	x8, 414e0c <ferror@plt+0x1156c>
  414e00:	add	x8, x26, x8
  414e04:	ldurb	w20, [x8, #-1]
  414e08:	cbnz	w20, 414eb0 <ferror@plt+0x11610>
  414e0c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  414e10:	ldr	x1, [x8, #3816]
  414e14:	mov	w0, #0xa                   	// #10
  414e18:	bl	4030b0 <putc@plt>
  414e1c:	b	414b18 <ferror@plt+0x11278>
  414e20:	mov	w2, #0x5                   	// #5
  414e24:	mov	x0, xzr
  414e28:	bl	403700 <dcgettext@plt>
  414e2c:	bl	43cf70 <error@@Base>
  414e30:	adrp	x10, 466000 <_bfd_std_section+0x110>
  414e34:	ldrsw	x8, [x10, #1436]
  414e38:	adrp	x11, 466000 <_bfd_std_section+0x110>
  414e3c:	add	x11, x11, #0x5a0
  414e40:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  414e44:	add	w9, w8, #0x1
  414e48:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  414e4c:	add	x27, x11, x8, lsl #6
  414e50:	and	w8, w9, #0xf
  414e54:	sub	x0, x29, #0x28
  414e58:	add	x1, x1, #0xe82
  414e5c:	add	x2, x2, #0x38
  414e60:	mov	x3, x21
  414e64:	str	w8, [x10, #1436]
  414e68:	bl	4030a0 <sprintf@plt>
  414e6c:	sub	x2, x29, #0x28
  414e70:	mov	w1, #0x40                  	// #64
  414e74:	mov	x0, x27
  414e78:	mov	x3, x25
  414e7c:	bl	403160 <snprintf@plt>
  414e80:	adrp	x8, 441000 <warn@@Base+0x3fcc>
  414e84:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  414e88:	cmp	w20, #0x1
  414e8c:	add	x8, x8, #0xe65
  414e90:	add	x9, x9, #0x620
  414e94:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  414e98:	csel	x2, x9, x8, eq  // eq = none
  414e9c:	add	x0, x0, #0x50c
  414ea0:	mov	x1, x27
  414ea4:	bl	4037a0 <printf@plt>
  414ea8:	subs	w20, w20, #0x1
  414eac:	b.le	414e0c <ferror@plt+0x1156c>
  414eb0:	mov	x9, xzr
  414eb4:	mov	x25, xzr
  414eb8:	mov	w10, wzr
  414ebc:	mov	w8, #0x1                   	// #1
  414ec0:	b	414ed8 <ferror@plt+0x11638>
  414ec4:	orr	w13, w8, #0x2
  414ec8:	cmp	w12, #0x0
  414ecc:	csel	w8, w8, w13, eq  // eq = none
  414ed0:	add	x9, x9, #0x1
  414ed4:	tbz	w11, #7, 414f1c <ferror@plt+0x1167c>
  414ed8:	add	x11, x22, x9
  414edc:	cmp	x11, x23
  414ee0:	b.cs	414f20 <ferror@plt+0x11680>  // b.hs, b.nlast
  414ee4:	ldrb	w11, [x11]
  414ee8:	cmp	w10, #0x3f
  414eec:	and	x12, x11, #0x7f
  414ef0:	b.hi	414ec4 <ferror@plt+0x11624>  // b.pmore
  414ef4:	mov	w13, w10
  414ef8:	lsl	x15, x12, x13
  414efc:	orr	x25, x15, x25
  414f00:	lsr	x13, x25, x13
  414f04:	orr	w14, w8, #0x2
  414f08:	cmp	x13, x12
  414f0c:	csel	w8, w8, w14, eq  // eq = none
  414f10:	add	w10, w10, #0x7
  414f14:	add	x9, x9, #0x1
  414f18:	tbnz	w11, #7, 414ed8 <ferror@plt+0x11638>
  414f1c:	and	w8, w8, #0xfffffffe
  414f20:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  414f24:	add	x22, x22, w9, uxtw
  414f28:	add	x1, x1, #0xeb9
  414f2c:	tbnz	w8, #0, 414e20 <ferror@plt+0x11580>
  414f30:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  414f34:	add	x1, x1, #0xeca
  414f38:	tbnz	w8, #1, 414e20 <ferror@plt+0x11580>
  414f3c:	b	414e30 <ferror@plt+0x11590>
  414f40:	mov	x25, xzr
  414f44:	mov	x20, xzr
  414f48:	mov	w9, wzr
  414f4c:	mov	w8, #0x1                   	// #1
  414f50:	b	414f68 <ferror@plt+0x116c8>
  414f54:	orr	w12, w8, #0x2
  414f58:	cmp	w11, #0x0
  414f5c:	csel	w8, w8, w12, eq  // eq = none
  414f60:	add	x25, x25, #0x1
  414f64:	tbz	w10, #7, 414fac <ferror@plt+0x1170c>
  414f68:	add	x10, x21, x25
  414f6c:	cmp	x10, x28
  414f70:	b.cs	414fb0 <ferror@plt+0x11710>  // b.hs, b.nlast
  414f74:	ldrb	w10, [x10]
  414f78:	cmp	w9, #0x3f
  414f7c:	and	x11, x10, #0x7f
  414f80:	b.hi	414f54 <ferror@plt+0x116b4>  // b.pmore
  414f84:	mov	w12, w9
  414f88:	lsl	x14, x11, x12
  414f8c:	orr	x20, x14, x20
  414f90:	lsr	x12, x20, x12
  414f94:	orr	w13, w8, #0x2
  414f98:	cmp	x12, x11
  414f9c:	csel	w8, w8, w13, eq  // eq = none
  414fa0:	add	w9, w9, #0x7
  414fa4:	add	x25, x25, #0x1
  414fa8:	tbnz	w10, #7, 414f68 <ferror@plt+0x116c8>
  414fac:	and	w8, w8, #0xfffffffe
  414fb0:	lsr	x10, x20, #32
  414fb4:	orr	w9, w8, #0x2
  414fb8:	cmp	x10, #0x0
  414fbc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  414fc0:	csel	w8, w9, w8, ne  // ne = any
  414fc4:	add	x1, x1, #0xeb9
  414fc8:	tbnz	w8, #0, 414fd8 <ferror@plt+0x11738>
  414fcc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  414fd0:	add	x1, x1, #0xeca
  414fd4:	tbz	w8, #1, 414fe8 <ferror@plt+0x11748>
  414fd8:	mov	w2, #0x5                   	// #5
  414fdc:	mov	x0, xzr
  414fe0:	bl	403700 <dcgettext@plt>
  414fe4:	bl	43cf70 <error@@Base>
  414fe8:	cbz	w20, 4154d4 <ferror@plt+0x11c34>
  414fec:	add	x25, x21, w25, uxtw
  414ff0:	and	x24, x20, #0xffffffff
  414ff4:	add	x12, x25, x24
  414ff8:	cmp	x12, x28
  414ffc:	b.hi	4154d4 <ferror@plt+0x11c34>  // b.pmore
  415000:	ldrb	w27, [x25], #1
  415004:	mov	x22, x12
  415008:	sub	w8, w27, #0x1
  41500c:	cmp	w8, #0x15
  415010:	neg	w26, w27
  415014:	b.hi	415894 <ferror@plt+0x11ff4>  // b.pmore
  415018:	adrp	x11, 442000 <warn@@Base+0x4fcc>
  41501c:	add	x11, x11, #0xa82
  415020:	adr	x9, 414b18 <ferror@plt+0x11278>
  415024:	ldrh	w10, [x11, x8, lsl #1]
  415028:	add	x9, x9, x10, lsl #2
  41502c:	br	x9
  415030:	sub	w27, w20, #0x1
  415034:	cmp	w27, #0x9
  415038:	b.cc	415960 <ferror@plt+0x120c0>  // b.lo, b.ul, b.last
  41503c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  415040:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  415044:	mov	w3, w27
  415048:	mov	w4, #0x5                   	// #5
  41504c:	mov	x0, xzr
  415050:	add	x1, x1, #0x40d
  415054:	add	x2, x2, #0x455
  415058:	mov	x21, x12
  41505c:	bl	4035d0 <dcngettext@plt>
  415060:	mov	w2, #0x8                   	// #8
  415064:	mov	w1, w27
  415068:	mov	w20, #0x8                   	// #8
  41506c:	bl	43cf70 <error@@Base>
  415070:	mov	x12, x21
  415074:	b	415964 <ferror@plt+0x120c4>
  415078:	mov	x9, xzr
  41507c:	mov	x20, xzr
  415080:	mov	w10, wzr
  415084:	mov	w8, #0x1                   	// #1
  415088:	b	4150a0 <ferror@plt+0x11800>
  41508c:	orr	w13, w8, #0x2
  415090:	cmp	w12, #0x0
  415094:	csel	w8, w8, w13, eq  // eq = none
  415098:	add	x9, x9, #0x1
  41509c:	tbz	w11, #7, 4150e4 <ferror@plt+0x11844>
  4150a0:	add	x11, x21, x9
  4150a4:	cmp	x11, x23
  4150a8:	b.cs	4150e8 <ferror@plt+0x11848>  // b.hs, b.nlast
  4150ac:	ldrb	w11, [x11]
  4150b0:	cmp	w10, #0x3f
  4150b4:	and	x12, x11, #0x7f
  4150b8:	b.hi	41508c <ferror@plt+0x117ec>  // b.pmore
  4150bc:	mov	w13, w10
  4150c0:	lsl	x15, x12, x13
  4150c4:	orr	x20, x15, x20
  4150c8:	lsr	x13, x20, x13
  4150cc:	orr	w14, w8, #0x2
  4150d0:	cmp	x13, x12
  4150d4:	csel	w8, w8, w14, eq  // eq = none
  4150d8:	add	w10, w10, #0x7
  4150dc:	add	x9, x9, #0x1
  4150e0:	tbnz	w11, #7, 4150a0 <ferror@plt+0x11800>
  4150e4:	and	w8, w8, #0xfffffffe
  4150e8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4150ec:	add	x22, x21, w9, uxtw
  4150f0:	add	x1, x1, #0xeb9
  4150f4:	tbnz	w8, #0, 415104 <ferror@plt+0x11864>
  4150f8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4150fc:	add	x1, x1, #0xeca
  415100:	tbz	w8, #1, 415114 <ferror@plt+0x11874>
  415104:	mov	w2, #0x5                   	// #5
  415108:	mov	x0, xzr
  41510c:	bl	403700 <dcgettext@plt>
  415110:	bl	43cf70 <error@@Base>
  415114:	ldurb	w8, [x29, #-55]
  415118:	cmp	x8, #0x1
  41511c:	b.ne	4154f0 <ferror@plt+0x11c50>  // b.any
  415120:	ldurb	w8, [x29, #-56]
  415124:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  415128:	ldr	x9, [x10, #88]
  41512c:	mul	x8, x20, x8
  415130:	add	x9, x8, x9
  415134:	str	x9, [x10, #88]
  415138:	cbnz	x8, 4159d0 <ferror@plt+0x12130>
  41513c:	b	414b18 <ferror@plt+0x11278>
  415140:	mov	x8, xzr
  415144:	mov	x20, xzr
  415148:	mov	w10, wzr
  41514c:	mov	w9, #0x1                   	// #1
  415150:	b	415168 <ferror@plt+0x118c8>
  415154:	orr	w13, w9, #0x2
  415158:	cmp	w12, #0x0
  41515c:	csel	w9, w9, w13, eq  // eq = none
  415160:	add	x8, x8, #0x1
  415164:	tbz	w11, #7, 4151ac <ferror@plt+0x1190c>
  415168:	add	x11, x21, x8
  41516c:	cmp	x11, x23
  415170:	b.cs	4151c8 <ferror@plt+0x11928>  // b.hs, b.nlast
  415174:	ldrb	w11, [x11]
  415178:	cmp	w10, #0x3f
  41517c:	and	x12, x11, #0x7f
  415180:	b.hi	415154 <ferror@plt+0x118b4>  // b.pmore
  415184:	mov	w13, w10
  415188:	lsl	x15, x12, x13
  41518c:	orr	x20, x15, x20
  415190:	lsr	x13, x20, x13
  415194:	orr	w14, w9, #0x2
  415198:	cmp	x13, x12
  41519c:	csel	w9, w9, w14, eq  // eq = none
  4151a0:	add	w10, w10, #0x7
  4151a4:	add	x8, x8, #0x1
  4151a8:	tbnz	w11, #7, 415168 <ferror@plt+0x118c8>
  4151ac:	and	w9, w9, #0xfffffffe
  4151b0:	tbz	w11, #6, 4151c8 <ferror@plt+0x11928>
  4151b4:	cmp	w10, #0x40
  4151b8:	b.cs	4151c8 <ferror@plt+0x11928>  // b.hs, b.nlast
  4151bc:	mov	x11, #0xffffffffffffffff    	// #-1
  4151c0:	lsl	x10, x11, x10
  4151c4:	orr	x20, x10, x20
  4151c8:	orr	w10, w9, #0x2
  4151cc:	cmp	x20, w20, sxtw
  4151d0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4151d4:	csel	w9, w10, w9, ne  // ne = any
  4151d8:	add	x22, x21, w8, uxtw
  4151dc:	add	x1, x1, #0xeb9
  4151e0:	tbnz	w9, #0, 4151f0 <ferror@plt+0x11950>
  4151e4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4151e8:	add	x1, x1, #0xeca
  4151ec:	tbz	w9, #1, 415200 <ferror@plt+0x11960>
  4151f0:	mov	w2, #0x5                   	// #5
  4151f4:	mov	x0, xzr
  4151f8:	bl	403700 <dcgettext@plt>
  4151fc:	bl	43cf70 <error@@Base>
  415200:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  415204:	ldr	w8, [x9, #112]
  415208:	add	w8, w8, w20
  41520c:	str	w8, [x9, #112]
  415210:	b	414b18 <ferror@plt+0x11278>
  415214:	mov	x9, xzr
  415218:	mov	x25, xzr
  41521c:	mov	w10, wzr
  415220:	mov	w8, #0x1                   	// #1
  415224:	b	41523c <ferror@plt+0x1199c>
  415228:	orr	w13, w8, #0x2
  41522c:	cmp	w12, #0x0
  415230:	csel	w8, w8, w13, eq  // eq = none
  415234:	add	x9, x9, #0x1
  415238:	tbz	w11, #7, 415280 <ferror@plt+0x119e0>
  41523c:	add	x11, x21, x9
  415240:	cmp	x11, x23
  415244:	b.cs	415284 <ferror@plt+0x119e4>  // b.hs, b.nlast
  415248:	ldrb	w11, [x11]
  41524c:	cmp	w10, #0x3f
  415250:	and	x12, x11, #0x7f
  415254:	b.hi	415228 <ferror@plt+0x11988>  // b.pmore
  415258:	mov	w13, w10
  41525c:	lsl	x15, x12, x13
  415260:	orr	x25, x15, x25
  415264:	lsr	x13, x25, x13
  415268:	orr	w14, w8, #0x2
  41526c:	cmp	x13, x12
  415270:	csel	w8, w8, w14, eq  // eq = none
  415274:	add	w10, w10, #0x7
  415278:	add	x9, x9, #0x1
  41527c:	tbnz	w11, #7, 41523c <ferror@plt+0x1199c>
  415280:	and	w8, w8, #0xfffffffe
  415284:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  415288:	add	x22, x21, w9, uxtw
  41528c:	add	x1, x1, #0xeb9
  415290:	mov	x20, x19
  415294:	tbnz	w8, #0, 4152a4 <ferror@plt+0x11a04>
  415298:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41529c:	add	x1, x1, #0xeca
  4152a0:	tbz	w8, #1, 4152b4 <ferror@plt+0x11a14>
  4152a4:	mov	w2, #0x5                   	// #5
  4152a8:	mov	x0, xzr
  4152ac:	bl	403700 <dcgettext@plt>
  4152b0:	bl	43cf70 <error@@Base>
  4152b4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4152b8:	sub	w27, w25, #0x1
  4152bc:	str	w25, [x8, #104]
  4152c0:	cbz	x20, 415528 <ferror@plt+0x11c88>
  4152c4:	ldur	x8, [x29, #-112]
  4152c8:	cbz	w8, 415528 <ferror@plt+0x11c88>
  4152cc:	ldur	x21, [x29, #-112]
  4152d0:	cmp	w27, w21
  4152d4:	b.cs	4155d4 <ferror@plt+0x11d34>  // b.hs, b.nlast
  4152d8:	mov	w8, #0x18                  	// #24
  4152dc:	umaddl	x20, w27, w8, x20
  4152e0:	ldr	w25, [x20, #8]
  4152e4:	cbz	w25, 415614 <ferror@plt+0x11d74>
  4152e8:	ldr	w8, [sp, #128]
  4152ec:	cbz	w8, 4158b8 <ferror@plt+0x12018>
  4152f0:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4152f4:	mov	w2, #0x5                   	// #5
  4152f8:	mov	x0, xzr
  4152fc:	add	x1, x1, #0xcc8
  415300:	bl	403700 <dcgettext@plt>
  415304:	ldr	x1, [x20]
  415308:	mov	w2, w25
  41530c:	bl	4037a0 <printf@plt>
  415310:	b	414b18 <ferror@plt+0x11278>
  415314:	mov	x9, xzr
  415318:	mov	x10, xzr
  41531c:	mov	w11, wzr
  415320:	mov	w8, #0x1                   	// #1
  415324:	b	41533c <ferror@plt+0x11a9c>
  415328:	orr	w14, w8, #0x2
  41532c:	cmp	w13, #0x0
  415330:	csel	w8, w8, w14, eq  // eq = none
  415334:	add	x9, x9, #0x1
  415338:	tbz	w12, #7, 415380 <ferror@plt+0x11ae0>
  41533c:	add	x12, x21, x9
  415340:	cmp	x12, x23
  415344:	b.cs	415384 <ferror@plt+0x11ae4>  // b.hs, b.nlast
  415348:	ldrb	w12, [x12]
  41534c:	cmp	w11, #0x3f
  415350:	and	x13, x12, #0x7f
  415354:	b.hi	415328 <ferror@plt+0x11a88>  // b.pmore
  415358:	mov	w14, w11
  41535c:	lsl	x16, x13, x14
  415360:	orr	x10, x16, x10
  415364:	lsr	x14, x10, x14
  415368:	orr	w15, w8, #0x2
  41536c:	cmp	x14, x13
  415370:	csel	w8, w8, w15, eq  // eq = none
  415374:	add	w11, w11, #0x7
  415378:	add	x9, x9, #0x1
  41537c:	tbnz	w12, #7, 41533c <ferror@plt+0x11a9c>
  415380:	and	w8, w8, #0xfffffffe
  415384:	add	x22, x21, w9, uxtw
  415388:	tbnz	w8, #0, 41553c <ferror@plt+0x11c9c>
  41538c:	tbz	w8, #1, 414b18 <ferror@plt+0x11278>
  415390:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  415394:	mov	w2, #0x5                   	// #5
  415398:	mov	x0, xzr
  41539c:	add	x1, x1, #0xeca
  4153a0:	b	41554c <ferror@plt+0x11cac>
  4153a4:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  4153a8:	ldr	w8, [x9, #120]
  4153ac:	cmp	w8, #0x0
  4153b0:	cset	w8, eq  // eq = none
  4153b4:	str	w8, [x9, #120]
  4153b8:	b	414ad4 <ferror@plt+0x11234>
  4153bc:	ldurb	w10, [x29, #-55]
  4153c0:	ldurb	w8, [x29, #-48]
  4153c4:	eor	w9, w9, #0xff
  4153c8:	cmp	w10, #0x1
  4153cc:	udiv	w8, w9, w8
  4153d0:	b.ne	415558 <ferror@plt+0x11cb8>  // b.any
  4153d4:	ldurb	w9, [x29, #-56]
  4153d8:	adrp	x11, 469000 <_bfd_std_section+0x3110>
  4153dc:	ldr	x10, [x11, #88]
  4153e0:	mul	x8, x9, x8
  4153e4:	add	x9, x8, x10
  4153e8:	str	x9, [x11, #88]
  4153ec:	cbnz	x8, 41558c <ferror@plt+0x11cec>
  4153f0:	b	414ad4 <ferror@plt+0x11234>
  4153f4:	add	x20, x8, #0x3
  4153f8:	cmp	x20, x23
  4153fc:	b.cs	415598 <ferror@plt+0x11cf8>  // b.hs, b.nlast
  415400:	mov	w1, #0x2                   	// #2
  415404:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  415408:	ldr	x8, [x8, #696]
  41540c:	mov	x0, x22
  415410:	blr	x8
  415414:	b	4155b4 <ferror@plt+0x11d14>
  415418:	mov	x9, xzr
  41541c:	mov	x25, xzr
  415420:	mov	w10, wzr
  415424:	mov	w8, #0x1                   	// #1
  415428:	b	415440 <ferror@plt+0x11ba0>
  41542c:	orr	w13, w8, #0x2
  415430:	cmp	w12, #0x0
  415434:	csel	w8, w8, w13, eq  // eq = none
  415438:	add	x9, x9, #0x1
  41543c:	tbz	w11, #7, 415484 <ferror@plt+0x11be4>
  415440:	add	x11, x21, x9
  415444:	cmp	x11, x23
  415448:	b.cs	415488 <ferror@plt+0x11be8>  // b.hs, b.nlast
  41544c:	ldrb	w11, [x11]
  415450:	cmp	w10, #0x3f
  415454:	and	x12, x11, #0x7f
  415458:	b.hi	41542c <ferror@plt+0x11b8c>  // b.pmore
  41545c:	mov	w13, w10
  415460:	lsl	x15, x12, x13
  415464:	orr	x25, x15, x25
  415468:	lsr	x13, x25, x13
  41546c:	orr	w14, w8, #0x2
  415470:	cmp	x13, x12
  415474:	csel	w8, w8, w14, eq  // eq = none
  415478:	add	w10, w10, #0x7
  41547c:	add	x9, x9, #0x1
  415480:	tbnz	w11, #7, 415440 <ferror@plt+0x11ba0>
  415484:	and	w8, w8, #0xfffffffe
  415488:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41548c:	add	x22, x21, w9, uxtw
  415490:	add	x1, x1, #0xeb9
  415494:	tbnz	w8, #0, 4154a4 <ferror@plt+0x11c04>
  415498:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41549c:	add	x1, x1, #0xeca
  4154a0:	tbz	w8, #1, 4154b4 <ferror@plt+0x11c14>
  4154a4:	mov	w2, #0x5                   	// #5
  4154a8:	mov	x0, xzr
  4154ac:	bl	403700 <dcgettext@plt>
  4154b0:	bl	43cf70 <error@@Base>
  4154b4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4154b8:	mov	w2, #0x5                   	// #5
  4154bc:	mov	x0, xzr
  4154c0:	add	x1, x1, #0xd27
  4154c4:	bl	403700 <dcgettext@plt>
  4154c8:	mov	x1, x25
  4154cc:	bl	4037a0 <printf@plt>
  4154d0:	b	414b18 <ferror@plt+0x11278>
  4154d4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4154d8:	mov	w2, #0x5                   	// #5
  4154dc:	mov	x0, xzr
  4154e0:	add	x1, x1, #0x966
  4154e4:	bl	403700 <dcgettext@plt>
  4154e8:	bl	43d034 <warn@@Base>
  4154ec:	b	414b18 <ferror@plt+0x11278>
  4154f0:	adrp	x14, 469000 <_bfd_std_section+0x3110>
  4154f4:	ldrb	w9, [x14, #128]
  4154f8:	ldurb	w10, [x29, #-56]
  4154fc:	adrp	x13, 469000 <_bfd_std_section+0x3110>
  415500:	ldr	x11, [x13, #88]
  415504:	add	x9, x20, x9
  415508:	udiv	x12, x9, x8
  41550c:	mul	x10, x12, x10
  415510:	msub	w8, w12, w8, w9
  415514:	add	x9, x11, w10, uxtw
  415518:	str	x9, [x13, #88]
  41551c:	strb	w8, [x14, #128]
  415520:	cbnz	w10, 4159d0 <ferror@plt+0x12130>
  415524:	b	414b18 <ferror@plt+0x11278>
  415528:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  41552c:	mov	w2, #0x5                   	// #5
  415530:	mov	x0, xzr
  415534:	add	x1, x1, #0xc58
  415538:	b	415604 <ferror@plt+0x11d64>
  41553c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  415540:	mov	w2, #0x5                   	// #5
  415544:	mov	x0, xzr
  415548:	add	x1, x1, #0xeb9
  41554c:	bl	403700 <dcgettext@plt>
  415550:	bl	43cf70 <error@@Base>
  415554:	b	414b18 <ferror@plt+0x11278>
  415558:	adrp	x14, 469000 <_bfd_std_section+0x3110>
  41555c:	ldrb	w9, [x14, #128]
  415560:	ldurb	w11, [x29, #-56]
  415564:	adrp	x13, 469000 <_bfd_std_section+0x3110>
  415568:	ldr	x12, [x13, #88]
  41556c:	add	w8, w9, w8
  415570:	udiv	w9, w8, w10
  415574:	mul	x11, x11, x9
  415578:	msub	w8, w9, w10, w8
  41557c:	add	x9, x12, x11
  415580:	str	x9, [x13, #88]
  415584:	strb	w8, [x14, #128]
  415588:	cbz	w11, 414ad4 <ferror@plt+0x11234>
  41558c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  415590:	str	wzr, [x8, #96]
  415594:	b	414ad4 <ferror@plt+0x11234>
  415598:	cmp	x21, x23
  41559c:	b.cs	4155b0 <ferror@plt+0x11d10>  // b.hs, b.nlast
  4155a0:	sub	w1, w23, w22
  4155a4:	sub	w8, w1, #0x1
  4155a8:	cmp	w8, #0x7
  4155ac:	b.ls	415404 <ferror@plt+0x11b64>  // b.plast
  4155b0:	mov	x0, xzr
  4155b4:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  4155b8:	ldr	x8, [x9, #88]
  4155bc:	mov	x22, x20
  4155c0:	add	x8, x8, x0
  4155c4:	str	x8, [x9, #88]
  4155c8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4155cc:	strb	wzr, [x8, #128]
  4155d0:	b	414ad4 <ferror@plt+0x11234>
  4155d4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4155d8:	mov	w2, #0x5                   	// #5
  4155dc:	mov	x0, xzr
  4155e0:	add	x1, x1, #0xc75
  4155e4:	bl	403700 <dcgettext@plt>
  4155e8:	mov	w1, w25
  4155ec:	mov	w2, w21
  4155f0:	bl	43d034 <warn@@Base>
  4155f4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4155f8:	mov	w2, #0x5                   	// #5
  4155fc:	mov	x0, xzr
  415600:	add	x1, x1, #0xc99
  415604:	bl	403700 <dcgettext@plt>
  415608:	mov	w1, w27
  41560c:	bl	4037a0 <printf@plt>
  415610:	b	414b18 <ferror@plt+0x11278>
  415614:	ldr	x1, [x20]
  415618:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  41561c:	add	x0, x0, #0xcbc
  415620:	bl	4037a0 <printf@plt>
  415624:	b	414b18 <ferror@plt+0x11278>
  415628:	ldur	x21, [x29, #-112]
  41562c:	mov	w20, #0x18                  	// #24
  415630:	mov	x0, x19
  415634:	str	x12, [sp, #120]
  415638:	add	w8, w21, #0x1
  41563c:	umull	x1, w8, w20
  415640:	str	w8, [sp, #104]
  415644:	bl	4031e0 <xrealloc@plt>
  415648:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  41564c:	ldr	w8, [x10, #136]
  415650:	umull	x9, w21, w20
  415654:	mov	x24, x0
  415658:	mov	w27, w21
  41565c:	add	w8, w8, #0x1
  415660:	str	w8, [x10, #136]
  415664:	str	x25, [x0, x9]
  415668:	mov	x0, x25
  41566c:	bl	402fd0 <strlen@plt>
  415670:	ldr	x18, [sp, #120]
  415674:	add	x9, x0, x25
  415678:	mov	x19, xzr
  41567c:	mov	x8, xzr
  415680:	mov	w10, wzr
  415684:	add	x20, x9, #0x1
  415688:	mov	w9, #0x1                   	// #1
  41568c:	b	4156a4 <ferror@plt+0x11e04>
  415690:	orr	w13, w9, #0x2
  415694:	cmp	w12, #0x0
  415698:	csel	w9, w9, w13, eq  // eq = none
  41569c:	add	x19, x19, #0x1
  4156a0:	tbz	w11, #7, 4156e8 <ferror@plt+0x11e48>
  4156a4:	add	x11, x20, x19
  4156a8:	cmp	x11, x18
  4156ac:	b.cs	4156ec <ferror@plt+0x11e4c>  // b.hs, b.nlast
  4156b0:	ldrb	w11, [x11]
  4156b4:	cmp	w10, #0x3f
  4156b8:	and	x12, x11, #0x7f
  4156bc:	b.hi	415690 <ferror@plt+0x11df0>  // b.pmore
  4156c0:	mov	w13, w10
  4156c4:	lsl	x15, x12, x13
  4156c8:	orr	x8, x15, x8
  4156cc:	lsr	x13, x8, x13
  4156d0:	orr	w14, w9, #0x2
  4156d4:	cmp	x13, x12
  4156d8:	csel	w9, w9, w14, eq  // eq = none
  4156dc:	add	w10, w10, #0x7
  4156e0:	add	x19, x19, #0x1
  4156e4:	tbnz	w11, #7, 4156a4 <ferror@plt+0x11e04>
  4156e8:	and	w9, w9, #0xfffffffe
  4156ec:	ldr	w21, [sp, #104]
  4156f0:	lsr	x12, x8, #32
  4156f4:	mov	w10, #0x18                  	// #24
  4156f8:	orr	w11, w9, #0x2
  4156fc:	cmp	x12, #0x0
  415700:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  415704:	madd	x10, x27, x10, x24
  415708:	csel	w9, w11, w9, ne  // ne = any
  41570c:	add	x1, x1, #0xeb9
  415710:	str	w8, [x10, #8]
  415714:	tbnz	w9, #0, 415724 <ferror@plt+0x11e84>
  415718:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41571c:	add	x1, x1, #0xeca
  415720:	tbz	w9, #1, 415738 <ferror@plt+0x11e98>
  415724:	mov	w2, #0x5                   	// #5
  415728:	mov	x0, xzr
  41572c:	bl	403700 <dcgettext@plt>
  415730:	bl	43cf70 <error@@Base>
  415734:	ldr	x18, [sp, #120]
  415738:	mov	x10, xzr
  41573c:	mov	x8, xzr
  415740:	mov	w12, wzr
  415744:	add	x11, x20, w19, uxtw
  415748:	mov	w9, #0x1                   	// #1
  41574c:	b	415764 <ferror@plt+0x11ec4>
  415750:	orr	w15, w9, #0x2
  415754:	cmp	w14, #0x0
  415758:	csel	w9, w9, w15, eq  // eq = none
  41575c:	add	x10, x10, #0x1
  415760:	tbz	w13, #7, 4157a8 <ferror@plt+0x11f08>
  415764:	add	x13, x11, x10
  415768:	cmp	x13, x18
  41576c:	b.cs	4157ac <ferror@plt+0x11f0c>  // b.hs, b.nlast
  415770:	ldrb	w13, [x13]
  415774:	cmp	w12, #0x3f
  415778:	and	x14, x13, #0x7f
  41577c:	b.hi	415750 <ferror@plt+0x11eb0>  // b.pmore
  415780:	mov	w15, w12
  415784:	lsl	x17, x14, x15
  415788:	orr	x8, x17, x8
  41578c:	lsr	x15, x8, x15
  415790:	orr	w16, w9, #0x2
  415794:	cmp	x15, x14
  415798:	csel	w9, w9, w16, eq  // eq = none
  41579c:	add	w12, w12, #0x7
  4157a0:	add	x10, x10, #0x1
  4157a4:	tbnz	w13, #7, 415764 <ferror@plt+0x11ec4>
  4157a8:	and	w9, w9, #0xfffffffe
  4157ac:	lsr	x12, x8, #32
  4157b0:	add	x19, x11, w10, uxtw
  4157b4:	mov	w10, #0x18                  	// #24
  4157b8:	orr	w11, w9, #0x2
  4157bc:	cmp	x12, #0x0
  4157c0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4157c4:	madd	x10, x27, x10, x24
  4157c8:	csel	w9, w11, w9, ne  // ne = any
  4157cc:	add	x1, x1, #0xeb9
  4157d0:	str	w8, [x10, #12]
  4157d4:	tbnz	w9, #0, 4157e4 <ferror@plt+0x11f44>
  4157d8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4157dc:	add	x1, x1, #0xeca
  4157e0:	tbz	w9, #1, 4157f8 <ferror@plt+0x11f58>
  4157e4:	mov	w2, #0x5                   	// #5
  4157e8:	mov	x0, xzr
  4157ec:	bl	403700 <dcgettext@plt>
  4157f0:	bl	43cf70 <error@@Base>
  4157f4:	ldr	x18, [sp, #120]
  4157f8:	mov	x8, xzr
  4157fc:	mov	w10, wzr
  415800:	mov	w9, #0x1                   	// #1
  415804:	b	415818 <ferror@plt+0x11f78>
  415808:	orr	w13, w9, #0x2
  41580c:	cmp	w12, #0x0
  415810:	csel	w9, w9, w13, eq  // eq = none
  415814:	tbz	w11, #7, 415854 <ferror@plt+0x11fb4>
  415818:	cmp	x19, x18
  41581c:	b.cs	415858 <ferror@plt+0x11fb8>  // b.hs, b.nlast
  415820:	ldrb	w11, [x19], #1
  415824:	cmp	w10, #0x3f
  415828:	and	x12, x11, #0x7f
  41582c:	b.hi	415808 <ferror@plt+0x11f68>  // b.pmore
  415830:	mov	w13, w10
  415834:	lsl	x15, x12, x13
  415838:	orr	x8, x15, x8
  41583c:	lsr	x13, x8, x13
  415840:	orr	w14, w9, #0x2
  415844:	cmp	x13, x12
  415848:	csel	w9, w9, w14, eq  // eq = none
  41584c:	add	w10, w10, #0x7
  415850:	tbnz	w11, #7, 415818 <ferror@plt+0x11f78>
  415854:	and	w9, w9, #0xfffffffe
  415858:	lsr	x12, x8, #32
  41585c:	mov	w10, #0x18                  	// #24
  415860:	orr	w11, w9, #0x2
  415864:	cmp	x12, #0x0
  415868:	madd	x10, x27, x10, x24
  41586c:	csel	w9, w11, w9, ne  // ne = any
  415870:	mov	x19, x24
  415874:	str	w8, [x10, #16]
  415878:	tbnz	w9, #0, 41598c <ferror@plt+0x120ec>
  41587c:	tbz	w9, #1, 4159a4 <ferror@plt+0x12104>
  415880:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  415884:	mov	w2, #0x5                   	// #5
  415888:	mov	x0, xzr
  41588c:	add	x1, x1, #0xeca
  415890:	b	41599c <ferror@plt+0x120fc>
  415894:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  415898:	mov	w2, #0x5                   	// #5
  41589c:	mov	x0, xzr
  4158a0:	add	x1, x1, #0xc3e
  4158a4:	bl	403700 <dcgettext@plt>
  4158a8:	sub	x2, x25, x21
  4158ac:	mov	w1, w27
  4158b0:	bl	4037a0 <printf@plt>
  4158b4:	b	414b18 <ferror@plt+0x11278>
  4158b8:	ldur	x21, [x29, #-128]
  4158bc:	cmp	x21, x25
  4158c0:	b.cs	4159dc <ferror@plt+0x1213c>  // b.hs, b.nlast
  4158c4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4158c8:	mov	w2, #0x5                   	// #5
  4158cc:	mov	x0, xzr
  4158d0:	add	x1, x1, #0xbad
  4158d4:	bl	403700 <dcgettext@plt>
  4158d8:	adrp	x10, 466000 <_bfd_std_section+0x110>
  4158dc:	ldrsw	x8, [x10, #1436]
  4158e0:	adrp	x11, 466000 <_bfd_std_section+0x110>
  4158e4:	add	x11, x11, #0x5a0
  4158e8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4158ec:	add	w9, w8, #0x1
  4158f0:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4158f4:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  4158f8:	mov	x20, x0
  4158fc:	add	x27, x11, x8, lsl #6
  415900:	and	w8, w9, #0xf
  415904:	sub	x0, x29, #0x28
  415908:	add	x1, x1, #0xe82
  41590c:	add	x2, x2, #0x38
  415910:	add	x3, x3, #0x79
  415914:	str	w8, [x10, #1436]
  415918:	bl	4030a0 <sprintf@plt>
  41591c:	sub	x2, x29, #0x28
  415920:	mov	w1, #0x40                  	// #64
  415924:	mov	x0, x27
  415928:	mov	x3, x21
  41592c:	bl	403160 <snprintf@plt>
  415930:	mov	x0, x20
  415934:	mov	w1, w25
  415938:	mov	x2, x27
  41593c:	bl	43d034 <warn@@Base>
  415940:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  415944:	mov	w2, #0x5                   	// #5
  415948:	mov	x0, xzr
  41594c:	add	x1, x1, #0xcf5
  415950:	bl	403700 <dcgettext@plt>
  415954:	mov	w1, w25
  415958:	bl	4037a0 <printf@plt>
  41595c:	b	414b18 <ferror@plt+0x11278>
  415960:	mov	w20, w27
  415964:	add	x8, x25, w20, uxtw
  415968:	cmp	x24, #0x1
  41596c:	csel	w9, w27, wzr, hi  // hi = pmore
  415970:	cmp	x8, x12
  415974:	csel	w1, w20, w9, cc  // cc = lo, ul, last
  415978:	sub	w8, w1, #0x1
  41597c:	cmp	w8, #0x7
  415980:	b.ls	4159b0 <ferror@plt+0x12110>  // b.plast
  415984:	mov	x0, xzr
  415988:	b	4159c0 <ferror@plt+0x12120>
  41598c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  415990:	mov	w2, #0x5                   	// #5
  415994:	mov	x0, xzr
  415998:	add	x1, x1, #0xeb9
  41599c:	bl	403700 <dcgettext@plt>
  4159a0:	bl	43cf70 <error@@Base>
  4159a4:	mov	w8, w21
  4159a8:	stur	x8, [x29, #-112]
  4159ac:	b	414b18 <ferror@plt+0x11278>
  4159b0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4159b4:	ldr	x8, [x8, #696]
  4159b8:	mov	x0, x25
  4159bc:	blr	x8
  4159c0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4159c4:	str	x0, [x8, #88]
  4159c8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4159cc:	strb	wzr, [x8, #128]
  4159d0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4159d4:	str	wzr, [x8, #96]
  4159d8:	b	414b18 <ferror@plt+0x11278>
  4159dc:	ldur	x9, [x29, #-120]
  4159e0:	sub	w8, w25, #0x1
  4159e4:	ldr	x2, [x20]
  4159e8:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  4159ec:	ldr	x1, [x9, w8, uxtw #3]
  4159f0:	add	x0, x0, #0xd1e
  4159f4:	bl	4037a0 <printf@plt>
  4159f8:	b	414b18 <ferror@plt+0x11278>
  4159fc:	cbz	x19, 415a08 <ferror@plt+0x12168>
  415a00:	mov	x0, x19
  415a04:	bl	403510 <free@plt>
  415a08:	ldur	x21, [x29, #-104]
  415a0c:	ldur	x0, [x29, #-120]
  415a10:	cbz	x0, 415a18 <ferror@plt+0x12178>
  415a14:	bl	403510 <free@plt>
  415a18:	adrp	x8, 465000 <_sch_istable+0x1c50>
  415a1c:	ldr	x1, [x8, #3816]
  415a20:	mov	w0, #0xa                   	// #10
  415a24:	bl	4030b0 <putc@plt>
  415a28:	cmp	x22, x23
  415a2c:	b.cc	413994 <ferror@plt+0x100f4>  // b.lo, b.ul, b.last
  415a30:	b	415a94 <ferror@plt+0x121f4>
  415a34:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  415a38:	add	x1, x1, #0xb59
  415a3c:	b	415a84 <ferror@plt+0x121e4>
  415a40:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  415a44:	add	x1, x1, #0xb7c
  415a48:	b	415a84 <ferror@plt+0x121e4>
  415a4c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  415a50:	add	x1, x1, #0xb0e
  415a54:	mov	w2, #0x5                   	// #5
  415a58:	mov	x0, xzr
  415a5c:	bl	403700 <dcgettext@plt>
  415a60:	ldurb	w1, [x29, #-47]
  415a64:	bl	43d034 <warn@@Base>
  415a68:	mov	w9, wzr
  415a6c:	b	415a98 <ferror@plt+0x121f8>
  415a70:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  415a74:	add	x1, x1, #0xb3f
  415a78:	b	415a84 <ferror@plt+0x121e4>
  415a7c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  415a80:	add	x1, x1, #0x8c3
  415a84:	mov	w2, #0x5                   	// #5
  415a88:	mov	x0, xzr
  415a8c:	bl	403700 <dcgettext@plt>
  415a90:	bl	43d034 <warn@@Base>
  415a94:	mov	w9, #0x1                   	// #1
  415a98:	ldr	w0, [sp, #76]
  415a9c:	ldp	x20, x19, [sp, #352]
  415aa0:	ldp	x22, x21, [sp, #336]
  415aa4:	ldp	x24, x23, [sp, #320]
  415aa8:	ldp	x26, x25, [sp, #304]
  415aac:	ldp	x28, x27, [sp, #288]
  415ab0:	ldp	x29, x30, [sp, #272]
  415ab4:	cmp	w0, #0x0
  415ab8:	cset	w8, ne  // ne = any
  415abc:	and	w0, w8, w9
  415ac0:	add	sp, sp, #0x170
  415ac4:	ret
  415ac8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  415acc:	add	x1, x1, #0x17d
  415ad0:	mov	w2, #0x5                   	// #5
  415ad4:	mov	x0, xzr
  415ad8:	bl	403700 <dcgettext@plt>
  415adc:	bl	43d034 <warn@@Base>
  415ae0:	mov	w9, wzr
  415ae4:	b	415a98 <ferror@plt+0x121f8>
  415ae8:	stp	x29, x30, [sp, #-16]!
  415aec:	mov	w2, wzr
  415af0:	mov	x29, sp
  415af4:	bl	42920c <ferror@plt+0x2596c>
  415af8:	mov	w0, #0x1                   	// #1
  415afc:	ldp	x29, x30, [sp], #16
  415b00:	ret
  415b04:	stp	x29, x30, [sp, #-16]!
  415b08:	mov	w2, #0x1                   	// #1
  415b0c:	mov	x29, sp
  415b10:	bl	42920c <ferror@plt+0x2596c>
  415b14:	mov	w0, #0x1                   	// #1
  415b18:	ldp	x29, x30, [sp], #16
  415b1c:	ret
  415b20:	stp	x29, x30, [sp, #-96]!
  415b24:	stp	x28, x27, [sp, #16]
  415b28:	stp	x26, x25, [sp, #32]
  415b2c:	stp	x24, x23, [sp, #48]
  415b30:	stp	x22, x21, [sp, #64]
  415b34:	stp	x20, x19, [sp, #80]
  415b38:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  415b3c:	ldr	x20, [x0, #32]
  415b40:	ldr	w8, [x8, #620]
  415b44:	ldr	x21, [x0, #48]
  415b48:	mov	x19, x0
  415b4c:	mov	x29, sp
  415b50:	cbz	w8, 415b84 <ferror@plt+0x122e4>
  415b54:	ldr	x8, [x19, #24]
  415b58:	cbz	x8, 415b84 <ferror@plt+0x122e4>
  415b5c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  415b60:	add	x1, x1, #0x789
  415b64:	mov	w2, #0x5                   	// #5
  415b68:	mov	x0, xzr
  415b6c:	bl	403700 <dcgettext@plt>
  415b70:	ldp	x1, x2, [x19, #16]
  415b74:	bl	4037a0 <printf@plt>
  415b78:	cmp	x21, #0x1
  415b7c:	b.ge	415ba8 <ferror@plt+0x12308>  // b.tcont
  415b80:	b	415ffc <ferror@plt+0x1275c>
  415b84:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  415b88:	add	x1, x1, #0x7b8
  415b8c:	mov	w2, #0x5                   	// #5
  415b90:	mov	x0, xzr
  415b94:	bl	403700 <dcgettext@plt>
  415b98:	ldr	x1, [x19, #16]
  415b9c:	bl	4037a0 <printf@plt>
  415ba0:	cmp	x21, #0x1
  415ba4:	b.lt	415ffc <ferror@plt+0x1275c>  // b.tstop
  415ba8:	adrp	x27, 447000 <warn@@Base+0x9fcc>
  415bac:	adrp	x28, 447000 <warn@@Base+0x9fcc>
  415bb0:	adrp	x19, 442000 <warn@@Base+0x4fcc>
  415bb4:	adrp	x22, 44a000 <warn@@Base+0xcfcc>
  415bb8:	adrp	x23, 44a000 <warn@@Base+0xcfcc>
  415bbc:	add	x26, x20, x21
  415bc0:	add	x27, x27, #0xeb9
  415bc4:	add	x28, x28, #0xeca
  415bc8:	add	x19, x19, #0xaae
  415bcc:	add	x22, x22, #0xf27
  415bd0:	add	x23, x23, #0xf58
  415bd4:	b	415c24 <ferror@plt+0x12384>
  415bd8:	mov	w2, #0x5                   	// #5
  415bdc:	mov	x0, xzr
  415be0:	bl	403700 <dcgettext@plt>
  415be4:	bl	43cf70 <error@@Base>
  415be8:	sub	x1, x26, x25
  415bec:	mov	x0, x25
  415bf0:	bl	403020 <strnlen@plt>
  415bf4:	add	x8, x0, x25
  415bf8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  415bfc:	add	x20, x8, #0x1
  415c00:	mov	w2, #0x5                   	// #5
  415c04:	mov	x0, xzr
  415c08:	add	x1, x1, #0xfc7
  415c0c:	bl	403700 <dcgettext@plt>
  415c10:	mov	w1, w24
  415c14:	mov	x2, x25
  415c18:	bl	4037a0 <printf@plt>
  415c1c:	cmp	x20, x26
  415c20:	b.cs	415ffc <ferror@plt+0x1275c>  // b.hs, b.nlast
  415c24:	ldrb	w8, [x20], #1
  415c28:	sub	w9, w8, #0x1
  415c2c:	cmp	w9, #0x3
  415c30:	b.hi	415d10 <ferror@plt+0x12470>  // b.pmore
  415c34:	adr	x8, 415c44 <ferror@plt+0x123a4>
  415c38:	ldrb	w10, [x19, x9]
  415c3c:	add	x8, x8, x10, lsl #2
  415c40:	br	x8
  415c44:	mov	x8, xzr
  415c48:	mov	x24, xzr
  415c4c:	mov	w10, wzr
  415c50:	mov	w9, #0x1                   	// #1
  415c54:	b	415c6c <ferror@plt+0x123cc>
  415c58:	orr	w13, w9, #0x2
  415c5c:	cmp	w12, #0x0
  415c60:	csel	w9, w9, w13, eq  // eq = none
  415c64:	add	x8, x8, #0x1
  415c68:	tbz	w11, #7, 415cb0 <ferror@plt+0x12410>
  415c6c:	add	x11, x20, x8
  415c70:	cmp	x11, x26
  415c74:	b.cs	415cb4 <ferror@plt+0x12414>  // b.hs, b.nlast
  415c78:	ldrb	w11, [x11]
  415c7c:	cmp	w10, #0x3f
  415c80:	and	x12, x11, #0x7f
  415c84:	b.hi	415c58 <ferror@plt+0x123b8>  // b.pmore
  415c88:	mov	w13, w10
  415c8c:	lsl	x15, x12, x13
  415c90:	orr	x24, x15, x24
  415c94:	lsr	x13, x24, x13
  415c98:	orr	w14, w9, #0x2
  415c9c:	cmp	x13, x12
  415ca0:	csel	w9, w9, w14, eq  // eq = none
  415ca4:	add	w10, w10, #0x7
  415ca8:	add	x8, x8, #0x1
  415cac:	tbnz	w11, #7, 415c6c <ferror@plt+0x123cc>
  415cb0:	and	w9, w9, #0xfffffffe
  415cb4:	lsr	x11, x24, #32
  415cb8:	orr	w10, w9, #0x2
  415cbc:	cmp	x11, #0x0
  415cc0:	csel	w9, w10, w9, ne  // ne = any
  415cc4:	add	x25, x20, w8, uxtw
  415cc8:	mov	x1, x27
  415ccc:	tbnz	w9, #0, 415cd8 <ferror@plt+0x12438>
  415cd0:	mov	x1, x28
  415cd4:	tbz	w9, #1, 415ce8 <ferror@plt+0x12448>
  415cd8:	mov	w2, #0x5                   	// #5
  415cdc:	mov	x0, xzr
  415ce0:	bl	403700 <dcgettext@plt>
  415ce4:	bl	43cf70 <error@@Base>
  415ce8:	sub	x1, x26, x25
  415cec:	mov	x0, x25
  415cf0:	bl	403020 <strnlen@plt>
  415cf4:	add	x8, x0, x25
  415cf8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  415cfc:	add	x20, x8, #0x1
  415d00:	mov	w2, #0x5                   	// #5
  415d04:	mov	x0, xzr
  415d08:	add	x1, x1, #0xf6e
  415d0c:	b	415c0c <ferror@plt+0x1236c>
  415d10:	cmp	w8, #0xff
  415d14:	b.ne	415c1c <ferror@plt+0x1237c>  // b.any
  415d18:	mov	x8, xzr
  415d1c:	mov	x24, xzr
  415d20:	mov	w10, wzr
  415d24:	mov	w9, #0x1                   	// #1
  415d28:	b	415d40 <ferror@plt+0x124a0>
  415d2c:	orr	w13, w9, #0x2
  415d30:	cmp	w12, #0x0
  415d34:	csel	w9, w9, w13, eq  // eq = none
  415d38:	add	x8, x8, #0x1
  415d3c:	tbz	w11, #7, 415d84 <ferror@plt+0x124e4>
  415d40:	add	x11, x20, x8
  415d44:	cmp	x11, x26
  415d48:	b.cs	415d88 <ferror@plt+0x124e8>  // b.hs, b.nlast
  415d4c:	ldrb	w11, [x11]
  415d50:	cmp	w10, #0x3f
  415d54:	and	x12, x11, #0x7f
  415d58:	b.hi	415d2c <ferror@plt+0x1248c>  // b.pmore
  415d5c:	mov	w13, w10
  415d60:	lsl	x15, x12, x13
  415d64:	orr	x24, x15, x24
  415d68:	lsr	x13, x24, x13
  415d6c:	orr	w14, w9, #0x2
  415d70:	cmp	x13, x12
  415d74:	csel	w9, w9, w14, eq  // eq = none
  415d78:	add	w10, w10, #0x7
  415d7c:	add	x8, x8, #0x1
  415d80:	tbnz	w11, #7, 415d40 <ferror@plt+0x124a0>
  415d84:	and	w9, w9, #0xfffffffe
  415d88:	lsr	x11, x24, #32
  415d8c:	orr	w10, w9, #0x2
  415d90:	cmp	x11, #0x0
  415d94:	csel	w9, w10, w9, ne  // ne = any
  415d98:	add	x25, x20, w8, uxtw
  415d9c:	mov	x1, x27
  415da0:	tbnz	w9, #0, 415bd8 <ferror@plt+0x12338>
  415da4:	mov	x1, x28
  415da8:	tbnz	w9, #1, 415bd8 <ferror@plt+0x12338>
  415dac:	b	415be8 <ferror@plt+0x12348>
  415db0:	mov	x8, xzr
  415db4:	mov	x24, xzr
  415db8:	mov	w10, wzr
  415dbc:	mov	w9, #0x1                   	// #1
  415dc0:	b	415dd8 <ferror@plt+0x12538>
  415dc4:	orr	w13, w9, #0x2
  415dc8:	cmp	w12, #0x0
  415dcc:	csel	w9, w9, w13, eq  // eq = none
  415dd0:	add	x8, x8, #0x1
  415dd4:	tbz	w11, #7, 415e1c <ferror@plt+0x1257c>
  415dd8:	add	x11, x20, x8
  415ddc:	cmp	x11, x26
  415de0:	b.cs	415e20 <ferror@plt+0x12580>  // b.hs, b.nlast
  415de4:	ldrb	w11, [x11]
  415de8:	cmp	w10, #0x3f
  415dec:	and	x12, x11, #0x7f
  415df0:	b.hi	415dc4 <ferror@plt+0x12524>  // b.pmore
  415df4:	mov	w13, w10
  415df8:	lsl	x15, x12, x13
  415dfc:	orr	x24, x15, x24
  415e00:	lsr	x13, x24, x13
  415e04:	orr	w14, w9, #0x2
  415e08:	cmp	x13, x12
  415e0c:	csel	w9, w9, w14, eq  // eq = none
  415e10:	add	w10, w10, #0x7
  415e14:	add	x8, x8, #0x1
  415e18:	tbnz	w11, #7, 415dd8 <ferror@plt+0x12538>
  415e1c:	and	w9, w9, #0xfffffffe
  415e20:	lsr	x11, x24, #32
  415e24:	orr	w10, w9, #0x2
  415e28:	cmp	x11, #0x0
  415e2c:	csel	w9, w10, w9, ne  // ne = any
  415e30:	add	x25, x20, w8, uxtw
  415e34:	mov	x1, x27
  415e38:	tbnz	w9, #0, 415e44 <ferror@plt+0x125a4>
  415e3c:	mov	x1, x28
  415e40:	tbz	w9, #1, 415e54 <ferror@plt+0x125b4>
  415e44:	mov	w2, #0x5                   	// #5
  415e48:	mov	x0, xzr
  415e4c:	bl	403700 <dcgettext@plt>
  415e50:	bl	43cf70 <error@@Base>
  415e54:	sub	x1, x26, x25
  415e58:	mov	x0, x25
  415e5c:	bl	403020 <strnlen@plt>
  415e60:	add	x8, x0, x25
  415e64:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  415e68:	add	x20, x8, #0x1
  415e6c:	mov	w2, #0x5                   	// #5
  415e70:	mov	x0, xzr
  415e74:	add	x1, x1, #0xf9b
  415e78:	b	415c0c <ferror@plt+0x1236c>
  415e7c:	mov	x21, xzr
  415e80:	mov	x24, xzr
  415e84:	mov	w9, wzr
  415e88:	mov	w8, #0x1                   	// #1
  415e8c:	b	415ea4 <ferror@plt+0x12604>
  415e90:	orr	w12, w8, #0x2
  415e94:	cmp	w11, #0x0
  415e98:	csel	w8, w8, w12, eq  // eq = none
  415e9c:	add	x21, x21, #0x1
  415ea0:	tbz	w10, #7, 415ee8 <ferror@plt+0x12648>
  415ea4:	add	x10, x20, x21
  415ea8:	cmp	x10, x26
  415eac:	b.cs	415eec <ferror@plt+0x1264c>  // b.hs, b.nlast
  415eb0:	ldrb	w10, [x10]
  415eb4:	cmp	w9, #0x3f
  415eb8:	and	x11, x10, #0x7f
  415ebc:	b.hi	415e90 <ferror@plt+0x125f0>  // b.pmore
  415ec0:	mov	w12, w9
  415ec4:	lsl	x14, x11, x12
  415ec8:	orr	x24, x14, x24
  415ecc:	lsr	x12, x24, x12
  415ed0:	orr	w13, w8, #0x2
  415ed4:	cmp	x12, x11
  415ed8:	csel	w8, w8, w13, eq  // eq = none
  415edc:	add	w9, w9, #0x7
  415ee0:	add	x21, x21, #0x1
  415ee4:	tbnz	w10, #7, 415ea4 <ferror@plt+0x12604>
  415ee8:	and	w8, w8, #0xfffffffe
  415eec:	lsr	x10, x24, #32
  415ef0:	orr	w9, w8, #0x2
  415ef4:	cmp	x10, #0x0
  415ef8:	csel	w8, w9, w8, ne  // ne = any
  415efc:	mov	x1, x27
  415f00:	tbnz	w8, #0, 415f0c <ferror@plt+0x1266c>
  415f04:	mov	x1, x28
  415f08:	tbz	w8, #1, 415f1c <ferror@plt+0x1267c>
  415f0c:	mov	w2, #0x5                   	// #5
  415f10:	mov	x0, xzr
  415f14:	bl	403700 <dcgettext@plt>
  415f18:	bl	43cf70 <error@@Base>
  415f1c:	mov	x8, xzr
  415f20:	mov	x25, xzr
  415f24:	mov	w11, wzr
  415f28:	add	x9, x20, w21, uxtw
  415f2c:	mov	w10, #0x1                   	// #1
  415f30:	b	415f48 <ferror@plt+0x126a8>
  415f34:	orr	w14, w10, #0x2
  415f38:	cmp	w13, #0x0
  415f3c:	csel	w10, w10, w14, eq  // eq = none
  415f40:	add	x8, x8, #0x1
  415f44:	tbz	w12, #7, 415f8c <ferror@plt+0x126ec>
  415f48:	add	x12, x9, x8
  415f4c:	cmp	x12, x26
  415f50:	b.cs	415f90 <ferror@plt+0x126f0>  // b.hs, b.nlast
  415f54:	ldrb	w12, [x12]
  415f58:	cmp	w11, #0x3f
  415f5c:	and	x13, x12, #0x7f
  415f60:	b.hi	415f34 <ferror@plt+0x12694>  // b.pmore
  415f64:	mov	w14, w11
  415f68:	lsl	x16, x13, x14
  415f6c:	orr	x25, x16, x25
  415f70:	lsr	x14, x25, x14
  415f74:	orr	w15, w10, #0x2
  415f78:	cmp	x14, x13
  415f7c:	csel	w10, w10, w15, eq  // eq = none
  415f80:	add	w11, w11, #0x7
  415f84:	add	x8, x8, #0x1
  415f88:	tbnz	w12, #7, 415f48 <ferror@plt+0x126a8>
  415f8c:	and	w10, w10, #0xfffffffe
  415f90:	lsr	x12, x25, #32
  415f94:	orr	w11, w10, #0x2
  415f98:	cmp	x12, #0x0
  415f9c:	csel	w10, w11, w10, ne  // ne = any
  415fa0:	add	x20, x9, w8, uxtw
  415fa4:	mov	x1, x27
  415fa8:	tbnz	w10, #0, 415fb4 <ferror@plt+0x12714>
  415fac:	mov	x1, x28
  415fb0:	tbz	w10, #1, 415fc4 <ferror@plt+0x12724>
  415fb4:	mov	w2, #0x5                   	// #5
  415fb8:	mov	x0, xzr
  415fbc:	bl	403700 <dcgettext@plt>
  415fc0:	bl	43cf70 <error@@Base>
  415fc4:	mov	w2, #0x5                   	// #5
  415fc8:	mov	x0, xzr
  415fcc:	mov	x1, x22
  415fd0:	bl	403700 <dcgettext@plt>
  415fd4:	mov	w1, w24
  415fd8:	mov	w2, w25
  415fdc:	bl	4037a0 <printf@plt>
  415fe0:	b	415c1c <ferror@plt+0x1237c>
  415fe4:	mov	w2, #0x5                   	// #5
  415fe8:	mov	x0, xzr
  415fec:	mov	x1, x23
  415ff0:	bl	403700 <dcgettext@plt>
  415ff4:	bl	4037a0 <printf@plt>
  415ff8:	b	415c1c <ferror@plt+0x1237c>
  415ffc:	ldp	x20, x19, [sp, #80]
  416000:	ldp	x22, x21, [sp, #64]
  416004:	ldp	x24, x23, [sp, #48]
  416008:	ldp	x26, x25, [sp, #32]
  41600c:	ldp	x28, x27, [sp, #16]
  416010:	mov	w0, #0x1                   	// #1
  416014:	ldp	x29, x30, [sp], #96
  416018:	ret
  41601c:	stp	x29, x30, [sp, #-96]!
  416020:	stp	x28, x27, [sp, #16]
  416024:	stp	x26, x25, [sp, #32]
  416028:	stp	x24, x23, [sp, #48]
  41602c:	stp	x22, x21, [sp, #64]
  416030:	stp	x20, x19, [sp, #80]
  416034:	mov	x29, sp
  416038:	sub	sp, sp, #0x880
  41603c:	ldr	x24, [x0, #32]
  416040:	ldr	x19, [x0, #48]
  416044:	mov	x23, x0
  416048:	mov	w0, #0xa                   	// #10
  41604c:	mov	x20, x1
  416050:	bl	4039f8 <ferror@plt+0x158>
  416054:	adrp	x21, 469000 <_bfd_std_section+0x3110>
  416058:	cbz	w0, 41608c <ferror@plt+0x127ec>
  41605c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  416060:	ldr	x9, [x8, #112]
  416064:	cbnz	x9, 4160d4 <ferror@plt+0x12834>
  416068:	adrp	x9, 466000 <_bfd_std_section+0x110>
  41606c:	ldr	x9, [x9, #1272]
  416070:	cbz	x9, 4160d4 <ferror@plt+0x12834>
  416074:	ldr	x10, [x9]
  416078:	cmp	x10, x20
  41607c:	b.eq	4160bc <ferror@plt+0x1281c>  // b.none
  416080:	ldr	x9, [x9, #16]
  416084:	cbnz	x9, 416074 <ferror@plt+0x127d4>
  416088:	b	4160d4 <ferror@plt+0x12834>
  41608c:	ldr	w8, [x21, #620]
  416090:	cbz	w8, 4160d4 <ferror@plt+0x12834>
  416094:	adrp	x8, 466000 <_bfd_std_section+0x110>
  416098:	ldr	x22, [x8, #1272]
  41609c:	cbz	x22, 4160d4 <ferror@plt+0x12834>
  4160a0:	ldr	x1, [x22]
  4160a4:	mov	w0, #0xa                   	// #10
  4160a8:	bl	4039f8 <ferror@plt+0x158>
  4160ac:	cbnz	w0, 4160c8 <ferror@plt+0x12828>
  4160b0:	ldr	x22, [x22, #16]
  4160b4:	cbnz	x22, 4160a0 <ferror@plt+0x12800>
  4160b8:	b	4160d4 <ferror@plt+0x12834>
  4160bc:	ldr	x9, [x9, #8]
  4160c0:	str	x9, [x8, #112]
  4160c4:	b	4160d4 <ferror@plt+0x12834>
  4160c8:	ldr	x8, [x22, #8]
  4160cc:	adrp	x9, 465000 <_sch_istable+0x1c50>
  4160d0:	str	x8, [x9, #112]
  4160d4:	mov	w0, #0x4                   	// #4
  4160d8:	mov	x1, x20
  4160dc:	bl	4039f8 <ferror@plt+0x158>
  4160e0:	cbz	w0, 41612c <ferror@plt+0x1288c>
  4160e4:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  4160e8:	ldr	x9, [x8, #3536]
  4160ec:	cbz	x9, 41746c <ferror@plt+0x13bcc>
  4160f0:	ldr	w8, [x21, #620]
  4160f4:	cbz	w8, 41615c <ferror@plt+0x128bc>
  4160f8:	ldr	x8, [x23, #24]
  4160fc:	cbz	x8, 41615c <ferror@plt+0x128bc>
  416100:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416104:	add	x1, x1, #0x789
  416108:	mov	w2, #0x5                   	// #5
  41610c:	mov	x0, xzr
  416110:	bl	403700 <dcgettext@plt>
  416114:	ldp	x1, x2, [x23, #16]
  416118:	bl	4037a0 <printf@plt>
  41611c:	cmp	x19, #0x1
  416120:	b.ge	416180 <ferror@plt+0x128e0>  // b.tcont
  416124:	mov	w0, #0x1                   	// #1
  416128:	b	4175c4 <ferror@plt+0x13d24>
  41612c:	ldr	w8, [x21, #620]
  416130:	cbz	w8, 41615c <ferror@plt+0x128bc>
  416134:	adrp	x8, 466000 <_bfd_std_section+0x110>
  416138:	ldr	x20, [x8, #1272]
  41613c:	cbz	x20, 4160f8 <ferror@plt+0x12858>
  416140:	ldr	x1, [x20]
  416144:	mov	w0, #0x4                   	// #4
  416148:	bl	4039f8 <ferror@plt+0x158>
  41614c:	cbnz	w0, 417518 <ferror@plt+0x13c78>
  416150:	ldr	x20, [x20, #16]
  416154:	cbnz	x20, 416140 <ferror@plt+0x128a0>
  416158:	b	4160f0 <ferror@plt+0x12850>
  41615c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416160:	add	x1, x1, #0x7b8
  416164:	mov	w2, #0x5                   	// #5
  416168:	mov	x0, xzr
  41616c:	bl	403700 <dcgettext@plt>
  416170:	ldr	x1, [x23, #16]
  416174:	bl	4037a0 <printf@plt>
  416178:	cmp	x19, #0x1
  41617c:	b.lt	416124 <ferror@plt+0x12884>  // b.tstop
  416180:	str	x23, [sp, #88]
  416184:	add	x21, x24, x19
  416188:	mov	w9, #0x2                   	// #2
  41618c:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  416190:	mov	w23, #0x8                   	// #8
  416194:	mov	w25, #0x4                   	// #4
  416198:	adrp	x28, 465000 <_sch_istable+0x1c50>
  41619c:	mov	x20, x24
  4161a0:	add	x22, x20, #0x2
  4161a4:	sub	w8, w21, w20
  4161a8:	cmp	x22, x21
  4161ac:	csel	w1, w9, w8, cc  // cc = lo, ul, last
  4161b0:	sub	w8, w1, #0x1
  4161b4:	cmp	w8, #0x7
  4161b8:	b.hi	417534 <ferror@plt+0x13c94>  // b.pmore
  4161bc:	ldr	x8, [x19, #696]
  4161c0:	mov	x0, x20
  4161c4:	blr	x8
  4161c8:	mov	x27, x0
  4161cc:	orr	w8, w27, #0x1
  4161d0:	cmp	w8, #0x5
  4161d4:	b.ne	417534 <ferror@plt+0x13c94>  // b.any
  4161d8:	add	x26, x20, #0x3
  4161dc:	cmp	x26, x21
  4161e0:	sub	x20, x20, x24
  4161e4:	b.cs	4161fc <ferror@plt+0x1295c>  // b.hs, b.nlast
  4161e8:	mov	w1, #0x1                   	// #1
  4161ec:	ldr	x8, [x19, #696]
  4161f0:	mov	x0, x22
  4161f4:	blr	x8
  4161f8:	b	416218 <ferror@plt+0x12978>
  4161fc:	cmp	x22, x21
  416200:	b.cs	416214 <ferror@plt+0x12974>  // b.hs, b.nlast
  416204:	sub	w1, w21, w22
  416208:	sub	w8, w1, #0x1
  41620c:	cmp	w8, #0x7
  416210:	b.ls	4161ec <ferror@plt+0x1294c>  // b.plast
  416214:	mov	w0, wzr
  416218:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  41621c:	str	x0, [sp, #112]
  416220:	tst	w0, #0x1
  416224:	mov	w2, #0x5                   	// #5
  416228:	mov	x0, xzr
  41622c:	add	x1, x1, #0x1d0
  416230:	csel	w22, w25, w23, eq  // eq = none
  416234:	bl	403700 <dcgettext@plt>
  416238:	mov	x1, x20
  41623c:	bl	4037a0 <printf@plt>
  416240:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  416244:	mov	w2, #0x5                   	// #5
  416248:	mov	x0, xzr
  41624c:	add	x1, x1, #0x3d
  416250:	bl	403700 <dcgettext@plt>
  416254:	mov	w1, w27
  416258:	bl	4037a0 <printf@plt>
  41625c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  416260:	mov	w2, #0x5                   	// #5
  416264:	mov	x0, xzr
  416268:	add	x1, x1, #0x60
  41626c:	bl	403700 <dcgettext@plt>
  416270:	mov	w1, w22
  416274:	bl	4037a0 <printf@plt>
  416278:	ldr	x8, [sp, #112]
  41627c:	tbnz	w8, #1, 416510 <ferror@plt+0x12c70>
  416280:	mov	x23, xzr
  416284:	str	x23, [sp, #96]
  416288:	tbz	w8, #2, 4165b0 <ferror@plt+0x12d10>
  41628c:	add	x25, x26, #0x1
  416290:	cmp	x25, x21
  416294:	b.cs	416540 <ferror@plt+0x12ca0>  // b.hs, b.nlast
  416298:	mov	w1, #0x1                   	// #1
  41629c:	ldr	x8, [x19, #696]
  4162a0:	mov	x0, x26
  4162a4:	blr	x8
  4162a8:	mov	x20, x0
  4162ac:	add	x0, sp, #0x78
  4162b0:	mov	w2, #0x800                 	// #2048
  4162b4:	mov	w1, wzr
  4162b8:	bl	403280 <memset@plt>
  4162bc:	str	x20, [sp, #80]
  4162c0:	cbz	w20, 417444 <ferror@plt+0x13ba4>
  4162c4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4162c8:	mov	w2, #0x5                   	// #5
  4162cc:	mov	x0, xzr
  4162d0:	add	x1, x1, #0xa9
  4162d4:	bl	403700 <dcgettext@plt>
  4162d8:	bl	4037a0 <printf@plt>
  4162dc:	mov	w9, wzr
  4162e0:	add	x23, x25, #0x1
  4162e4:	cmp	x23, x21
  4162e8:	str	w9, [sp, #104]
  4162ec:	b.cs	416308 <ferror@plt+0x12a68>  // b.hs, b.nlast
  4162f0:	mov	w1, #0x1                   	// #1
  4162f4:	ldr	x8, [x19, #696]
  4162f8:	mov	x0, x25
  4162fc:	blr	x8
  416300:	mov	x26, x0
  416304:	b	416324 <ferror@plt+0x12a84>
  416308:	cmp	x25, x21
  41630c:	b.cs	416320 <ferror@plt+0x12a80>  // b.hs, b.nlast
  416310:	sub	w1, w21, w25
  416314:	sub	w8, w1, #0x1
  416318:	cmp	w8, #0x7
  41631c:	b.ls	4162f4 <ferror@plt+0x12a54>  // b.plast
  416320:	mov	w26, wzr
  416324:	add	x8, sp, #0x78
  416328:	mov	x9, xzr
  41632c:	mov	x28, xzr
  416330:	mov	w10, wzr
  416334:	str	x23, [x8, w26, uxtw #3]
  416338:	mov	w8, #0x1                   	// #1
  41633c:	b	416354 <ferror@plt+0x12ab4>
  416340:	orr	w13, w8, #0x2
  416344:	cmp	w12, #0x0
  416348:	csel	w8, w8, w13, eq  // eq = none
  41634c:	add	x9, x9, #0x1
  416350:	tbz	w11, #7, 416398 <ferror@plt+0x12af8>
  416354:	add	x11, x23, x9
  416358:	cmp	x11, x21
  41635c:	b.cs	41639c <ferror@plt+0x12afc>  // b.hs, b.nlast
  416360:	ldrb	w11, [x11]
  416364:	cmp	w10, #0x3f
  416368:	and	x12, x11, #0x7f
  41636c:	b.hi	416340 <ferror@plt+0x12aa0>  // b.pmore
  416370:	mov	w13, w10
  416374:	lsl	x15, x12, x13
  416378:	orr	x28, x15, x28
  41637c:	lsr	x13, x28, x13
  416380:	orr	w14, w8, #0x2
  416384:	cmp	x13, x12
  416388:	csel	w8, w8, w14, eq  // eq = none
  41638c:	add	w10, w10, #0x7
  416390:	add	x9, x9, #0x1
  416394:	tbnz	w11, #7, 416354 <ferror@plt+0x12ab4>
  416398:	and	w8, w8, #0xfffffffe
  41639c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4163a0:	add	x25, x23, w9, uxtw
  4163a4:	add	x1, x1, #0xeb9
  4163a8:	tbnz	w8, #0, 4163b8 <ferror@plt+0x12b18>
  4163ac:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4163b0:	add	x1, x1, #0xeca
  4163b4:	tbz	w8, #1, 4163c8 <ferror@plt+0x12b28>
  4163b8:	mov	w2, #0x5                   	// #5
  4163bc:	mov	x0, xzr
  4163c0:	bl	403700 <dcgettext@plt>
  4163c4:	bl	43cf70 <error@@Base>
  4163c8:	mov	w2, #0x5                   	// #5
  4163cc:	mov	x0, xzr
  4163d0:	cbz	x28, 4164d8 <ferror@plt+0x12c38>
  4163d4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4163d8:	add	x1, x1, #0xec
  4163dc:	bl	403700 <dcgettext@plt>
  4163e0:	mov	w1, w26
  4163e4:	bl	4037a0 <printf@plt>
  4163e8:	mov	x0, x25
  4163ec:	b	41643c <ferror@plt+0x12b9c>
  4163f0:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4163f4:	mov	w19, #0x1                   	// #1
  4163f8:	add	x1, x1, #0x949
  4163fc:	adrp	x8, 441000 <warn@@Base+0x3fcc>
  416400:	adrp	x9, 44b000 <warn@@Base+0xdfcc>
  416404:	cmp	x28, #0x1
  416408:	add	x8, x8, #0xe65
  41640c:	add	x9, x9, #0x573
  416410:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  416414:	csel	x2, x9, x8, eq  // eq = none
  416418:	add	x0, x0, #0xe84
  41641c:	bl	4037a0 <printf@plt>
  416420:	sub	w8, w26, #0x3
  416424:	cmp	w8, #0xd
  416428:	b.cs	4164cc <ferror@plt+0x12c2c>  // b.hs, b.nlast
  41642c:	subs	x28, x28, #0x1
  416430:	mov	x0, x25
  416434:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  416438:	b.eq	4164ec <ferror@plt+0x12c4c>  // b.none
  41643c:	add	x25, x0, #0x1
  416440:	cmp	x25, x21
  416444:	b.cs	416450 <ferror@plt+0x12bb0>  // b.hs, b.nlast
  416448:	mov	w1, #0x1                   	// #1
  41644c:	b	416468 <ferror@plt+0x12bc8>
  416450:	cmp	x0, x21
  416454:	b.cs	4174a4 <ferror@plt+0x13c04>  // b.hs, b.nlast
  416458:	sub	w1, w21, w0
  41645c:	sub	w8, w1, #0x1
  416460:	cmp	w8, #0x8
  416464:	b.cs	4174a4 <ferror@plt+0x13c04>  // b.hs, b.nlast
  416468:	ldr	x8, [x19, #696]
  41646c:	blr	x8
  416470:	mov	x26, x0
  416474:	ands	x23, x0, #0xffffffff
  416478:	b.eq	4163f0 <ferror@plt+0x12b50>  // b.none
  41647c:	mov	w0, w26
  416480:	bl	43ef80 <warn@@Base+0x1f4c>
  416484:	cbz	x0, 416494 <ferror@plt+0x12bf4>
  416488:	mov	x1, x0
  41648c:	mov	w19, wzr
  416490:	b	4163fc <ferror@plt+0x12b5c>
  416494:	adrp	x1, 448000 <warn@@Base+0xafcc>
  416498:	mov	w2, #0x5                   	// #5
  41649c:	add	x1, x1, #0x95a
  4164a0:	bl	403700 <dcgettext@plt>
  4164a4:	adrp	x20, 466000 <_bfd_std_section+0x110>
  4164a8:	add	x20, x20, #0xe70
  4164ac:	mov	x2, x0
  4164b0:	mov	w1, #0x64                  	// #100
  4164b4:	mov	x0, x20
  4164b8:	mov	x3, x23
  4164bc:	bl	403160 <snprintf@plt>
  4164c0:	mov	w19, wzr
  4164c4:	mov	x1, x20
  4164c8:	b	4163fc <ferror@plt+0x12b5c>
  4164cc:	cmp	w26, #0x17
  4164d0:	b.eq	41642c <ferror@plt+0x12b8c>  // b.none
  4164d4:	b	4174f0 <ferror@plt+0x13c50>
  4164d8:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4164dc:	add	x1, x1, #0xc8
  4164e0:	bl	403700 <dcgettext@plt>
  4164e4:	mov	w1, w26
  4164e8:	bl	4037a0 <printf@plt>
  4164ec:	ldr	w9, [sp, #104]
  4164f0:	ldr	x8, [sp, #80]
  4164f4:	adrp	x28, 465000 <_sch_istable+0x1c50>
  4164f8:	add	w9, w9, #0x1
  4164fc:	cmp	w9, w8
  416500:	add	x8, sp, #0x78
  416504:	str	x8, [sp, #104]
  416508:	b.ne	4162e0 <ferror@plt+0x12a40>  // b.any
  41650c:	b	4165b8 <ferror@plt+0x12d18>
  416510:	add	x20, x26, x22
  416514:	cmp	x20, x21
  416518:	mov	w1, w22
  41651c:	b.cc	41652c <ferror@plt+0x12c8c>  // b.lo, b.ul, b.last
  416520:	cmp	x26, x21
  416524:	b.cs	416538 <ferror@plt+0x12c98>  // b.hs, b.nlast
  416528:	sub	w1, w21, w26
  41652c:	sub	w8, w1, #0x1
  416530:	cmp	w8, #0x7
  416534:	b.ls	416574 <ferror@plt+0x12cd4>  // b.plast
  416538:	mov	x23, xzr
  41653c:	b	416584 <ferror@plt+0x12ce4>
  416540:	cmp	x26, x21
  416544:	b.cs	416558 <ferror@plt+0x12cb8>  // b.hs, b.nlast
  416548:	sub	w1, w21, w26
  41654c:	sub	w8, w1, #0x1
  416550:	cmp	w8, #0x8
  416554:	b.cc	41629c <ferror@plt+0x129fc>  // b.lo, b.ul, b.last
  416558:	add	x8, sp, #0x78
  41655c:	add	x0, sp, #0x78
  416560:	mov	w2, #0x800                 	// #2048
  416564:	mov	w1, wzr
  416568:	str	x8, [sp, #104]
  41656c:	bl	403280 <memset@plt>
  416570:	b	4165b8 <ferror@plt+0x12d18>
  416574:	ldr	x8, [x19, #696]
  416578:	mov	x0, x26
  41657c:	blr	x8
  416580:	mov	x23, x0
  416584:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  416588:	mov	w2, #0x5                   	// #5
  41658c:	mov	x0, xzr
  416590:	add	x1, x1, #0x83
  416594:	bl	403700 <dcgettext@plt>
  416598:	mov	x1, x23
  41659c:	bl	4037a0 <printf@plt>
  4165a0:	ldr	x8, [sp, #112]
  4165a4:	mov	x26, x20
  4165a8:	str	x23, [sp, #96]
  4165ac:	tbnz	w8, #2, 41628c <ferror@plt+0x129ec>
  4165b0:	str	xzr, [sp, #104]
  4165b4:	mov	x25, x26
  4165b8:	ldr	x1, [x28, #3816]
  4165bc:	mov	w0, #0xa                   	// #10
  4165c0:	bl	4030b0 <putc@plt>
  4165c4:	cmp	x25, x21
  4165c8:	b.cc	416600 <ferror@plt+0x12d60>  // b.lo, b.ul, b.last
  4165cc:	b	417450 <ferror@plt+0x13bb0>
  4165d0:	mov	x20, xzr
  4165d4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4165d8:	mov	w2, #0x5                   	// #5
  4165dc:	mov	x0, xzr
  4165e0:	add	x1, x1, #0x2cc
  4165e4:	bl	403700 <dcgettext@plt>
  4165e8:	mov	x1, x20
  4165ec:	bl	4037a0 <printf@plt>
  4165f0:	mov	x20, x23
  4165f4:	cmp	x20, x21
  4165f8:	mov	x25, x20
  4165fc:	b.cs	417450 <ferror@plt+0x13bb0>  // b.hs, b.nlast
  416600:	add	x20, x25, #0x1
  416604:	cmp	x20, x21
  416608:	b.cs	416614 <ferror@plt+0x12d74>  // b.hs, b.nlast
  41660c:	mov	w1, #0x1                   	// #1
  416610:	b	416624 <ferror@plt+0x12d84>
  416614:	sub	w1, w21, w25
  416618:	sub	w8, w1, #0x1
  41661c:	cmp	w8, #0x8
  416620:	b.cs	417490 <ferror@plt+0x13bf0>  // b.hs, b.nlast
  416624:	ldr	x8, [x19, #696]
  416628:	mov	x0, x25
  41662c:	blr	x8
  416630:	mov	x25, x0
  416634:	cmp	w25, #0xa
  416638:	b.hi	416730 <ferror@plt+0x12e90>  // b.pmore
  41663c:	adrp	x11, 442000 <warn@@Base+0x4fcc>
  416640:	and	x8, x25, #0xffffffff
  416644:	add	x11, x11, #0xab2
  416648:	adr	x9, 416658 <ferror@plt+0x12db8>
  41664c:	ldrh	w10, [x11, x8, lsl #1]
  416650:	add	x9, x9, x10, lsl #2
  416654:	br	x9
  416658:	mov	x8, xzr
  41665c:	mov	x26, xzr
  416660:	mov	w9, wzr
  416664:	b	41667c <ferror@plt+0x12ddc>
  416668:	orr	w12, w25, #0x2
  41666c:	cmp	w11, #0x0
  416670:	csel	w25, w25, w12, eq  // eq = none
  416674:	add	x8, x8, #0x1
  416678:	tbz	w10, #7, 4166c0 <ferror@plt+0x12e20>
  41667c:	add	x10, x20, x8
  416680:	cmp	x10, x21
  416684:	b.cs	4166c4 <ferror@plt+0x12e24>  // b.hs, b.nlast
  416688:	ldrb	w10, [x10]
  41668c:	cmp	w9, #0x3f
  416690:	and	x11, x10, #0x7f
  416694:	b.hi	416668 <ferror@plt+0x12dc8>  // b.pmore
  416698:	mov	w12, w9
  41669c:	lsl	x14, x11, x12
  4166a0:	orr	x26, x14, x26
  4166a4:	lsr	x12, x26, x12
  4166a8:	orr	w13, w25, #0x2
  4166ac:	cmp	x12, x11
  4166b0:	csel	w25, w25, w13, eq  // eq = none
  4166b4:	add	w9, w9, #0x7
  4166b8:	add	x8, x8, #0x1
  4166bc:	tbnz	w10, #7, 41667c <ferror@plt+0x12ddc>
  4166c0:	and	w25, w25, #0xfffffffe
  4166c4:	lsr	x10, x26, #32
  4166c8:	orr	w9, w25, #0x2
  4166cc:	cmp	x10, #0x0
  4166d0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4166d4:	csel	w9, w9, w25, ne  // ne = any
  4166d8:	add	x23, x20, w8, uxtw
  4166dc:	add	x1, x1, #0xeb9
  4166e0:	tbnz	w9, #0, 4166f0 <ferror@plt+0x12e50>
  4166e4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4166e8:	add	x1, x1, #0xeca
  4166ec:	tbz	w9, #1, 416700 <ferror@plt+0x12e60>
  4166f0:	mov	w2, #0x5                   	// #5
  4166f4:	mov	x0, xzr
  4166f8:	bl	403700 <dcgettext@plt>
  4166fc:	bl	43cf70 <error@@Base>
  416700:	sub	x1, x21, x23
  416704:	mov	x0, x23
  416708:	bl	403020 <strnlen@plt>
  41670c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  416710:	add	x8, x0, x23
  416714:	mov	w2, #0x5                   	// #5
  416718:	mov	x0, xzr
  41671c:	add	x1, x1, #0x218
  416720:	add	x20, x8, #0x1
  416724:	bl	403700 <dcgettext@plt>
  416728:	mov	w1, w26
  41672c:	b	417038 <ferror@plt+0x13798>
  416730:	ldr	x8, [sp, #104]
  416734:	cbz	x8, 417554 <ferror@plt+0x13cb4>
  416738:	ldr	x23, [x8, w25, uxtw #3]
  41673c:	cbz	x23, 417554 <ferror@plt+0x13cb4>
  416740:	mov	x28, xzr
  416744:	mov	x26, xzr
  416748:	mov	w9, wzr
  41674c:	mov	w8, #0x1                   	// #1
  416750:	b	416768 <ferror@plt+0x12ec8>
  416754:	orr	w12, w8, #0x2
  416758:	cmp	w11, #0x0
  41675c:	csel	w8, w8, w12, eq  // eq = none
  416760:	add	x28, x28, #0x1
  416764:	tbz	w10, #7, 4167ac <ferror@plt+0x12f0c>
  416768:	add	x10, x23, x28
  41676c:	cmp	x10, x21
  416770:	b.cs	4167b0 <ferror@plt+0x12f10>  // b.hs, b.nlast
  416774:	ldrb	w10, [x10]
  416778:	cmp	w9, #0x3f
  41677c:	and	x11, x10, #0x7f
  416780:	b.hi	416754 <ferror@plt+0x12eb4>  // b.pmore
  416784:	mov	w12, w9
  416788:	lsl	x14, x11, x12
  41678c:	orr	x26, x14, x26
  416790:	lsr	x12, x26, x12
  416794:	orr	w13, w8, #0x2
  416798:	cmp	x12, x11
  41679c:	csel	w8, w8, w13, eq  // eq = none
  4167a0:	add	w9, w9, #0x7
  4167a4:	add	x28, x28, #0x1
  4167a8:	tbnz	w10, #7, 416768 <ferror@plt+0x12ec8>
  4167ac:	and	w8, w8, #0xfffffffe
  4167b0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4167b4:	add	x1, x1, #0xeb9
  4167b8:	tbnz	w8, #0, 4167c8 <ferror@plt+0x12f28>
  4167bc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4167c0:	add	x1, x1, #0xeca
  4167c4:	tbz	w8, #1, 4167d8 <ferror@plt+0x12f38>
  4167c8:	mov	w2, #0x5                   	// #5
  4167cc:	mov	x0, xzr
  4167d0:	bl	403700 <dcgettext@plt>
  4167d4:	bl	43cf70 <error@@Base>
  4167d8:	cbz	x26, 417068 <ferror@plt+0x137c8>
  4167dc:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4167e0:	mov	w2, #0x5                   	// #5
  4167e4:	mov	x0, xzr
  4167e8:	add	x1, x1, #0x3b8
  4167ec:	add	x23, x23, w28, uxtw
  4167f0:	bl	403700 <dcgettext@plt>
  4167f4:	mov	w1, w25
  4167f8:	bl	4037a0 <printf@plt>
  4167fc:	adrp	x28, 465000 <_sch_istable+0x1c50>
  416800:	b	416810 <ferror@plt+0x12f70>
  416804:	subs	x26, x26, #0x1
  416808:	mov	x23, x25
  41680c:	b.eq	416ef8 <ferror@plt+0x13658>  // b.none
  416810:	add	x25, x23, #0x1
  416814:	cmp	x25, x21
  416818:	b.cs	416830 <ferror@plt+0x12f90>  // b.hs, b.nlast
  41681c:	mov	w1, #0x1                   	// #1
  416820:	ldr	x8, [x19, #696]
  416824:	mov	x0, x23
  416828:	blr	x8
  41682c:	b	41684c <ferror@plt+0x12fac>
  416830:	cmp	x23, x21
  416834:	b.cs	416848 <ferror@plt+0x12fa8>  // b.hs, b.nlast
  416838:	sub	w1, w21, w23
  41683c:	sub	w8, w1, #0x1
  416840:	cmp	w8, #0x7
  416844:	b.ls	416820 <ferror@plt+0x12f80>  // b.plast
  416848:	mov	x0, xzr
  41684c:	mov	w8, #0xffffffff            	// #-1
  416850:	sxtw	x1, w0
  416854:	str	w8, [sp, #56]
  416858:	mov	w8, #0x20                  	// #32
  41685c:	mov	x0, xzr
  416860:	mov	x2, xzr
  416864:	mov	x3, x24
  416868:	mov	x4, x20
  41686c:	mov	x5, x21
  416870:	mov	x6, xzr
  416874:	mov	x7, xzr
  416878:	stp	xzr, xzr, [sp, #32]
  41687c:	strb	w8, [sp, #48]
  416880:	str	wzr, [sp, #24]
  416884:	str	xzr, [sp, #16]
  416888:	str	w27, [sp, #8]
  41688c:	str	x22, [sp]
  416890:	bl	41e5d8 <ferror@plt+0x1ad38>
  416894:	cmp	x26, #0x1
  416898:	mov	x20, x0
  41689c:	b.eq	416804 <ferror@plt+0x12f64>  // b.none
  4168a0:	ldr	x1, [x28, #3816]
  4168a4:	mov	w0, #0x2c                  	// #44
  4168a8:	bl	4030b0 <putc@plt>
  4168ac:	b	416804 <ferror@plt+0x12f64>
  4168b0:	mov	x8, xzr
  4168b4:	mov	x25, xzr
  4168b8:	mov	w10, wzr
  4168bc:	mov	w9, #0x1                   	// #1
  4168c0:	b	4168d8 <ferror@plt+0x13038>
  4168c4:	orr	w13, w9, #0x2
  4168c8:	cmp	w12, #0x0
  4168cc:	csel	w9, w9, w13, eq  // eq = none
  4168d0:	add	x8, x8, #0x1
  4168d4:	tbz	w11, #7, 41691c <ferror@plt+0x1307c>
  4168d8:	add	x11, x20, x8
  4168dc:	cmp	x11, x21
  4168e0:	b.cs	416920 <ferror@plt+0x13080>  // b.hs, b.nlast
  4168e4:	ldrb	w11, [x11]
  4168e8:	cmp	w10, #0x3f
  4168ec:	and	x12, x11, #0x7f
  4168f0:	b.hi	4168c4 <ferror@plt+0x13024>  // b.pmore
  4168f4:	mov	w13, w10
  4168f8:	lsl	x15, x12, x13
  4168fc:	orr	x25, x15, x25
  416900:	lsr	x13, x25, x13
  416904:	orr	w14, w9, #0x2
  416908:	cmp	x13, x12
  41690c:	csel	w9, w9, w14, eq  // eq = none
  416910:	add	w10, w10, #0x7
  416914:	add	x8, x8, #0x1
  416918:	tbnz	w11, #7, 4168d8 <ferror@plt+0x13038>
  41691c:	and	w9, w9, #0xfffffffe
  416920:	lsr	x11, x25, #32
  416924:	orr	w10, w9, #0x2
  416928:	cmp	x11, #0x0
  41692c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416930:	csel	w9, w10, w9, ne  // ne = any
  416934:	add	x23, x20, w8, uxtw
  416938:	add	x1, x1, #0xeb9
  41693c:	tbnz	w9, #0, 41694c <ferror@plt+0x130ac>
  416940:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416944:	add	x1, x1, #0xeca
  416948:	tbz	w9, #1, 41695c <ferror@plt+0x130bc>
  41694c:	mov	w2, #0x5                   	// #5
  416950:	mov	x0, xzr
  416954:	bl	403700 <dcgettext@plt>
  416958:	bl	43cf70 <error@@Base>
  41695c:	sub	x1, x21, x23
  416960:	mov	x0, x23
  416964:	bl	403020 <strnlen@plt>
  416968:	add	x8, x0, x23
  41696c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  416970:	add	x20, x8, #0x1
  416974:	mov	w2, #0x5                   	// #5
  416978:	mov	x0, xzr
  41697c:	add	x1, x1, #0x243
  416980:	b	417030 <ferror@plt+0x13790>
  416984:	mov	x23, xzr
  416988:	mov	x26, xzr
  41698c:	mov	w9, wzr
  416990:	mov	w8, #0x1                   	// #1
  416994:	b	4169ac <ferror@plt+0x1310c>
  416998:	orr	w12, w8, #0x2
  41699c:	cmp	w11, #0x0
  4169a0:	csel	w8, w8, w12, eq  // eq = none
  4169a4:	add	x23, x23, #0x1
  4169a8:	tbz	w10, #7, 4169f0 <ferror@plt+0x13150>
  4169ac:	add	x10, x20, x23
  4169b0:	cmp	x10, x21
  4169b4:	b.cs	4169f4 <ferror@plt+0x13154>  // b.hs, b.nlast
  4169b8:	ldrb	w10, [x10]
  4169bc:	cmp	w9, #0x3f
  4169c0:	and	x11, x10, #0x7f
  4169c4:	b.hi	416998 <ferror@plt+0x130f8>  // b.pmore
  4169c8:	mov	w12, w9
  4169cc:	lsl	x14, x11, x12
  4169d0:	orr	x26, x14, x26
  4169d4:	lsr	x12, x26, x12
  4169d8:	orr	w13, w8, #0x2
  4169dc:	cmp	x12, x11
  4169e0:	csel	w8, w8, w13, eq  // eq = none
  4169e4:	add	w9, w9, #0x7
  4169e8:	add	x23, x23, #0x1
  4169ec:	tbnz	w10, #7, 4169ac <ferror@plt+0x1310c>
  4169f0:	and	w8, w8, #0xfffffffe
  4169f4:	lsr	x10, x26, #32
  4169f8:	orr	w9, w8, #0x2
  4169fc:	cmp	x10, #0x0
  416a00:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416a04:	csel	w8, w9, w8, ne  // ne = any
  416a08:	add	x1, x1, #0xeb9
  416a0c:	tbnz	w8, #0, 416a1c <ferror@plt+0x1317c>
  416a10:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416a14:	add	x1, x1, #0xeca
  416a18:	tbz	w8, #1, 416a2c <ferror@plt+0x1318c>
  416a1c:	mov	w2, #0x5                   	// #5
  416a20:	mov	x0, xzr
  416a24:	bl	403700 <dcgettext@plt>
  416a28:	bl	43cf70 <error@@Base>
  416a2c:	mov	x8, xzr
  416a30:	mov	x25, xzr
  416a34:	mov	w11, wzr
  416a38:	add	x9, x20, w23, uxtw
  416a3c:	mov	w10, #0x1                   	// #1
  416a40:	b	416a58 <ferror@plt+0x131b8>
  416a44:	orr	w14, w10, #0x2
  416a48:	cmp	w13, #0x0
  416a4c:	csel	w10, w10, w14, eq  // eq = none
  416a50:	add	x8, x8, #0x1
  416a54:	tbz	w12, #7, 416a9c <ferror@plt+0x131fc>
  416a58:	add	x12, x9, x8
  416a5c:	cmp	x12, x21
  416a60:	b.cs	416aa0 <ferror@plt+0x13200>  // b.hs, b.nlast
  416a64:	ldrb	w12, [x12]
  416a68:	cmp	w11, #0x3f
  416a6c:	and	x13, x12, #0x7f
  416a70:	b.hi	416a44 <ferror@plt+0x131a4>  // b.pmore
  416a74:	mov	w14, w11
  416a78:	lsl	x16, x13, x14
  416a7c:	orr	x25, x16, x25
  416a80:	lsr	x14, x25, x14
  416a84:	orr	w15, w10, #0x2
  416a88:	cmp	x14, x13
  416a8c:	csel	w10, w10, w15, eq  // eq = none
  416a90:	add	w11, w11, #0x7
  416a94:	add	x8, x8, #0x1
  416a98:	tbnz	w12, #7, 416a58 <ferror@plt+0x131b8>
  416a9c:	and	w10, w10, #0xfffffffe
  416aa0:	lsr	x12, x25, #32
  416aa4:	orr	w11, w10, #0x2
  416aa8:	cmp	x12, #0x0
  416aac:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416ab0:	csel	w10, w11, w10, ne  // ne = any
  416ab4:	add	x20, x9, w8, uxtw
  416ab8:	add	x1, x1, #0xeb9
  416abc:	tbnz	w10, #0, 416acc <ferror@plt+0x1322c>
  416ac0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416ac4:	add	x1, x1, #0xeca
  416ac8:	tbz	w10, #1, 416adc <ferror@plt+0x1323c>
  416acc:	mov	w2, #0x5                   	// #5
  416ad0:	mov	x0, xzr
  416ad4:	bl	403700 <dcgettext@plt>
  416ad8:	bl	43cf70 <error@@Base>
  416adc:	ldr	x8, [sp, #112]
  416ae0:	tbnz	w8, #1, 416f08 <ferror@plt+0x13668>
  416ae4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  416ae8:	mov	w2, #0x5                   	// #5
  416aec:	mov	x0, xzr
  416af0:	add	x1, x1, #0x156
  416af4:	bl	403700 <dcgettext@plt>
  416af8:	bl	43cf70 <error@@Base>
  416afc:	b	4171f4 <ferror@plt+0x13954>
  416b00:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  416b04:	mov	w2, #0x5                   	// #5
  416b08:	mov	x0, xzr
  416b0c:	add	x1, x1, #0x204
  416b10:	bl	403700 <dcgettext@plt>
  416b14:	bl	4037a0 <printf@plt>
  416b18:	b	4165f4 <ferror@plt+0x12d54>
  416b1c:	mov	x8, xzr
  416b20:	mov	x25, xzr
  416b24:	mov	w10, wzr
  416b28:	mov	w9, #0x1                   	// #1
  416b2c:	b	416b44 <ferror@plt+0x132a4>
  416b30:	orr	w13, w9, #0x2
  416b34:	cmp	w12, #0x0
  416b38:	csel	w9, w9, w13, eq  // eq = none
  416b3c:	add	x8, x8, #0x1
  416b40:	tbz	w11, #7, 416b88 <ferror@plt+0x132e8>
  416b44:	add	x11, x20, x8
  416b48:	cmp	x11, x21
  416b4c:	b.cs	416b8c <ferror@plt+0x132ec>  // b.hs, b.nlast
  416b50:	ldrb	w11, [x11]
  416b54:	cmp	w10, #0x3f
  416b58:	and	x12, x11, #0x7f
  416b5c:	b.hi	416b30 <ferror@plt+0x13290>  // b.pmore
  416b60:	mov	w13, w10
  416b64:	lsl	x15, x12, x13
  416b68:	orr	x25, x15, x25
  416b6c:	lsr	x13, x25, x13
  416b70:	orr	w14, w9, #0x2
  416b74:	cmp	x13, x12
  416b78:	csel	w9, w9, w14, eq  // eq = none
  416b7c:	add	w10, w10, #0x7
  416b80:	add	x8, x8, #0x1
  416b84:	tbnz	w11, #7, 416b44 <ferror@plt+0x132a4>
  416b88:	and	w9, w9, #0xfffffffe
  416b8c:	lsr	x11, x25, #32
  416b90:	orr	w10, w9, #0x2
  416b94:	cmp	x11, #0x0
  416b98:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416b9c:	csel	w9, w10, w9, ne  // ne = any
  416ba0:	add	x23, x20, w8, uxtw
  416ba4:	add	x1, x1, #0xeb9
  416ba8:	tbnz	w9, #0, 416bb8 <ferror@plt+0x13318>
  416bac:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416bb0:	add	x1, x1, #0xeca
  416bb4:	tbz	w9, #1, 416bc8 <ferror@plt+0x13328>
  416bb8:	mov	w2, #0x5                   	// #5
  416bbc:	mov	x0, xzr
  416bc0:	bl	403700 <dcgettext@plt>
  416bc4:	bl	43cf70 <error@@Base>
  416bc8:	add	x20, x23, x22
  416bcc:	cmp	x20, x21
  416bd0:	mov	w1, w22
  416bd4:	b.cc	416be4 <ferror@plt+0x13344>  // b.lo, b.ul, b.last
  416bd8:	cmp	x23, x21
  416bdc:	b.cs	416bf0 <ferror@plt+0x13350>  // b.hs, b.nlast
  416be0:	sub	w1, w21, w23
  416be4:	sub	w8, w1, #0x1
  416be8:	cmp	w8, #0x7
  416bec:	b.ls	416f9c <ferror@plt+0x136fc>  // b.plast
  416bf0:	mov	x0, xzr
  416bf4:	b	416fa8 <ferror@plt+0x13708>
  416bf8:	mov	x8, xzr
  416bfc:	mov	x25, xzr
  416c00:	mov	w10, wzr
  416c04:	mov	w9, #0x1                   	// #1
  416c08:	b	416c20 <ferror@plt+0x13380>
  416c0c:	orr	w13, w9, #0x2
  416c10:	cmp	w12, #0x0
  416c14:	csel	w9, w9, w13, eq  // eq = none
  416c18:	add	x8, x8, #0x1
  416c1c:	tbz	w11, #7, 416c64 <ferror@plt+0x133c4>
  416c20:	add	x11, x20, x8
  416c24:	cmp	x11, x21
  416c28:	b.cs	416c68 <ferror@plt+0x133c8>  // b.hs, b.nlast
  416c2c:	ldrb	w11, [x11]
  416c30:	cmp	w10, #0x3f
  416c34:	and	x12, x11, #0x7f
  416c38:	b.hi	416c0c <ferror@plt+0x1336c>  // b.pmore
  416c3c:	mov	w13, w10
  416c40:	lsl	x15, x12, x13
  416c44:	orr	x25, x15, x25
  416c48:	lsr	x13, x25, x13
  416c4c:	orr	w14, w9, #0x2
  416c50:	cmp	x13, x12
  416c54:	csel	w9, w9, w14, eq  // eq = none
  416c58:	add	w10, w10, #0x7
  416c5c:	add	x8, x8, #0x1
  416c60:	tbnz	w11, #7, 416c20 <ferror@plt+0x13380>
  416c64:	and	w9, w9, #0xfffffffe
  416c68:	lsr	x11, x25, #32
  416c6c:	orr	w10, w9, #0x2
  416c70:	cmp	x11, #0x0
  416c74:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416c78:	csel	w9, w10, w9, ne  // ne = any
  416c7c:	add	x23, x20, w8, uxtw
  416c80:	add	x1, x1, #0xeb9
  416c84:	tbnz	w9, #0, 416c94 <ferror@plt+0x133f4>
  416c88:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416c8c:	add	x1, x1, #0xeca
  416c90:	tbz	w9, #1, 416ca4 <ferror@plt+0x13404>
  416c94:	mov	w2, #0x5                   	// #5
  416c98:	mov	x0, xzr
  416c9c:	bl	403700 <dcgettext@plt>
  416ca0:	bl	43cf70 <error@@Base>
  416ca4:	add	x20, x23, x22
  416ca8:	cmp	x20, x21
  416cac:	mov	w1, w22
  416cb0:	b.cc	416cc0 <ferror@plt+0x13420>  // b.lo, b.ul, b.last
  416cb4:	cmp	x23, x21
  416cb8:	b.cs	416ccc <ferror@plt+0x1342c>  // b.hs, b.nlast
  416cbc:	sub	w1, w21, w23
  416cc0:	sub	w8, w1, #0x1
  416cc4:	cmp	w8, #0x7
  416cc8:	b.ls	416fc4 <ferror@plt+0x13724>  // b.plast
  416ccc:	mov	x0, xzr
  416cd0:	b	416fd0 <ferror@plt+0x13730>
  416cd4:	add	x23, x20, x22
  416cd8:	cmp	x23, x21
  416cdc:	mov	w1, w22
  416ce0:	b.cc	416cf0 <ferror@plt+0x13450>  // b.lo, b.ul, b.last
  416ce4:	cmp	x20, x21
  416ce8:	b.cs	4165d0 <ferror@plt+0x12d30>  // b.hs, b.nlast
  416cec:	sub	w1, w21, w20
  416cf0:	sub	w8, w1, #0x1
  416cf4:	cmp	w8, #0x7
  416cf8:	b.hi	4165d0 <ferror@plt+0x12d30>  // b.pmore
  416cfc:	ldr	x8, [x19, #696]
  416d00:	mov	x0, x20
  416d04:	blr	x8
  416d08:	mov	x20, x0
  416d0c:	b	4165d4 <ferror@plt+0x12d34>
  416d10:	mov	x8, xzr
  416d14:	mov	x25, xzr
  416d18:	mov	w10, wzr
  416d1c:	mov	w9, #0x1                   	// #1
  416d20:	b	416d38 <ferror@plt+0x13498>
  416d24:	orr	w13, w9, #0x2
  416d28:	cmp	w12, #0x0
  416d2c:	csel	w9, w9, w13, eq  // eq = none
  416d30:	add	x8, x8, #0x1
  416d34:	tbz	w11, #7, 416d7c <ferror@plt+0x134dc>
  416d38:	add	x11, x20, x8
  416d3c:	cmp	x11, x21
  416d40:	b.cs	416d80 <ferror@plt+0x134e0>  // b.hs, b.nlast
  416d44:	ldrb	w11, [x11]
  416d48:	cmp	w10, #0x3f
  416d4c:	and	x12, x11, #0x7f
  416d50:	b.hi	416d24 <ferror@plt+0x13484>  // b.pmore
  416d54:	mov	w13, w10
  416d58:	lsl	x15, x12, x13
  416d5c:	orr	x25, x15, x25
  416d60:	lsr	x13, x25, x13
  416d64:	orr	w14, w9, #0x2
  416d68:	cmp	x13, x12
  416d6c:	csel	w9, w9, w14, eq  // eq = none
  416d70:	add	w10, w10, #0x7
  416d74:	add	x8, x8, #0x1
  416d78:	tbnz	w11, #7, 416d38 <ferror@plt+0x13498>
  416d7c:	and	w9, w9, #0xfffffffe
  416d80:	lsr	x11, x25, #32
  416d84:	orr	w10, w9, #0x2
  416d88:	cmp	x11, #0x0
  416d8c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416d90:	csel	w9, w10, w9, ne  // ne = any
  416d94:	add	x23, x20, w8, uxtw
  416d98:	add	x1, x1, #0xeb9
  416d9c:	tbnz	w9, #0, 416dac <ferror@plt+0x1350c>
  416da0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416da4:	add	x1, x1, #0xeca
  416da8:	tbz	w9, #1, 416dbc <ferror@plt+0x1351c>
  416dac:	mov	w2, #0x5                   	// #5
  416db0:	mov	x0, xzr
  416db4:	bl	403700 <dcgettext@plt>
  416db8:	bl	43cf70 <error@@Base>
  416dbc:	add	x20, x23, x22
  416dc0:	cmp	x20, x21
  416dc4:	mov	w1, w22
  416dc8:	b.cc	416dd8 <ferror@plt+0x13538>  // b.lo, b.ul, b.last
  416dcc:	cmp	x23, x21
  416dd0:	b.cs	416de4 <ferror@plt+0x13544>  // b.hs, b.nlast
  416dd4:	sub	w1, w21, w23
  416dd8:	sub	w8, w1, #0x1
  416ddc:	cmp	w8, #0x7
  416de0:	b.ls	416fec <ferror@plt+0x1374c>  // b.plast
  416de4:	mov	x23, xzr
  416de8:	b	416ffc <ferror@plt+0x1375c>
  416dec:	mov	x8, xzr
  416df0:	mov	x25, xzr
  416df4:	mov	w10, wzr
  416df8:	mov	w9, #0x1                   	// #1
  416dfc:	b	416e14 <ferror@plt+0x13574>
  416e00:	orr	w13, w9, #0x2
  416e04:	cmp	w12, #0x0
  416e08:	csel	w9, w9, w13, eq  // eq = none
  416e0c:	add	x8, x8, #0x1
  416e10:	tbz	w11, #7, 416e58 <ferror@plt+0x135b8>
  416e14:	add	x11, x20, x8
  416e18:	cmp	x11, x21
  416e1c:	b.cs	416e5c <ferror@plt+0x135bc>  // b.hs, b.nlast
  416e20:	ldrb	w11, [x11]
  416e24:	cmp	w10, #0x3f
  416e28:	and	x12, x11, #0x7f
  416e2c:	b.hi	416e00 <ferror@plt+0x13560>  // b.pmore
  416e30:	mov	w13, w10
  416e34:	lsl	x15, x12, x13
  416e38:	orr	x25, x15, x25
  416e3c:	lsr	x13, x25, x13
  416e40:	orr	w14, w9, #0x2
  416e44:	cmp	x13, x12
  416e48:	csel	w9, w9, w14, eq  // eq = none
  416e4c:	add	w10, w10, #0x7
  416e50:	add	x8, x8, #0x1
  416e54:	tbnz	w11, #7, 416e14 <ferror@plt+0x13574>
  416e58:	and	w9, w9, #0xfffffffe
  416e5c:	lsr	x11, x25, #32
  416e60:	orr	w10, w9, #0x2
  416e64:	cmp	x11, #0x0
  416e68:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416e6c:	csel	w9, w10, w9, ne  // ne = any
  416e70:	add	x23, x20, w8, uxtw
  416e74:	add	x1, x1, #0xeb9
  416e78:	tbnz	w9, #0, 416e88 <ferror@plt+0x135e8>
  416e7c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  416e80:	add	x1, x1, #0xeca
  416e84:	tbz	w9, #1, 416e98 <ferror@plt+0x135f8>
  416e88:	mov	w2, #0x5                   	// #5
  416e8c:	mov	x0, xzr
  416e90:	bl	403700 <dcgettext@plt>
  416e94:	bl	43cf70 <error@@Base>
  416e98:	add	x20, x23, x22
  416e9c:	cmp	x20, x21
  416ea0:	mov	w1, w22
  416ea4:	b.cc	416eb4 <ferror@plt+0x13614>  // b.lo, b.ul, b.last
  416ea8:	cmp	x23, x21
  416eac:	b.cs	416ec0 <ferror@plt+0x13620>  // b.hs, b.nlast
  416eb0:	sub	w1, w21, w23
  416eb4:	sub	w8, w1, #0x1
  416eb8:	cmp	w8, #0x7
  416ebc:	b.ls	417010 <ferror@plt+0x13770>  // b.plast
  416ec0:	mov	x23, xzr
  416ec4:	b	417020 <ferror@plt+0x13780>
  416ec8:	add	x23, x20, x22
  416ecc:	cmp	x23, x21
  416ed0:	mov	w1, w22
  416ed4:	b.cc	416ee4 <ferror@plt+0x13644>  // b.lo, b.ul, b.last
  416ed8:	cmp	x20, x21
  416edc:	b.cs	416ef0 <ferror@plt+0x13650>  // b.hs, b.nlast
  416ee0:	sub	w1, w21, w20
  416ee4:	sub	w8, w1, #0x1
  416ee8:	cmp	w8, #0x7
  416eec:	b.ls	417044 <ferror@plt+0x137a4>  // b.plast
  416ef0:	mov	x20, xzr
  416ef4:	b	417054 <ferror@plt+0x137b4>
  416ef8:	ldr	x1, [x28, #3816]
  416efc:	mov	w0, #0xa                   	// #10
  416f00:	bl	4030b0 <putc@plt>
  416f04:	b	4165f4 <ferror@plt+0x12d54>
  416f08:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  416f0c:	ldr	x8, [x8, #3544]
  416f10:	cbz	x8, 4171f4 <ferror@plt+0x13954>
  416f14:	and	x9, x25, #0xffffffff
  416f18:	str	x9, [sp, #72]
  416f1c:	cbz	x9, 4171f4 <ferror@plt+0x13954>
  416f20:	adrp	x9, 464000 <memcpy@GLIBC_2.17>
  416f24:	ldr	x9, [x9, #3560]
  416f28:	ldr	x10, [sp, #96]
  416f2c:	cmp	x9, x10
  416f30:	b.ls	4171f4 <ferror@plt+0x13954>  // b.plast
  416f34:	ldr	x10, [sp, #96]
  416f38:	add	x11, x8, x9
  416f3c:	str	x11, [sp, #80]
  416f40:	add	x0, x8, x10
  416f44:	add	x23, x0, #0x4
  416f48:	cmp	x23, x11
  416f4c:	b.cs	41708c <ferror@plt+0x137ec>  // b.hs, b.nlast
  416f50:	mov	w1, #0x4                   	// #4
  416f54:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  416f58:	ldr	x8, [x19, #696]
  416f5c:	blr	x8
  416f60:	mov	w8, #0xffffffff            	// #-1
  416f64:	cmp	x0, x8
  416f68:	b.ne	4170b0 <ferror@plt+0x13810>  // b.any
  416f6c:	ldr	x11, [sp, #80]
  416f70:	add	x10, x23, #0x8
  416f74:	cmp	x10, x11
  416f78:	b.cs	4170cc <ferror@plt+0x1382c>  // b.hs, b.nlast
  416f7c:	mov	w1, #0x8                   	// #8
  416f80:	ldr	x8, [x19, #696]
  416f84:	mov	x0, x23
  416f88:	mov	x19, x10
  416f8c:	blr	x8
  416f90:	ldr	x11, [sp, #80]
  416f94:	mov	x10, x19
  416f98:	b	4170e8 <ferror@plt+0x13848>
  416f9c:	ldr	x8, [x19, #696]
  416fa0:	mov	x0, x23
  416fa4:	blr	x8
  416fa8:	bl	4215a0 <ferror@plt+0x1dd00>
  416fac:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  416fb0:	mov	x23, x0
  416fb4:	mov	w2, #0x5                   	// #5
  416fb8:	mov	x0, xzr
  416fbc:	add	x1, x1, #0x26d
  416fc0:	b	417030 <ferror@plt+0x13790>
  416fc4:	ldr	x8, [x19, #696]
  416fc8:	mov	x0, x23
  416fcc:	blr	x8
  416fd0:	bl	4215a0 <ferror@plt+0x1dd00>
  416fd4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  416fd8:	mov	x23, x0
  416fdc:	mov	w2, #0x5                   	// #5
  416fe0:	mov	x0, xzr
  416fe4:	add	x1, x1, #0x29d
  416fe8:	b	417030 <ferror@plt+0x13790>
  416fec:	ldr	x8, [x19, #696]
  416ff0:	mov	x0, x23
  416ff4:	blr	x8
  416ff8:	mov	x23, x0
  416ffc:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417000:	mov	w2, #0x5                   	// #5
  417004:	mov	x0, xzr
  417008:	add	x1, x1, #0x2ef
  41700c:	b	417030 <ferror@plt+0x13790>
  417010:	ldr	x8, [x19, #696]
  417014:	mov	x0, x23
  417018:	blr	x8
  41701c:	mov	x23, x0
  417020:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417024:	mov	w2, #0x5                   	// #5
  417028:	mov	x0, xzr
  41702c:	add	x1, x1, #0x328
  417030:	bl	403700 <dcgettext@plt>
  417034:	mov	w1, w25
  417038:	mov	x2, x23
  41703c:	bl	4037a0 <printf@plt>
  417040:	b	4165f4 <ferror@plt+0x12d54>
  417044:	ldr	x8, [x19, #696]
  417048:	mov	x0, x20
  41704c:	blr	x8
  417050:	mov	x20, x0
  417054:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417058:	mov	w2, #0x5                   	// #5
  41705c:	mov	x0, xzr
  417060:	add	x1, x1, #0x360
  417064:	b	4165e4 <ferror@plt+0x12d44>
  417068:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41706c:	mov	w2, #0x5                   	// #5
  417070:	mov	x0, xzr
  417074:	add	x1, x1, #0x3a8
  417078:	bl	403700 <dcgettext@plt>
  41707c:	mov	w1, w25
  417080:	bl	4037a0 <printf@plt>
  417084:	adrp	x28, 465000 <_sch_istable+0x1c50>
  417088:	b	4165f4 <ferror@plt+0x12d54>
  41708c:	cmp	x9, x10
  417090:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  417094:	b.le	4170a8 <ferror@plt+0x13808>
  417098:	sub	w1, w11, w0
  41709c:	sub	w8, w1, #0x1
  4170a0:	cmp	w8, #0x7
  4170a4:	b.ls	416f58 <ferror@plt+0x136b8>  // b.plast
  4170a8:	mov	x0, xzr
  4170ac:	b	4170b4 <ferror@plt+0x13814>
  4170b0:	ldr	x11, [sp, #80]
  4170b4:	mov	x10, x23
  4170b8:	mov	w23, #0x5                   	// #5
  4170bc:	mov	w8, #0x4                   	// #4
  4170c0:	adds	x8, x0, x8
  4170c4:	b.cc	4170f8 <ferror@plt+0x13858>  // b.lo, b.ul, b.last
  4170c8:	b	4171f4 <ferror@plt+0x13954>
  4170cc:	cmp	x23, x11
  4170d0:	b.cs	4170e4 <ferror@plt+0x13844>  // b.hs, b.nlast
  4170d4:	sub	w1, w11, w23
  4170d8:	sub	w8, w1, #0x1
  4170dc:	cmp	w8, #0x7
  4170e0:	b.ls	416f80 <ferror@plt+0x136e0>  // b.plast
  4170e4:	mov	x0, xzr
  4170e8:	mov	w23, #0x9                   	// #9
  4170ec:	mov	w8, #0xc                   	// #12
  4170f0:	adds	x8, x0, x8
  4170f4:	b.cs	4171f4 <ferror@plt+0x13954>  // b.hs, b.nlast
  4170f8:	adrp	x9, 464000 <memcpy@GLIBC_2.17>
  4170fc:	ldr	x9, [x9, #3560]
  417100:	cmp	x8, x9
  417104:	b.hi	4171f4 <ferror@plt+0x13954>  // b.pmore
  417108:	add	x19, x10, #0x2
  41710c:	cmp	x19, x11
  417110:	b.cs	4171b0 <ferror@plt+0x13910>  // b.hs, b.nlast
  417114:	mov	w1, #0x2                   	// #2
  417118:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41711c:	ldr	x8, [x8, #696]
  417120:	mov	x0, x10
  417124:	blr	x8
  417128:	ldr	x9, [sp, #80]
  41712c:	sub	w8, w0, #0x2
  417130:	cmp	w8, #0x2
  417134:	b.hi	4171f4 <ferror@plt+0x13954>  // b.pmore
  417138:	add	x8, x19, x23
  41713c:	cmp	w0, #0x3
  417140:	cinc	x8, x8, hi  // hi = pmore
  417144:	add	x19, x8, #0x4
  417148:	cmp	x19, x9
  41714c:	add	x0, x8, #0x3
  417150:	b.cs	4171cc <ferror@plt+0x1392c>  // b.hs, b.nlast
  417154:	mov	w1, #0x1                   	// #1
  417158:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41715c:	ldr	x8, [x8, #696]
  417160:	blr	x8
  417164:	ldr	x11, [sp, #80]
  417168:	cbz	w0, 4171f4 <ferror@plt+0x13954>
  41716c:	sub	w8, w0, #0x1
  417170:	add	x8, x19, x8
  417174:	cmp	x8, x11
  417178:	str	x8, [sp, #64]
  41717c:	b.cs	4171f4 <ferror@plt+0x13954>  // b.hs, b.nlast
  417180:	ldr	x23, [sp, #64]
  417184:	ldrb	w8, [x23]
  417188:	cbz	w8, 4171e8 <ferror@plt+0x13948>
  41718c:	sub	x1, x11, x23
  417190:	mov	x0, x23
  417194:	bl	403020 <strnlen@plt>
  417198:	ldr	x11, [sp, #80]
  41719c:	add	x8, x0, x23
  4171a0:	add	x23, x8, #0x1
  4171a4:	cmp	x23, x11
  4171a8:	b.cc	417184 <ferror@plt+0x138e4>  // b.lo, b.ul, b.last
  4171ac:	b	4171f4 <ferror@plt+0x13954>
  4171b0:	cmp	x10, x11
  4171b4:	b.cs	4171f4 <ferror@plt+0x13954>  // b.hs, b.nlast
  4171b8:	sub	w1, w11, w10
  4171bc:	sub	w8, w1, #0x1
  4171c0:	cmp	w8, #0x7
  4171c4:	b.ls	417118 <ferror@plt+0x13878>  // b.plast
  4171c8:	b	4171f4 <ferror@plt+0x13954>
  4171cc:	cmp	x0, x9
  4171d0:	b.cs	4171f4 <ferror@plt+0x13954>  // b.hs, b.nlast
  4171d4:	sub	w1, w9, w0
  4171d8:	sub	w8, w1, #0x1
  4171dc:	cmp	w8, #0x7
  4171e0:	b.ls	417158 <ferror@plt+0x138b8>  // b.plast
  4171e4:	b	4171f4 <ferror@plt+0x13954>
  4171e8:	add	x23, x23, #0x1
  4171ec:	cmp	x23, x11
  4171f0:	b.cc	417230 <ferror@plt+0x13990>  // b.lo, b.ul, b.last
  4171f4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4171f8:	mov	w2, #0x5                   	// #5
  4171fc:	mov	x0, xzr
  417200:	add	x1, x1, #0x195
  417204:	bl	403700 <dcgettext@plt>
  417208:	mov	w1, w26
  41720c:	mov	w2, w25
  417210:	bl	4037a0 <printf@plt>
  417214:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  417218:	b	4165f4 <ferror@plt+0x12d54>
  41721c:	add	x23, x9, w8, uxtw
  417220:	cmp	x23, x11
  417224:	sub	x19, x19, #0x1
  417228:	str	x19, [sp, #72]
  41722c:	b.cs	4171f4 <ferror@plt+0x13954>  // b.hs, b.nlast
  417230:	ldr	x19, [sp, #72]
  417234:	ldrb	w8, [x23]
  417238:	cmp	x19, #0x2
  41723c:	b.cc	4172bc <ferror@plt+0x13a1c>  // b.lo, b.ul, b.last
  417240:	cbz	w8, 4172bc <ferror@plt+0x13a1c>
  417244:	sub	x1, x11, x23
  417248:	mov	x0, x23
  41724c:	bl	403020 <strnlen@plt>
  417250:	ldr	x11, [sp, #80]
  417254:	add	x9, x0, x23
  417258:	mov	x8, xzr
  41725c:	add	x10, x9, #0x1
  417260:	add	x9, x10, x8
  417264:	cmp	x9, x11
  417268:	b.cs	417278 <ferror@plt+0x139d8>  // b.hs, b.nlast
  41726c:	ldrsb	w9, [x9]
  417270:	add	x8, x8, #0x1
  417274:	tbnz	w9, #31, 417260 <ferror@plt+0x139c0>
  417278:	mov	x9, xzr
  41727c:	add	x10, x10, w8, uxtw
  417280:	add	x8, x10, x9
  417284:	cmp	x8, x11
  417288:	b.cs	417298 <ferror@plt+0x139f8>  // b.hs, b.nlast
  41728c:	ldrsb	w8, [x8]
  417290:	add	x9, x9, #0x1
  417294:	tbnz	w8, #31, 417280 <ferror@plt+0x139e0>
  417298:	mov	x8, xzr
  41729c:	add	x9, x10, w9, uxtw
  4172a0:	add	x10, x9, x8
  4172a4:	cmp	x10, x11
  4172a8:	b.cs	41721c <ferror@plt+0x1397c>  // b.hs, b.nlast
  4172ac:	ldrsb	w10, [x10]
  4172b0:	add	x8, x8, #0x1
  4172b4:	tbnz	w10, #31, 4172a0 <ferror@plt+0x13a00>
  4172b8:	b	41721c <ferror@plt+0x1397c>
  4172bc:	cbz	w8, 4171f4 <ferror@plt+0x13954>
  4172c0:	mov	x8, x23
  4172c4:	sub	x1, x11, x8
  4172c8:	mov	x0, x23
  4172cc:	str	x23, [sp, #72]
  4172d0:	bl	403020 <strnlen@plt>
  4172d4:	ldp	x8, x16, [sp, #72]
  4172d8:	add	x8, x0, x8
  4172dc:	add	x9, x8, #0x1
  4172e0:	cmp	x9, x16
  4172e4:	b.cs	4171f4 <ferror@plt+0x13954>  // b.hs, b.nlast
  4172e8:	mov	x23, xzr
  4172ec:	mov	w10, wzr
  4172f0:	mov	w8, #0x1                   	// #1
  4172f4:	b	417308 <ferror@plt+0x13a68>
  4172f8:	orr	w13, w8, #0x2
  4172fc:	cmp	w12, #0x0
  417300:	csel	w8, w8, w13, eq  // eq = none
  417304:	tbz	w11, #7, 417344 <ferror@plt+0x13aa4>
  417308:	cmp	x9, x16
  41730c:	b.cs	417348 <ferror@plt+0x13aa8>  // b.hs, b.nlast
  417310:	ldrb	w11, [x9], #1
  417314:	cmp	w10, #0x3f
  417318:	and	x12, x11, #0x7f
  41731c:	b.hi	4172f8 <ferror@plt+0x13a58>  // b.pmore
  417320:	mov	w13, w10
  417324:	lsl	x15, x12, x13
  417328:	orr	x23, x15, x23
  41732c:	lsr	x13, x23, x13
  417330:	orr	w14, w8, #0x2
  417334:	cmp	x13, x12
  417338:	csel	w8, w8, w14, eq  // eq = none
  41733c:	add	w10, w10, #0x7
  417340:	tbnz	w11, #7, 417308 <ferror@plt+0x13a68>
  417344:	and	w8, w8, #0xfffffffe
  417348:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41734c:	add	x1, x1, #0xeb9
  417350:	tbnz	w8, #0, 417360 <ferror@plt+0x13ac0>
  417354:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  417358:	add	x1, x1, #0xeca
  41735c:	tbz	w8, #1, 417370 <ferror@plt+0x13ad0>
  417360:	mov	w2, #0x5                   	// #5
  417364:	mov	x0, xzr
  417368:	bl	403700 <dcgettext@plt>
  41736c:	bl	43cf70 <error@@Base>
  417370:	cbz	x23, 4173bc <ferror@plt+0x13b1c>
  417374:	ldr	x9, [sp, #80]
  417378:	ldr	x8, [sp, #64]
  41737c:	cmp	x23, #0x2
  417380:	ldrb	w8, [x8]
  417384:	b.cc	4173c8 <ferror@plt+0x13b28>  // b.lo, b.ul, b.last
  417388:	cbz	w8, 4173c8 <ferror@plt+0x13b28>
  41738c:	ldr	x19, [sp, #64]
  417390:	sub	x1, x9, x19
  417394:	mov	x0, x19
  417398:	bl	403020 <strnlen@plt>
  41739c:	ldr	x9, [sp, #80]
  4173a0:	add	x8, x0, x19
  4173a4:	add	x8, x8, #0x1
  4173a8:	sub	x23, x23, #0x1
  4173ac:	cmp	x8, x9
  4173b0:	str	x8, [sp, #64]
  4173b4:	b.cc	417378 <ferror@plt+0x13ad8>  // b.lo, b.ul, b.last
  4173b8:	b	4171f4 <ferror@plt+0x13954>
  4173bc:	ldr	x19, [sp, #72]
  4173c0:	str	xzr, [sp, #64]
  4173c4:	b	4173d0 <ferror@plt+0x13b30>
  4173c8:	ldr	x19, [sp, #72]
  4173cc:	cbz	w8, 4171f4 <ferror@plt+0x13954>
  4173d0:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4173d4:	mov	w2, #0x5                   	// #5
  4173d8:	mov	x0, xzr
  4173dc:	add	x1, x1, #0x1c4
  4173e0:	bl	403700 <dcgettext@plt>
  4173e4:	ldr	x9, [sp, #64]
  4173e8:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  4173ec:	add	x8, x8, #0x620
  4173f0:	mov	w1, w26
  4173f4:	cmp	x9, #0x0
  4173f8:	csel	x3, x9, x8, ne  // ne = any
  4173fc:	adrp	x9, 44c000 <warn@@Base+0xefcc>
  417400:	add	x9, x9, #0x89b
  417404:	csel	x4, x9, x8, ne  // ne = any
  417408:	mov	w2, w25
  41740c:	mov	x5, x19
  417410:	bl	4037a0 <printf@plt>
  417414:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  417418:	b	4165f4 <ferror@plt+0x12d54>
  41741c:	ldr	x1, [x28, #3816]
  417420:	mov	w0, #0xa                   	// #10
  417424:	bl	4030b0 <putc@plt>
  417428:	cmp	x20, x21
  41742c:	mov	w0, #0x1                   	// #1
  417430:	mov	w9, #0x2                   	// #2
  417434:	mov	w23, #0x8                   	// #8
  417438:	mov	w25, #0x4                   	// #4
  41743c:	b.cc	4161a0 <ferror@plt+0x12900>  // b.lo, b.ul, b.last
  417440:	b	4175c4 <ferror@plt+0x13d24>
  417444:	add	x8, sp, #0x78
  417448:	str	x8, [sp, #104]
  41744c:	b	4165b8 <ferror@plt+0x12d18>
  417450:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417454:	add	x1, x1, #0x12c
  417458:	mov	w2, #0x5                   	// #5
  41745c:	mov	x0, xzr
  417460:	bl	403700 <dcgettext@plt>
  417464:	bl	43cf70 <error@@Base>
  417468:	b	4175c0 <ferror@plt+0x13d20>
  41746c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  417470:	ldr	x9, [x9, #1272]
  417474:	cbz	x9, 4160f0 <ferror@plt+0x12850>
  417478:	ldr	x10, [x9]
  41747c:	cmp	x10, x20
  417480:	b.eq	417528 <ferror@plt+0x13c88>  // b.none
  417484:	ldr	x9, [x9, #16]
  417488:	cbnz	x9, 417478 <ferror@plt+0x13bd8>
  41748c:	b	4160f0 <ferror@plt+0x12850>
  417490:	ldr	x1, [x28, #3816]
  417494:	mov	w0, #0xa                   	// #10
  417498:	bl	4030b0 <putc@plt>
  41749c:	mov	w0, #0x1                   	// #1
  4174a0:	b	4175c4 <ferror@plt+0x13d24>
  4174a4:	adrp	x8, 441000 <warn@@Base+0x3fcc>
  4174a8:	adrp	x9, 44b000 <warn@@Base+0xdfcc>
  4174ac:	adrp	x20, 448000 <warn@@Base+0xafcc>
  4174b0:	cmp	x28, #0x1
  4174b4:	add	x8, x8, #0xe65
  4174b8:	add	x9, x9, #0x573
  4174bc:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  4174c0:	add	x20, x20, #0x949
  4174c4:	csel	x2, x9, x8, eq  // eq = none
  4174c8:	add	x0, x0, #0xe84
  4174cc:	mov	x1, x20
  4174d0:	bl	4037a0 <printf@plt>
  4174d4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4174d8:	add	x1, x1, #0x10a
  4174dc:	mov	w2, #0x5                   	// #5
  4174e0:	mov	x0, xzr
  4174e4:	bl	403700 <dcgettext@plt>
  4174e8:	mov	x21, x0
  4174ec:	b	4175b4 <ferror@plt+0x13d14>
  4174f0:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4174f4:	add	x1, x1, #0x10a
  4174f8:	mov	w2, #0x5                   	// #5
  4174fc:	mov	x0, xzr
  417500:	bl	403700 <dcgettext@plt>
  417504:	mov	x21, x0
  417508:	tbz	w19, #0, 417574 <ferror@plt+0x13cd4>
  41750c:	adrp	x20, 448000 <warn@@Base+0xafcc>
  417510:	add	x20, x20, #0x949
  417514:	b	4175b4 <ferror@plt+0x13d14>
  417518:	ldr	x8, [x20, #8]
  41751c:	adrp	x9, 464000 <memcpy@GLIBC_2.17>
  417520:	str	x8, [x9, #3536]
  417524:	b	4160f0 <ferror@plt+0x12850>
  417528:	ldr	x9, [x9, #8]
  41752c:	str	x9, [x8, #3536]
  417530:	b	4160f0 <ferror@plt+0x12850>
  417534:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  417538:	add	x1, x1, #0xffb
  41753c:	mov	w2, #0x5                   	// #5
  417540:	mov	x0, xzr
  417544:	bl	403700 <dcgettext@plt>
  417548:	ldr	x8, [sp, #88]
  41754c:	ldr	x1, [x8, #16]
  417550:	b	4175bc <ferror@plt+0x13d1c>
  417554:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417558:	add	x1, x1, #0x387
  41755c:	mov	w2, #0x5                   	// #5
  417560:	mov	x0, xzr
  417564:	bl	403700 <dcgettext@plt>
  417568:	mov	w1, w25
  41756c:	bl	43cf70 <error@@Base>
  417570:	b	4175c0 <ferror@plt+0x13d20>
  417574:	mov	w0, w26
  417578:	bl	43ef80 <warn@@Base+0x1f4c>
  41757c:	cbz	x0, 417588 <ferror@plt+0x13ce8>
  417580:	mov	x20, x0
  417584:	b	4175b4 <ferror@plt+0x13d14>
  417588:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41758c:	add	x1, x1, #0x95a
  417590:	mov	w2, #0x5                   	// #5
  417594:	bl	403700 <dcgettext@plt>
  417598:	adrp	x20, 466000 <_bfd_std_section+0x110>
  41759c:	add	x20, x20, #0xe70
  4175a0:	mov	x2, x0
  4175a4:	mov	w1, #0x64                  	// #100
  4175a8:	mov	x0, x20
  4175ac:	mov	x3, x23
  4175b0:	bl	403160 <snprintf@plt>
  4175b4:	mov	x0, x21
  4175b8:	mov	x1, x20
  4175bc:	bl	43cf70 <error@@Base>
  4175c0:	mov	w0, wzr
  4175c4:	add	sp, sp, #0x880
  4175c8:	ldp	x20, x19, [sp, #80]
  4175cc:	ldp	x22, x21, [sp, #64]
  4175d0:	ldp	x24, x23, [sp, #48]
  4175d4:	ldp	x26, x25, [sp, #32]
  4175d8:	ldp	x28, x27, [sp, #16]
  4175dc:	ldp	x29, x30, [sp], #96
  4175e0:	ret
  4175e4:	stp	x29, x30, [sp, #-96]!
  4175e8:	stp	x28, x27, [sp, #16]
  4175ec:	stp	x26, x25, [sp, #32]
  4175f0:	stp	x24, x23, [sp, #48]
  4175f4:	stp	x22, x21, [sp, #64]
  4175f8:	stp	x20, x19, [sp, #80]
  4175fc:	ldr	x23, [x0, #48]
  417600:	mov	x20, x0
  417604:	mov	x29, sp
  417608:	cbz	x23, 417644 <ferror@plt+0x13da4>
  41760c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  417610:	ldr	w8, [x8, #620]
  417614:	ldp	x24, x19, [x20, #32]
  417618:	cbz	w8, 417668 <ferror@plt+0x13dc8>
  41761c:	ldr	x8, [x20, #24]
  417620:	cbz	x8, 417668 <ferror@plt+0x13dc8>
  417624:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  417628:	add	x1, x1, #0x789
  41762c:	mov	w2, #0x5                   	// #5
  417630:	mov	x0, xzr
  417634:	bl	403700 <dcgettext@plt>
  417638:	ldp	x1, x2, [x20, #16]
  41763c:	bl	4037a0 <printf@plt>
  417640:	b	417684 <ferror@plt+0x13de4>
  417644:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417648:	add	x1, x1, #0x3c9
  41764c:	mov	w2, #0x5                   	// #5
  417650:	mov	x0, xzr
  417654:	bl	403700 <dcgettext@plt>
  417658:	ldr	x1, [x20, #16]
  41765c:	bl	4037a0 <printf@plt>
  417660:	mov	w0, wzr
  417664:	b	417770 <ferror@plt+0x13ed0>
  417668:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41766c:	add	x1, x1, #0x7b8
  417670:	mov	w2, #0x5                   	// #5
  417674:	mov	x0, xzr
  417678:	bl	403700 <dcgettext@plt>
  41767c:	ldr	x1, [x20, #16]
  417680:	bl	4037a0 <printf@plt>
  417684:	adrp	x20, 44b000 <warn@@Base+0xdfcc>
  417688:	adrp	x21, 44b000 <warn@@Base+0xdfcc>
  41768c:	adrp	x22, 442000 <warn@@Base+0x4fcc>
  417690:	add	x20, x20, #0x3e4
  417694:	add	x21, x21, #0x3f0
  417698:	adrp	x26, 465000 <_sch_istable+0x1c50>
  41769c:	mov	w27, #0x2e                  	// #46
  4176a0:	add	x22, x22, #0x2d
  4176a4:	b	4176c4 <ferror@plt+0x13e24>
  4176a8:	ldr	x1, [x26, #3816]
  4176ac:	mov	w0, #0xa                   	// #10
  4176b0:	bl	4030b0 <putc@plt>
  4176b4:	add	x24, x24, x28
  4176b8:	subs	x23, x23, x28
  4176bc:	add	x19, x28, x19
  4176c0:	b.eq	417760 <ferror@plt+0x13ec0>  // b.none
  4176c4:	cmp	x23, #0x10
  4176c8:	mov	w8, #0x10                  	// #16
  4176cc:	mov	x0, x20
  4176d0:	mov	x1, x19
  4176d4:	csel	x28, x23, x8, cc  // cc = lo, ul, last
  4176d8:	bl	4037a0 <printf@plt>
  4176dc:	mov	x25, xzr
  4176e0:	b	4176f0 <ferror@plt+0x13e50>
  4176e4:	add	x25, x25, #0x1
  4176e8:	cmp	x25, #0x10
  4176ec:	b.eq	41772c <ferror@plt+0x13e8c>  // b.none
  4176f0:	cmp	x25, x28
  4176f4:	b.cs	417708 <ferror@plt+0x13e68>  // b.hs, b.nlast
  4176f8:	ldrb	w1, [x24, x25]
  4176fc:	mov	x0, x21
  417700:	bl	4037a0 <printf@plt>
  417704:	b	417710 <ferror@plt+0x13e70>
  417708:	mov	x0, x22
  41770c:	bl	4037a0 <printf@plt>
  417710:	mvn	w8, w25
  417714:	tst	x8, #0x3
  417718:	b.ne	4176e4 <ferror@plt+0x13e44>  // b.any
  41771c:	ldr	x1, [x26, #3816]
  417720:	mov	w0, #0x20                  	// #32
  417724:	bl	4030b0 <putc@plt>
  417728:	b	4176e4 <ferror@plt+0x13e44>
  41772c:	cbz	x28, 4176a8 <ferror@plt+0x13e08>
  417730:	mov	x25, xzr
  417734:	ldrsb	w8, [x24, x25]
  417738:	ldr	x1, [x26, #3816]
  41773c:	and	w9, w8, #0xff
  417740:	cmn	w8, #0x1
  417744:	ccmp	w9, #0x1f, #0x0, gt
  417748:	csel	w0, w9, w27, hi  // hi = pmore
  41774c:	bl	4030b0 <putc@plt>
  417750:	add	x25, x25, #0x1
  417754:	cmp	x25, x28
  417758:	b.cc	417734 <ferror@plt+0x13e94>  // b.lo, b.ul, b.last
  41775c:	b	4176a8 <ferror@plt+0x13e08>
  417760:	ldr	x1, [x26, #3816]
  417764:	mov	w0, #0xa                   	// #10
  417768:	bl	4030b0 <putc@plt>
  41776c:	mov	w0, #0x1                   	// #1
  417770:	ldp	x20, x19, [sp, #80]
  417774:	ldp	x22, x21, [sp, #64]
  417778:	ldp	x24, x23, [sp, #48]
  41777c:	ldp	x26, x25, [sp, #32]
  417780:	ldp	x28, x27, [sp, #16]
  417784:	ldp	x29, x30, [sp], #96
  417788:	ret
  41778c:	sub	sp, sp, #0x160
  417790:	stp	x29, x30, [sp, #256]
  417794:	stp	x28, x27, [sp, #272]
  417798:	stp	x26, x25, [sp, #288]
  41779c:	stp	x24, x23, [sp, #304]
  4177a0:	stp	x22, x21, [sp, #320]
  4177a4:	stp	x20, x19, [sp, #336]
  4177a8:	ldr	x22, [x0, #32]
  4177ac:	add	x29, sp, #0x100
  4177b0:	mov	x25, x0
  4177b4:	mov	x19, x1
  4177b8:	stp	xzr, x22, [x29, #-56]
  4177bc:	ldr	x21, [x0, #16]
  4177c0:	mov	w1, #0x2e                  	// #46
  4177c4:	mov	x0, x21
  4177c8:	bl	403390 <strrchr@plt>
  4177cc:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  4177d0:	mov	x20, x0
  4177d4:	add	x1, x1, #0x553
  4177d8:	mov	x0, x21
  4177dc:	bl	4036d0 <strstr@plt>
  4177e0:	str	x0, [sp, #128]
  4177e4:	cbz	x20, 41784c <ferror@plt+0x13fac>
  4177e8:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  4177ec:	add	x1, x1, #0x75c
  4177f0:	mov	x0, x20
  4177f4:	bl	4034a0 <strcmp@plt>
  4177f8:	cmp	w0, #0x0
  4177fc:	cset	w8, eq  // eq = none
  417800:	str	w8, [sp, #124]
  417804:	ldr	x21, [x25, #48]
  417808:	cbz	x21, 417858 <ferror@plt+0x13fb8>
  41780c:	ldr	x8, [sp, #128]
  417810:	str	x22, [sp, #72]
  417814:	str	x21, [sp, #104]
  417818:	cbz	x8, 417878 <ferror@plt+0x13fd8>
  41781c:	cmp	x21, #0x4
  417820:	add	x23, x22, x21
  417824:	b.gt	41798c <ferror@plt+0x140ec>
  417828:	cmp	x21, #0x1
  41782c:	mov	x8, x21
  417830:	b.lt	417844 <ferror@plt+0x13fa4>  // b.tstop
  417834:	sub	w1, w23, w22
  417838:	sub	w8, w1, #0x1
  41783c:	cmp	w8, #0x8
  417840:	b.cc	417990 <ferror@plt+0x140f0>  // b.lo, b.ul, b.last
  417844:	add	x20, x22, #0x4
  417848:	b	419a38 <ferror@plt+0x16198>
  41784c:	str	wzr, [sp, #124]
  417850:	ldr	x21, [x25, #48]
  417854:	cbnz	x21, 41780c <ferror@plt+0x13f6c>
  417858:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41785c:	add	x1, x1, #0x3c9
  417860:	mov	w2, #0x5                   	// #5
  417864:	mov	x0, xzr
  417868:	bl	403700 <dcgettext@plt>
  41786c:	ldr	x1, [x25, #16]
  417870:	bl	4037a0 <printf@plt>
  417874:	b	419ab4 <ferror@plt+0x16214>
  417878:	mov	x20, xzr
  41787c:	mov	x0, x19
  417880:	bl	424f5c <ferror@plt+0x216bc>
  417884:	cbz	w0, 4179f4 <ferror@plt+0x14154>
  417888:	adrp	x24, 466000 <_bfd_std_section+0x110>
  41788c:	ldr	w8, [x24, #1328]
  417890:	mov	x23, x21
  417894:	adrp	x27, 466000 <_bfd_std_section+0x110>
  417898:	stur	x25, [x29, #-104]
  41789c:	cbz	w8, 417a14 <ferror@plt+0x14174>
  4178a0:	ldr	x12, [x27, #1320]
  4178a4:	mov	w13, #0x1                   	// #1
  4178a8:	mov	x10, xzr
  4178ac:	mov	w9, wzr
  4178b0:	mov	x14, xzr
  4178b4:	mov	x15, xzr
  4178b8:	mov	w21, wzr
  4178bc:	mov	w11, wzr
  4178c0:	stur	w13, [x29, #-108]
  4178c4:	mov	w13, #0x68                  	// #104
  4178c8:	b	4178dc <ferror@plt+0x1403c>
  4178cc:	stur	wzr, [x29, #-108]
  4178d0:	add	x10, x10, #0x1
  4178d4:	cmp	x10, x8
  4178d8:	b.cs	4179e4 <ferror@plt+0x14144>  // b.hs, b.nlast
  4178dc:	madd	x16, x10, x13, x12
  4178e0:	ldr	w16, [x16, #72]
  4178e4:	ldur	w17, [x29, #-108]
  4178e8:	cmp	w16, w9
  4178ec:	csel	w9, w16, w9, hi  // hi = pmore
  4178f0:	cbz	w17, 4178d0 <ferror@plt+0x14030>
  4178f4:	cbz	w16, 4178d0 <ferror@plt+0x14030>
  4178f8:	cbz	w11, 41790c <ferror@plt+0x1406c>
  4178fc:	mov	w17, wzr
  417900:	cmp	w17, w16
  417904:	b.cs	4178d0 <ferror@plt+0x14030>  // b.hs, b.nlast
  417908:	b	417930 <ferror@plt+0x14090>
  41790c:	madd	x11, x10, x13, x12
  417910:	ldp	x14, x11, [x11, #48]
  417914:	mov	w17, #0x1                   	// #1
  417918:	mov	w21, w10
  41791c:	ldr	x14, [x14]
  417920:	ldr	x15, [x11]
  417924:	mov	w11, #0x1                   	// #1
  417928:	cmp	w17, w16
  41792c:	b.cs	4178d0 <ferror@plt+0x14030>  // b.hs, b.nlast
  417930:	madd	x18, x10, x13, x12
  417934:	ldr	x18, [x18, #48]
  417938:	madd	x0, x10, x13, x12
  41793c:	add	x0, x0, #0x38
  417940:	b	417958 <ferror@plt+0x140b8>
  417944:	add	x17, x17, #0x1
  417948:	cmp	w16, w17
  41794c:	mov	x14, x1
  417950:	mov	x15, x2
  417954:	b.eq	417980 <ferror@plt+0x140e0>  // b.none
  417958:	ldr	x1, [x18, x17, lsl #3]
  41795c:	cmp	x14, x1
  417960:	b.hi	4178cc <ferror@plt+0x1402c>  // b.pmore
  417964:	ldr	x2, [x0]
  417968:	cmp	x14, x1
  41796c:	ldr	x2, [x2, x17, lsl #3]
  417970:	b.ne	417944 <ferror@plt+0x140a4>  // b.any
  417974:	cmp	x15, x2
  417978:	b.ls	417944 <ferror@plt+0x140a4>  // b.plast
  41797c:	b	4178cc <ferror@plt+0x1402c>
  417980:	mov	x15, x2
  417984:	mov	x14, x1
  417988:	b	4178d0 <ferror@plt+0x14030>
  41798c:	mov	w1, #0x4                   	// #4
  417990:	adrp	x21, 469000 <_bfd_std_section+0x3110>
  417994:	ldr	x8, [x21, #696]
  417998:	mov	x0, x22
  41799c:	blr	x8
  4179a0:	mov	w8, #0xffffffff            	// #-1
  4179a4:	cmp	x0, x8
  4179a8:	add	x0, x22, #0x4
  4179ac:	b.ne	4179dc <ferror@plt+0x1413c>  // b.any
  4179b0:	ldr	x9, [sp, #104]
  4179b4:	add	x20, x22, #0xc
  4179b8:	cmp	x9, #0xc
  4179bc:	b.gt	419a2c <ferror@plt+0x1618c>
  4179c0:	cmp	x9, #0x5
  4179c4:	b.lt	419a38 <ferror@plt+0x16198>  // b.tstop
  4179c8:	sub	w8, w9, #0x5
  4179cc:	cmp	w8, #0x7
  4179d0:	b.hi	419a38 <ferror@plt+0x16198>  // b.pmore
  4179d4:	sub	w1, w9, #0x4
  4179d8:	b	419a30 <ferror@plt+0x16190>
  4179dc:	mov	x20, x0
  4179e0:	b	419a38 <ferror@plt+0x16198>
  4179e4:	mov	w8, w9
  4179e8:	lsl	x19, x8, #2
  4179ec:	cbnz	w11, 417a3c <ferror@plt+0x1419c>
  4179f0:	b	417a24 <ferror@plt+0x14184>
  4179f4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4179f8:	add	x1, x1, #0x477
  4179fc:	mov	w2, #0x5                   	// #5
  417a00:	mov	x0, xzr
  417a04:	bl	403700 <dcgettext@plt>
  417a08:	ldr	x1, [x25, #16]
  417a0c:	bl	43d034 <warn@@Base>
  417a10:	b	419ab4 <ferror@plt+0x16214>
  417a14:	mov	w8, #0x1                   	// #1
  417a18:	mov	x19, xzr
  417a1c:	mov	w21, wzr
  417a20:	stur	w8, [x29, #-108]
  417a24:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417a28:	add	x1, x1, #0x4ca
  417a2c:	mov	w2, #0x5                   	// #5
  417a30:	mov	x0, xzr
  417a34:	bl	403700 <dcgettext@plt>
  417a38:	bl	43cf70 <error@@Base>
  417a3c:	ldr	x8, [x27, #1320]
  417a40:	mov	w9, #0x68                  	// #104
  417a44:	mov	w26, w21
  417a48:	umaddl	x9, w21, w9, x8
  417a4c:	ldr	w9, [x9, #72]
  417a50:	cbz	w9, 417b24 <ferror@plt+0x14284>
  417a54:	mov	w9, #0x68                  	// #104
  417a58:	madd	x9, x26, x9, x8
  417a5c:	ldr	x9, [x9, #48]
  417a60:	ldr	x9, [x9]
  417a64:	cmp	x9, x20
  417a68:	b.eq	417b24 <ferror@plt+0x14284>  // b.none
  417a6c:	mov	w9, #0x68                  	// #104
  417a70:	madd	x8, x26, x9, x8
  417a74:	ldr	x8, [x8, #56]
  417a78:	ldr	x8, [x8]
  417a7c:	cmp	x8, x20
  417a80:	b.eq	417b24 <ferror@plt+0x14284>  // b.none
  417a84:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417a88:	add	x1, x1, #0x4f5
  417a8c:	mov	w2, #0x5                   	// #5
  417a90:	mov	x0, xzr
  417a94:	bl	403700 <dcgettext@plt>
  417a98:	ldr	x8, [x27, #1320]
  417a9c:	mov	w9, #0x68                  	// #104
  417aa0:	adrp	x10, 466000 <_bfd_std_section+0x110>
  417aa4:	ldrsw	x11, [x10, #1436]
  417aa8:	madd	x8, x26, x9, x8
  417aac:	ldr	x8, [x8, #48]
  417ab0:	ldur	x9, [x29, #-104]
  417ab4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  417ab8:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  417abc:	ldr	x23, [x8]
  417ac0:	ldr	x21, [x9, #16]
  417ac4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  417ac8:	add	w9, w11, #0x1
  417acc:	add	x8, x8, #0x5a0
  417ad0:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  417ad4:	mov	x20, x0
  417ad8:	add	x24, x8, x11, lsl #6
  417adc:	and	w8, w9, #0xf
  417ae0:	add	x1, x1, #0xe82
  417ae4:	add	x2, x2, #0x38
  417ae8:	add	x3, x3, #0xdbb
  417aec:	sub	x0, x29, #0x28
  417af0:	str	w8, [x10, #1436]
  417af4:	bl	4030a0 <sprintf@plt>
  417af8:	mov	x3, x23
  417afc:	ldr	x23, [sp, #104]
  417b00:	sub	x2, x29, #0x28
  417b04:	mov	w1, #0x40                  	// #64
  417b08:	mov	x0, x24
  417b0c:	bl	403160 <snprintf@plt>
  417b10:	mov	x0, x20
  417b14:	mov	x1, x21
  417b18:	mov	x2, x24
  417b1c:	adrp	x24, 466000 <_bfd_std_section+0x110>
  417b20:	bl	43d034 <warn@@Base>
  417b24:	ldur	w8, [x29, #-108]
  417b28:	mov	w25, w8
  417b2c:	cbz	w8, 417b38 <ferror@plt+0x14298>
  417b30:	stur	xzr, [x29, #-96]
  417b34:	b	417b44 <ferror@plt+0x142a4>
  417b38:	mov	x0, x19
  417b3c:	bl	403290 <xmalloc@plt>
  417b40:	stur	x0, [x29, #-96]
  417b44:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  417b48:	ldr	w8, [x8, #620]
  417b4c:	ldur	x20, [x29, #-104]
  417b50:	mov	x19, x26
  417b54:	mov	x21, x23
  417b58:	mov	w23, w25
  417b5c:	cbz	w8, 417b88 <ferror@plt+0x142e8>
  417b60:	ldr	x8, [x20, #24]
  417b64:	cbz	x8, 417b88 <ferror@plt+0x142e8>
  417b68:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  417b6c:	add	x1, x1, #0x789
  417b70:	mov	w2, #0x5                   	// #5
  417b74:	mov	x0, xzr
  417b78:	bl	403700 <dcgettext@plt>
  417b7c:	ldp	x1, x2, [x20, #16]
  417b80:	bl	4037a0 <printf@plt>
  417b84:	b	417ba4 <ferror@plt+0x14304>
  417b88:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  417b8c:	add	x1, x1, #0x7b8
  417b90:	mov	w2, #0x5                   	// #5
  417b94:	mov	x0, xzr
  417b98:	bl	403700 <dcgettext@plt>
  417b9c:	ldr	x1, [x20, #16]
  417ba0:	bl	4037a0 <printf@plt>
  417ba4:	mov	x0, x20
  417ba8:	mov	x1, xzr
  417bac:	bl	4039bc <ferror@plt+0x11c>
  417bb0:	cbz	w0, 417bcc <ferror@plt+0x1432c>
  417bb4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417bb8:	add	x1, x1, #0x521
  417bbc:	mov	w2, #0x5                   	// #5
  417bc0:	mov	x0, xzr
  417bc4:	bl	403700 <dcgettext@plt>
  417bc8:	bl	4037a0 <printf@plt>
  417bcc:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417bd0:	add	x1, x1, #0x575
  417bd4:	mov	w2, #0x5                   	// #5
  417bd8:	mov	x0, xzr
  417bdc:	bl	403700 <dcgettext@plt>
  417be0:	bl	4037a0 <printf@plt>
  417be4:	ldr	w8, [x24, #1328]
  417be8:	ldur	x24, [x29, #-96]
  417bec:	cmp	w19, w8
  417bf0:	b.cs	4199c0 <ferror@plt+0x16120>  // b.hs, b.nlast
  417bf4:	mov	w20, wzr
  417bf8:	mov	w26, #0x68                  	// #104
  417bfc:	stur	w23, [x29, #-108]
  417c00:	b	417c24 <ferror@plt+0x14384>
  417c04:	mov	w9, w20
  417c08:	adrp	x8, 466000 <_bfd_std_section+0x110>
  417c0c:	ldr	w8, [x8, #1328]
  417c10:	ldur	x24, [x29, #-96]
  417c14:	add	x19, x19, #0x1
  417c18:	mov	w20, w9
  417c1c:	cmp	x19, x8
  417c20:	b.cs	4199b8 <ferror@plt+0x16118>  // b.hs, b.nlast
  417c24:	cbnz	w23, 417c84 <ferror@plt+0x143e4>
  417c28:	ldr	x8, [x27, #1320]
  417c2c:	madd	x9, x19, x26, x8
  417c30:	ldr	w10, [x9, #72]!
  417c34:	cbz	w10, 417c50 <ferror@plt+0x143b0>
  417c38:	mov	x11, xzr
  417c3c:	str	w11, [x24, x11, lsl #2]
  417c40:	ldr	w10, [x9]
  417c44:	add	x11, x11, #0x1
  417c48:	cmp	x11, x10
  417c4c:	b.cc	417c3c <ferror@plt+0x1439c>  // b.lo, b.ul, b.last
  417c50:	madd	x8, x19, x26, x8
  417c54:	ldr	x9, [x8, #48]
  417c58:	adrp	x11, 468000 <_bfd_std_section+0x2110>
  417c5c:	adrp	x3, 429000 <ferror@plt+0x25760>
  417c60:	mov	w1, w10
  417c64:	str	x9, [x11, #4048]
  417c68:	ldr	x8, [x8, #56]
  417c6c:	adrp	x9, 468000 <_bfd_std_section+0x2110>
  417c70:	mov	w2, #0x4                   	// #4
  417c74:	mov	x0, x24
  417c78:	add	x3, x3, #0x75c
  417c7c:	str	x8, [x9, #4056]
  417c80:	bl	4030f0 <qsort@plt>
  417c84:	ldr	x8, [x27, #1320]
  417c88:	madd	x9, x19, x26, x8
  417c8c:	ldr	w9, [x9, #72]
  417c90:	cbz	w9, 417c04 <ferror@plt+0x14364>
  417c94:	mov	x24, xzr
  417c98:	mov	w9, #0x1                   	// #1
  417c9c:	stur	w9, [x29, #-84]
  417ca0:	stur	x19, [x29, #-72]
  417ca4:	b	417cec <ferror@plt+0x1444c>
  417ca8:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417cac:	mov	w2, #0x5                   	// #5
  417cb0:	mov	x0, xzr
  417cb4:	add	x1, x1, #0x629
  417cb8:	bl	403700 <dcgettext@plt>
  417cbc:	mov	x1, x28
  417cc0:	bl	43d034 <warn@@Base>
  417cc4:	ldur	x19, [x29, #-72]
  417cc8:	mov	w26, #0x68                  	// #104
  417ccc:	ldr	x8, [x27, #1320]
  417cd0:	add	x24, x24, #0x1
  417cd4:	madd	x9, x19, x26, x8
  417cd8:	ldr	w9, [x9, #72]
  417cdc:	cmp	x24, x9
  417ce0:	ldur	w9, [x29, #-60]
  417ce4:	mov	w20, w9
  417ce8:	b.cs	417c08 <ferror@plt+0x14368>  // b.hs, b.nlast
  417cec:	mov	w9, w24
  417cf0:	cbnz	w23, 417cfc <ferror@plt+0x1445c>
  417cf4:	ldur	x9, [x29, #-96]
  417cf8:	ldr	w9, [x9, x24, lsl #2]
  417cfc:	madd	x10, x19, x26, x8
  417d00:	ldr	x12, [x10, #48]
  417d04:	cbz	x24, 417d60 <ferror@plt+0x144c0>
  417d08:	sub	w10, w24, #0x1
  417d0c:	mov	w11, w10
  417d10:	cbnz	w23, 417d1c <ferror@plt+0x1447c>
  417d14:	ldur	x11, [x29, #-96]
  417d18:	ldr	w11, [x11, w10, uxtw #2]
  417d1c:	ldr	x11, [x12, w11, uxtw #3]
  417d20:	ldr	x28, [x12, w9, uxtw #3]
  417d24:	mov	w9, w9
  417d28:	cmp	x11, x28
  417d2c:	b.ne	417d68 <ferror@plt+0x144c8>  // b.any
  417d30:	madd	x12, x19, x26, x8
  417d34:	ldr	x12, [x12, #56]
  417d38:	cbnz	w23, 417d44 <ferror@plt+0x144a4>
  417d3c:	ldur	x13, [x29, #-96]
  417d40:	ldr	w10, [x13, w10, uxtw #2]
  417d44:	ldr	x10, [x12, w10, uxtw #3]
  417d48:	ldr	x12, [x12, x9, lsl #3]
  417d4c:	mov	x28, x11
  417d50:	cmp	x10, x12
  417d54:	b.ne	417d68 <ferror@plt+0x144c8>  // b.any
  417d58:	stur	w20, [x29, #-60]
  417d5c:	b	417ccc <ferror@plt+0x1442c>
  417d60:	ldr	x28, [x12, w9, uxtw #3]
  417d64:	mov	w9, w9
  417d68:	madd	x8, x19, x26, x8
  417d6c:	ldp	x10, x11, [x8, #56]
  417d70:	ldr	x8, [x8, #24]
  417d74:	add	x3, x22, x28
  417d78:	ldr	x19, [x10, x9, lsl #3]
  417d7c:	stur	x8, [x29, #-80]
  417d80:	ldr	w8, [x11, x9, lsl #2]
  417d84:	cmn	x19, #0x1
  417d88:	stur	w8, [x29, #-88]
  417d8c:	add	x8, x22, x19
  417d90:	csel	x26, xzr, x8, eq  // eq = none
  417d94:	cbz	x26, 417df0 <ferror@plt+0x14550>
  417d98:	cmp	x26, x3
  417d9c:	b.cs	417df0 <ferror@plt+0x14550>  // b.hs, b.nlast
  417da0:	ldur	x0, [x29, #-104]
  417da4:	sub	x1, x29, #0x38
  417da8:	ldur	x2, [x29, #-72]
  417dac:	stur	x26, [x29, #-56]
  417db0:	mov	x25, x24
  417db4:	mov	x24, x22
  417db8:	mov	x22, x27
  417dbc:	mov	w27, w23
  417dc0:	mov	x23, x3
  417dc4:	bl	4297b8 <ferror@plt+0x25f18>
  417dc8:	ldur	x8, [x29, #-48]
  417dcc:	mov	x3, x23
  417dd0:	mov	w23, w27
  417dd4:	mov	x27, x22
  417dd8:	mov	x22, x24
  417ddc:	mov	x24, x25
  417de0:	cmp	x8, x26
  417de4:	b.ne	417df0 <ferror@plt+0x14550>  // b.any
  417de8:	ldur	x8, [x29, #-56]
  417dec:	stur	x8, [x29, #-48]
  417df0:	mov	w9, #0x1                   	// #1
  417df4:	cbz	w20, 417e64 <ferror@plt+0x145c4>
  417df8:	ldur	w8, [x29, #-84]
  417dfc:	cbz	w8, 417e64 <ferror@plt+0x145c4>
  417e00:	mov	x25, x26
  417e04:	mov	x26, x21
  417e08:	ldur	x21, [x29, #-48]
  417e0c:	cmp	x21, x3
  417e10:	b.cs	417e28 <ferror@plt+0x14588>  // b.hs, b.nlast
  417e14:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417e18:	mov	w2, #0x5                   	// #5
  417e1c:	mov	x0, xzr
  417e20:	add	x1, x1, #0x5b0
  417e24:	b	417e3c <ferror@plt+0x1459c>
  417e28:	b.ls	417e54 <ferror@plt+0x145b4>  // b.plast
  417e2c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417e30:	mov	w2, #0x5                   	// #5
  417e34:	mov	x0, xzr
  417e38:	add	x1, x1, #0x5e8
  417e3c:	mov	x23, x3
  417e40:	bl	403700 <dcgettext@plt>
  417e44:	sub	x1, x21, x22
  417e48:	mov	x2, x28
  417e4c:	bl	43d034 <warn@@Base>
  417e50:	mov	x3, x23
  417e54:	ldur	w23, [x29, #-108]
  417e58:	mov	w9, w20
  417e5c:	mov	x21, x26
  417e60:	mov	x26, x25
  417e64:	cmp	x28, x21
  417e68:	stp	x26, x3, [x29, #-56]
  417e6c:	stur	w9, [x29, #-60]
  417e70:	b.cs	417ca8 <ferror@plt+0x14408>  // b.hs, b.nlast
  417e74:	cmp	x19, x21
  417e78:	b.cc	417e9c <ferror@plt+0x145fc>  // b.lo, b.ul, b.last
  417e7c:	cbz	x26, 417e9c <ferror@plt+0x145fc>
  417e80:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417e84:	mov	w2, #0x5                   	// #5
  417e88:	mov	x0, xzr
  417e8c:	add	x1, x1, #0x624
  417e90:	bl	403700 <dcgettext@plt>
  417e94:	mov	x1, x19
  417e98:	b	417cc0 <ferror@plt+0x14420>
  417e9c:	ldr	x8, [sp, #128]
  417ea0:	cbz	x8, 417ed0 <ferror@plt+0x14630>
  417ea4:	ldr	w8, [sp, #124]
  417ea8:	ldur	x19, [x29, #-72]
  417eac:	cbz	w8, 417f38 <ferror@plt+0x14698>
  417eb0:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417eb4:	mov	w2, #0x5                   	// #5
  417eb8:	mov	x0, xzr
  417ebc:	add	x1, x1, #0x65f
  417ec0:	mov	x20, x3
  417ec4:	bl	403700 <dcgettext@plt>
  417ec8:	bl	43d034 <warn@@Base>
  417ecc:	b	418008 <ferror@plt+0x14768>
  417ed0:	ldur	x8, [x29, #-104]
  417ed4:	ldur	x19, [x29, #-72]
  417ed8:	stur	x3, [x29, #-120]
  417edc:	ldr	x9, [x8, #32]
  417ee0:	ldr	x10, [x8, #48]
  417ee4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  417ee8:	ldr	w8, [x8, #1328]
  417eec:	add	x22, x9, x10
  417ef0:	ldr	w9, [sp, #124]
  417ef4:	cmp	x19, x8
  417ef8:	cbz	w9, 417f90 <ferror@plt+0x146f0>
  417efc:	b.cs	417fd4 <ferror@plt+0x14734>  // b.hs, b.nlast
  417f00:	ldr	x8, [x27, #1320]
  417f04:	mov	w9, #0x68                  	// #104
  417f08:	madd	x8, x19, x9, x8
  417f0c:	ldr	w20, [x8]
  417f10:	sub	w9, w20, #0x2
  417f14:	cmp	w9, #0x6
  417f18:	b.ls	4180a4 <ferror@plt+0x14804>  // b.plast
  417f1c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417f20:	mov	w2, #0x5                   	// #5
  417f24:	mov	x0, xzr
  417f28:	add	x1, x1, #0x782
  417f2c:	bl	403700 <dcgettext@plt>
  417f30:	mov	w1, w20
  417f34:	b	417fc8 <ferror@plt+0x14728>
  417f38:	adrp	x8, 466000 <_bfd_std_section+0x110>
  417f3c:	ldr	w8, [x8, #1328]
  417f40:	cmp	x19, x8
  417f44:	b.cs	417fe8 <ferror@plt+0x14748>  // b.hs, b.nlast
  417f48:	adrp	x8, 466000 <_bfd_std_section+0x110>
  417f4c:	ldr	x8, [x8, #1320]
  417f50:	mov	w9, #0x68                  	// #104
  417f54:	madd	x8, x19, x9, x8
  417f58:	ldr	w25, [x8]
  417f5c:	sub	w9, w25, #0x2
  417f60:	cmp	w9, #0x6
  417f64:	b.ls	4188a4 <ferror@plt+0x15004>  // b.plast
  417f68:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417f6c:	mov	w2, #0x5                   	// #5
  417f70:	mov	x0, xzr
  417f74:	add	x1, x1, #0x782
  417f78:	mov	x20, x3
  417f7c:	bl	403700 <dcgettext@plt>
  417f80:	mov	w1, w25
  417f84:	mov	w2, w19
  417f88:	bl	43d034 <warn@@Base>
  417f8c:	b	418008 <ferror@plt+0x14768>
  417f90:	b.cs	418018 <ferror@plt+0x14778>  // b.hs, b.nlast
  417f94:	ldr	x8, [x27, #1320]
  417f98:	mov	w9, #0x68                  	// #104
  417f9c:	madd	x9, x19, x9, x8
  417fa0:	ldr	w20, [x9]
  417fa4:	sub	w8, w20, #0x2
  417fa8:	cmp	w8, #0x6
  417fac:	b.ls	418904 <ferror@plt+0x15064>  // b.plast
  417fb0:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417fb4:	mov	w2, #0x5                   	// #5
  417fb8:	mov	x0, xzr
  417fbc:	add	x1, x1, #0x782
  417fc0:	bl	403700 <dcgettext@plt>
  417fc4:	mov	w1, w20
  417fc8:	mov	w2, w19
  417fcc:	bl	43d034 <warn@@Base>
  417fd0:	b	418034 <ferror@plt+0x14794>
  417fd4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417fd8:	mov	w2, #0x5                   	// #5
  417fdc:	mov	x0, xzr
  417fe0:	add	x1, x1, #0x751
  417fe4:	b	418028 <ferror@plt+0x14788>
  417fe8:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  417fec:	mov	w2, #0x5                   	// #5
  417ff0:	mov	x0, xzr
  417ff4:	add	x1, x1, #0x8d8
  417ff8:	mov	x20, x3
  417ffc:	bl	403700 <dcgettext@plt>
  418000:	mov	w1, w19
  418004:	bl	43d034 <warn@@Base>
  418008:	mov	x9, x20
  41800c:	mov	x25, x26
  418010:	mov	x27, x20
  418014:	b	418044 <ferror@plt+0x147a4>
  418018:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41801c:	mov	w2, #0x5                   	// #5
  418020:	mov	x0, xzr
  418024:	add	x1, x1, #0x86e
  418028:	bl	403700 <dcgettext@plt>
  41802c:	mov	w1, w19
  418030:	bl	43d034 <warn@@Base>
  418034:	ldur	x9, [x29, #-120]
  418038:	ldr	x22, [sp, #72]
  41803c:	mov	x25, x26
  418040:	mov	x27, x9
  418044:	cmp	x26, x27
  418048:	b.eq	41807c <ferror@plt+0x147dc>  // b.none
  41804c:	ldur	w8, [x29, #-84]
  418050:	cbz	w8, 41807c <ferror@plt+0x147dc>
  418054:	cbz	x26, 41807c <ferror@plt+0x147dc>
  418058:	cmp	x25, x9
  41805c:	b.eq	41807c <ferror@plt+0x147dc>  // b.none
  418060:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  418064:	mov	w2, #0x5                   	// #5
  418068:	mov	x0, xzr
  41806c:	add	x1, x1, #0x67a
  418070:	bl	403700 <dcgettext@plt>
  418074:	bl	43d034 <warn@@Base>
  418078:	stur	wzr, [x29, #-84]
  41807c:	cbz	x26, 41809c <ferror@plt+0x147fc>
  418080:	cmp	x26, x27
  418084:	b.ne	41809c <ferror@plt+0x147fc>  // b.any
  418088:	ldur	x0, [x29, #-104]
  41808c:	sub	x1, x29, #0x30
  418090:	mov	w2, w19
  418094:	mov	x3, x25
  418098:	bl	4297b8 <ferror@plt+0x25f18>
  41809c:	adrp	x27, 466000 <_bfd_std_section+0x110>
  4180a0:	b	417cc8 <ferror@plt+0x14428>
  4180a4:	ldr	x19, [x8, #16]
  4180a8:	ldp	w25, w27, [x8, #4]
  4180ac:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  4180b0:	add	x0, x0, #0x729
  4180b4:	mov	x1, x28
  4180b8:	bl	4037a0 <printf@plt>
  4180bc:	ldur	x10, [x29, #-120]
  4180c0:	cmp	x10, x22
  4180c4:	b.cs	418948 <ferror@plt+0x150a8>  // b.hs, b.nlast
  4180c8:	str	w25, [sp, #80]
  4180cc:	str	x19, [sp, #88]
  4180d0:	sub	x8, x28, x10
  4180d4:	mov	x19, x10
  4180d8:	mov	x25, x26
  4180dc:	str	w27, [sp, #112]
  4180e0:	str	w20, [sp, #96]
  4180e4:	stur	x8, [x29, #-80]
  4180e8:	b	418124 <ferror@plt+0x14884>
  4180ec:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4180f0:	ldr	x1, [x8, #3816]
  4180f4:	mov	w0, #0xa                   	// #10
  4180f8:	bl	4030b0 <putc@plt>
  4180fc:	ldur	x8, [x29, #-80]
  418100:	ldr	x21, [sp, #104]
  418104:	ldur	w23, [x29, #-108]
  418108:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  41810c:	add	x1, x8, x19
  418110:	add	x0, x0, #0x729
  418114:	bl	4037a0 <printf@plt>
  418118:	ldur	x10, [x29, #-120]
  41811c:	cmp	x19, x22
  418120:	b.cs	418950 <ferror@plt+0x150b0>  // b.hs, b.nlast
  418124:	add	x27, x19, #0x1
  418128:	cmp	x27, x22
  41812c:	b.cs	418138 <ferror@plt+0x14898>  // b.hs, b.nlast
  418130:	mov	w1, #0x1                   	// #1
  418134:	b	418154 <ferror@plt+0x148b4>
  418138:	sub	w1, w22, w19
  41813c:	sub	w8, w1, #0x1
  418140:	cmp	w8, #0x7
  418144:	b.ls	418154 <ferror@plt+0x148b4>  // b.plast
  418148:	mov	w23, wzr
  41814c:	cbnz	x25, 418170 <ferror@plt+0x148d0>
  418150:	b	41831c <ferror@plt+0x14a7c>
  418154:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  418158:	ldr	x8, [x8, #696]
  41815c:	mov	x0, x19
  418160:	blr	x8
  418164:	ldur	x10, [x29, #-120]
  418168:	mov	x23, x0
  41816c:	cbz	x25, 41831c <ferror@plt+0x14a7c>
  418170:	sub	w8, w23, #0x2
  418174:	cmp	w8, #0x2
  418178:	b.hi	41831c <ferror@plt+0x14a7c>  // b.pmore
  41817c:	mov	x8, x25
  418180:	mov	x20, x8
  418184:	add	x8, x28, x8
  418188:	sub	x8, x8, x10
  41818c:	mov	x21, xzr
  418190:	mov	x25, xzr
  418194:	mov	w9, wzr
  418198:	str	x8, [sp, #64]
  41819c:	mov	w8, #0x1                   	// #1
  4181a0:	b	4181b8 <ferror@plt+0x14918>
  4181a4:	orr	w12, w8, #0x2
  4181a8:	cmp	w11, #0x0
  4181ac:	csel	w8, w8, w12, eq  // eq = none
  4181b0:	add	x21, x21, #0x1
  4181b4:	tbz	w10, #7, 4181fc <ferror@plt+0x1495c>
  4181b8:	add	x10, x20, x21
  4181bc:	cmp	x10, x22
  4181c0:	b.cs	418200 <ferror@plt+0x14960>  // b.hs, b.nlast
  4181c4:	ldrb	w10, [x10]
  4181c8:	cmp	w9, #0x3f
  4181cc:	and	x11, x10, #0x7f
  4181d0:	b.hi	4181a4 <ferror@plt+0x14904>  // b.pmore
  4181d4:	mov	w12, w9
  4181d8:	lsl	x14, x11, x12
  4181dc:	orr	x25, x14, x25
  4181e0:	lsr	x12, x25, x12
  4181e4:	orr	w13, w8, #0x2
  4181e8:	cmp	x12, x11
  4181ec:	csel	w8, w8, w13, eq  // eq = none
  4181f0:	add	w9, w9, #0x7
  4181f4:	add	x21, x21, #0x1
  4181f8:	tbnz	w10, #7, 4181b8 <ferror@plt+0x14918>
  4181fc:	and	w8, w8, #0xfffffffe
  418200:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  418204:	add	x1, x1, #0xeb9
  418208:	tbnz	w8, #0, 418218 <ferror@plt+0x14978>
  41820c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  418210:	add	x1, x1, #0xeca
  418214:	tbz	w8, #1, 418228 <ferror@plt+0x14988>
  418218:	mov	w2, #0x5                   	// #5
  41821c:	mov	x0, xzr
  418220:	bl	403700 <dcgettext@plt>
  418224:	bl	43cf70 <error@@Base>
  418228:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  41822c:	mov	w1, #0xf                   	// #15
  418230:	add	x0, x0, #0x749
  418234:	mov	x2, x25
  418238:	add	x21, x20, w21, uxtw
  41823c:	bl	4037a0 <printf@plt>
  418240:	mov	x9, xzr
  418244:	mov	x25, xzr
  418248:	mov	w10, wzr
  41824c:	mov	w8, #0x1                   	// #1
  418250:	b	418268 <ferror@plt+0x149c8>
  418254:	orr	w13, w8, #0x2
  418258:	cmp	w12, #0x0
  41825c:	csel	w8, w8, w13, eq  // eq = none
  418260:	add	x9, x9, #0x1
  418264:	tbz	w11, #7, 4182ac <ferror@plt+0x14a0c>
  418268:	add	x11, x21, x9
  41826c:	cmp	x11, x22
  418270:	b.cs	4182b0 <ferror@plt+0x14a10>  // b.hs, b.nlast
  418274:	ldrb	w11, [x11]
  418278:	cmp	w10, #0x3f
  41827c:	and	x12, x11, #0x7f
  418280:	b.hi	418254 <ferror@plt+0x149b4>  // b.pmore
  418284:	mov	w13, w10
  418288:	lsl	x15, x12, x13
  41828c:	orr	x25, x15, x25
  418290:	lsr	x13, x25, x13
  418294:	orr	w14, w8, #0x2
  418298:	cmp	x13, x12
  41829c:	csel	w8, w8, w14, eq  // eq = none
  4182a0:	add	w10, w10, #0x7
  4182a4:	add	x9, x9, #0x1
  4182a8:	tbnz	w11, #7, 418268 <ferror@plt+0x149c8>
  4182ac:	and	w8, w8, #0xfffffffe
  4182b0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4182b4:	add	x20, x21, w9, uxtw
  4182b8:	add	x1, x1, #0xeb9
  4182bc:	tbnz	w8, #0, 4182cc <ferror@plt+0x14a2c>
  4182c0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4182c4:	add	x1, x1, #0xeca
  4182c8:	tbz	w8, #1, 4182dc <ferror@plt+0x14a3c>
  4182cc:	mov	w2, #0x5                   	// #5
  4182d0:	mov	x0, xzr
  4182d4:	bl	403700 <dcgettext@plt>
  4182d8:	bl	43cf70 <error@@Base>
  4182dc:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  4182e0:	mov	w1, #0xf                   	// #15
  4182e4:	add	x0, x0, #0x749
  4182e8:	mov	x2, x25
  4182ec:	bl	4037a0 <printf@plt>
  4182f0:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4182f4:	mov	w2, #0x5                   	// #5
  4182f8:	mov	x0, xzr
  4182fc:	add	x1, x1, #0x7f3
  418300:	bl	403700 <dcgettext@plt>
  418304:	ldr	x1, [sp, #64]
  418308:	adrp	x3, 442000 <warn@@Base+0x4fcc>
  41830c:	mov	w2, #0x8                   	// #8
  418310:	add	x3, x3, #0x620
  418314:	bl	4037a0 <printf@plt>
  418318:	mov	x25, x20
  41831c:	cmp	w23, #0x4
  418320:	b.hi	41985c <ferror@plt+0x15fbc>  // b.pmore
  418324:	adrp	x11, 442000 <warn@@Base+0x4fcc>
  418328:	mov	w8, w23
  41832c:	add	x11, x11, #0xac8
  418330:	adr	x9, 418340 <ferror@plt+0x14aa0>
  418334:	ldrh	w10, [x11, x8, lsl #1]
  418338:	add	x9, x9, x10, lsl #2
  41833c:	br	x9
  418340:	mov	x8, xzr
  418344:	mov	x20, xzr
  418348:	mov	w9, wzr
  41834c:	b	418364 <ferror@plt+0x14ac4>
  418350:	orr	w12, w23, #0x2
  418354:	cmp	w11, #0x0
  418358:	csel	w23, w23, w12, eq  // eq = none
  41835c:	add	x8, x8, #0x1
  418360:	tbz	w10, #7, 4183a8 <ferror@plt+0x14b08>
  418364:	add	x10, x27, x8
  418368:	cmp	x10, x22
  41836c:	b.cs	4183ac <ferror@plt+0x14b0c>  // b.hs, b.nlast
  418370:	ldrb	w10, [x10]
  418374:	cmp	w9, #0x3f
  418378:	and	x11, x10, #0x7f
  41837c:	b.hi	418350 <ferror@plt+0x14ab0>  // b.pmore
  418380:	mov	w12, w9
  418384:	lsl	x14, x11, x12
  418388:	orr	x20, x14, x20
  41838c:	lsr	x12, x20, x12
  418390:	orr	w13, w23, #0x2
  418394:	cmp	x12, x11
  418398:	csel	w23, w23, w13, eq  // eq = none
  41839c:	add	w9, w9, #0x7
  4183a0:	add	x8, x8, #0x1
  4183a4:	tbnz	w10, #7, 418364 <ferror@plt+0x14ac4>
  4183a8:	and	w23, w23, #0xfffffffe
  4183ac:	lsr	x10, x20, #32
  4183b0:	orr	w9, w23, #0x2
  4183b4:	cmp	x10, #0x0
  4183b8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4183bc:	csel	w9, w9, w23, ne  // ne = any
  4183c0:	add	x19, x27, w8, uxtw
  4183c4:	add	x1, x1, #0xeb9
  4183c8:	tbnz	w9, #0, 4183d8 <ferror@plt+0x14b38>
  4183cc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4183d0:	add	x1, x1, #0xeca
  4183d4:	tbz	w9, #1, 4183e8 <ferror@plt+0x14b48>
  4183d8:	mov	w2, #0x5                   	// #5
  4183dc:	mov	x0, xzr
  4183e0:	bl	403700 <dcgettext@plt>
  4183e4:	bl	43cf70 <error@@Base>
  4183e8:	adrp	x23, 468000 <_bfd_std_section+0x2110>
  4183ec:	add	x23, x23, #0xfe0
  4183f0:	adrp	x2, 44a000 <warn@@Base+0xcfcc>
  4183f4:	mov	w1, #0xf                   	// #15
  4183f8:	mov	x0, x23
  4183fc:	add	x2, x2, #0xda9
  418400:	mov	w3, w20
  418404:	bl	403160 <snprintf@plt>
  418408:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  41840c:	mov	w1, #0x8                   	// #8
  418410:	add	x0, x0, #0x80c
  418414:	mov	x2, x23
  418418:	bl	4037a0 <printf@plt>
  41841c:	cmp	x25, #0x0
  418420:	mov	w8, #0x15                  	// #21
  418424:	mov	w9, #0x9                   	// #9
  418428:	adrp	x0, 44e000 <warn@@Base+0x10fcc>
  41842c:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  418430:	csel	w1, w9, w8, eq  // eq = none
  418434:	add	x0, x0, #0xd8d
  418438:	add	x2, x2, #0x620
  41843c:	bl	4037a0 <printf@plt>
  418440:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  418444:	mov	w2, #0x5                   	// #5
  418448:	mov	x0, xzr
  41844c:	add	x1, x1, #0x820
  418450:	bl	403700 <dcgettext@plt>
  418454:	bl	4037a0 <printf@plt>
  418458:	b	4180fc <ferror@plt+0x1485c>
  41845c:	mov	x20, xzr
  418460:	mov	x19, xzr
  418464:	mov	w9, wzr
  418468:	mov	w8, #0x1                   	// #1
  41846c:	b	418484 <ferror@plt+0x14be4>
  418470:	orr	w12, w8, #0x2
  418474:	cmp	w11, #0x0
  418478:	csel	w8, w8, w12, eq  // eq = none
  41847c:	add	x20, x20, #0x1
  418480:	tbz	w10, #7, 4184c8 <ferror@plt+0x14c28>
  418484:	add	x10, x27, x20
  418488:	cmp	x10, x22
  41848c:	b.cs	4184cc <ferror@plt+0x14c2c>  // b.hs, b.nlast
  418490:	ldrb	w10, [x10]
  418494:	cmp	w9, #0x3f
  418498:	and	x11, x10, #0x7f
  41849c:	b.hi	418470 <ferror@plt+0x14bd0>  // b.pmore
  4184a0:	mov	w12, w9
  4184a4:	lsl	x14, x11, x12
  4184a8:	orr	x19, x14, x19
  4184ac:	lsr	x12, x19, x12
  4184b0:	orr	w13, w8, #0x2
  4184b4:	cmp	x12, x11
  4184b8:	csel	w8, w8, w13, eq  // eq = none
  4184bc:	add	w9, w9, #0x7
  4184c0:	add	x20, x20, #0x1
  4184c4:	tbnz	w10, #7, 418484 <ferror@plt+0x14be4>
  4184c8:	and	w8, w8, #0xfffffffe
  4184cc:	lsr	x10, x19, #32
  4184d0:	orr	w9, w8, #0x2
  4184d4:	cmp	x10, #0x0
  4184d8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4184dc:	csel	w8, w9, w8, ne  // ne = any
  4184e0:	add	x1, x1, #0xeb9
  4184e4:	tbnz	w8, #0, 4184f4 <ferror@plt+0x14c54>
  4184e8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4184ec:	add	x1, x1, #0xeca
  4184f0:	tbz	w8, #1, 418504 <ferror@plt+0x14c64>
  4184f4:	mov	w2, #0x5                   	// #5
  4184f8:	mov	x0, xzr
  4184fc:	bl	403700 <dcgettext@plt>
  418500:	bl	43cf70 <error@@Base>
  418504:	add	x21, x27, w20, uxtw
  418508:	adrp	x20, 468000 <_bfd_std_section+0x2110>
  41850c:	add	x20, x20, #0xfe0
  418510:	adrp	x2, 44a000 <warn@@Base+0xcfcc>
  418514:	mov	w1, #0xf                   	// #15
  418518:	mov	x0, x20
  41851c:	add	x2, x2, #0xda9
  418520:	mov	w3, w19
  418524:	bl	403160 <snprintf@plt>
  418528:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  41852c:	mov	w1, #0x8                   	// #8
  418530:	add	x0, x0, #0x80c
  418534:	mov	x2, x20
  418538:	bl	4037a0 <printf@plt>
  41853c:	ldr	x27, [sp, #104]
  418540:	mov	x8, xzr
  418544:	mov	x20, xzr
  418548:	mov	w10, wzr
  41854c:	mov	w9, #0x1                   	// #1
  418550:	b	418568 <ferror@plt+0x14cc8>
  418554:	orr	w13, w9, #0x2
  418558:	cmp	w12, #0x0
  41855c:	csel	w9, w9, w13, eq  // eq = none
  418560:	add	x8, x8, #0x1
  418564:	tbz	w11, #7, 4185ac <ferror@plt+0x14d0c>
  418568:	add	x11, x21, x8
  41856c:	cmp	x11, x22
  418570:	b.cs	4185b0 <ferror@plt+0x14d10>  // b.hs, b.nlast
  418574:	ldrb	w11, [x11]
  418578:	cmp	w10, #0x3f
  41857c:	and	x12, x11, #0x7f
  418580:	b.hi	418554 <ferror@plt+0x14cb4>  // b.pmore
  418584:	mov	w13, w10
  418588:	lsl	x15, x12, x13
  41858c:	orr	x20, x15, x20
  418590:	lsr	x13, x20, x13
  418594:	orr	w14, w9, #0x2
  418598:	cmp	x13, x12
  41859c:	csel	w9, w9, w14, eq  // eq = none
  4185a0:	add	w10, w10, #0x7
  4185a4:	add	x8, x8, #0x1
  4185a8:	tbnz	w11, #7, 418568 <ferror@plt+0x14cc8>
  4185ac:	and	w9, w9, #0xfffffffe
  4185b0:	lsr	x11, x20, #32
  4185b4:	orr	w10, w9, #0x2
  4185b8:	cmp	x11, #0x0
  4185bc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4185c0:	csel	w9, w10, w9, ne  // ne = any
  4185c4:	add	x19, x21, w8, uxtw
  4185c8:	add	x1, x1, #0xeb9
  4185cc:	tbnz	w9, #0, 4185dc <ferror@plt+0x14d3c>
  4185d0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4185d4:	add	x1, x1, #0xeca
  4185d8:	tbz	w9, #1, 4185ec <ferror@plt+0x14d4c>
  4185dc:	mov	w2, #0x5                   	// #5
  4185e0:	mov	x0, xzr
  4185e4:	bl	403700 <dcgettext@plt>
  4185e8:	bl	43cf70 <error@@Base>
  4185ec:	adrp	x21, 468000 <_bfd_std_section+0x2110>
  4185f0:	add	x21, x21, #0xfe0
  4185f4:	adrp	x2, 44a000 <warn@@Base+0xcfcc>
  4185f8:	mov	w1, #0xf                   	// #15
  4185fc:	mov	x0, x21
  418600:	add	x2, x2, #0xda9
  418604:	mov	w3, w20
  418608:	bl	403160 <snprintf@plt>
  41860c:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  418610:	mov	w1, #0x8                   	// #8
  418614:	add	x0, x0, #0x80c
  418618:	mov	x2, x21
  41861c:	bl	4037a0 <printf@plt>
  418620:	ldur	w23, [x29, #-108]
  418624:	mov	x21, x27
  418628:	b	4187e4 <ferror@plt+0x14f44>
  41862c:	mov	x8, xzr
  418630:	mov	x19, xzr
  418634:	mov	w10, wzr
  418638:	mov	w9, #0x1                   	// #1
  41863c:	b	418654 <ferror@plt+0x14db4>
  418640:	orr	w13, w9, #0x2
  418644:	cmp	w12, #0x0
  418648:	csel	w9, w9, w13, eq  // eq = none
  41864c:	add	x8, x8, #0x1
  418650:	tbz	w11, #7, 418698 <ferror@plt+0x14df8>
  418654:	add	x11, x27, x8
  418658:	cmp	x11, x22
  41865c:	b.cs	41869c <ferror@plt+0x14dfc>  // b.hs, b.nlast
  418660:	ldrb	w11, [x11]
  418664:	cmp	w10, #0x3f
  418668:	and	x12, x11, #0x7f
  41866c:	b.hi	418640 <ferror@plt+0x14da0>  // b.pmore
  418670:	mov	w13, w10
  418674:	lsl	x15, x12, x13
  418678:	orr	x19, x15, x19
  41867c:	lsr	x13, x19, x13
  418680:	orr	w14, w9, #0x2
  418684:	cmp	x13, x12
  418688:	csel	w9, w9, w14, eq  // eq = none
  41868c:	add	w10, w10, #0x7
  418690:	add	x8, x8, #0x1
  418694:	tbnz	w11, #7, 418654 <ferror@plt+0x14db4>
  418698:	and	w9, w9, #0xfffffffe
  41869c:	lsr	x11, x19, #32
  4186a0:	orr	w10, w9, #0x2
  4186a4:	cmp	x11, #0x0
  4186a8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4186ac:	csel	w9, w10, w9, ne  // ne = any
  4186b0:	add	x20, x27, w8, uxtw
  4186b4:	add	x1, x1, #0xeb9
  4186b8:	tbnz	w9, #0, 4186c8 <ferror@plt+0x14e28>
  4186bc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4186c0:	add	x1, x1, #0xeca
  4186c4:	tbz	w9, #1, 4186d8 <ferror@plt+0x14e38>
  4186c8:	mov	w2, #0x5                   	// #5
  4186cc:	mov	x0, xzr
  4186d0:	bl	403700 <dcgettext@plt>
  4186d4:	bl	43cf70 <error@@Base>
  4186d8:	adrp	x23, 468000 <_bfd_std_section+0x2110>
  4186dc:	add	x23, x23, #0xfe0
  4186e0:	adrp	x2, 44a000 <warn@@Base+0xcfcc>
  4186e4:	mov	w1, #0xf                   	// #15
  4186e8:	mov	x0, x23
  4186ec:	add	x2, x2, #0xda9
  4186f0:	mov	w3, w19
  4186f4:	bl	403160 <snprintf@plt>
  4186f8:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  4186fc:	mov	w1, #0x8                   	// #8
  418700:	add	x0, x0, #0x80c
  418704:	mov	x2, x23
  418708:	bl	4037a0 <printf@plt>
  41870c:	ldr	x21, [sp, #104]
  418710:	add	x19, x20, #0x4
  418714:	cmp	x19, x22
  418718:	b.cs	418738 <ferror@plt+0x14e98>  // b.hs, b.nlast
  41871c:	ldur	w23, [x29, #-108]
  418720:	b	41879c <ferror@plt+0x14efc>
  418724:	add	x20, x19, #0x5
  418728:	cmp	x20, x22
  41872c:	b.cs	418748 <ferror@plt+0x14ea8>  // b.hs, b.nlast
  418730:	mov	w1, #0x4                   	// #4
  418734:	b	418768 <ferror@plt+0x14ec8>
  418738:	ldur	w23, [x29, #-108]
  41873c:	cmp	x20, x22
  418740:	b.cc	4187ac <ferror@plt+0x14f0c>  // b.lo, b.ul, b.last
  418744:	b	4187bc <ferror@plt+0x14f1c>
  418748:	cmp	x27, x22
  41874c:	b.cs	418760 <ferror@plt+0x14ec0>  // b.hs, b.nlast
  418750:	sub	w1, w22, w27
  418754:	sub	w8, w1, #0x1
  418758:	cmp	w8, #0x7
  41875c:	b.ls	418768 <ferror@plt+0x14ec8>  // b.plast
  418760:	mov	w1, wzr
  418764:	b	41877c <ferror@plt+0x14edc>
  418768:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41876c:	ldr	x8, [x8, #696]
  418770:	mov	x0, x27
  418774:	blr	x8
  418778:	mov	x1, x0
  41877c:	ldr	x21, [sp, #104]
  418780:	ldur	w23, [x29, #-108]
  418784:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  418788:	add	x0, x0, #0x840
  41878c:	bl	4037a0 <printf@plt>
  418790:	add	x19, x19, #0x9
  418794:	cmp	x19, x22
  418798:	b.cs	4187a4 <ferror@plt+0x14f04>  // b.hs, b.nlast
  41879c:	mov	w1, #0x4                   	// #4
  4187a0:	b	4187c4 <ferror@plt+0x14f24>
  4187a4:	cmp	x20, x22
  4187a8:	b.cs	4187bc <ferror@plt+0x14f1c>  // b.hs, b.nlast
  4187ac:	sub	w1, w22, w20
  4187b0:	sub	w8, w1, #0x1
  4187b4:	cmp	w8, #0x7
  4187b8:	b.ls	4187c4 <ferror@plt+0x14f24>  // b.plast
  4187bc:	mov	w1, wzr
  4187c0:	b	4187d8 <ferror@plt+0x14f38>
  4187c4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4187c8:	ldr	x8, [x8, #696]
  4187cc:	mov	x0, x20
  4187d0:	blr	x8
  4187d4:	mov	x1, x0
  4187d8:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  4187dc:	add	x0, x0, #0x840
  4187e0:	bl	4037a0 <printf@plt>
  4187e4:	add	x20, x19, #0x2
  4187e8:	cmp	x20, x22
  4187ec:	b.hi	418950 <ferror@plt+0x150b0>  // b.pmore
  4187f0:	b.cs	41880c <ferror@plt+0x14f6c>  // b.hs, b.nlast
  4187f4:	mov	w1, #0x2                   	// #2
  4187f8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4187fc:	ldr	x8, [x8, #696]
  418800:	mov	x0, x19
  418804:	blr	x8
  418808:	b	418828 <ferror@plt+0x14f88>
  41880c:	cmp	x19, x22
  418810:	b.cs	418824 <ferror@plt+0x14f84>  // b.hs, b.nlast
  418814:	sub	w1, w22, w19
  418818:	sub	w8, w1, #0x1
  41881c:	cmp	w8, #0x7
  418820:	b.ls	4187f8 <ferror@plt+0x14f58>  // b.plast
  418824:	mov	x0, xzr
  418828:	ldr	w21, [sp, #112]
  41882c:	and	x23, x0, #0xffff
  418830:	add	x19, x20, x23
  418834:	cmp	x19, x22
  418838:	b.hi	41984c <ferror@plt+0x15fac>  // b.pmore
  41883c:	adrp	x27, 465000 <_sch_istable+0x1c50>
  418840:	ldr	x1, [x27, #3816]
  418844:	mov	w0, #0x28                  	// #40
  418848:	bl	4030b0 <putc@plt>
  41884c:	ldr	w1, [sp, #96]
  418850:	ldr	w2, [sp, #80]
  418854:	ldr	x5, [sp, #88]
  418858:	ldur	x6, [x29, #-104]
  41885c:	mov	x0, x20
  418860:	mov	w3, w21
  418864:	mov	x4, x23
  418868:	bl	422200 <ferror@plt+0x1e960>
  41886c:	ldr	x1, [x27, #3816]
  418870:	mov	w20, w0
  418874:	mov	w0, #0x29                  	// #41
  418878:	bl	4030b0 <putc@plt>
  41887c:	ldur	w8, [x29, #-88]
  418880:	cbnz	w8, 4180ec <ferror@plt+0x1484c>
  418884:	cbz	w20, 4180ec <ferror@plt+0x1484c>
  418888:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41888c:	mov	w2, #0x5                   	// #5
  418890:	mov	x0, xzr
  418894:	add	x1, x1, #0x8c1
  418898:	bl	403700 <dcgettext@plt>
  41889c:	bl	4037a0 <printf@plt>
  4188a0:	b	4180ec <ferror@plt+0x1484c>
  4188a4:	ldur	x10, [x29, #-104]
  4188a8:	mov	x20, x3
  4188ac:	add	x27, x20, #0x1
  4188b0:	stur	x3, [x29, #-120]
  4188b4:	ldr	x9, [x10, #32]
  4188b8:	ldr	x10, [x10, #48]
  4188bc:	add	x22, x9, x10
  4188c0:	cmp	x27, x22
  4188c4:	b.ls	418984 <ferror@plt+0x150e4>  // b.plast
  4188c8:	mov	x19, #0xffffffffffffffff    	// #-1
  4188cc:	mov	x8, #0xffffffffffffffff    	// #-1
  4188d0:	mov	x25, x26
  4188d4:	str	x8, [sp, #96]
  4188d8:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4188dc:	mov	w2, #0x5                   	// #5
  4188e0:	mov	x0, xzr
  4188e4:	add	x1, x1, #0x7b8
  4188e8:	bl	403700 <dcgettext@plt>
  4188ec:	mov	x1, x28
  4188f0:	bl	43d034 <warn@@Base>
  4188f4:	ldr	x22, [sp, #72]
  4188f8:	ldur	x9, [x29, #-120]
  4188fc:	mov	x27, x20
  418900:	b	419814 <ferror@plt+0x15f74>
  418904:	ldur	x27, [x29, #-120]
  418908:	lsl	x12, x20, #1
  41890c:	add	x8, x27, x12
  418910:	cmp	x8, x22
  418914:	b.ls	4191dc <ferror@plt+0x1593c>  // b.plast
  418918:	mov	x25, x26
  41891c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  418920:	mov	w2, #0x5                   	// #5
  418924:	mov	x0, xzr
  418928:	add	x1, x1, #0x7b8
  41892c:	bl	403700 <dcgettext@plt>
  418930:	mov	x1, x28
  418934:	bl	43d034 <warn@@Base>
  418938:	ldr	x22, [sp, #72]
  41893c:	ldur	x19, [x29, #-72]
  418940:	ldur	x9, [x29, #-120]
  418944:	b	4199b0 <ferror@plt+0x16110>
  418948:	mov	x25, x26
  41894c:	mov	x19, x10
  418950:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  418954:	mov	w2, #0x5                   	// #5
  418958:	mov	x0, xzr
  41895c:	add	x1, x1, #0x7b8
  418960:	bl	403700 <dcgettext@plt>
  418964:	mov	x1, x28
  418968:	bl	43d034 <warn@@Base>
  41896c:	ldur	x9, [x29, #-120]
  418970:	stp	x25, x19, [x29, #-56]
  418974:	mov	x27, x19
  418978:	ldr	x22, [sp, #72]
  41897c:	ldur	x19, [x29, #-72]
  418980:	b	418044 <ferror@plt+0x147a4>
  418984:	ldr	x9, [x8, #16]
  418988:	cmp	w25, #0x8
  41898c:	mov	x19, #0xffffffffffffffff    	// #-1
  418990:	str	x9, [sp, #32]
  418994:	ldp	w9, w8, [x8, #4]
  418998:	str	w8, [sp, #8]
  41899c:	lsl	w8, w25, #1
  4189a0:	sub	w8, w8, #0x1
  4189a4:	str	w9, [sp, #28]
  4189a8:	sub	x9, x28, x20
  4189ac:	str	w8, [sp, #88]
  4189b0:	mov	w8, #0x8                   	// #8
  4189b4:	str	x9, [sp, #80]
  4189b8:	csel	w8, w25, w8, cc  // cc = lo, ul, last
  4189bc:	mov	w9, #0x10                  	// #16
  4189c0:	sub	w8, w9, w8, lsl #1
  4189c4:	stp	x8, x25, [sp, #56]
  4189c8:	mov	x8, #0xffffffffffffffff    	// #-1
  4189cc:	mov	x25, x26
  4189d0:	str	x8, [sp, #96]
  4189d4:	b	418a54 <ferror@plt+0x151b4>
  4189d8:	mov	x3, xzr
  4189dc:	adrp	x10, 466000 <_bfd_std_section+0x110>
  4189e0:	ldrsw	x8, [x10, #1436]
  4189e4:	adrp	x11, 466000 <_bfd_std_section+0x110>
  4189e8:	add	x11, x11, #0x5a0
  4189ec:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  4189f0:	add	w9, w8, #0x1
  4189f4:	add	x21, x11, x8, lsl #6
  4189f8:	and	w8, w9, #0xf
  4189fc:	mov	w1, #0x40                  	// #64
  418a00:	mov	x0, x21
  418a04:	add	x2, x2, #0xe79
  418a08:	str	w8, [x10, #1436]
  418a0c:	stur	x3, [x29, #-80]
  418a10:	bl	403160 <snprintf@plt>
  418a14:	ldr	x8, [sp, #56]
  418a18:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  418a1c:	add	x0, x0, #0x170
  418a20:	add	x1, x21, x8
  418a24:	bl	4037a0 <printf@plt>
  418a28:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  418a2c:	mov	w2, #0x5                   	// #5
  418a30:	mov	x0, xzr
  418a34:	add	x1, x1, #0x8a9
  418a38:	bl	403700 <dcgettext@plt>
  418a3c:	bl	4037a0 <printf@plt>
  418a40:	ldur	w23, [x29, #-108]
  418a44:	ldr	x21, [sp, #104]
  418a48:	add	x27, x20, #0x1
  418a4c:	cmp	x27, x22
  418a50:	b.hi	4188d8 <ferror@plt+0x15038>  // b.pmore
  418a54:	ldr	x8, [sp, #80]
  418a58:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  418a5c:	add	x0, x0, #0x729
  418a60:	add	x1, x8, x20
  418a64:	bl	4037a0 <printf@plt>
  418a68:	cmp	x27, x22
  418a6c:	b.cs	418a78 <ferror@plt+0x151d8>  // b.hs, b.nlast
  418a70:	mov	w1, #0x1                   	// #1
  418a74:	b	418a90 <ferror@plt+0x151f0>
  418a78:	cmp	x20, x22
  418a7c:	b.cs	4197ec <ferror@plt+0x15f4c>  // b.hs, b.nlast
  418a80:	sub	w1, w22, w20
  418a84:	sub	w8, w1, #0x1
  418a88:	cmp	w8, #0x7
  418a8c:	b.hi	4197ec <ferror@plt+0x15f4c>  // b.pmore
  418a90:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  418a94:	ldr	x8, [x8, #696]
  418a98:	mov	x0, x20
  418a9c:	blr	x8
  418aa0:	mov	x21, x0
  418aa4:	cbz	x25, 418c4c <ferror@plt+0x153ac>
  418aa8:	cmp	w21, #0x4
  418aac:	b.ne	418c4c <ferror@plt+0x153ac>  // b.any
  418ab0:	ldur	x10, [x29, #-120]
  418ab4:	add	x8, x28, x25
  418ab8:	mov	x19, xzr
  418abc:	mov	x2, xzr
  418ac0:	mov	w9, wzr
  418ac4:	sub	x20, x8, x10
  418ac8:	mov	w8, #0x1                   	// #1
  418acc:	b	418ae4 <ferror@plt+0x15244>
  418ad0:	orr	w12, w8, #0x2
  418ad4:	cmp	w11, #0x0
  418ad8:	csel	w8, w8, w12, eq  // eq = none
  418adc:	add	x19, x19, #0x1
  418ae0:	tbz	w10, #7, 418b28 <ferror@plt+0x15288>
  418ae4:	add	x10, x25, x19
  418ae8:	cmp	x10, x22
  418aec:	b.cs	418b2c <ferror@plt+0x1528c>  // b.hs, b.nlast
  418af0:	ldrb	w10, [x10]
  418af4:	cmp	w9, #0x3f
  418af8:	and	x11, x10, #0x7f
  418afc:	b.hi	418ad0 <ferror@plt+0x15230>  // b.pmore
  418b00:	mov	w12, w9
  418b04:	lsl	x14, x11, x12
  418b08:	orr	x2, x14, x2
  418b0c:	lsr	x12, x2, x12
  418b10:	orr	w13, w8, #0x2
  418b14:	cmp	x12, x11
  418b18:	csel	w8, w8, w13, eq  // eq = none
  418b1c:	add	w9, w9, #0x7
  418b20:	add	x19, x19, #0x1
  418b24:	tbnz	w10, #7, 418ae4 <ferror@plt+0x15244>
  418b28:	and	w8, w8, #0xfffffffe
  418b2c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  418b30:	add	x1, x1, #0xeb9
  418b34:	tbnz	w8, #0, 418b44 <ferror@plt+0x152a4>
  418b38:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  418b3c:	add	x1, x1, #0xeca
  418b40:	tbz	w8, #1, 418b5c <ferror@plt+0x152bc>
  418b44:	mov	x23, x2
  418b48:	mov	w2, #0x5                   	// #5
  418b4c:	mov	x0, xzr
  418b50:	bl	403700 <dcgettext@plt>
  418b54:	bl	43cf70 <error@@Base>
  418b58:	mov	x2, x23
  418b5c:	ldr	w1, [sp, #88]
  418b60:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  418b64:	add	x0, x0, #0x749
  418b68:	add	x23, x25, w19, uxtw
  418b6c:	str	x2, [sp, #96]
  418b70:	bl	4037a0 <printf@plt>
  418b74:	mov	x9, xzr
  418b78:	mov	x19, xzr
  418b7c:	mov	w10, wzr
  418b80:	mov	w8, #0x1                   	// #1
  418b84:	b	418b9c <ferror@plt+0x152fc>
  418b88:	orr	w13, w8, #0x2
  418b8c:	cmp	w12, #0x0
  418b90:	csel	w8, w8, w13, eq  // eq = none
  418b94:	add	x9, x9, #0x1
  418b98:	tbz	w11, #7, 418be0 <ferror@plt+0x15340>
  418b9c:	add	x11, x23, x9
  418ba0:	cmp	x11, x22
  418ba4:	b.cs	418be4 <ferror@plt+0x15344>  // b.hs, b.nlast
  418ba8:	ldrb	w11, [x11]
  418bac:	cmp	w10, #0x3f
  418bb0:	and	x12, x11, #0x7f
  418bb4:	b.hi	418b88 <ferror@plt+0x152e8>  // b.pmore
  418bb8:	mov	w13, w10
  418bbc:	lsl	x15, x12, x13
  418bc0:	orr	x19, x15, x19
  418bc4:	lsr	x13, x19, x13
  418bc8:	orr	w14, w8, #0x2
  418bcc:	cmp	x13, x12
  418bd0:	csel	w8, w8, w14, eq  // eq = none
  418bd4:	add	w10, w10, #0x7
  418bd8:	add	x9, x9, #0x1
  418bdc:	tbnz	w11, #7, 418b9c <ferror@plt+0x152fc>
  418be0:	and	w8, w8, #0xfffffffe
  418be4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  418be8:	add	x25, x23, w9, uxtw
  418bec:	add	x1, x1, #0xeb9
  418bf0:	tbnz	w8, #0, 418c00 <ferror@plt+0x15360>
  418bf4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  418bf8:	add	x1, x1, #0xeca
  418bfc:	tbz	w8, #1, 418c10 <ferror@plt+0x15370>
  418c00:	mov	w2, #0x5                   	// #5
  418c04:	mov	x0, xzr
  418c08:	bl	403700 <dcgettext@plt>
  418c0c:	bl	43cf70 <error@@Base>
  418c10:	ldr	w1, [sp, #88]
  418c14:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  418c18:	add	x0, x0, #0x749
  418c1c:	mov	x2, x19
  418c20:	bl	4037a0 <printf@plt>
  418c24:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  418c28:	mov	w2, #0x5                   	// #5
  418c2c:	mov	x0, xzr
  418c30:	add	x1, x1, #0x7f3
  418c34:	bl	403700 <dcgettext@plt>
  418c38:	adrp	x3, 442000 <warn@@Base+0x4fcc>
  418c3c:	mov	w2, #0x8                   	// #8
  418c40:	mov	x1, x20
  418c44:	add	x3, x3, #0x620
  418c48:	bl	4037a0 <printf@plt>
  418c4c:	cmp	w21, #0x9
  418c50:	b.hi	4198c8 <ferror@plt+0x16028>  // b.pmore
  418c54:	adrp	x11, 442000 <warn@@Base+0x4fcc>
  418c58:	mov	w8, w21
  418c5c:	add	x11, x11, #0xad2
  418c60:	adr	x9, 418c70 <ferror@plt+0x153d0>
  418c64:	ldrh	w10, [x11, x8, lsl #1]
  418c68:	add	x9, x9, x10, lsl #2
  418c6c:	br	x9
  418c70:	mov	x20, xzr
  418c74:	mov	x21, xzr
  418c78:	mov	w9, wzr
  418c7c:	mov	w8, #0x1                   	// #1
  418c80:	b	418c98 <ferror@plt+0x153f8>
  418c84:	orr	w12, w8, #0x2
  418c88:	cmp	w11, #0x0
  418c8c:	csel	w8, w8, w12, eq  // eq = none
  418c90:	add	x20, x20, #0x1
  418c94:	tbz	w10, #7, 418cdc <ferror@plt+0x1543c>
  418c98:	add	x10, x27, x20
  418c9c:	cmp	x10, x22
  418ca0:	b.cs	418ce0 <ferror@plt+0x15440>  // b.hs, b.nlast
  418ca4:	ldrb	w10, [x10]
  418ca8:	cmp	w9, #0x3f
  418cac:	and	x11, x10, #0x7f
  418cb0:	b.hi	418c84 <ferror@plt+0x153e4>  // b.pmore
  418cb4:	mov	w12, w9
  418cb8:	lsl	x14, x11, x12
  418cbc:	orr	x21, x14, x21
  418cc0:	lsr	x12, x21, x12
  418cc4:	orr	w13, w8, #0x2
  418cc8:	cmp	x12, x11
  418ccc:	csel	w8, w8, w13, eq  // eq = none
  418cd0:	add	w9, w9, #0x7
  418cd4:	add	x20, x20, #0x1
  418cd8:	tbnz	w10, #7, 418c98 <ferror@plt+0x153f8>
  418cdc:	and	w8, w8, #0xfffffffe
  418ce0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  418ce4:	add	x1, x1, #0xeb9
  418ce8:	str	x25, [sp, #112]
  418cec:	tbnz	w8, #0, 418cfc <ferror@plt+0x1545c>
  418cf0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  418cf4:	add	x1, x1, #0xeca
  418cf8:	tbz	w8, #1, 418d0c <ferror@plt+0x1546c>
  418cfc:	mov	w2, #0x5                   	// #5
  418d00:	mov	x0, xzr
  418d04:	bl	403700 <dcgettext@plt>
  418d08:	bl	43cf70 <error@@Base>
  418d0c:	mov	x9, xzr
  418d10:	mov	x25, xzr
  418d14:	mov	w11, wzr
  418d18:	add	x10, x27, w20, uxtw
  418d1c:	mov	w8, #0x1                   	// #1
  418d20:	b	418d38 <ferror@plt+0x15498>
  418d24:	orr	w14, w8, #0x2
  418d28:	cmp	w13, #0x0
  418d2c:	csel	w8, w8, w14, eq  // eq = none
  418d30:	add	x9, x9, #0x1
  418d34:	tbz	w12, #7, 418d7c <ferror@plt+0x154dc>
  418d38:	add	x12, x10, x9
  418d3c:	cmp	x12, x22
  418d40:	b.cs	418d80 <ferror@plt+0x154e0>  // b.hs, b.nlast
  418d44:	ldrb	w12, [x12]
  418d48:	cmp	w11, #0x3f
  418d4c:	and	x13, x12, #0x7f
  418d50:	b.hi	418d24 <ferror@plt+0x15484>  // b.pmore
  418d54:	mov	w14, w11
  418d58:	lsl	x16, x13, x14
  418d5c:	orr	x25, x16, x25
  418d60:	lsr	x14, x25, x14
  418d64:	orr	w15, w8, #0x2
  418d68:	cmp	x14, x13
  418d6c:	csel	w8, w8, w15, eq  // eq = none
  418d70:	add	w11, w11, #0x7
  418d74:	add	x9, x9, #0x1
  418d78:	tbnz	w12, #7, 418d38 <ferror@plt+0x15498>
  418d7c:	and	w8, w8, #0xfffffffe
  418d80:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  418d84:	add	x27, x10, w9, uxtw
  418d88:	add	x1, x1, #0xeb9
  418d8c:	tbnz	w8, #0, 418d9c <ferror@plt+0x154fc>
  418d90:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  418d94:	add	x1, x1, #0xeca
  418d98:	tbz	w8, #1, 418dac <ferror@plt+0x1550c>
  418d9c:	mov	w2, #0x5                   	// #5
  418da0:	mov	x0, xzr
  418da4:	bl	403700 <dcgettext@plt>
  418da8:	bl	43cf70 <error@@Base>
  418dac:	add	x8, x27, #0x2
  418db0:	cmp	x8, x22
  418db4:	b.hi	419958 <ferror@plt+0x160b8>  // b.pmore
  418db8:	mov	x9, xzr
  418dbc:	mov	x20, xzr
  418dc0:	mov	w10, wzr
  418dc4:	mov	w8, #0x1                   	// #1
  418dc8:	b	418de0 <ferror@plt+0x15540>
  418dcc:	orr	w13, w8, #0x2
  418dd0:	cmp	w12, #0x0
  418dd4:	csel	w8, w8, w13, eq  // eq = none
  418dd8:	add	x9, x9, #0x1
  418ddc:	tbz	w11, #7, 418e24 <ferror@plt+0x15584>
  418de0:	add	x11, x27, x9
  418de4:	cmp	x11, x22
  418de8:	b.cs	418e28 <ferror@plt+0x15588>  // b.hs, b.nlast
  418dec:	ldrb	w11, [x11]
  418df0:	cmp	w10, #0x3f
  418df4:	and	x12, x11, #0x7f
  418df8:	b.hi	418dcc <ferror@plt+0x1552c>  // b.pmore
  418dfc:	mov	w13, w10
  418e00:	lsl	x15, x12, x13
  418e04:	orr	x20, x15, x20
  418e08:	lsr	x13, x20, x13
  418e0c:	orr	w14, w8, #0x2
  418e10:	cmp	x13, x12
  418e14:	csel	w8, w8, w14, eq  // eq = none
  418e18:	add	w10, w10, #0x7
  418e1c:	add	x9, x9, #0x1
  418e20:	tbnz	w11, #7, 418de0 <ferror@plt+0x15540>
  418e24:	and	w8, w8, #0xfffffffe
  418e28:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  418e2c:	add	x9, x27, w9, uxtw
  418e30:	add	x1, x1, #0xeb9
  418e34:	str	x9, [sp, #40]
  418e38:	tbnz	w8, #0, 418e48 <ferror@plt+0x155a8>
  418e3c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  418e40:	add	x1, x1, #0xeca
  418e44:	tbz	w8, #1, 418e58 <ferror@plt+0x155b8>
  418e48:	mov	w2, #0x5                   	// #5
  418e4c:	mov	x0, xzr
  418e50:	bl	403700 <dcgettext@plt>
  418e54:	bl	43cf70 <error@@Base>
  418e58:	adrp	x11, 466000 <_bfd_std_section+0x110>
  418e5c:	ldrsw	x8, [x11, #1436]
  418e60:	ldur	x27, [x29, #-80]
  418e64:	adrp	x10, 466000 <_bfd_std_section+0x110>
  418e68:	add	x10, x10, #0x5a0
  418e6c:	add	w9, w8, #0x1
  418e70:	add	x23, x10, x8, lsl #6
  418e74:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  418e78:	add	x3, x21, x27
  418e7c:	and	w8, w9, #0xf
  418e80:	mov	w1, #0x40                  	// #64
  418e84:	mov	x0, x23
  418e88:	add	x2, x2, #0xe79
  418e8c:	str	x21, [sp, #48]
  418e90:	str	w8, [x11, #1436]
  418e94:	bl	403160 <snprintf@plt>
  418e98:	ldr	x21, [sp, #56]
  418e9c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  418ea0:	add	x0, x0, #0x170
  418ea4:	add	x1, x23, x21
  418ea8:	bl	4037a0 <printf@plt>
  418eac:	adrp	x10, 466000 <_bfd_std_section+0x110>
  418eb0:	ldrsw	x8, [x10, #1436]
  418eb4:	adrp	x11, 466000 <_bfd_std_section+0x110>
  418eb8:	add	x11, x11, #0x5a0
  418ebc:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  418ec0:	add	w9, w8, #0x1
  418ec4:	add	x23, x11, x8, lsl #6
  418ec8:	add	x3, x25, x27
  418ecc:	and	w8, w9, #0xf
  418ed0:	mov	w1, #0x40                  	// #64
  418ed4:	mov	x0, x23
  418ed8:	add	x2, x2, #0xe79
  418edc:	str	w8, [x10, #1436]
  418ee0:	bl	403160 <snprintf@plt>
  418ee4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  418ee8:	add	x1, x23, x21
  418eec:	add	x0, x0, #0x170
  418ef0:	bl	4037a0 <printf@plt>
  418ef4:	adrp	x23, 465000 <_sch_istable+0x1c50>
  418ef8:	ldr	x1, [x23, #3816]
  418efc:	mov	w0, #0x28                  	// #40
  418f00:	bl	4030b0 <putc@plt>
  418f04:	ldp	x5, x21, [sp, #32]
  418f08:	ldr	w2, [sp, #28]
  418f0c:	ldr	w3, [sp, #8]
  418f10:	ldur	x6, [x29, #-104]
  418f14:	mov	x0, x21
  418f18:	ldr	x1, [sp, #64]
  418f1c:	mov	x4, x20
  418f20:	bl	422200 <ferror@plt+0x1e960>
  418f24:	ldr	x1, [x23, #3816]
  418f28:	mov	w23, w0
  418f2c:	mov	w0, #0x29                  	// #41
  418f30:	bl	4030b0 <putc@plt>
  418f34:	ldur	w8, [x29, #-88]
  418f38:	cbnz	w8, 418f58 <ferror@plt+0x156b8>
  418f3c:	cbz	w23, 418f58 <ferror@plt+0x156b8>
  418f40:	adrp	x1, 448000 <warn@@Base+0xafcc>
  418f44:	mov	w2, #0x5                   	// #5
  418f48:	mov	x0, xzr
  418f4c:	add	x1, x1, #0x8c1
  418f50:	bl	403700 <dcgettext@plt>
  418f54:	bl	4037a0 <printf@plt>
  418f58:	ldp	x8, x27, [sp, #96]
  418f5c:	ldr	x9, [sp, #48]
  418f60:	cmp	x8, x19
  418f64:	b.ne	418f78 <ferror@plt+0x156d8>  // b.any
  418f68:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  418f6c:	cmp	x9, x25
  418f70:	add	x1, x1, #0x8b9
  418f74:	b.eq	419194 <ferror@plt+0x158f4>  // b.none
  418f78:	cmp	x8, x19
  418f7c:	cset	w8, hi  // hi = pmore
  418f80:	cmp	x9, x25
  418f84:	cset	w9, eq  // eq = none
  418f88:	b.hi	41918c <ferror@plt+0x158ec>  // b.pmore
  418f8c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  418f90:	and	w8, w8, w9
  418f94:	add	x1, x1, #0x8c9
  418f98:	cbz	w8, 4191ac <ferror@plt+0x1590c>
  418f9c:	b	419194 <ferror@plt+0x158f4>
  418fa0:	ldr	x8, [sp, #64]
  418fa4:	add	x20, x27, x8
  418fa8:	cmp	x20, x22
  418fac:	mov	w1, w8
  418fb0:	b.cc	418fc0 <ferror@plt+0x15720>  // b.lo, b.ul, b.last
  418fb4:	cmp	x27, x22
  418fb8:	b.cs	4189d8 <ferror@plt+0x15138>  // b.hs, b.nlast
  418fbc:	sub	w1, w22, w27
  418fc0:	sub	w8, w1, #0x1
  418fc4:	cmp	w8, #0x7
  418fc8:	b.hi	4189d8 <ferror@plt+0x15138>  // b.pmore
  418fcc:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  418fd0:	ldr	x8, [x8, #696]
  418fd4:	mov	x0, x27
  418fd8:	blr	x8
  418fdc:	mov	x3, x0
  418fe0:	b	4189dc <ferror@plt+0x1513c>
  418fe4:	cbz	x25, 419000 <ferror@plt+0x15760>
  418fe8:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  418fec:	mov	w2, #0x5                   	// #5
  418ff0:	mov	x0, xzr
  418ff4:	add	x1, x1, #0x918
  418ff8:	bl	403700 <dcgettext@plt>
  418ffc:	bl	4037a0 <printf@plt>
  419000:	ldur	w23, [x29, #-108]
  419004:	ldr	x21, [sp, #104]
  419008:	mov	x19, xzr
  41900c:	mov	x2, xzr
  419010:	mov	w9, wzr
  419014:	mov	w8, #0x1                   	// #1
  419018:	b	419030 <ferror@plt+0x15790>
  41901c:	orr	w12, w8, #0x2
  419020:	cmp	w11, #0x0
  419024:	csel	w8, w8, w12, eq  // eq = none
  419028:	add	x19, x19, #0x1
  41902c:	tbz	w10, #7, 419074 <ferror@plt+0x157d4>
  419030:	add	x10, x27, x19
  419034:	cmp	x10, x22
  419038:	b.cs	419078 <ferror@plt+0x157d8>  // b.hs, b.nlast
  41903c:	ldrb	w10, [x10]
  419040:	cmp	w9, #0x3f
  419044:	and	x11, x10, #0x7f
  419048:	b.hi	41901c <ferror@plt+0x1577c>  // b.pmore
  41904c:	mov	w12, w9
  419050:	lsl	x14, x11, x12
  419054:	orr	x2, x14, x2
  419058:	lsr	x12, x2, x12
  41905c:	orr	w13, w8, #0x2
  419060:	cmp	x12, x11
  419064:	csel	w8, w8, w13, eq  // eq = none
  419068:	add	w9, w9, #0x7
  41906c:	add	x19, x19, #0x1
  419070:	tbnz	w10, #7, 419030 <ferror@plt+0x15790>
  419074:	and	w8, w8, #0xfffffffe
  419078:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41907c:	add	x1, x1, #0xeb9
  419080:	tbnz	w8, #0, 419090 <ferror@plt+0x157f0>
  419084:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  419088:	add	x1, x1, #0xeca
  41908c:	tbz	w8, #1, 4190a8 <ferror@plt+0x15808>
  419090:	mov	x20, x2
  419094:	mov	w2, #0x5                   	// #5
  419098:	mov	x0, xzr
  41909c:	bl	403700 <dcgettext@plt>
  4190a0:	bl	43cf70 <error@@Base>
  4190a4:	mov	x2, x20
  4190a8:	ldr	w1, [sp, #88]
  4190ac:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  4190b0:	add	x0, x0, #0x749
  4190b4:	add	x20, x27, w19, uxtw
  4190b8:	str	x2, [sp, #96]
  4190bc:	bl	4037a0 <printf@plt>
  4190c0:	mov	x9, xzr
  4190c4:	mov	x19, xzr
  4190c8:	mov	w10, wzr
  4190cc:	mov	w8, #0x1                   	// #1
  4190d0:	b	4190e8 <ferror@plt+0x15848>
  4190d4:	orr	w13, w8, #0x2
  4190d8:	cmp	w12, #0x0
  4190dc:	csel	w8, w8, w13, eq  // eq = none
  4190e0:	add	x9, x9, #0x1
  4190e4:	tbz	w11, #7, 41912c <ferror@plt+0x1588c>
  4190e8:	add	x11, x20, x9
  4190ec:	cmp	x11, x22
  4190f0:	b.cs	419130 <ferror@plt+0x15890>  // b.hs, b.nlast
  4190f4:	ldrb	w11, [x11]
  4190f8:	cmp	w10, #0x3f
  4190fc:	and	x12, x11, #0x7f
  419100:	b.hi	4190d4 <ferror@plt+0x15834>  // b.pmore
  419104:	mov	w13, w10
  419108:	lsl	x15, x12, x13
  41910c:	orr	x19, x15, x19
  419110:	lsr	x13, x19, x13
  419114:	orr	w14, w8, #0x2
  419118:	cmp	x13, x12
  41911c:	csel	w8, w8, w14, eq  // eq = none
  419120:	add	w10, w10, #0x7
  419124:	add	x9, x9, #0x1
  419128:	tbnz	w11, #7, 4190e8 <ferror@plt+0x15848>
  41912c:	and	w8, w8, #0xfffffffe
  419130:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  419134:	add	x20, x20, w9, uxtw
  419138:	add	x1, x1, #0xeb9
  41913c:	tbnz	w8, #0, 41914c <ferror@plt+0x158ac>
  419140:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  419144:	add	x1, x1, #0xeca
  419148:	tbz	w8, #1, 41915c <ferror@plt+0x158bc>
  41914c:	mov	w2, #0x5                   	// #5
  419150:	mov	x0, xzr
  419154:	bl	403700 <dcgettext@plt>
  419158:	bl	43cf70 <error@@Base>
  41915c:	ldr	w1, [sp, #88]
  419160:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  419164:	add	x0, x0, #0x749
  419168:	mov	x2, x19
  41916c:	bl	4037a0 <printf@plt>
  419170:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419174:	mov	w2, #0x5                   	// #5
  419178:	mov	x0, xzr
  41917c:	add	x1, x1, #0x94c
  419180:	bl	403700 <dcgettext@plt>
  419184:	bl	4037a0 <printf@plt>
  419188:	b	418a48 <ferror@plt+0x151a8>
  41918c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419190:	add	x1, x1, #0x8c9
  419194:	mov	w2, #0x5                   	// #5
  419198:	mov	x0, xzr
  41919c:	bl	403700 <dcgettext@plt>
  4191a0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4191a4:	ldr	x1, [x8, #3816]
  4191a8:	bl	402fe0 <fputs@plt>
  4191ac:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4191b0:	ldr	x1, [x8, #3816]
  4191b4:	mov	w0, #0xa                   	// #10
  4191b8:	bl	4030b0 <putc@plt>
  4191bc:	ldur	w23, [x29, #-108]
  4191c0:	ldr	x25, [sp, #112]
  4191c4:	add	x20, x21, x20
  4191c8:	mov	x19, #0xffffffffffffffff    	// #-1
  4191cc:	mov	x8, #0xffffffffffffffff    	// #-1
  4191d0:	mov	x21, x27
  4191d4:	str	x8, [sp, #96]
  4191d8:	b	418a48 <ferror@plt+0x151a8>
  4191dc:	ldr	x10, [x9, #16]
  4191e0:	mov	x11, #0xfffffffffffffffe    	// #-2
  4191e4:	cmp	w20, #0x8
  4191e8:	mov	x8, xzr
  4191ec:	str	x10, [sp, #8]
  4191f0:	ldp	w10, w9, [x9, #4]
  4191f4:	mov	x25, x26
  4191f8:	str	x20, [sp, #80]
  4191fc:	str	x26, [sp, #16]
  419200:	stp	w9, w10, [sp]
  419204:	lsl	w9, w20, #3
  419208:	sub	w9, w9, #0x1
  41920c:	mov	w10, #0x8                   	// #8
  419210:	lsl	x9, x11, x9
  419214:	csel	w10, w20, w10, cc  // cc = lo, ul, last
  419218:	mov	w11, #0x10                  	// #16
  41921c:	mvn	x9, x9
  419220:	sub	w10, w11, w10, lsl #1
  419224:	str	x9, [sp, #64]
  419228:	sub	w9, w12, #0x1
  41922c:	stp	x10, x12, [sp, #48]
  419230:	str	w9, [sp, #28]
  419234:	b	419320 <ferror@plt+0x15a80>
  419238:	adrp	x11, 466000 <_bfd_std_section+0x110>
  41923c:	ldrsw	x8, [x11, #1436]
  419240:	adrp	x10, 466000 <_bfd_std_section+0x110>
  419244:	add	x10, x10, #0x5a0
  419248:	adrp	x23, 447000 <warn@@Base+0x9fcc>
  41924c:	add	w9, w8, #0x1
  419250:	add	x19, x10, x8, lsl #6
  419254:	add	x23, x23, #0xe79
  419258:	and	w8, w9, #0xf
  41925c:	mov	w1, #0x40                  	// #64
  419260:	mov	x0, x19
  419264:	mov	x2, x23
  419268:	str	w8, [x11, #1436]
  41926c:	bl	403160 <snprintf@plt>
  419270:	ldr	x20, [sp, #48]
  419274:	mov	x26, x28
  419278:	mov	x28, x21
  41927c:	adrp	x21, 449000 <warn@@Base+0xbfcc>
  419280:	add	x21, x21, #0x170
  419284:	add	x1, x19, x20
  419288:	mov	x0, x21
  41928c:	bl	4037a0 <printf@plt>
  419290:	adrp	x10, 466000 <_bfd_std_section+0x110>
  419294:	ldrsw	x8, [x10, #1436]
  419298:	ldr	x25, [sp, #88]
  41929c:	adrp	x11, 466000 <_bfd_std_section+0x110>
  4192a0:	add	x11, x11, #0x5a0
  4192a4:	mov	x2, x23
  4192a8:	ldur	w23, [x29, #-108]
  4192ac:	add	w9, w8, #0x1
  4192b0:	add	x19, x11, x8, lsl #6
  4192b4:	and	w8, w9, #0xf
  4192b8:	mov	w1, #0x40                  	// #64
  4192bc:	mov	x0, x19
  4192c0:	mov	x3, x25
  4192c4:	str	w8, [x10, #1436]
  4192c8:	bl	403160 <snprintf@plt>
  4192cc:	add	x1, x19, x20
  4192d0:	mov	x0, x21
  4192d4:	ldr	x19, [sp, #112]
  4192d8:	mov	x21, x28
  4192dc:	mov	x28, x26
  4192e0:	ldr	x26, [sp, #16]
  4192e4:	bl	4037a0 <printf@plt>
  4192e8:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4192ec:	mov	w2, #0x5                   	// #5
  4192f0:	mov	x0, xzr
  4192f4:	add	x1, x1, #0x8a9
  4192f8:	bl	403700 <dcgettext@plt>
  4192fc:	bl	4037a0 <printf@plt>
  419300:	stur	x25, [x29, #-80]
  419304:	mov	x25, x19
  419308:	ldr	x12, [sp, #56]
  41930c:	add	x8, x27, x12
  419310:	cmp	x8, x22
  419314:	ldur	x8, [x29, #-120]
  419318:	sub	x8, x27, x8
  41931c:	b.hi	41891c <ferror@plt+0x1507c>  // b.pmore
  419320:	add	x19, x8, x28
  419324:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  419328:	add	x0, x0, #0x729
  41932c:	mov	x1, x19
  419330:	bl	4037a0 <printf@plt>
  419334:	ldr	x9, [sp, #80]
  419338:	add	x20, x27, x9
  41933c:	cmp	x20, x22
  419340:	mov	w1, w9
  419344:	b.cc	419354 <ferror@plt+0x15ab4>  // b.lo, b.ul, b.last
  419348:	cmp	x27, x22
  41934c:	b.cs	419360 <ferror@plt+0x15ac0>  // b.hs, b.nlast
  419350:	sub	w1, w22, w27
  419354:	sub	w8, w1, #0x1
  419358:	cmp	w8, #0x7
  41935c:	b.ls	419368 <ferror@plt+0x15ac8>  // b.plast
  419360:	mov	x3, xzr
  419364:	b	419380 <ferror@plt+0x15ae0>
  419368:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41936c:	ldr	x8, [x8, #696]
  419370:	mov	x0, x27
  419374:	blr	x8
  419378:	ldr	x9, [sp, #80]
  41937c:	mov	x3, x0
  419380:	add	x27, x20, x9
  419384:	cmp	x27, x22
  419388:	mov	w1, w9
  41938c:	str	x3, [sp, #96]
  419390:	str	x25, [sp, #112]
  419394:	b.cc	4193a4 <ferror@plt+0x15b04>  // b.lo, b.ul, b.last
  419398:	cmp	x20, x22
  41939c:	b.cs	4193b0 <ferror@plt+0x15b10>  // b.hs, b.nlast
  4193a0:	sub	w1, w22, w20
  4193a4:	sub	w8, w1, #0x1
  4193a8:	cmp	w8, #0x7
  4193ac:	b.ls	4193b8 <ferror@plt+0x15b18>  // b.plast
  4193b0:	mov	x10, xzr
  4193b4:	b	4193d0 <ferror@plt+0x15b30>
  4193b8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4193bc:	ldr	x8, [x8, #696]
  4193c0:	mov	x0, x20
  4193c4:	blr	x8
  4193c8:	ldr	x3, [sp, #96]
  4193cc:	mov	x10, x0
  4193d0:	ldr	x20, [sp, #64]
  4193d4:	orr	x8, x10, x3
  4193d8:	cbnz	x8, 419414 <ferror@plt+0x15b74>
  4193dc:	ldur	x0, [x29, #-104]
  4193e0:	mov	x1, x19
  4193e4:	mov	x25, x10
  4193e8:	bl	4039bc <ferror@plt+0x11c>
  4193ec:	ldr	x3, [sp, #96]
  4193f0:	mov	x10, x25
  4193f4:	cbnz	w0, 419414 <ferror@plt+0x15b74>
  4193f8:	ldr	x8, [sp, #80]
  4193fc:	ldur	x0, [x29, #-104]
  419400:	add	x1, x19, x8
  419404:	bl	4039bc <ferror@plt+0x11c>
  419408:	ldr	x3, [sp, #96]
  41940c:	mov	x10, x25
  419410:	cbz	w0, 419988 <ferror@plt+0x160e8>
  419414:	bics	xzr, x20, x3
  419418:	str	x10, [sp, #88]
  41941c:	b.ne	41942c <ferror@plt+0x15b8c>  // b.any
  419420:	and	x8, x10, x20
  419424:	cmp	x8, x20
  419428:	b.ne	419238 <ferror@plt+0x15998>  // b.any
  41942c:	ldur	x10, [x29, #-120]
  419430:	ldr	x25, [sp, #112]
  419434:	cbz	x25, 4195ec <ferror@plt+0x15d4c>
  419438:	add	x8, x28, x25
  41943c:	mov	x20, xzr
  419440:	mov	x15, xzr
  419444:	mov	w9, wzr
  419448:	sub	x23, x8, x10
  41944c:	mov	w8, #0x1                   	// #1
  419450:	b	419468 <ferror@plt+0x15bc8>
  419454:	orr	w12, w8, #0x2
  419458:	cmp	w11, #0x0
  41945c:	csel	w8, w8, w12, eq  // eq = none
  419460:	add	x20, x20, #0x1
  419464:	tbz	w10, #7, 4194ac <ferror@plt+0x15c0c>
  419468:	add	x10, x25, x20
  41946c:	cmp	x10, x22
  419470:	b.cs	4194b0 <ferror@plt+0x15c10>  // b.hs, b.nlast
  419474:	ldrb	w10, [x10]
  419478:	cmp	w9, #0x3f
  41947c:	and	x11, x10, #0x7f
  419480:	b.hi	419454 <ferror@plt+0x15bb4>  // b.pmore
  419484:	mov	w12, w9
  419488:	lsl	x14, x11, x12
  41948c:	orr	x15, x14, x15
  419490:	lsr	x12, x15, x12
  419494:	orr	w13, w8, #0x2
  419498:	cmp	x12, x11
  41949c:	csel	w8, w8, w13, eq  // eq = none
  4194a0:	add	w9, w9, #0x7
  4194a4:	add	x20, x20, #0x1
  4194a8:	tbnz	w10, #7, 419468 <ferror@plt+0x15bc8>
  4194ac:	and	w8, w8, #0xfffffffe
  4194b0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4194b4:	mov	x19, x21
  4194b8:	add	x1, x1, #0xeb9
  4194bc:	tbnz	w8, #0, 4194cc <ferror@plt+0x15c2c>
  4194c0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4194c4:	add	x1, x1, #0xeca
  4194c8:	tbz	w8, #1, 4194e4 <ferror@plt+0x15c44>
  4194cc:	mov	w2, #0x5                   	// #5
  4194d0:	mov	x0, xzr
  4194d4:	mov	x21, x15
  4194d8:	bl	403700 <dcgettext@plt>
  4194dc:	bl	43cf70 <error@@Base>
  4194e0:	mov	x15, x21
  4194e4:	ldr	w1, [sp, #28]
  4194e8:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  4194ec:	add	x0, x0, #0x749
  4194f0:	mov	x2, x15
  4194f4:	add	x21, x25, w20, uxtw
  4194f8:	str	x15, [sp, #40]
  4194fc:	bl	4037a0 <printf@plt>
  419500:	mov	x9, xzr
  419504:	mov	x20, xzr
  419508:	mov	w10, wzr
  41950c:	mov	w8, #0x1                   	// #1
  419510:	b	419528 <ferror@plt+0x15c88>
  419514:	orr	w13, w8, #0x2
  419518:	cmp	w12, #0x0
  41951c:	csel	w8, w8, w13, eq  // eq = none
  419520:	add	x9, x9, #0x1
  419524:	tbz	w11, #7, 41956c <ferror@plt+0x15ccc>
  419528:	add	x11, x21, x9
  41952c:	cmp	x11, x22
  419530:	b.cs	419570 <ferror@plt+0x15cd0>  // b.hs, b.nlast
  419534:	ldrb	w11, [x11]
  419538:	cmp	w10, #0x3f
  41953c:	and	x12, x11, #0x7f
  419540:	b.hi	419514 <ferror@plt+0x15c74>  // b.pmore
  419544:	mov	w13, w10
  419548:	lsl	x15, x12, x13
  41954c:	orr	x20, x15, x20
  419550:	lsr	x13, x20, x13
  419554:	orr	w14, w8, #0x2
  419558:	cmp	x13, x12
  41955c:	csel	w8, w8, w14, eq  // eq = none
  419560:	add	w10, w10, #0x7
  419564:	add	x9, x9, #0x1
  419568:	tbnz	w11, #7, 419528 <ferror@plt+0x15c88>
  41956c:	and	w8, w8, #0xfffffffe
  419570:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  419574:	add	x9, x21, w9, uxtw
  419578:	add	x1, x1, #0xeb9
  41957c:	str	x9, [sp, #112]
  419580:	tbnz	w8, #0, 419590 <ferror@plt+0x15cf0>
  419584:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  419588:	add	x1, x1, #0xeca
  41958c:	tbz	w8, #1, 4195a0 <ferror@plt+0x15d00>
  419590:	mov	w2, #0x5                   	// #5
  419594:	mov	x0, xzr
  419598:	bl	403700 <dcgettext@plt>
  41959c:	bl	43cf70 <error@@Base>
  4195a0:	ldr	w1, [sp, #28]
  4195a4:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  4195a8:	add	x0, x0, #0x749
  4195ac:	mov	x2, x20
  4195b0:	bl	4037a0 <printf@plt>
  4195b4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4195b8:	mov	w2, #0x5                   	// #5
  4195bc:	mov	x0, xzr
  4195c0:	add	x1, x1, #0x7f3
  4195c4:	bl	403700 <dcgettext@plt>
  4195c8:	adrp	x3, 442000 <warn@@Base+0x4fcc>
  4195cc:	mov	w2, #0x8                   	// #8
  4195d0:	mov	x1, x23
  4195d4:	add	x3, x3, #0x620
  4195d8:	bl	4037a0 <printf@plt>
  4195dc:	ldur	w23, [x29, #-108]
  4195e0:	ldr	x3, [sp, #96]
  4195e4:	mov	x21, x19
  4195e8:	b	4195fc <ferror@plt+0x15d5c>
  4195ec:	mov	x8, #0xffffffffffffffff    	// #-1
  4195f0:	str	xzr, [sp, #112]
  4195f4:	str	x8, [sp, #40]
  4195f8:	mov	x20, #0xffffffffffffffff    	// #-1
  4195fc:	add	x19, x27, #0x2
  419600:	cmp	x19, x22
  419604:	b.hi	4198fc <ferror@plt+0x1605c>  // b.pmore
  419608:	b.cs	419618 <ferror@plt+0x15d78>  // b.hs, b.nlast
  41960c:	ldur	x21, [x29, #-80]
  419610:	mov	w1, #0x2                   	// #2
  419614:	b	419634 <ferror@plt+0x15d94>
  419618:	cmp	x27, x22
  41961c:	b.cs	41964c <ferror@plt+0x15dac>  // b.hs, b.nlast
  419620:	ldur	x21, [x29, #-80]
  419624:	sub	w1, w22, w27
  419628:	sub	w8, w1, #0x1
  41962c:	cmp	w8, #0x7
  419630:	b.hi	419650 <ferror@plt+0x15db0>  // b.pmore
  419634:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  419638:	ldr	x8, [x8, #696]
  41963c:	mov	x0, x27
  419640:	blr	x8
  419644:	ldr	x3, [sp, #96]
  419648:	b	419654 <ferror@plt+0x15db4>
  41964c:	ldur	x21, [x29, #-80]
  419650:	mov	x0, xzr
  419654:	and	x23, x0, #0xffff
  419658:	add	x27, x19, x23
  41965c:	cmp	x27, x22
  419660:	b.hi	419928 <ferror@plt+0x16088>  // b.pmore
  419664:	adrp	x8, 466000 <_bfd_std_section+0x110>
  419668:	str	x19, [sp, #32]
  41966c:	mov	x19, x8
  419670:	ldrsw	x8, [x8, #1436]
  419674:	adrp	x10, 466000 <_bfd_std_section+0x110>
  419678:	add	x10, x10, #0x5a0
  41967c:	add	x3, x3, x21
  419680:	add	w9, w8, #0x1
  419684:	stur	x21, [x29, #-80]
  419688:	add	x21, x10, x8, lsl #6
  41968c:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  419690:	and	w8, w9, #0xf
  419694:	mov	w1, #0x40                  	// #64
  419698:	mov	x0, x21
  41969c:	add	x2, x2, #0xe79
  4196a0:	str	w8, [x19, #1436]
  4196a4:	bl	403160 <snprintf@plt>
  4196a8:	ldr	x25, [sp, #48]
  4196ac:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4196b0:	add	x0, x0, #0x170
  4196b4:	add	x1, x21, x25
  4196b8:	bl	4037a0 <printf@plt>
  4196bc:	ldr	x9, [sp, #88]
  4196c0:	ldur	x10, [x29, #-80]
  4196c4:	ldrsw	x8, [x19, #1436]
  4196c8:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  4196cc:	mov	w1, #0x40                  	// #64
  4196d0:	add	x3, x9, x10
  4196d4:	adrp	x10, 466000 <_bfd_std_section+0x110>
  4196d8:	add	x10, x10, #0x5a0
  4196dc:	add	w9, w8, #0x1
  4196e0:	add	x21, x10, x8, lsl #6
  4196e4:	and	w8, w9, #0xf
  4196e8:	mov	x0, x21
  4196ec:	add	x2, x2, #0xe79
  4196f0:	str	w8, [x19, #1436]
  4196f4:	bl	403160 <snprintf@plt>
  4196f8:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4196fc:	add	x1, x21, x25
  419700:	add	x0, x0, #0x170
  419704:	bl	4037a0 <printf@plt>
  419708:	adrp	x21, 465000 <_sch_istable+0x1c50>
  41970c:	ldr	x1, [x21, #3816]
  419710:	mov	w0, #0x28                  	// #40
  419714:	bl	4030b0 <putc@plt>
  419718:	ldr	x0, [sp, #32]
  41971c:	ldp	w3, w2, [sp]
  419720:	ldr	x5, [sp, #8]
  419724:	ldur	x6, [x29, #-104]
  419728:	ldr	x1, [sp, #80]
  41972c:	mov	x4, x23
  419730:	bl	422200 <ferror@plt+0x1e960>
  419734:	ldr	x1, [x21, #3816]
  419738:	mov	w23, w0
  41973c:	mov	w0, #0x29                  	// #41
  419740:	bl	4030b0 <putc@plt>
  419744:	ldur	w8, [x29, #-88]
  419748:	cbnz	w8, 419768 <ferror@plt+0x15ec8>
  41974c:	cbz	w23, 419768 <ferror@plt+0x15ec8>
  419750:	adrp	x1, 448000 <warn@@Base+0xafcc>
  419754:	mov	w2, #0x5                   	// #5
  419758:	mov	x0, xzr
  41975c:	add	x1, x1, #0x8c1
  419760:	bl	403700 <dcgettext@plt>
  419764:	bl	4037a0 <printf@plt>
  419768:	ldp	x10, x9, [sp, #88]
  41976c:	ldp	x21, x25, [sp, #104]
  419770:	ldur	w23, [x29, #-108]
  419774:	ldr	x8, [sp, #40]
  419778:	cmp	x9, x10
  41977c:	b.ne	419790 <ferror@plt+0x15ef0>  // b.any
  419780:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419784:	cmp	x8, x20
  419788:	add	x1, x1, #0x8b9
  41978c:	b.eq	4197c0 <ferror@plt+0x15f20>  // b.none
  419790:	cmp	x8, x20
  419794:	cset	w8, hi  // hi = pmore
  419798:	cmp	x9, x10
  41979c:	cset	w9, eq  // eq = none
  4197a0:	b.hi	4197b8 <ferror@plt+0x15f18>  // b.pmore
  4197a4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4197a8:	and	w8, w9, w8
  4197ac:	add	x1, x1, #0x8c9
  4197b0:	cbz	w8, 4197d8 <ferror@plt+0x15f38>
  4197b4:	b	4197c0 <ferror@plt+0x15f20>
  4197b8:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4197bc:	add	x1, x1, #0x8c9
  4197c0:	mov	w2, #0x5                   	// #5
  4197c4:	mov	x0, xzr
  4197c8:	bl	403700 <dcgettext@plt>
  4197cc:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4197d0:	ldr	x1, [x8, #3816]
  4197d4:	bl	402fe0 <fputs@plt>
  4197d8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4197dc:	ldr	x1, [x8, #3816]
  4197e0:	mov	w0, #0xa                   	// #10
  4197e4:	bl	4030b0 <putc@plt>
  4197e8:	b	419308 <ferror@plt+0x15a68>
  4197ec:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4197f0:	mov	w2, #0x5                   	// #5
  4197f4:	mov	x0, xzr
  4197f8:	add	x1, x1, #0x811
  4197fc:	bl	403700 <dcgettext@plt>
  419800:	bl	4037a0 <printf@plt>
  419804:	ldr	x22, [sp, #72]
  419808:	ldur	w23, [x29, #-108]
  41980c:	ldur	x9, [x29, #-120]
  419810:	ldr	x21, [sp, #104]
  419814:	ldr	x8, [sp, #96]
  419818:	and	x8, x8, x19
  41981c:	cmn	x8, #0x1
  419820:	b.eq	419840 <ferror@plt+0x15fa0>  // b.none
  419824:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419828:	mov	w2, #0x5                   	// #5
  41982c:	mov	x0, xzr
  419830:	add	x1, x1, #0x97d
  419834:	bl	403700 <dcgettext@plt>
  419838:	bl	4037a0 <printf@plt>
  41983c:	ldur	x9, [x29, #-120]
  419840:	ldur	x19, [x29, #-72]
  419844:	stp	x25, x27, [x29, #-56]
  419848:	b	418044 <ferror@plt+0x147a4>
  41984c:	ldr	x21, [sp, #104]
  419850:	ldur	w23, [x29, #-108]
  419854:	mov	x19, x20
  419858:	b	418950 <ferror@plt+0x150b0>
  41985c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419860:	mov	w2, #0x5                   	// #5
  419864:	mov	x0, xzr
  419868:	add	x1, x1, #0x846
  41986c:	bl	403700 <dcgettext@plt>
  419870:	mov	w1, w23
  419874:	bl	43d034 <warn@@Base>
  419878:	ldur	x9, [x29, #-120]
  41987c:	ldr	x22, [sp, #72]
  419880:	ldr	x21, [sp, #104]
  419884:	ldur	x19, [x29, #-72]
  419888:	ldur	w23, [x29, #-108]
  41988c:	stp	x25, x27, [x29, #-56]
  419890:	b	418044 <ferror@plt+0x147a4>
  419894:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419898:	mov	w2, #0x5                   	// #5
  41989c:	mov	x0, xzr
  4198a0:	add	x1, x1, #0x811
  4198a4:	stp	x25, x27, [x29, #-56]
  4198a8:	bl	403700 <dcgettext@plt>
  4198ac:	bl	4037a0 <printf@plt>
  4198b0:	ldr	x22, [sp, #72]
  4198b4:	ldr	x21, [sp, #104]
  4198b8:	ldur	x19, [x29, #-72]
  4198bc:	ldur	x9, [x29, #-120]
  4198c0:	ldur	w23, [x29, #-108]
  4198c4:	b	418044 <ferror@plt+0x147a4>
  4198c8:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4198cc:	mov	w2, #0x5                   	// #5
  4198d0:	mov	x0, xzr
  4198d4:	add	x1, x1, #0x958
  4198d8:	bl	403700 <dcgettext@plt>
  4198dc:	mov	w1, w21
  4198e0:	bl	43cf70 <error@@Base>
  4198e4:	ldur	x9, [x29, #-120]
  4198e8:	ldr	x22, [sp, #72]
  4198ec:	ldur	w23, [x29, #-108]
  4198f0:	ldur	x19, [x29, #-72]
  4198f4:	ldr	x21, [sp, #104]
  4198f8:	b	41803c <ferror@plt+0x1479c>
  4198fc:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419900:	mov	w2, #0x5                   	// #5
  419904:	mov	x0, xzr
  419908:	add	x1, x1, #0x7b8
  41990c:	bl	403700 <dcgettext@plt>
  419910:	mov	x1, x28
  419914:	bl	43d034 <warn@@Base>
  419918:	ldur	x9, [x29, #-120]
  41991c:	ldr	x22, [sp, #72]
  419920:	ldur	x19, [x29, #-72]
  419924:	b	4199ac <ferror@plt+0x1610c>
  419928:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41992c:	mov	w2, #0x5                   	// #5
  419930:	mov	x0, xzr
  419934:	add	x1, x1, #0x7b8
  419938:	bl	403700 <dcgettext@plt>
  41993c:	mov	x1, x28
  419940:	bl	43d034 <warn@@Base>
  419944:	ldr	x22, [sp, #72]
  419948:	ldr	x21, [sp, #104]
  41994c:	ldur	w23, [x29, #-108]
  419950:	mov	x27, x19
  419954:	b	4199a4 <ferror@plt+0x16104>
  419958:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41995c:	mov	w2, #0x5                   	// #5
  419960:	mov	x0, xzr
  419964:	add	x1, x1, #0x7b8
  419968:	bl	403700 <dcgettext@plt>
  41996c:	mov	x1, x28
  419970:	bl	43d034 <warn@@Base>
  419974:	ldr	x22, [sp, #72]
  419978:	ldur	w23, [x29, #-108]
  41997c:	ldur	x9, [x29, #-120]
  419980:	ldp	x21, x25, [sp, #104]
  419984:	b	419814 <ferror@plt+0x15f74>
  419988:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41998c:	mov	w2, #0x5                   	// #5
  419990:	mov	x0, xzr
  419994:	add	x1, x1, #0x811
  419998:	bl	403700 <dcgettext@plt>
  41999c:	bl	4037a0 <printf@plt>
  4199a0:	ldr	x22, [sp, #72]
  4199a4:	ldur	x19, [x29, #-72]
  4199a8:	ldur	x9, [x29, #-120]
  4199ac:	ldr	x25, [sp, #112]
  4199b0:	stp	x25, x27, [x29, #-56]
  4199b4:	b	418044 <ferror@plt+0x147a4>
  4199b8:	ldur	x22, [x29, #-48]
  4199bc:	ldur	x20, [x29, #-104]
  4199c0:	ldr	x8, [x20, #32]
  4199c4:	ldr	x9, [x20, #48]
  4199c8:	add	x8, x8, x9
  4199cc:	cmp	x22, x8
  4199d0:	b.cs	419a0c <ferror@plt+0x1616c>  // b.hs, b.nlast
  4199d4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  4199d8:	adrp	x2, 44b000 <warn@@Base+0xdfcc>
  4199dc:	sub	x3, x8, x22
  4199e0:	add	x1, x1, #0x6c1
  4199e4:	add	x2, x2, #0x6f4
  4199e8:	mov	w4, #0x5                   	// #5
  4199ec:	mov	x0, xzr
  4199f0:	bl	4035d0 <dcngettext@plt>
  4199f4:	ldr	x8, [x20, #32]
  4199f8:	ldr	x9, [x20, #48]
  4199fc:	ldr	x2, [x20, #16]
  419a00:	add	x8, x8, x9
  419a04:	sub	x1, x8, x22
  419a08:	bl	43d034 <warn@@Base>
  419a0c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  419a10:	ldr	x1, [x8, #3816]
  419a14:	mov	w0, #0xa                   	// #10
  419a18:	bl	4030b0 <putc@plt>
  419a1c:	mov	x0, x24
  419a20:	bl	403510 <free@plt>
  419a24:	mov	w0, #0x1                   	// #1
  419a28:	b	419ab8 <ferror@plt+0x16218>
  419a2c:	mov	w1, #0x8                   	// #8
  419a30:	ldr	x8, [x21, #696]
  419a34:	blr	x8
  419a38:	add	x21, x20, #0x2
  419a3c:	cmp	x21, x23
  419a40:	b.cs	419a78 <ferror@plt+0x161d8>  // b.hs, b.nlast
  419a44:	mov	w1, #0x2                   	// #2
  419a48:	adrp	x24, 469000 <_bfd_std_section+0x3110>
  419a4c:	ldr	x8, [x24, #696]
  419a50:	mov	x0, x20
  419a54:	blr	x8
  419a58:	and	w22, w0, #0xffff
  419a5c:	cmp	w22, #0x5
  419a60:	b.ne	419a94 <ferror@plt+0x161f4>  // b.any
  419a64:	add	x22, x20, #0x3
  419a68:	cmp	x22, x23
  419a6c:	b.cs	419ad8 <ferror@plt+0x16238>  // b.hs, b.nlast
  419a70:	mov	w1, #0x1                   	// #1
  419a74:	b	419af0 <ferror@plt+0x16250>
  419a78:	cmp	x20, x23
  419a7c:	b.cs	419a90 <ferror@plt+0x161f0>  // b.hs, b.nlast
  419a80:	sub	w1, w23, w20
  419a84:	sub	w8, w1, #0x1
  419a88:	cmp	w8, #0x7
  419a8c:	b.ls	419a48 <ferror@plt+0x161a8>  // b.plast
  419a90:	mov	w22, wzr
  419a94:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419a98:	add	x1, x1, #0x3f6
  419a9c:	mov	w2, #0x5                   	// #5
  419aa0:	mov	x0, xzr
  419aa4:	bl	403700 <dcgettext@plt>
  419aa8:	ldr	x1, [x25, #16]
  419aac:	mov	w2, w22
  419ab0:	bl	43d034 <warn@@Base>
  419ab4:	mov	w0, wzr
  419ab8:	ldp	x20, x19, [sp, #336]
  419abc:	ldp	x22, x21, [sp, #320]
  419ac0:	ldp	x24, x23, [sp, #304]
  419ac4:	ldp	x26, x25, [sp, #288]
  419ac8:	ldp	x28, x27, [sp, #272]
  419acc:	ldp	x29, x30, [sp, #256]
  419ad0:	add	sp, sp, #0x160
  419ad4:	ret
  419ad8:	cmp	x21, x23
  419adc:	b.cs	419afc <ferror@plt+0x1625c>  // b.hs, b.nlast
  419ae0:	sub	w1, w23, w21
  419ae4:	sub	w8, w1, #0x1
  419ae8:	cmp	w8, #0x7
  419aec:	b.hi	419afc <ferror@plt+0x1625c>  // b.pmore
  419af0:	ldr	x8, [x24, #696]
  419af4:	mov	x0, x21
  419af8:	blr	x8
  419afc:	add	x21, x20, #0x4
  419b00:	cmp	x21, x23
  419b04:	b.cs	419b10 <ferror@plt+0x16270>  // b.hs, b.nlast
  419b08:	mov	w1, #0x1                   	// #1
  419b0c:	b	419b28 <ferror@plt+0x16288>
  419b10:	cmp	x22, x23
  419b14:	b.cs	419b48 <ferror@plt+0x162a8>  // b.hs, b.nlast
  419b18:	sub	w1, w23, w22
  419b1c:	sub	w8, w1, #0x1
  419b20:	cmp	w8, #0x7
  419b24:	b.hi	419b48 <ferror@plt+0x162a8>  // b.pmore
  419b28:	ldr	x8, [x24, #696]
  419b2c:	mov	x0, x22
  419b30:	blr	x8
  419b34:	ands	w22, w0, #0xff
  419b38:	b.eq	419b48 <ferror@plt+0x162a8>  // b.none
  419b3c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  419b40:	add	x1, x1, #0x7cb
  419b44:	b	419a9c <ferror@plt+0x161fc>
  419b48:	add	x22, x20, #0x8
  419b4c:	cmp	x22, x23
  419b50:	b.cs	419b8c <ferror@plt+0x162ec>  // b.hs, b.nlast
  419b54:	mov	w1, #0x4                   	// #4
  419b58:	ldr	x8, [x24, #696]
  419b5c:	mov	x0, x21
  419b60:	blr	x8
  419b64:	mov	x20, x0
  419b68:	cbz	w20, 419ba4 <ferror@plt+0x16304>
  419b6c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419b70:	add	x1, x1, #0x43a
  419b74:	mov	w2, #0x5                   	// #5
  419b78:	mov	x0, xzr
  419b7c:	bl	403700 <dcgettext@plt>
  419b80:	ldr	x1, [x25, #16]
  419b84:	mov	w2, w20
  419b88:	b	419ab0 <ferror@plt+0x16210>
  419b8c:	cmp	x21, x23
  419b90:	b.cs	419ba4 <ferror@plt+0x16304>  // b.hs, b.nlast
  419b94:	sub	w1, w23, w21
  419b98:	sub	w8, w1, #0x1
  419b9c:	cmp	w8, #0x7
  419ba0:	b.ls	419b58 <ferror@plt+0x162b8>  // b.plast
  419ba4:	ldr	x8, [sp, #72]
  419ba8:	ldr	x21, [sp, #104]
  419bac:	sub	x20, x22, x8
  419bb0:	mov	x22, x8
  419bb4:	b	41787c <ferror@plt+0x13fdc>
  419bb8:	sub	sp, sp, #0xa0
  419bbc:	stp	x29, x30, [sp, #64]
  419bc0:	stp	x28, x27, [sp, #80]
  419bc4:	stp	x26, x25, [sp, #96]
  419bc8:	stp	x24, x23, [sp, #112]
  419bcc:	stp	x22, x21, [sp, #128]
  419bd0:	stp	x20, x19, [sp, #144]
  419bd4:	mov	x19, x0
  419bd8:	ldr	x21, [x0, #32]
  419bdc:	ldr	x20, [x0, #48]
  419be0:	ldr	x0, [x0, #16]
  419be4:	mov	x24, x1
  419be8:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  419bec:	add	x1, x1, #0x5db
  419bf0:	add	x29, sp, #0x40
  419bf4:	bl	4036d0 <strstr@plt>
  419bf8:	stur	x20, [x29, #-8]
  419bfc:	cbz	x20, 419c50 <ferror@plt+0x163b0>
  419c00:	ldur	x8, [x29, #-8]
  419c04:	mov	x28, x0
  419c08:	add	x26, x21, x8
  419c0c:	cbz	x0, 419c70 <ferror@plt+0x163d0>
  419c10:	ldur	x9, [x29, #-8]
  419c14:	stur	x28, [x29, #-16]
  419c18:	adrp	x28, 469000 <_bfd_std_section+0x3110>
  419c1c:	cmp	x9, #0x0
  419c20:	csel	w8, w9, wzr, gt
  419c24:	cmp	x9, #0x5
  419c28:	mov	w9, #0x4                   	// #4
  419c2c:	csel	w1, w8, w9, lt  // lt = tstop
  419c30:	sub	w8, w1, #0x1
  419c34:	cmp	w8, #0x8
  419c38:	b.cc	419cb0 <ferror@plt+0x16410>  // b.lo, b.ul, b.last
  419c3c:	mov	x23, xzr
  419c40:	add	x25, x21, #0x4
  419c44:	mov	x8, #0xfffffffffffffffc    	// #-4
  419c48:	mov	w9, #0x4                   	// #4
  419c4c:	b	419f24 <ferror@plt+0x16684>
  419c50:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419c54:	add	x1, x1, #0x3c9
  419c58:	mov	w2, #0x5                   	// #5
  419c5c:	mov	x0, xzr
  419c60:	bl	403700 <dcgettext@plt>
  419c64:	ldr	x1, [x19, #16]
  419c68:	bl	4037a0 <printf@plt>
  419c6c:	b	41a2cc <ferror@plt+0x16a2c>
  419c70:	mov	w25, wzr
  419c74:	mov	x23, x21
  419c78:	mov	x0, x24
  419c7c:	bl	424f5c <ferror@plt+0x216bc>
  419c80:	cbz	w0, 419d04 <ferror@plt+0x16464>
  419c84:	stur	x21, [x29, #-24]
  419c88:	adrp	x21, 466000 <_bfd_std_section+0x110>
  419c8c:	ldr	w8, [x21, #1328]
  419c90:	cbz	w8, 419e6c <ferror@plt+0x165cc>
  419c94:	adrp	x22, 466000 <_bfd_std_section+0x110>
  419c98:	ldr	x10, [x22, #1320]
  419c9c:	cmp	w8, #0x1
  419ca0:	b.ne	419d30 <ferror@plt+0x16490>  // b.any
  419ca4:	mov	x9, xzr
  419ca8:	mov	w11, wzr
  419cac:	b	419d68 <ferror@plt+0x164c8>
  419cb0:	ldr	x8, [x28, #696]
  419cb4:	mov	x0, x21
  419cb8:	blr	x8
  419cbc:	mov	w8, #0xffffffff            	// #-1
  419cc0:	mov	x23, x0
  419cc4:	cmp	x0, x8
  419cc8:	add	x0, x21, #0x4
  419ccc:	b.ne	419d20 <ferror@plt+0x16480>  // b.any
  419cd0:	ldur	x8, [x29, #-8]
  419cd4:	add	x25, x21, #0xc
  419cd8:	cmp	x8, #0xc
  419cdc:	b.gt	419f0c <ferror@plt+0x1666c>
  419ce0:	ldur	x8, [x29, #-8]
  419ce4:	cmp	x8, #0x5
  419ce8:	b.lt	419cfc <ferror@plt+0x1645c>  // b.tstop
  419cec:	ldur	x8, [x29, #-8]
  419cf0:	sub	w8, w8, #0x5
  419cf4:	cmp	w8, #0x7
  419cf8:	b.ls	41a31c <ferror@plt+0x16a7c>  // b.plast
  419cfc:	mov	x23, xzr
  419d00:	b	419f1c <ferror@plt+0x1667c>
  419d04:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419d08:	add	x1, x1, #0x477
  419d0c:	mov	w2, #0x5                   	// #5
  419d10:	mov	x0, xzr
  419d14:	bl	403700 <dcgettext@plt>
  419d18:	ldr	x1, [x19, #16]
  419d1c:	b	419fe0 <ferror@plt+0x16740>
  419d20:	mov	x8, #0xfffffffffffffffc    	// #-4
  419d24:	mov	w9, #0x4                   	// #4
  419d28:	mov	x25, x0
  419d2c:	b	419f24 <ferror@plt+0x16684>
  419d30:	and	x9, x8, #0xfffffffe
  419d34:	mov	w11, wzr
  419d38:	mov	w12, wzr
  419d3c:	add	x13, x10, #0xc8
  419d40:	mov	x14, x9
  419d44:	ldur	w15, [x13, #-104]
  419d48:	ldr	w16, [x13], #208
  419d4c:	subs	x14, x14, #0x2
  419d50:	add	w11, w15, w11
  419d54:	add	w12, w16, w12
  419d58:	b.ne	419d44 <ferror@plt+0x164a4>  // b.any
  419d5c:	cmp	x9, x8
  419d60:	add	w11, w12, w11
  419d64:	b.eq	419d88 <ferror@plt+0x164e8>  // b.none
  419d68:	mov	w12, #0x68                  	// #104
  419d6c:	madd	x10, x9, x12, x10
  419d70:	add	x10, x10, #0x60
  419d74:	ldr	w12, [x10], #104
  419d78:	add	x9, x9, #0x1
  419d7c:	cmp	x9, x8
  419d80:	add	w11, w12, w11
  419d84:	b.cc	419d74 <ferror@plt+0x164d4>  // b.lo, b.ul, b.last
  419d88:	cbz	w11, 419e6c <ferror@plt+0x165cc>
  419d8c:	mov	w8, w11
  419d90:	lsl	x0, x8, #4
  419d94:	str	x8, [sp, #8]
  419d98:	bl	403290 <xmalloc@plt>
  419d9c:	ldr	w8, [x21, #1328]
  419da0:	mov	x21, x0
  419da4:	cbz	w8, 419e88 <ferror@plt+0x165e8>
  419da8:	ldr	x10, [x22, #1320]
  419dac:	mov	x9, xzr
  419db0:	mov	w11, #0x68                  	// #104
  419db4:	mov	x15, x21
  419db8:	b	419dc8 <ferror@plt+0x16528>
  419dbc:	add	x9, x9, #0x1
  419dc0:	cmp	x9, x8
  419dc4:	b.cs	419e88 <ferror@plt+0x165e8>  // b.hs, b.nlast
  419dc8:	madd	x12, x9, x11, x10
  419dcc:	ldr	w13, [x12, #96]
  419dd0:	cbz	w13, 419dbc <ferror@plt+0x1651c>
  419dd4:	madd	x14, x9, x11, x10
  419dd8:	ldr	x14, [x14, #88]
  419ddc:	cmp	w13, #0x4
  419de0:	b.cs	419dec <ferror@plt+0x1654c>  // b.hs, b.nlast
  419de4:	mov	x16, xzr
  419de8:	b	419e54 <ferror@plt+0x165b4>
  419dec:	add	x16, x14, x13, lsl #3
  419df0:	cmp	x15, x16
  419df4:	b.cs	419e10 <ferror@plt+0x16570>  // b.hs, b.nlast
  419df8:	add	x16, x15, x13, lsl #4
  419dfc:	sub	x16, x16, #0x8
  419e00:	cmp	x14, x16
  419e04:	b.cs	419e10 <ferror@plt+0x16570>  // b.hs, b.nlast
  419e08:	mov	x16, xzr
  419e0c:	b	419e54 <ferror@plt+0x165b4>
  419e10:	and	x16, x13, #0xfffffffc
  419e14:	dup	v1.2d, x12
  419e18:	add	x17, x15, #0x20
  419e1c:	add	x15, x15, x16, lsl #4
  419e20:	add	x18, x14, #0x10
  419e24:	mov	x0, x16
  419e28:	ldp	q0, q2, [x18, #-16]
  419e2c:	sub	x1, x17, #0x20
  419e30:	mov	v3.16b, v1.16b
  419e34:	subs	x0, x0, #0x4
  419e38:	st2	{v0.2d, v1.2d}, [x1]
  419e3c:	st2	{v2.2d, v3.2d}, [x17]
  419e40:	add	x17, x17, #0x40
  419e44:	add	x18, x18, #0x20
  419e48:	b.ne	419e28 <ferror@plt+0x16588>  // b.any
  419e4c:	cmp	x16, x13
  419e50:	b.eq	419dbc <ferror@plt+0x1651c>  // b.none
  419e54:	ldr	x17, [x14, x16, lsl #3]
  419e58:	add	x16, x16, #0x1
  419e5c:	cmp	x16, x13
  419e60:	stp	x17, x12, [x15], #16
  419e64:	b.cc	419e54 <ferror@plt+0x165b4>  // b.lo, b.ul, b.last
  419e68:	b	419dbc <ferror@plt+0x1651c>
  419e6c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419e70:	add	x1, x1, #0xa7e
  419e74:	mov	w2, #0x5                   	// #5
  419e78:	mov	x0, xzr
  419e7c:	bl	403700 <dcgettext@plt>
  419e80:	bl	4037a0 <printf@plt>
  419e84:	b	41a1fc <ferror@plt+0x1695c>
  419e88:	ldr	x1, [sp, #8]
  419e8c:	adrp	x3, 429000 <ferror@plt+0x25760>
  419e90:	add	x3, x3, #0xa20
  419e94:	mov	w2, #0x10                  	// #16
  419e98:	mov	x0, x21
  419e9c:	bl	4030f0 <qsort@plt>
  419ea0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  419ea4:	ldr	w8, [x8, #1280]
  419ea8:	cbz	w8, 419ed4 <ferror@plt+0x16634>
  419eac:	ldr	x8, [x21]
  419eb0:	cbz	x8, 419ed4 <ferror@plt+0x16634>
  419eb4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419eb8:	add	x1, x1, #0xaa6
  419ebc:	mov	w2, #0x5                   	// #5
  419ec0:	mov	x0, xzr
  419ec4:	bl	403700 <dcgettext@plt>
  419ec8:	ldr	x1, [x19, #16]
  419ecc:	ldr	x2, [x21]
  419ed0:	bl	43d034 <warn@@Base>
  419ed4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  419ed8:	ldr	w8, [x8, #620]
  419edc:	stp	x26, x23, [sp, #24]
  419ee0:	cbz	w8, 41a018 <ferror@plt+0x16778>
  419ee4:	ldr	x8, [x19, #24]
  419ee8:	cbz	x8, 41a018 <ferror@plt+0x16778>
  419eec:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  419ef0:	add	x1, x1, #0x789
  419ef4:	mov	w2, #0x5                   	// #5
  419ef8:	mov	x0, xzr
  419efc:	bl	403700 <dcgettext@plt>
  419f00:	ldp	x1, x2, [x19, #16]
  419f04:	bl	4037a0 <printf@plt>
  419f08:	b	41a034 <ferror@plt+0x16794>
  419f0c:	mov	w1, #0x8                   	// #8
  419f10:	ldr	x8, [x28, #696]
  419f14:	blr	x8
  419f18:	mov	x23, x0
  419f1c:	mov	x8, #0xfffffffffffffff8    	// #-8
  419f20:	mov	w9, #0xc                   	// #12
  419f24:	ldr	x10, [x19, #48]
  419f28:	add	x9, x9, x23
  419f2c:	cmp	x9, x10
  419f30:	b.ls	419f4c <ferror@plt+0x166ac>  // b.plast
  419f34:	ldr	x9, [x19, #32]
  419f38:	add	x8, x8, x25
  419f3c:	mov	x0, x19
  419f40:	sub	x1, x8, x9
  419f44:	bl	4039bc <ferror@plt+0x11c>
  419f48:	cbz	w0, 419fc8 <ferror@plt+0x16728>
  419f4c:	add	x22, x25, #0x2
  419f50:	cmp	x22, x26
  419f54:	b.cs	419f60 <ferror@plt+0x166c0>  // b.hs, b.nlast
  419f58:	mov	w1, #0x2                   	// #2
  419f5c:	b	419f78 <ferror@plt+0x166d8>
  419f60:	cmp	x25, x26
  419f64:	b.cs	419fac <ferror@plt+0x1670c>  // b.hs, b.nlast
  419f68:	sub	w1, w26, w25
  419f6c:	sub	w8, w1, #0x1
  419f70:	cmp	w8, #0x7
  419f74:	b.hi	419fac <ferror@plt+0x1670c>  // b.pmore
  419f78:	ldr	x8, [x28, #696]
  419f7c:	mov	x0, x25
  419f80:	blr	x8
  419f84:	and	x8, x0, #0xffff
  419f88:	cmp	x8, #0x5
  419f8c:	b.ne	419fac <ferror@plt+0x1670c>  // b.any
  419f90:	mov	x8, x26
  419f94:	add	x26, x25, #0x3
  419f98:	cmp	x26, x8
  419f9c:	b.cs	419fe8 <ferror@plt+0x16748>  // b.hs, b.nlast
  419fa0:	mov	x23, x8
  419fa4:	mov	w1, #0x1                   	// #1
  419fa8:	b	41a004 <ferror@plt+0x16764>
  419fac:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419fb0:	add	x1, x1, #0x9ff
  419fb4:	mov	w2, #0x5                   	// #5
  419fb8:	mov	x0, xzr
  419fbc:	bl	403700 <dcgettext@plt>
  419fc0:	bl	43d034 <warn@@Base>
  419fc4:	b	41a2cc <ferror@plt+0x16a2c>
  419fc8:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  419fcc:	add	x1, x1, #0x9a4
  419fd0:	mov	w2, #0x5                   	// #5
  419fd4:	mov	x0, xzr
  419fd8:	bl	403700 <dcgettext@plt>
  419fdc:	mov	x1, x23
  419fe0:	bl	43d034 <warn@@Base>
  419fe4:	b	41a2cc <ferror@plt+0x16a2c>
  419fe8:	cmp	x22, x8
  419fec:	b.cs	41a204 <ferror@plt+0x16964>  // b.hs, b.nlast
  419ff0:	sub	w1, w8, w22
  419ff4:	mov	x23, x8
  419ff8:	sub	w8, w1, #0x1
  419ffc:	cmp	w8, #0x7
  41a000:	b.hi	41a208 <ferror@plt+0x16968>  // b.pmore
  41a004:	ldr	x8, [x28, #696]
  41a008:	mov	x0, x22
  41a00c:	blr	x8
  41a010:	stur	x0, [x29, #-24]
  41a014:	b	41a20c <ferror@plt+0x1696c>
  41a018:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41a01c:	add	x1, x1, #0x7b8
  41a020:	mov	w2, #0x5                   	// #5
  41a024:	mov	x0, xzr
  41a028:	bl	403700 <dcgettext@plt>
  41a02c:	ldr	x1, [x19, #16]
  41a030:	bl	4037a0 <printf@plt>
  41a034:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a038:	add	x1, x1, #0xad0
  41a03c:	mov	w2, #0x5                   	// #5
  41a040:	mov	x0, xzr
  41a044:	bl	403700 <dcgettext@plt>
  41a048:	bl	4037a0 <printf@plt>
  41a04c:	and	w23, w25, #0xff
  41a050:	ldur	x10, [x29, #-24]
  41a054:	ldr	x25, [sp, #8]
  41a058:	adrp	x8, 42a000 <ferror@plt+0x26760>
  41a05c:	adrp	x9, 429000 <ferror@plt+0x25760>
  41a060:	add	x8, x8, #0x1f0
  41a064:	add	x9, x9, #0xa40
  41a068:	cmp	x28, #0x0
  41a06c:	adrp	x22, 44b000 <warn@@Base+0xdfcc>
  41a070:	mov	x26, xzr
  41a074:	str	x21, [sp]
  41a078:	add	x21, x21, #0x8
  41a07c:	add	x22, x22, #0xaeb
  41a080:	csel	x8, x9, x8, ne  // ne = any
  41a084:	str	x8, [sp, #16]
  41a088:	stur	x28, [x29, #-16]
  41a08c:	b	41a0c4 <ferror@plt+0x16824>
  41a090:	mov	w2, #0x5                   	// #5
  41a094:	mov	x0, xzr
  41a098:	mov	x1, x22
  41a09c:	mov	x20, x10
  41a0a0:	bl	403700 <dcgettext@plt>
  41a0a4:	mov	w1, w24
  41a0a8:	mov	x2, x27
  41a0ac:	bl	43d034 <warn@@Base>
  41a0b0:	mov	x10, x20
  41a0b4:	add	x26, x26, #0x1
  41a0b8:	cmp	x26, x25
  41a0bc:	add	x21, x21, #0x10
  41a0c0:	b.cs	41a1e4 <ferror@plt+0x16944>  // b.hs, b.nlast
  41a0c4:	ldr	x8, [x21]
  41a0c8:	mov	w24, w23
  41a0cc:	cbnz	x28, 41a0d4 <ferror@plt+0x16834>
  41a0d0:	ldr	w24, [x8]
  41a0d4:	ldur	x27, [x21, #-8]
  41a0d8:	sub	w9, w24, #0x2
  41a0dc:	cmp	w9, #0x7
  41a0e0:	b.cs	41a090 <ferror@plt+0x167f0>  // b.hs, b.nlast
  41a0e4:	tbnz	x27, #63, 41a14c <ferror@plt+0x168ac>
  41a0e8:	ldur	x9, [x29, #-8]
  41a0ec:	cmp	x27, x9
  41a0f0:	b.ge	41a14c <ferror@plt+0x168ac>  // b.tcont
  41a0f4:	ldr	x22, [x8, #24]
  41a0f8:	ldur	x8, [x29, #-24]
  41a0fc:	add	x28, x8, x27
  41a100:	cbz	x26, 41a1b4 <ferror@plt+0x16914>
  41a104:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41a108:	ldr	w8, [x8, #1280]
  41a10c:	cbz	w8, 41a1b4 <ferror@plt+0x16914>
  41a110:	ldr	x20, [sp, #32]
  41a114:	cmp	x20, x28
  41a118:	b.cs	41a178 <ferror@plt+0x168d8>  // b.hs, b.nlast
  41a11c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a120:	mov	w2, #0x5                   	// #5
  41a124:	mov	x0, xzr
  41a128:	add	x1, x1, #0xb52
  41a12c:	bl	403700 <dcgettext@plt>
  41a130:	ldur	x8, [x29, #-24]
  41a134:	ldr	x3, [x19, #16]
  41a138:	mov	x2, x27
  41a13c:	sub	x1, x20, x8
  41a140:	bl	43d034 <warn@@Base>
  41a144:	ldr	x25, [sp, #8]
  41a148:	b	41a1b4 <ferror@plt+0x16914>
  41a14c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a150:	mov	w2, #0x5                   	// #5
  41a154:	mov	x0, xzr
  41a158:	add	x1, x1, #0xb26
  41a15c:	mov	x24, x10
  41a160:	bl	403700 <dcgettext@plt>
  41a164:	mov	x1, x27
  41a168:	mov	w2, w26
  41a16c:	bl	43d034 <warn@@Base>
  41a170:	mov	x10, x24
  41a174:	b	41a0b4 <ferror@plt+0x16814>
  41a178:	ldr	x25, [sp, #8]
  41a17c:	b.ls	41a1b4 <ferror@plt+0x16914>  // b.plast
  41a180:	cmp	x28, x10
  41a184:	b.eq	41a1d4 <ferror@plt+0x16934>  // b.none
  41a188:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a18c:	mov	w2, #0x5                   	// #5
  41a190:	mov	x0, xzr
  41a194:	add	x1, x1, #0xb82
  41a198:	bl	403700 <dcgettext@plt>
  41a19c:	ldur	x8, [x29, #-24]
  41a1a0:	ldr	x9, [sp, #32]
  41a1a4:	ldr	x3, [x19, #16]
  41a1a8:	mov	x2, x27
  41a1ac:	sub	x1, x9, x8
  41a1b0:	bl	43d034 <warn@@Base>
  41a1b4:	ldp	x8, x1, [sp, #16]
  41a1b8:	mov	x0, x28
  41a1bc:	mov	w2, w24
  41a1c0:	mov	x3, x27
  41a1c4:	mov	x4, x22
  41a1c8:	blr	x8
  41a1cc:	mov	x10, x28
  41a1d0:	str	x28, [sp, #32]
  41a1d4:	ldur	x28, [x29, #-16]
  41a1d8:	adrp	x22, 44b000 <warn@@Base+0xdfcc>
  41a1dc:	add	x22, x22, #0xaeb
  41a1e0:	b	41a0b4 <ferror@plt+0x16814>
  41a1e4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41a1e8:	ldr	x1, [x8, #3816]
  41a1ec:	mov	w0, #0xa                   	// #10
  41a1f0:	bl	4030b0 <putc@plt>
  41a1f4:	ldr	x0, [sp]
  41a1f8:	bl	403510 <free@plt>
  41a1fc:	mov	w0, #0x1                   	// #1
  41a200:	b	41a2d0 <ferror@plt+0x16a30>
  41a204:	mov	x23, x8
  41a208:	stur	xzr, [x29, #-24]
  41a20c:	add	x27, x25, #0x4
  41a210:	mov	x8, x23
  41a214:	cmp	x27, x23
  41a218:	b.cs	41a228 <ferror@plt+0x16988>  // b.hs, b.nlast
  41a21c:	mov	x23, x8
  41a220:	mov	w1, #0x1                   	// #1
  41a224:	b	41a244 <ferror@plt+0x169a4>
  41a228:	mov	x23, x8
  41a22c:	cmp	x26, x8
  41a230:	b.cs	41a278 <ferror@plt+0x169d8>  // b.hs, b.nlast
  41a234:	sub	w1, w23, w26
  41a238:	sub	w8, w1, #0x1
  41a23c:	cmp	w8, #0x7
  41a240:	b.hi	41a278 <ferror@plt+0x169d8>  // b.pmore
  41a244:	ldr	x8, [x28, #696]
  41a248:	mov	x0, x26
  41a24c:	blr	x8
  41a250:	ands	w22, w0, #0xff
  41a254:	b.eq	41a278 <ferror@plt+0x169d8>  // b.none
  41a258:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  41a25c:	add	x1, x1, #0x7cb
  41a260:	mov	w2, #0x5                   	// #5
  41a264:	mov	x0, xzr
  41a268:	bl	403700 <dcgettext@plt>
  41a26c:	ldr	x1, [x19, #16]
  41a270:	mov	w2, w22
  41a274:	b	41a2c8 <ferror@plt+0x16a28>
  41a278:	add	x8, x25, #0x8
  41a27c:	mov	x26, x23
  41a280:	mov	x23, x8
  41a284:	cmp	x8, x26
  41a288:	b.cs	41a2f0 <ferror@plt+0x16a50>  // b.hs, b.nlast
  41a28c:	ldur	x25, [x29, #-24]
  41a290:	mov	w1, #0x4                   	// #4
  41a294:	ldr	x8, [x28, #696]
  41a298:	mov	x0, x27
  41a29c:	blr	x8
  41a2a0:	ldur	x28, [x29, #-16]
  41a2a4:	mov	x22, x0
  41a2a8:	cbz	w22, 419c78 <ferror@plt+0x163d8>
  41a2ac:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a2b0:	add	x1, x1, #0xa41
  41a2b4:	mov	w2, #0x5                   	// #5
  41a2b8:	mov	x0, xzr
  41a2bc:	bl	403700 <dcgettext@plt>
  41a2c0:	ldr	x1, [x19, #16]
  41a2c4:	mov	w2, w22
  41a2c8:	bl	43d034 <warn@@Base>
  41a2cc:	mov	w0, wzr
  41a2d0:	ldp	x20, x19, [sp, #144]
  41a2d4:	ldp	x22, x21, [sp, #128]
  41a2d8:	ldp	x24, x23, [sp, #112]
  41a2dc:	ldp	x26, x25, [sp, #96]
  41a2e0:	ldp	x28, x27, [sp, #80]
  41a2e4:	ldp	x29, x30, [sp, #64]
  41a2e8:	add	sp, sp, #0xa0
  41a2ec:	ret
  41a2f0:	cmp	x27, x26
  41a2f4:	b.cs	41a314 <ferror@plt+0x16a74>  // b.hs, b.nlast
  41a2f8:	ldur	x25, [x29, #-24]
  41a2fc:	sub	w1, w26, w27
  41a300:	sub	w8, w1, #0x1
  41a304:	cmp	w8, #0x7
  41a308:	b.ls	41a294 <ferror@plt+0x169f4>  // b.plast
  41a30c:	ldur	x28, [x29, #-16]
  41a310:	b	419c78 <ferror@plt+0x163d8>
  41a314:	ldp	x25, x28, [x29, #-24]
  41a318:	b	419c78 <ferror@plt+0x163d8>
  41a31c:	ldur	x8, [x29, #-8]
  41a320:	sub	w1, w8, #0x4
  41a324:	b	419f10 <ferror@plt+0x16670>
  41a328:	stp	x29, x30, [sp, #-32]!
  41a32c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a330:	str	x19, [sp, #16]
  41a334:	mov	x19, x0
  41a338:	add	x1, x1, #0xc10
  41a33c:	mov	w2, #0x5                   	// #5
  41a340:	mov	x0, xzr
  41a344:	mov	x29, sp
  41a348:	bl	403700 <dcgettext@plt>
  41a34c:	ldr	x1, [x19, #16]
  41a350:	bl	4037a0 <printf@plt>
  41a354:	ldr	x19, [sp, #16]
  41a358:	mov	w0, #0x1                   	// #1
  41a35c:	ldp	x29, x30, [sp], #32
  41a360:	ret
  41a364:	ldr	w2, [x0, #56]
  41a368:	mov	w4, #0x1                   	// #1
  41a36c:	mov	w3, wzr
  41a370:	b	40bff0 <ferror@plt+0x8750>
  41a374:	sub	sp, sp, #0xa0
  41a378:	stp	x29, x30, [sp, #64]
  41a37c:	stp	x28, x27, [sp, #80]
  41a380:	stp	x26, x25, [sp, #96]
  41a384:	stp	x24, x23, [sp, #112]
  41a388:	stp	x22, x21, [sp, #128]
  41a38c:	stp	x20, x19, [sp, #144]
  41a390:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41a394:	ldr	w8, [x8, #620]
  41a398:	ldr	x21, [x0, #32]
  41a39c:	mov	x19, x0
  41a3a0:	add	x29, sp, #0x40
  41a3a4:	cbz	w8, 41a3d0 <ferror@plt+0x16b30>
  41a3a8:	ldr	x8, [x19, #24]
  41a3ac:	cbz	x8, 41a3d0 <ferror@plt+0x16b30>
  41a3b0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41a3b4:	add	x1, x1, #0x789
  41a3b8:	mov	w2, #0x5                   	// #5
  41a3bc:	mov	x0, xzr
  41a3c0:	bl	403700 <dcgettext@plt>
  41a3c4:	ldp	x1, x2, [x19, #16]
  41a3c8:	bl	4037a0 <printf@plt>
  41a3cc:	b	41a3ec <ferror@plt+0x16b4c>
  41a3d0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41a3d4:	add	x1, x1, #0x7b8
  41a3d8:	mov	w2, #0x5                   	// #5
  41a3dc:	mov	x0, xzr
  41a3e0:	bl	403700 <dcgettext@plt>
  41a3e4:	ldr	x1, [x19, #16]
  41a3e8:	bl	4037a0 <printf@plt>
  41a3ec:	ldr	x8, [x19, #48]
  41a3f0:	cmp	x8, #0x17
  41a3f4:	b.hi	41a404 <ferror@plt+0x16b64>  // b.pmore
  41a3f8:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a3fc:	add	x1, x1, #0xc53
  41a400:	b	41a568 <ferror@plt+0x16cc8>
  41a404:	mov	w1, #0x4                   	// #4
  41a408:	mov	x0, x21
  41a40c:	bl	43d21c <warn@@Base+0x1e8>
  41a410:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a414:	mov	x20, x0
  41a418:	add	x1, x1, #0xc78
  41a41c:	mov	w2, #0x5                   	// #5
  41a420:	mov	x0, xzr
  41a424:	bl	403700 <dcgettext@plt>
  41a428:	and	x22, x20, #0xffffffff
  41a42c:	mov	x1, x22
  41a430:	bl	4037a0 <printf@plt>
  41a434:	sub	w8, w20, #0x3
  41a438:	cmp	w8, #0x6
  41a43c:	b.cc	41a45c <ferror@plt+0x16bbc>  // b.lo, b.ul, b.last
  41a440:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a444:	add	x1, x1, #0xc85
  41a448:	mov	w2, #0x5                   	// #5
  41a44c:	mov	x0, xzr
  41a450:	bl	403700 <dcgettext@plt>
  41a454:	mov	x1, x22
  41a458:	b	41a578 <ferror@plt+0x16cd8>
  41a45c:	cmp	w20, #0x3
  41a460:	b.hi	41a480 <ferror@plt+0x16be0>  // b.pmore
  41a464:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a468:	add	x1, x1, #0xc9f
  41a46c:	mov	w2, #0x5                   	// #5
  41a470:	mov	x0, xzr
  41a474:	bl	403700 <dcgettext@plt>
  41a478:	bl	43d034 <warn@@Base>
  41a47c:	b	41a488 <ferror@plt+0x16be8>
  41a480:	cmp	w20, #0x4
  41a484:	b.ne	41a5a0 <ferror@plt+0x16d00>  // b.any
  41a488:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a48c:	add	x1, x1, #0xcd2
  41a490:	mov	w2, #0x5                   	// #5
  41a494:	mov	x0, xzr
  41a498:	bl	403700 <dcgettext@plt>
  41a49c:	bl	43d034 <warn@@Base>
  41a4a0:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a4a4:	add	x1, x1, #0xd08
  41a4a8:	mov	w2, #0x5                   	// #5
  41a4ac:	mov	x0, xzr
  41a4b0:	bl	403700 <dcgettext@plt>
  41a4b4:	bl	43d034 <warn@@Base>
  41a4b8:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a4bc:	add	x1, x1, #0xd37
  41a4c0:	mov	w2, #0x5                   	// #5
  41a4c4:	mov	x0, xzr
  41a4c8:	bl	403700 <dcgettext@plt>
  41a4cc:	bl	43d034 <warn@@Base>
  41a4d0:	add	x0, x21, #0x4
  41a4d4:	mov	w1, #0x4                   	// #4
  41a4d8:	bl	43d21c <warn@@Base+0x1e8>
  41a4dc:	mov	x25, x0
  41a4e0:	add	x0, x21, #0x8
  41a4e4:	mov	w1, #0x4                   	// #4
  41a4e8:	bl	43d21c <warn@@Base+0x1e8>
  41a4ec:	mov	x22, x0
  41a4f0:	add	x0, x21, #0xc
  41a4f4:	mov	w1, #0x4                   	// #4
  41a4f8:	bl	43d21c <warn@@Base+0x1e8>
  41a4fc:	mov	x23, x0
  41a500:	add	x0, x21, #0x10
  41a504:	mov	w1, #0x4                   	// #4
  41a508:	bl	43d21c <warn@@Base+0x1e8>
  41a50c:	mov	x24, x0
  41a510:	add	x0, x21, #0x14
  41a514:	mov	w1, #0x4                   	// #4
  41a518:	bl	43d21c <warn@@Base+0x1e8>
  41a51c:	ldr	x8, [x19, #48]
  41a520:	and	x26, x25, #0xffffffff
  41a524:	cmp	x26, x8
  41a528:	b.hi	41a560 <ferror@plt+0x16cc0>  // b.pmore
  41a52c:	and	x27, x22, #0xffffffff
  41a530:	cmp	x27, x8
  41a534:	b.hi	41a560 <ferror@plt+0x16cc0>  // b.pmore
  41a538:	and	x9, x23, #0xffffffff
  41a53c:	cmp	x9, x8
  41a540:	b.hi	41a560 <ferror@plt+0x16cc0>  // b.pmore
  41a544:	and	x12, x24, #0xffffffff
  41a548:	cmp	x12, x8
  41a54c:	b.hi	41a560 <ferror@plt+0x16cc0>  // b.pmore
  41a550:	and	x13, x0, #0xffffffff
  41a554:	mov	x20, x0
  41a558:	cmp	x13, x8
  41a55c:	b.ls	41a5b4 <ferror@plt+0x16d14>  // b.plast
  41a560:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a564:	add	x1, x1, #0xd66
  41a568:	mov	w2, #0x5                   	// #5
  41a56c:	mov	x0, xzr
  41a570:	bl	403700 <dcgettext@plt>
  41a574:	ldr	x1, [x19, #16]
  41a578:	bl	43d034 <warn@@Base>
  41a57c:	mov	w0, wzr
  41a580:	ldp	x20, x19, [sp, #144]
  41a584:	ldp	x22, x21, [sp, #128]
  41a588:	ldp	x24, x23, [sp, #112]
  41a58c:	ldp	x26, x25, [sp, #96]
  41a590:	ldp	x28, x27, [sp, #80]
  41a594:	ldp	x29, x30, [sp, #64]
  41a598:	add	sp, sp, #0xa0
  41a59c:	ret
  41a5a0:	cmp	w20, #0x5
  41a5a4:	b.ls	41a4a0 <ferror@plt+0x16c00>  // b.plast
  41a5a8:	cmp	w20, #0x6
  41a5ac:	b.eq	41a4b8 <ferror@plt+0x16c18>  // b.none
  41a5b0:	b	41a4d0 <ferror@plt+0x16c30>
  41a5b4:	subs	w14, w22, w25
  41a5b8:	b.cs	41a5dc <ferror@plt+0x16d3c>  // b.hs, b.nlast
  41a5bc:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a5c0:	add	x1, x1, #0xd89
  41a5c4:	mov	w2, #0x5                   	// #5
  41a5c8:	mov	x0, xzr
  41a5cc:	bl	403700 <dcgettext@plt>
  41a5d0:	mov	w1, w22
  41a5d4:	mov	w2, w25
  41a5d8:	b	41a654 <ferror@plt+0x16db4>
  41a5dc:	subs	w10, w23, w22
  41a5e0:	b.cs	41a604 <ferror@plt+0x16d64>  // b.hs, b.nlast
  41a5e4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a5e8:	add	x1, x1, #0xdb5
  41a5ec:	mov	w2, #0x5                   	// #5
  41a5f0:	mov	x0, xzr
  41a5f4:	bl	403700 <dcgettext@plt>
  41a5f8:	mov	w1, w23
  41a5fc:	mov	w2, w22
  41a600:	b	41a654 <ferror@plt+0x16db4>
  41a604:	subs	w11, w24, w23
  41a608:	stur	w11, [x29, #-16]
  41a60c:	b.cs	41a630 <ferror@plt+0x16d90>  // b.hs, b.nlast
  41a610:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a614:	add	x1, x1, #0xdec
  41a618:	mov	w2, #0x5                   	// #5
  41a61c:	mov	x0, xzr
  41a620:	bl	403700 <dcgettext@plt>
  41a624:	mov	w1, w24
  41a628:	mov	w2, w23
  41a62c:	b	41a654 <ferror@plt+0x16db4>
  41a630:	subs	w16, w20, w24
  41a634:	b.cs	41a65c <ferror@plt+0x16dbc>  // b.hs, b.nlast
  41a638:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a63c:	add	x1, x1, #0xe2d
  41a640:	mov	w2, #0x5                   	// #5
  41a644:	mov	x0, xzr
  41a648:	bl	403700 <dcgettext@plt>
  41a64c:	mov	w1, w20
  41a650:	mov	w2, w24
  41a654:	bl	43d034 <warn@@Base>
  41a658:	b	41a57c <ferror@plt+0x16cdc>
  41a65c:	ldr	x11, [x19, #32]
  41a660:	add	x15, x21, x9
  41a664:	ldur	w9, [x29, #-16]
  41a668:	stur	x15, [x29, #-24]
  41a66c:	add	x8, x11, x8
  41a670:	add	x9, x15, w9, uxtw
  41a674:	cmp	x9, x8
  41a678:	b.ls	41a698 <ferror@plt+0x16df8>  // b.plast
  41a67c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a680:	add	x1, x1, #0xe6e
  41a684:	mov	w2, #0x5                   	// #5
  41a688:	mov	x0, xzr
  41a68c:	bl	403700 <dcgettext@plt>
  41a690:	bl	43d034 <warn@@Base>
  41a694:	b	41a57c <ferror@plt+0x16cdc>
  41a698:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a69c:	lsr	w8, w10, #3
  41a6a0:	add	x1, x1, #0xe9c
  41a6a4:	mov	w2, #0x5                   	// #5
  41a6a8:	mov	x0, xzr
  41a6ac:	stur	w16, [x29, #-28]
  41a6b0:	stp	x13, x12, [sp, #8]
  41a6b4:	str	w14, [sp, #4]
  41a6b8:	lsr	w28, w14, #3
  41a6bc:	stur	x8, [x29, #-8]
  41a6c0:	bl	403700 <dcgettext@plt>
  41a6c4:	bl	4037a0 <printf@plt>
  41a6c8:	cbz	w28, 41a734 <ferror@plt+0x16e94>
  41a6cc:	mov	w22, wzr
  41a6d0:	mov	x24, xzr
  41a6d4:	add	x23, x21, x26
  41a6d8:	mov	w1, #0x8                   	// #8
  41a6dc:	mov	x0, x23
  41a6e0:	bl	43d21c <warn@@Base+0x1e8>
  41a6e4:	mov	x25, x0
  41a6e8:	add	x0, x23, #0x8
  41a6ec:	mov	w1, #0x8                   	// #8
  41a6f0:	bl	43d21c <warn@@Base+0x1e8>
  41a6f4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a6f8:	mov	x26, x0
  41a6fc:	mov	w2, #0x5                   	// #5
  41a700:	mov	x0, xzr
  41a704:	add	x1, x1, #0xea8
  41a708:	bl	403700 <dcgettext@plt>
  41a70c:	add	x8, x25, x26
  41a710:	sub	x3, x8, #0x1
  41a714:	mov	w1, w22
  41a718:	mov	x2, x25
  41a71c:	bl	4037a0 <printf@plt>
  41a720:	add	x24, x24, #0x2
  41a724:	add	x23, x23, #0x10
  41a728:	cmp	x24, x28
  41a72c:	add	w22, w22, #0x1
  41a730:	b.cc	41a6d8 <ferror@plt+0x16e38>  // b.lo, b.ul, b.last
  41a734:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a738:	add	x1, x1, #0xebd
  41a73c:	mov	w2, #0x5                   	// #5
  41a740:	mov	x0, xzr
  41a744:	bl	403700 <dcgettext@plt>
  41a748:	bl	4037a0 <printf@plt>
  41a74c:	ldur	x8, [x29, #-8]
  41a750:	adrp	x28, 466000 <_bfd_std_section+0x110>
  41a754:	adrp	x26, 465000 <_sch_istable+0x1c50>
  41a758:	cbz	w8, 41a828 <ferror@plt+0x16f88>
  41a75c:	mov	w22, wzr
  41a760:	mov	x25, xzr
  41a764:	add	x23, x21, x27
  41a768:	mov	w1, #0x8                   	// #8
  41a76c:	mov	x0, x23
  41a770:	bl	43d21c <warn@@Base+0x1e8>
  41a774:	mov	x27, x0
  41a778:	add	x0, x23, #0x8
  41a77c:	mov	w1, #0x8                   	// #8
  41a780:	bl	43d21c <warn@@Base+0x1e8>
  41a784:	mov	x28, x0
  41a788:	add	x0, x23, #0x10
  41a78c:	mov	w1, #0x8                   	// #8
  41a790:	bl	43d21c <warn@@Base+0x1e8>
  41a794:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a798:	mov	x24, x0
  41a79c:	mov	w2, #0x5                   	// #5
  41a7a0:	mov	x0, xzr
  41a7a4:	add	x1, x1, #0xec9
  41a7a8:	bl	403700 <dcgettext@plt>
  41a7ac:	mov	w1, w22
  41a7b0:	mov	x2, x27
  41a7b4:	mov	x3, x28
  41a7b8:	adrp	x28, 466000 <_bfd_std_section+0x110>
  41a7bc:	bl	4037a0 <printf@plt>
  41a7c0:	ldrsw	x8, [x28, #1436]
  41a7c4:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41a7c8:	add	x10, x10, #0x5a0
  41a7cc:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41a7d0:	add	w9, w8, #0x1
  41a7d4:	add	x27, x10, x8, lsl #6
  41a7d8:	and	w8, w9, #0xf
  41a7dc:	mov	w1, #0x40                  	// #64
  41a7e0:	mov	x0, x27
  41a7e4:	add	x2, x2, #0xe79
  41a7e8:	mov	x3, x24
  41a7ec:	str	w8, [x28, #1436]
  41a7f0:	bl	403160 <snprintf@plt>
  41a7f4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  41a7f8:	add	x0, x0, #0x170
  41a7fc:	mov	x1, x27
  41a800:	bl	4037a0 <printf@plt>
  41a804:	ldr	x1, [x26, #3816]
  41a808:	mov	w0, #0xa                   	// #10
  41a80c:	bl	4030b0 <putc@plt>
  41a810:	ldur	x8, [x29, #-8]
  41a814:	add	x25, x25, #0x3
  41a818:	add	w22, w22, #0x1
  41a81c:	add	x23, x23, #0x18
  41a820:	cmp	x25, x8
  41a824:	b.cc	41a768 <ferror@plt+0x16ec8>  // b.lo, b.ul, b.last
  41a828:	ldur	w8, [x29, #-28]
  41a82c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a830:	add	x1, x1, #0xedc
  41a834:	mov	w2, #0x5                   	// #5
  41a838:	lsr	w8, w8, #3
  41a83c:	mov	x0, xzr
  41a840:	str	x8, [sp, #24]
  41a844:	bl	403700 <dcgettext@plt>
  41a848:	bl	4037a0 <printf@plt>
  41a84c:	ldur	w8, [x29, #-16]
  41a850:	cbz	w8, 41a960 <ferror@plt+0x170c0>
  41a854:	ldur	w8, [x29, #-16]
  41a858:	adrp	x22, 466000 <_bfd_std_section+0x110>
  41a85c:	adrp	x23, 447000 <warn@@Base+0x9fcc>
  41a860:	mov	w24, wzr
  41a864:	sub	w8, w8, #0x14
  41a868:	add	x22, x22, #0x5a0
  41a86c:	add	x23, x23, #0xe79
  41a870:	stur	w8, [x29, #-28]
  41a874:	ldur	x8, [x29, #-24]
  41a878:	mov	w1, #0x8                   	// #8
  41a87c:	add	x25, x8, w24, uxtw
  41a880:	mov	x0, x25
  41a884:	bl	43d21c <warn@@Base+0x1e8>
  41a888:	mov	x26, x0
  41a88c:	add	x0, x25, #0x8
  41a890:	mov	w1, #0x8                   	// #8
  41a894:	bl	43d21c <warn@@Base+0x1e8>
  41a898:	mov	x27, x0
  41a89c:	add	x0, x25, #0x10
  41a8a0:	mov	w1, #0x4                   	// #4
  41a8a4:	bl	43d21c <warn@@Base+0x1e8>
  41a8a8:	ldrsw	x8, [x28, #1436]
  41a8ac:	stur	x0, [x29, #-8]
  41a8b0:	mov	w1, #0x40                  	// #64
  41a8b4:	mov	x2, x23
  41a8b8:	add	w9, w8, #0x1
  41a8bc:	add	x28, x22, x8, lsl #6
  41a8c0:	and	w8, w9, #0xf
  41a8c4:	adrp	x9, 466000 <_bfd_std_section+0x110>
  41a8c8:	mov	x0, x28
  41a8cc:	mov	x3, x26
  41a8d0:	str	w8, [x9, #1436]
  41a8d4:	bl	403160 <snprintf@plt>
  41a8d8:	adrp	x25, 449000 <warn@@Base+0xbfcc>
  41a8dc:	add	x25, x25, #0x170
  41a8e0:	mov	x0, x25
  41a8e4:	mov	x1, x28
  41a8e8:	adrp	x28, 466000 <_bfd_std_section+0x110>
  41a8ec:	bl	4037a0 <printf@plt>
  41a8f0:	ldrsw	x8, [x28, #1436]
  41a8f4:	mov	w1, #0x40                  	// #64
  41a8f8:	mov	x2, x23
  41a8fc:	mov	x3, x27
  41a900:	add	w9, w8, #0x1
  41a904:	add	x26, x22, x8, lsl #6
  41a908:	and	w8, w9, #0xf
  41a90c:	mov	x0, x26
  41a910:	str	w8, [x28, #1436]
  41a914:	bl	403160 <snprintf@plt>
  41a918:	mov	x0, x25
  41a91c:	mov	x1, x26
  41a920:	bl	4037a0 <printf@plt>
  41a924:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  41a928:	mov	w2, #0x5                   	// #5
  41a92c:	mov	x0, xzr
  41a930:	add	x1, x1, #0xbc0
  41a934:	bl	403700 <dcgettext@plt>
  41a938:	ldur	x8, [x29, #-8]
  41a93c:	and	x1, x8, #0xffffffff
  41a940:	bl	4037a0 <printf@plt>
  41a944:	ldur	w8, [x29, #-16]
  41a948:	add	w24, w24, #0x14
  41a94c:	cmp	w24, w8
  41a950:	b.cs	41a960 <ferror@plt+0x170c0>  // b.hs, b.nlast
  41a954:	ldur	w8, [x29, #-28]
  41a958:	cmp	w24, w8
  41a95c:	b.ls	41a874 <ferror@plt+0x16fd4>  // b.plast
  41a960:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a964:	add	x1, x1, #0xeed
  41a968:	mov	w2, #0x5                   	// #5
  41a96c:	mov	x0, xzr
  41a970:	bl	403700 <dcgettext@plt>
  41a974:	bl	4037a0 <printf@plt>
  41a978:	ldr	x25, [sp, #24]
  41a97c:	cbz	w25, 41ac38 <ferror@plt+0x17398>
  41a980:	ldr	x8, [sp, #16]
  41a984:	mov	x22, xzr
  41a988:	adrp	x23, 465000 <_sch_istable+0x1c50>
  41a98c:	add	x26, x21, x8
  41a990:	ldr	x8, [sp, #8]
  41a994:	add	x28, x21, x8
  41a998:	ldr	w8, [sp, #4]
  41a99c:	stp	x28, x26, [x29, #-24]
  41a9a0:	lsr	w8, w8, #4
  41a9a4:	stur	w8, [x29, #-8]
  41a9a8:	b	41a9f8 <ferror@plt+0x17158>
  41a9ac:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a9b0:	mov	w2, #0x5                   	// #5
  41a9b4:	mov	x0, xzr
  41a9b8:	add	x1, x1, #0xf60
  41a9bc:	bl	403700 <dcgettext@plt>
  41a9c0:	mov	w1, w24
  41a9c4:	bl	4037a0 <printf@plt>
  41a9c8:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41a9cc:	mov	w2, #0x5                   	// #5
  41a9d0:	mov	x0, xzr
  41a9d4:	add	x1, x1, #0xf80
  41a9d8:	bl	403700 <dcgettext@plt>
  41a9dc:	mov	w1, w24
  41a9e0:	mov	w2, w22
  41a9e4:	bl	43d034 <warn@@Base>
  41a9e8:	add	x22, x22, #0x1
  41a9ec:	cmp	x22, x25
  41a9f0:	mov	w0, #0x1                   	// #1
  41a9f4:	b.eq	41a580 <ferror@plt+0x16ce0>  // b.none
  41a9f8:	add	x24, x26, x22, lsl #3
  41a9fc:	mov	w1, #0x4                   	// #4
  41aa00:	mov	x0, x24
  41aa04:	bl	43d21c <warn@@Base+0x1e8>
  41aa08:	mov	x21, x0
  41aa0c:	add	x0, x24, #0x4
  41aa10:	mov	w1, #0x4                   	// #4
  41aa14:	bl	43d21c <warn@@Base+0x1e8>
  41aa18:	mov	x24, x0
  41aa1c:	orr	w8, w24, w21
  41aa20:	cbz	w8, 41a9e8 <ferror@plt+0x17148>
  41aa24:	ldr	x9, [x19, #32]
  41aa28:	ldr	x8, [x19, #48]
  41aa2c:	add	x3, x28, w21, uxtw
  41aa30:	add	x9, x9, x8
  41aa34:	cmp	x3, x9
  41aa38:	b.cs	41aa58 <ferror@plt+0x171b8>  // b.hs, b.nlast
  41aa3c:	add	w9, w21, w20
  41aa40:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  41aa44:	sub	w2, w8, w9
  41aa48:	add	x0, x0, #0xf54
  41aa4c:	mov	w1, w22
  41aa50:	bl	4037a0 <printf@plt>
  41aa54:	b	41aa98 <ferror@plt+0x171f8>
  41aa58:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41aa5c:	mov	w2, #0x5                   	// #5
  41aa60:	mov	x0, xzr
  41aa64:	add	x1, x1, #0xefd
  41aa68:	bl	403700 <dcgettext@plt>
  41aa6c:	mov	w1, w22
  41aa70:	mov	w2, w21
  41aa74:	bl	4037a0 <printf@plt>
  41aa78:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41aa7c:	mov	w2, #0x5                   	// #5
  41aa80:	mov	x0, xzr
  41aa84:	add	x1, x1, #0xf18
  41aa88:	bl	403700 <dcgettext@plt>
  41aa8c:	mov	w1, w21
  41aa90:	mov	w2, w22
  41aa94:	bl	43d034 <warn@@Base>
  41aa98:	ldr	x8, [x19, #32]
  41aa9c:	ldr	x9, [x19, #48]
  41aaa0:	add	x21, x28, w24, uxtw
  41aaa4:	add	x8, x8, x9
  41aaa8:	sub	x8, x8, #0x3
  41aaac:	cmp	x21, x8
  41aab0:	b.cs	41a9ac <ferror@plt+0x1710c>  // b.hs, b.nlast
  41aab4:	mov	w1, #0x4                   	// #4
  41aab8:	mov	x0, x21
  41aabc:	bl	43d21c <warn@@Base+0x1e8>
  41aac0:	mov	x24, x0
  41aac4:	lsl	w8, w24, #2
  41aac8:	cmp	w8, w24
  41aacc:	b.cs	41aaf4 <ferror@plt+0x17254>  // b.hs, b.nlast
  41aad0:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  41aad4:	add	x0, x0, #0xfc1
  41aad8:	mov	w1, w24
  41aadc:	bl	4037a0 <printf@plt>
  41aae0:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41aae4:	mov	w2, #0x5                   	// #5
  41aae8:	mov	x0, xzr
  41aaec:	add	x1, x1, #0xfde
  41aaf0:	b	41a9d8 <ferror@plt+0x17138>
  41aaf4:	add	x27, x21, #0x4
  41aaf8:	add	x8, x27, x8
  41aafc:	cmp	x8, x28
  41ab00:	b.cc	41aad0 <ferror@plt+0x17230>  // b.lo, b.ul, b.last
  41ab04:	ldr	x9, [x19, #32]
  41ab08:	ldr	x10, [x19, #48]
  41ab0c:	add	x9, x9, x10
  41ab10:	cmp	x8, x9
  41ab14:	b.cs	41aad0 <ferror@plt+0x17230>  // b.hs, b.nlast
  41ab18:	cmp	w24, #0x2
  41ab1c:	b.cc	41ab30 <ferror@plt+0x17290>  // b.lo, b.ul, b.last
  41ab20:	ldr	x1, [x23, #3816]
  41ab24:	mov	w0, #0xa                   	// #10
  41ab28:	bl	4030b0 <putc@plt>
  41ab2c:	b	41ab34 <ferror@plt+0x17294>
  41ab30:	cbz	w24, 41ac28 <ferror@plt+0x17388>
  41ab34:	cmp	w24, #0x1
  41ab38:	mov	w8, #0x20                  	// #32
  41ab3c:	mov	w9, #0x9                   	// #9
  41ab40:	mov	x25, xzr
  41ab44:	csel	w21, w9, w8, hi  // hi = pmore
  41ab48:	and	x28, x24, #0xffffffff
  41ab4c:	b	41ab5c <ferror@plt+0x172bc>
  41ab50:	subs	x28, x28, #0x1
  41ab54:	add	x25, x25, #0x4
  41ab58:	b.eq	41ac14 <ferror@plt+0x17374>  // b.none
  41ab5c:	and	x8, x25, #0xfffffffc
  41ab60:	add	x0, x27, x8
  41ab64:	mov	w1, #0x4                   	// #4
  41ab68:	bl	43d21c <warn@@Base+0x1e8>
  41ab6c:	ldur	w9, [x29, #-8]
  41ab70:	mov	x26, x0
  41ab74:	and	w8, w26, #0xffffff
  41ab78:	adrp	x10, 44c000 <warn@@Base+0xefcc>
  41ab7c:	cmp	w8, w9
  41ab80:	adrp	x11, 44c000 <warn@@Base+0xefcc>
  41ab84:	csel	w9, wzr, w9, cc  // cc = lo, ul, last
  41ab88:	add	x10, x10, #0x15
  41ab8c:	add	x11, x11, #0x1c
  41ab90:	ubfx	x23, x0, #28, #3
  41ab94:	csel	x0, x11, x10, cc  // cc = lo, ul, last
  41ab98:	sub	w2, w8, w9
  41ab9c:	mov	w1, w21
  41aba0:	bl	4037a0 <printf@plt>
  41aba4:	adrp	x8, 44c000 <warn@@Base+0xefcc>
  41aba8:	adrp	x9, 44c000 <warn@@Base+0xefcc>
  41abac:	cmp	w26, #0x0
  41abb0:	add	x8, x8, #0x33
  41abb4:	add	x9, x9, #0x2c
  41abb8:	csel	x1, x9, x8, lt  // lt = tstop
  41abbc:	mov	w2, #0x5                   	// #5
  41abc0:	mov	x0, xzr
  41abc4:	bl	403700 <dcgettext@plt>
  41abc8:	adrp	x8, 446000 <warn@@Base+0x8fcc>
  41abcc:	add	x8, x8, #0x190
  41abd0:	ldr	x1, [x8, x23, lsl #3]
  41abd4:	mov	x26, x0
  41abd8:	mov	w2, #0x5                   	// #5
  41abdc:	mov	x0, xzr
  41abe0:	bl	403700 <dcgettext@plt>
  41abe4:	mov	x2, x0
  41abe8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  41abec:	add	x0, x0, #0x22
  41abf0:	mov	x1, x26
  41abf4:	bl	4037a0 <printf@plt>
  41abf8:	cmp	w24, #0x2
  41abfc:	b.cc	41ab50 <ferror@plt+0x172b0>  // b.lo, b.ul, b.last
  41ac00:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41ac04:	ldr	x1, [x8, #3816]
  41ac08:	mov	w0, #0xa                   	// #10
  41ac0c:	bl	4030b0 <putc@plt>
  41ac10:	b	41ab50 <ferror@plt+0x172b0>
  41ac14:	ldr	x25, [sp, #24]
  41ac18:	ldp	x28, x26, [x29, #-24]
  41ac1c:	cmp	w24, #0x1
  41ac20:	adrp	x23, 465000 <_sch_istable+0x1c50>
  41ac24:	b.hi	41a9e8 <ferror@plt+0x17148>  // b.pmore
  41ac28:	ldr	x1, [x23, #3816]
  41ac2c:	mov	w0, #0xa                   	// #10
  41ac30:	bl	4030b0 <putc@plt>
  41ac34:	b	41a9e8 <ferror@plt+0x17148>
  41ac38:	mov	w0, #0x1                   	// #1
  41ac3c:	b	41a580 <ferror@plt+0x16ce0>
  41ac40:	sub	sp, sp, #0x150
  41ac44:	stp	x29, x30, [sp, #240]
  41ac48:	stp	x28, x27, [sp, #256]
  41ac4c:	stp	x26, x25, [sp, #272]
  41ac50:	stp	x24, x23, [sp, #288]
  41ac54:	stp	x22, x21, [sp, #304]
  41ac58:	stp	x20, x19, [sp, #320]
  41ac5c:	adrp	x21, 469000 <_bfd_std_section+0x3110>
  41ac60:	ldr	x28, [x0, #32]
  41ac64:	ldr	w8, [x21, #620]
  41ac68:	ldr	x20, [x0, #48]
  41ac6c:	mov	x26, x0
  41ac70:	mov	x19, x1
  41ac74:	add	x29, sp, #0xf0
  41ac78:	cbz	w8, 41aca4 <ferror@plt+0x17404>
  41ac7c:	ldr	x8, [x26, #24]
  41ac80:	cbz	x8, 41aca4 <ferror@plt+0x17404>
  41ac84:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41ac88:	add	x1, x1, #0x789
  41ac8c:	mov	w2, #0x5                   	// #5
  41ac90:	mov	x0, xzr
  41ac94:	bl	403700 <dcgettext@plt>
  41ac98:	ldp	x1, x2, [x26, #16]
  41ac9c:	bl	4037a0 <printf@plt>
  41aca0:	b	41acc0 <ferror@plt+0x17420>
  41aca4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41aca8:	add	x1, x1, #0x7b8
  41acac:	mov	w2, #0x5                   	// #5
  41acb0:	mov	x0, xzr
  41acb4:	bl	403700 <dcgettext@plt>
  41acb8:	ldr	x1, [x26, #16]
  41acbc:	bl	4037a0 <printf@plt>
  41acc0:	mov	w0, #0xa                   	// #10
  41acc4:	mov	x1, x19
  41acc8:	bl	4039f8 <ferror@plt+0x158>
  41accc:	cbz	w0, 41ad00 <ferror@plt+0x17460>
  41acd0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41acd4:	ldr	x9, [x8, #112]
  41acd8:	cbnz	x9, 41ad2c <ferror@plt+0x1748c>
  41acdc:	adrp	x9, 466000 <_bfd_std_section+0x110>
  41ace0:	ldr	x9, [x9, #1272]
  41ace4:	cbz	x9, 41ad2c <ferror@plt+0x1748c>
  41ace8:	ldr	x10, [x9]
  41acec:	cmp	x10, x19
  41acf0:	b.eq	41bfec <ferror@plt+0x1874c>  // b.none
  41acf4:	ldr	x9, [x9, #16]
  41acf8:	cbnz	x9, 41ace8 <ferror@plt+0x17448>
  41acfc:	b	41ad2c <ferror@plt+0x1748c>
  41ad00:	ldr	w8, [x21, #620]
  41ad04:	cbz	w8, 41ad2c <ferror@plt+0x1748c>
  41ad08:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41ad0c:	ldr	x19, [x8, #1272]
  41ad10:	cbz	x19, 41ad2c <ferror@plt+0x1748c>
  41ad14:	ldr	x1, [x19]
  41ad18:	mov	w0, #0xa                   	// #10
  41ad1c:	bl	4039f8 <ferror@plt+0x158>
  41ad20:	cbnz	w0, 41c000 <ferror@plt+0x18760>
  41ad24:	ldr	x19, [x19, #16]
  41ad28:	cbnz	x19, 41ad14 <ferror@plt+0x17474>
  41ad2c:	cmp	x20, #0x1
  41ad30:	b.lt	41c014 <ferror@plt+0x18774>  // b.tstop
  41ad34:	mov	w8, #0x1                   	// #1
  41ad38:	add	x20, x28, x20
  41ad3c:	adrp	x25, 465000 <_sch_istable+0x1c50>
  41ad40:	dup	v0.2d, x8
  41ad44:	str	q0, [sp, #64]
  41ad48:	stp	x20, x26, [sp, #88]
  41ad4c:	b	41ad68 <ferror@plt+0x174c8>
  41ad50:	ldur	x0, [x29, #-72]
  41ad54:	bl	403510 <free@plt>
  41ad58:	ldr	x20, [sp, #88]
  41ad5c:	ldur	x28, [x29, #-48]
  41ad60:	cmp	x28, x20
  41ad64:	b.cs	41c014 <ferror@plt+0x18774>  // b.hs, b.nlast
  41ad68:	add	x19, x28, #0x4
  41ad6c:	sub	w8, w20, w28
  41ad70:	cmp	x19, x20
  41ad74:	mov	w22, #0x4                   	// #4
  41ad78:	csel	w1, w22, w8, cc  // cc = lo, ul, last
  41ad7c:	sub	w8, w1, #0x1
  41ad80:	cmp	w8, #0x7
  41ad84:	b.ls	41ad94 <ferror@plt+0x174f4>  // b.plast
  41ad88:	mov	x23, xzr
  41ad8c:	mov	x27, x19
  41ad90:	b	41ae08 <ferror@plt+0x17568>
  41ad94:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41ad98:	ldr	x8, [x8, #696]
  41ad9c:	mov	x0, x28
  41ada0:	blr	x8
  41ada4:	mov	w8, #0xffffffff            	// #-1
  41ada8:	cmp	x0, x8
  41adac:	b.ne	41add8 <ferror@plt+0x17538>  // b.any
  41adb0:	add	x27, x28, #0xc
  41adb4:	cmp	x27, x20
  41adb8:	b.cs	41ade8 <ferror@plt+0x17548>  // b.hs, b.nlast
  41adbc:	mov	w1, #0x8                   	// #8
  41adc0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41adc4:	ldr	x8, [x8, #696]
  41adc8:	mov	x0, x19
  41adcc:	blr	x8
  41add0:	mov	x23, x0
  41add4:	b	41ae04 <ferror@plt+0x17564>
  41add8:	mov	x23, x0
  41addc:	mov	w22, #0x4                   	// #4
  41ade0:	mov	x27, x19
  41ade4:	b	41ae08 <ferror@plt+0x17568>
  41ade8:	cmp	x19, x20
  41adec:	b.cs	41ae00 <ferror@plt+0x17560>  // b.hs, b.nlast
  41adf0:	sub	w1, w20, w19
  41adf4:	sub	w8, w1, #0x1
  41adf8:	cmp	w8, #0x7
  41adfc:	b.ls	41adc0 <ferror@plt+0x17520>  // b.plast
  41ae00:	mov	x23, xzr
  41ae04:	mov	w22, #0x8                   	// #8
  41ae08:	ldr	x8, [x26, #32]
  41ae0c:	sub	x8, x27, x8
  41ae10:	adds	x8, x8, x23
  41ae14:	b.cs	41bf10 <ferror@plt+0x18670>  // b.hs, b.nlast
  41ae18:	ldr	x9, [x26, #48]
  41ae1c:	cmp	x8, x9
  41ae20:	b.hi	41bf10 <ferror@plt+0x18670>  // b.pmore
  41ae24:	cmp	x23, #0x0
  41ae28:	csel	w8, w23, wzr, gt
  41ae2c:	cmp	x23, #0x3
  41ae30:	mov	w9, #0x2                   	// #2
  41ae34:	csel	w1, w8, w9, lt  // lt = tstop
  41ae38:	sub	w8, w1, #0x1
  41ae3c:	cmp	w8, #0x7
  41ae40:	mov	w19, wzr
  41ae44:	b.hi	41ae5c <ferror@plt+0x175bc>  // b.pmore
  41ae48:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41ae4c:	ldr	x8, [x8, #696]
  41ae50:	mov	x0, x27
  41ae54:	blr	x8
  41ae58:	mov	x19, x0
  41ae5c:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41ae60:	mov	w2, #0x5                   	// #5
  41ae64:	mov	x0, xzr
  41ae68:	add	x1, x1, #0xc78
  41ae6c:	bl	403700 <dcgettext@plt>
  41ae70:	and	x1, x19, #0xffff
  41ae74:	and	w19, w19, #0xffff
  41ae78:	bl	4037a0 <printf@plt>
  41ae7c:	cmp	w19, #0x5
  41ae80:	b.ne	41bf9c <ferror@plt+0x186fc>  // b.any
  41ae84:	cmp	x23, #0x4
  41ae88:	b.gt	41aea8 <ferror@plt+0x17608>
  41ae8c:	cmp	x23, #0x3
  41ae90:	b.lt	41aea0 <ferror@plt+0x17600>  // b.tstop
  41ae94:	sub	w8, w23, #0x3
  41ae98:	cmp	w8, #0x8
  41ae9c:	b.cc	41be1c <ferror@plt+0x1857c>  // b.lo, b.ul, b.last
  41aea0:	add	x21, x27, #0x8
  41aea4:	b	41af24 <ferror@plt+0x17684>
  41aea8:	mov	w1, #0x2                   	// #2
  41aeac:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41aeb0:	ldr	x8, [x8, #696]
  41aeb4:	add	x0, x27, #0x2
  41aeb8:	blr	x8
  41aebc:	ands	w19, w0, #0xffff
  41aec0:	b.eq	41aee0 <ferror@plt+0x17640>  // b.none
  41aec4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41aec8:	mov	w2, #0x5                   	// #5
  41aecc:	mov	x0, xzr
  41aed0:	add	x1, x1, #0x75
  41aed4:	bl	403700 <dcgettext@plt>
  41aed8:	mov	w1, w19
  41aedc:	bl	43d034 <warn@@Base>
  41aee0:	cmp	x23, #0x8
  41aee4:	add	x21, x27, #0x8
  41aee8:	b.gt	41af08 <ferror@plt+0x17668>
  41aeec:	cmp	x23, #0x5
  41aef0:	b.lt	41af24 <ferror@plt+0x17684>  // b.tstop
  41aef4:	sub	w8, w23, #0x5
  41aef8:	cmp	w8, #0x7
  41aefc:	b.hi	41af24 <ferror@plt+0x17684>  // b.pmore
  41af00:	sub	w1, w23, #0x4
  41af04:	b	41af0c <ferror@plt+0x1766c>
  41af08:	mov	w1, #0x4                   	// #4
  41af0c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41af10:	ldr	x8, [x8, #696]
  41af14:	add	x0, x27, #0x4
  41af18:	blr	x8
  41af1c:	mov	x19, x0
  41af20:	cbnz	w19, 41af40 <ferror@plt+0x176a0>
  41af24:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41af28:	mov	w2, #0x5                   	// #5
  41af2c:	mov	x0, xzr
  41af30:	add	x1, x1, #0xab
  41af34:	bl	403700 <dcgettext@plt>
  41af38:	bl	43d034 <warn@@Base>
  41af3c:	mov	w19, wzr
  41af40:	cmp	x23, #0xc
  41af44:	add	x8, x27, x23
  41af48:	stur	x8, [x29, #-48]
  41af4c:	stur	x27, [x29, #-96]
  41af50:	b.gt	41af74 <ferror@plt+0x176d4>
  41af54:	cmp	x23, #0x9
  41af58:	b.lt	41af68 <ferror@plt+0x176c8>  // b.tstop
  41af5c:	sub	w8, w23, #0x9
  41af60:	cmp	w8, #0x7
  41af64:	b.ls	41be24 <ferror@plt+0x18584>  // b.plast
  41af68:	mov	w24, wzr
  41af6c:	stur	xzr, [x29, #-72]
  41af70:	b	41afe4 <ferror@plt+0x17744>
  41af74:	mov	w1, #0x4                   	// #4
  41af78:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41af7c:	ldr	x8, [x8, #696]
  41af80:	mov	x0, x21
  41af84:	blr	x8
  41af88:	cmp	x23, #0x10
  41af8c:	mov	x24, x0
  41af90:	b.gt	41afb0 <ferror@plt+0x17710>
  41af94:	cmp	x23, #0xd
  41af98:	b.lt	41afa8 <ferror@plt+0x17708>  // b.tstop
  41af9c:	sub	w8, w23, #0xd
  41afa0:	cmp	w8, #0x7
  41afa4:	b.ls	41be68 <ferror@plt+0x185c8>  // b.plast
  41afa8:	stur	xzr, [x29, #-72]
  41afac:	b	41afe4 <ferror@plt+0x17744>
  41afb0:	mov	w1, #0x4                   	// #4
  41afb4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41afb8:	ldr	x8, [x8, #696]
  41afbc:	add	x0, x27, #0xc
  41afc0:	blr	x8
  41afc4:	cmp	x23, #0x14
  41afc8:	stur	x0, [x29, #-72]
  41afcc:	b.gt	41bde0 <ferror@plt+0x18540>
  41afd0:	cmp	x23, #0x11
  41afd4:	b.lt	41afe4 <ferror@plt+0x17744>  // b.tstop
  41afd8:	sub	w8, w23, #0x11
  41afdc:	cmp	w8, #0x7
  41afe0:	b.ls	41beb0 <ferror@plt+0x18610>  // b.plast
  41afe4:	stur	xzr, [x29, #-64]
  41afe8:	stur	xzr, [x29, #-80]
  41afec:	stur	xzr, [x29, #-88]
  41aff0:	mov	w23, wzr
  41aff4:	add	x27, x27, #0x20
  41aff8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41affc:	mov	w2, #0x5                   	// #5
  41b000:	mov	x0, xzr
  41b004:	add	x1, x1, #0x136
  41b008:	bl	403700 <dcgettext@plt>
  41b00c:	bl	4037a0 <printf@plt>
  41b010:	stur	x22, [x29, #-56]
  41b014:	cbz	w23, 41b0f8 <ferror@plt+0x17858>
  41b018:	ldur	x8, [x29, #-48]
  41b01c:	mov	w20, #0x1                   	// #1
  41b020:	mov	w22, w23
  41b024:	b	41b044 <ferror@plt+0x177a4>
  41b028:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  41b02c:	add	x0, x0, #0x561
  41b030:	mov	w1, wzr
  41b034:	bl	4037a0 <printf@plt>
  41b038:	ldur	x8, [x29, #-48]
  41b03c:	subs	w22, w22, #0x1
  41b040:	b.eq	41b0b4 <ferror@plt+0x17814>  // b.none
  41b044:	mov	x0, x27
  41b048:	add	x27, x27, #0x1
  41b04c:	cmp	x27, x8
  41b050:	b.cs	41b094 <ferror@plt+0x177f4>  // b.hs, b.nlast
  41b054:	mov	w1, #0x1                   	// #1
  41b058:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41b05c:	ldr	x8, [x8, #696]
  41b060:	blr	x8
  41b064:	and	w21, w0, #0xff
  41b068:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  41b06c:	add	x0, x0, #0x561
  41b070:	mov	w1, w21
  41b074:	bl	4037a0 <printf@plt>
  41b078:	cbz	w21, 41b038 <ferror@plt+0x17798>
  41b07c:	adrp	x8, 463000 <warn@@Base+0x25fcc>
  41b080:	add	x8, x8, #0x3b0
  41b084:	ldrh	w8, [x8, w21, uxtw #1]
  41b088:	lsl	w8, w8, #27
  41b08c:	and	w20, w20, w8, asr #31
  41b090:	b	41b038 <ferror@plt+0x17798>
  41b094:	cmp	x0, x8
  41b098:	b.cs	41b028 <ferror@plt+0x17788>  // b.hs, b.nlast
  41b09c:	ldur	x8, [x29, #-48]
  41b0a0:	sub	w1, w8, w0
  41b0a4:	sub	w8, w1, #0x1
  41b0a8:	cmp	w8, #0x8
  41b0ac:	b.cs	41b028 <ferror@plt+0x17788>  // b.hs, b.nlast
  41b0b0:	b	41b058 <ferror@plt+0x177b8>
  41b0b4:	cbz	w20, 41b114 <ferror@plt+0x17874>
  41b0b8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  41b0bc:	add	x0, x0, #0x14b
  41b0c0:	bl	4037a0 <printf@plt>
  41b0c4:	ldur	x22, [x29, #-56]
  41b0c8:	cbz	w23, 41b104 <ferror@plt+0x17864>
  41b0cc:	ldur	x8, [x29, #-96]
  41b0d0:	mov	w21, w23
  41b0d4:	add	x20, x8, #0x20
  41b0d8:	ldrb	w0, [x20]
  41b0dc:	cbz	w0, 41b104 <ferror@plt+0x17864>
  41b0e0:	ldr	x1, [x25, #3816]
  41b0e4:	bl	4030b0 <putc@plt>
  41b0e8:	subs	x21, x21, #0x1
  41b0ec:	add	x20, x20, #0x1
  41b0f0:	b.ne	41b0d8 <ferror@plt+0x17838>  // b.any
  41b0f4:	b	41b104 <ferror@plt+0x17864>
  41b0f8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  41b0fc:	add	x0, x0, #0x14b
  41b100:	bl	4037a0 <printf@plt>
  41b104:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  41b108:	add	x0, x0, #0x150
  41b10c:	bl	4037a0 <printf@plt>
  41b110:	b	41b118 <ferror@plt+0x17878>
  41b114:	ldur	x22, [x29, #-56]
  41b118:	ldr	x1, [x25, #3816]
  41b11c:	mov	w0, #0xa                   	// #10
  41b120:	bl	4030b0 <putc@plt>
  41b124:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41b128:	mov	w2, #0x5                   	// #5
  41b12c:	mov	x0, xzr
  41b130:	add	x1, x1, #0xe9d
  41b134:	bl	403700 <dcgettext@plt>
  41b138:	bl	4037a0 <printf@plt>
  41b13c:	cbz	w19, 41b1c4 <ferror@plt+0x17924>
  41b140:	mov	w21, wzr
  41b144:	b	41b17c <ferror@plt+0x178dc>
  41b148:	mov	x27, xzr
  41b14c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41b150:	mov	w2, #0x5                   	// #5
  41b154:	mov	x0, xzr
  41b158:	add	x1, x1, #0x153
  41b15c:	bl	403700 <dcgettext@plt>
  41b160:	mov	w1, w21
  41b164:	mov	x2, x27
  41b168:	bl	4037a0 <printf@plt>
  41b16c:	add	w21, w21, #0x1
  41b170:	cmp	w19, w21
  41b174:	mov	x27, x23
  41b178:	b.eq	41b1c8 <ferror@plt+0x17928>  // b.none
  41b17c:	ldur	x8, [x29, #-48]
  41b180:	add	x23, x27, x22
  41b184:	cmp	x23, x8
  41b188:	b.cs	41b194 <ferror@plt+0x178f4>  // b.hs, b.nlast
  41b18c:	mov	w1, w22
  41b190:	b	41b1a0 <ferror@plt+0x17900>
  41b194:	cmp	x27, x8
  41b198:	b.cs	41b148 <ferror@plt+0x178a8>  // b.hs, b.nlast
  41b19c:	sub	w1, w8, w27
  41b1a0:	sub	w8, w1, #0x1
  41b1a4:	cmp	w8, #0x7
  41b1a8:	b.hi	41b148 <ferror@plt+0x178a8>  // b.pmore
  41b1ac:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41b1b0:	ldr	x8, [x8, #696]
  41b1b4:	mov	x0, x27
  41b1b8:	blr	x8
  41b1bc:	mov	x27, x0
  41b1c0:	b	41b14c <ferror@plt+0x178ac>
  41b1c4:	mov	x23, x27
  41b1c8:	ldr	x1, [x25, #3816]
  41b1cc:	mov	w0, #0xa                   	// #10
  41b1d0:	bl	4030b0 <putc@plt>
  41b1d4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41b1d8:	mov	w2, #0x5                   	// #5
  41b1dc:	mov	x0, xzr
  41b1e0:	add	x1, x1, #0xebe
  41b1e4:	bl	403700 <dcgettext@plt>
  41b1e8:	bl	4037a0 <printf@plt>
  41b1ec:	cbz	w24, 41b274 <ferror@plt+0x179d4>
  41b1f0:	mov	w21, wzr
  41b1f4:	b	41b22c <ferror@plt+0x1798c>
  41b1f8:	mov	x23, xzr
  41b1fc:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41b200:	mov	w2, #0x5                   	// #5
  41b204:	mov	x0, xzr
  41b208:	add	x1, x1, #0x153
  41b20c:	bl	403700 <dcgettext@plt>
  41b210:	mov	w1, w21
  41b214:	mov	x2, x23
  41b218:	bl	4037a0 <printf@plt>
  41b21c:	add	w21, w21, #0x1
  41b220:	cmp	w24, w21
  41b224:	mov	x23, x19
  41b228:	b.eq	41b278 <ferror@plt+0x179d8>  // b.none
  41b22c:	ldur	x8, [x29, #-48]
  41b230:	add	x19, x23, x22
  41b234:	cmp	x19, x8
  41b238:	b.cs	41b244 <ferror@plt+0x179a4>  // b.hs, b.nlast
  41b23c:	mov	w1, w22
  41b240:	b	41b250 <ferror@plt+0x179b0>
  41b244:	cmp	x23, x8
  41b248:	b.cs	41b1f8 <ferror@plt+0x17958>  // b.hs, b.nlast
  41b24c:	sub	w1, w8, w23
  41b250:	sub	w8, w1, #0x1
  41b254:	cmp	w8, #0x7
  41b258:	b.hi	41b1f8 <ferror@plt+0x17958>  // b.pmore
  41b25c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41b260:	ldr	x8, [x8, #696]
  41b264:	mov	x0, x23
  41b268:	blr	x8
  41b26c:	mov	x23, x0
  41b270:	b	41b1fc <ferror@plt+0x1795c>
  41b274:	mov	x19, x23
  41b278:	ldr	x1, [x25, #3816]
  41b27c:	mov	w0, #0xa                   	// #10
  41b280:	bl	4030b0 <putc@plt>
  41b284:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41b288:	mov	w2, #0x5                   	// #5
  41b28c:	mov	x0, xzr
  41b290:	add	x1, x1, #0x160
  41b294:	bl	403700 <dcgettext@plt>
  41b298:	bl	4037a0 <printf@plt>
  41b29c:	ldur	x22, [x29, #-72]
  41b2a0:	cbz	w22, 41b37c <ferror@plt+0x17adc>
  41b2a4:	ldur	x20, [x29, #-80]
  41b2a8:	mov	w23, wzr
  41b2ac:	b	41b334 <ferror@plt+0x17a94>
  41b2b0:	mov	x19, xzr
  41b2b4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41b2b8:	mov	w2, #0x5                   	// #5
  41b2bc:	mov	x0, xzr
  41b2c0:	add	x1, x1, #0x173
  41b2c4:	bl	403700 <dcgettext@plt>
  41b2c8:	mov	w1, w23
  41b2cc:	bl	4037a0 <printf@plt>
  41b2d0:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41b2d4:	ldrsw	x8, [x10, #1436]
  41b2d8:	adrp	x11, 466000 <_bfd_std_section+0x110>
  41b2dc:	add	x11, x11, #0x5a0
  41b2e0:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41b2e4:	add	w9, w8, #0x1
  41b2e8:	add	x21, x11, x8, lsl #6
  41b2ec:	and	w8, w9, #0xf
  41b2f0:	mov	w1, #0x40                  	// #64
  41b2f4:	mov	x0, x21
  41b2f8:	add	x2, x2, #0xe79
  41b2fc:	mov	x3, x19
  41b300:	str	w8, [x10, #1436]
  41b304:	bl	403160 <snprintf@plt>
  41b308:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  41b30c:	add	x0, x0, #0x170
  41b310:	mov	x1, x21
  41b314:	bl	4037a0 <printf@plt>
  41b318:	ldr	x1, [x25, #3816]
  41b31c:	mov	w0, #0xa                   	// #10
  41b320:	bl	4030b0 <putc@plt>
  41b324:	add	w23, w23, #0x1
  41b328:	cmp	w22, w23
  41b32c:	mov	x19, x27
  41b330:	b.eq	41b384 <ferror@plt+0x17ae4>  // b.none
  41b334:	ldur	x8, [x29, #-48]
  41b338:	add	x27, x19, #0x8
  41b33c:	cmp	x27, x8
  41b340:	b.cs	41b360 <ferror@plt+0x17ac0>  // b.hs, b.nlast
  41b344:	mov	w1, #0x8                   	// #8
  41b348:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41b34c:	ldr	x8, [x8, #696]
  41b350:	mov	x0, x19
  41b354:	blr	x8
  41b358:	mov	x19, x0
  41b35c:	b	41b2b4 <ferror@plt+0x17a14>
  41b360:	cmp	x19, x8
  41b364:	b.cs	41b2b0 <ferror@plt+0x17a10>  // b.hs, b.nlast
  41b368:	sub	w1, w8, w19
  41b36c:	sub	w8, w1, #0x1
  41b370:	cmp	w8, #0x7
  41b374:	b.hi	41b2b0 <ferror@plt+0x17a10>  // b.pmore
  41b378:	b	41b348 <ferror@plt+0x17aa8>
  41b37c:	ldur	x20, [x29, #-80]
  41b380:	mov	x27, x19
  41b384:	ldr	x1, [x25, #3816]
  41b388:	mov	w0, #0xa                   	// #10
  41b38c:	bl	4030b0 <putc@plt>
  41b390:	ldur	x10, [x29, #-64]
  41b394:	mov	w23, w10
  41b398:	lsl	x22, x23, #2
  41b39c:	add	x8, x27, x22
  41b3a0:	stur	x8, [x29, #-112]
  41b3a4:	add	x9, x8, w20, uxtw #2
  41b3a8:	ldur	x8, [x29, #-56]
  41b3ac:	str	x9, [sp, #112]
  41b3b0:	mul	w8, w20, w8
  41b3b4:	add	x9, x9, x8
  41b3b8:	add	x25, x9, x8
  41b3bc:	ldur	x8, [x29, #-88]
  41b3c0:	str	x9, [sp, #104]
  41b3c4:	add	x21, x25, w8, uxtw
  41b3c8:	ldur	x8, [x29, #-48]
  41b3cc:	cmp	x21, x8
  41b3d0:	b.hi	41bfb8 <ferror@plt+0x18718>  // b.pmore
  41b3d4:	mov	w8, w20
  41b3d8:	stur	x8, [x29, #-104]
  41b3dc:	cbz	w10, 41b3f4 <ferror@plt+0x17b54>
  41b3e0:	cmp	w10, #0x3
  41b3e4:	b.hi	41b3fc <ferror@plt+0x17b5c>  // b.pmore
  41b3e8:	mov	x8, xzr
  41b3ec:	mov	x19, xzr
  41b3f0:	b	41b460 <ferror@plt+0x17bc0>
  41b3f4:	mov	x19, xzr
  41b3f8:	b	41b47c <ferror@plt+0x17bdc>
  41b3fc:	ldr	q4, [sp, #64]
  41b400:	and	x8, x23, #0xfffffffc
  41b404:	add	x9, x27, #0x8
  41b408:	movi	v0.2d, #0x0
  41b40c:	mov	x10, x8
  41b410:	movi	v1.2d, #0x0
  41b414:	ldp	d2, d3, [x9, #-8]
  41b418:	subs	x10, x10, #0x4
  41b41c:	add	x9, x9, #0x10
  41b420:	cmeq	v2.2s, v2.2s, #0
  41b424:	cmeq	v3.2s, v3.2s, #0
  41b428:	mvn	v2.8b, v2.8b
  41b42c:	mvn	v3.8b, v3.8b
  41b430:	uxtl	v2.2d, v2.2s
  41b434:	uxtl	v3.2d, v3.2s
  41b438:	and	v2.16b, v2.16b, v4.16b
  41b43c:	and	v3.16b, v3.16b, v4.16b
  41b440:	add	v0.2d, v0.2d, v2.2d
  41b444:	add	v1.2d, v1.2d, v3.2d
  41b448:	b.ne	41b414 <ferror@plt+0x17b74>  // b.any
  41b44c:	add	v0.2d, v1.2d, v0.2d
  41b450:	addp	d0, v0.2d
  41b454:	cmp	x8, x23
  41b458:	fmov	x19, d0
  41b45c:	b.eq	41b47c <ferror@plt+0x17bdc>  // b.none
  41b460:	sub	x9, x23, x8
  41b464:	add	x8, x27, x8, lsl #2
  41b468:	ldr	w10, [x8], #4
  41b46c:	cmp	w10, #0x0
  41b470:	cinc	x19, x19, ne  // ne = any
  41b474:	subs	x9, x9, #0x1
  41b478:	b.ne	41b468 <ferror@plt+0x17bc8>  // b.any
  41b47c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41b480:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41b484:	mov	w4, #0x5                   	// #5
  41b488:	mov	x0, xzr
  41b48c:	add	x1, x1, #0x1cf
  41b490:	add	x2, x2, #0x1e8
  41b494:	mov	x3, x23
  41b498:	bl	4035d0 <dcngettext@plt>
  41b49c:	mov	x1, x19
  41b4a0:	mov	x2, x23
  41b4a4:	bl	4037a0 <printf@plt>
  41b4a8:	cbz	w20, 41b4b8 <ferror@plt+0x17c18>
  41b4ac:	ldur	x15, [x29, #-64]
  41b4b0:	cmp	w20, #0x1
  41b4b4:	b.ne	41b4c4 <ferror@plt+0x17c24>  // b.any
  41b4b8:	mov	x23, xzr
  41b4bc:	mov	x24, xzr
  41b4c0:	b	41b524 <ferror@plt+0x17c84>
  41b4c4:	ldur	x9, [x29, #-112]
  41b4c8:	add	x10, x27, x22
  41b4cc:	mov	x8, xzr
  41b4d0:	mov	x24, xzr
  41b4d4:	ldr	w11, [x9]
  41b4d8:	ldur	x9, [x29, #-104]
  41b4dc:	mov	x23, xzr
  41b4e0:	add	x10, x10, #0x4
  41b4e4:	sub	x9, x9, #0x1
  41b4e8:	udiv	w12, w11, w15
  41b4ec:	msub	w11, w12, w15, w11
  41b4f0:	ldr	w12, [x10], #4
  41b4f4:	add	x13, x8, #0x1
  41b4f8:	cmp	x24, x13
  41b4fc:	csinc	x13, x24, x8, hi  // hi = pmore
  41b500:	udiv	w14, w12, w15
  41b504:	msub	w14, w14, w15, w12
  41b508:	cmp	w11, w14
  41b50c:	cinc	x23, x23, eq  // eq = none
  41b510:	csel	x24, x13, x24, eq  // eq = none
  41b514:	csinc	x8, xzr, x8, ne  // ne = any
  41b518:	subs	x9, x9, #0x1
  41b51c:	mov	w11, w12
  41b520:	b.ne	41b4e8 <ferror@plt+0x17c48>  // b.any
  41b524:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41b528:	mov	w2, #0x5                   	// #5
  41b52c:	mov	x0, xzr
  41b530:	add	x1, x1, #0x202
  41b534:	bl	403700 <dcgettext@plt>
  41b538:	ldur	x20, [x29, #-104]
  41b53c:	mov	x2, x23
  41b540:	mov	x3, x24
  41b544:	mov	x1, x20
  41b548:	bl	4037a0 <printf@plt>
  41b54c:	add	x8, x23, x19
  41b550:	adrp	x24, 447000 <warn@@Base+0x9fcc>
  41b554:	adrp	x27, 447000 <warn@@Base+0x9fcc>
  41b558:	cmp	x8, x20
  41b55c:	add	x24, x24, #0xeb9
  41b560:	add	x27, x27, #0xeca
  41b564:	b.ne	41c058 <ferror@plt+0x187b8>  // b.any
  41b568:	mov	x23, xzr
  41b56c:	stp	xzr, xzr, [x29, #-72]
  41b570:	mov	x22, xzr
  41b574:	mov	x19, xzr
  41b578:	mov	w9, wzr
  41b57c:	mov	w8, #0x1                   	// #1
  41b580:	b	41b598 <ferror@plt+0x17cf8>
  41b584:	orr	w12, w8, #0x2
  41b588:	cmp	w11, #0x0
  41b58c:	csel	w8, w8, w12, eq  // eq = none
  41b590:	add	x22, x22, #0x1
  41b594:	tbz	w10, #7, 41b5dc <ferror@plt+0x17d3c>
  41b598:	add	x10, x25, x22
  41b59c:	cmp	x10, x21
  41b5a0:	b.cs	41b5e0 <ferror@plt+0x17d40>  // b.hs, b.nlast
  41b5a4:	ldrb	w10, [x10]
  41b5a8:	cmp	w9, #0x3f
  41b5ac:	and	x11, x10, #0x7f
  41b5b0:	b.hi	41b584 <ferror@plt+0x17ce4>  // b.pmore
  41b5b4:	mov	w12, w9
  41b5b8:	lsl	x14, x11, x12
  41b5bc:	orr	x19, x14, x19
  41b5c0:	lsr	x12, x19, x12
  41b5c4:	orr	w13, w8, #0x2
  41b5c8:	cmp	x12, x11
  41b5cc:	csel	w8, w8, w13, eq  // eq = none
  41b5d0:	add	w9, w9, #0x7
  41b5d4:	add	x22, x22, #0x1
  41b5d8:	tbnz	w10, #7, 41b598 <ferror@plt+0x17cf8>
  41b5dc:	and	w8, w8, #0xfffffffe
  41b5e0:	mov	x1, x24
  41b5e4:	tbnz	w8, #0, 41b5f0 <ferror@plt+0x17d50>
  41b5e8:	mov	x1, x27
  41b5ec:	tbz	w8, #1, 41b600 <ferror@plt+0x17d60>
  41b5f0:	mov	w2, #0x5                   	// #5
  41b5f4:	mov	x0, xzr
  41b5f8:	bl	403700 <dcgettext@plt>
  41b5fc:	bl	43cf70 <error@@Base>
  41b600:	cbz	x19, 41b808 <ferror@plt+0x17f68>
  41b604:	ldur	x8, [x29, #-64]
  41b608:	cmp	x8, x23
  41b60c:	b.ne	41b634 <ferror@plt+0x17d94>  // b.any
  41b610:	lsl	x8, x8, #1
  41b614:	ldur	x0, [x29, #-72]
  41b618:	cmp	x8, #0x100
  41b61c:	mov	w9, #0x100                 	// #256
  41b620:	csel	x23, x8, x9, hi  // hi = pmore
  41b624:	lsl	x1, x23, #4
  41b628:	bl	4031e0 <xrealloc@plt>
  41b62c:	ldur	x8, [x29, #-64]
  41b630:	stur	x0, [x29, #-72]
  41b634:	cmp	x8, x23
  41b638:	b.cs	41c038 <ferror@plt+0x18798>  // b.hs, b.nlast
  41b63c:	ldur	x9, [x29, #-72]
  41b640:	add	x20, x25, w22, uxtw
  41b644:	cmp	x8, #0x1
  41b648:	add	x22, x9, x8, lsl #4
  41b64c:	mov	x8, x9
  41b650:	b.lt	41b690 <ferror@plt+0x17df0>  // b.tstop
  41b654:	ldr	x9, [x8], #16
  41b658:	cmp	x9, x19
  41b65c:	b.eq	41b66c <ferror@plt+0x17dcc>  // b.none
  41b660:	cmp	x8, x22
  41b664:	b.cc	41b654 <ferror@plt+0x17db4>  // b.lo, b.ul, b.last
  41b668:	b	41b690 <ferror@plt+0x17df0>
  41b66c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41b670:	mov	w2, #0x5                   	// #5
  41b674:	mov	x0, xzr
  41b678:	add	x1, x1, #0x2e0
  41b67c:	bl	403700 <dcgettext@plt>
  41b680:	ldr	x8, [x26, #32]
  41b684:	mov	x1, x19
  41b688:	sub	x2, x28, x8
  41b68c:	bl	43d034 <warn@@Base>
  41b690:	ldur	x10, [x29, #-64]
  41b694:	mov	x8, xzr
  41b698:	mov	w9, wzr
  41b69c:	add	x10, x10, #0x1
  41b6a0:	stur	x10, [x29, #-64]
  41b6a4:	stp	x19, x20, [x22]
  41b6a8:	add	x10, x20, x8
  41b6ac:	cmp	x10, x21
  41b6b0:	b.cs	41b6cc <ferror@plt+0x17e2c>  // b.hs, b.nlast
  41b6b4:	ldrsb	w10, [x10]
  41b6b8:	add	w11, w9, #0x7
  41b6bc:	cmp	w9, #0x40
  41b6c0:	csel	w9, w11, w9, cc  // cc = lo, ul, last
  41b6c4:	add	x8, x8, #0x1
  41b6c8:	tbnz	w10, #31, 41b6a8 <ferror@plt+0x17e08>
  41b6cc:	add	x25, x20, w8, uxtw
  41b6d0:	b	41b6ec <ferror@plt+0x17e4c>
  41b6d4:	mov	w2, #0x5                   	// #5
  41b6d8:	mov	x0, xzr
  41b6dc:	bl	403700 <dcgettext@plt>
  41b6e0:	bl	43cf70 <error@@Base>
  41b6e4:	orr	x8, x20, x19
  41b6e8:	cbz	x8, 41b570 <ferror@plt+0x17cd0>
  41b6ec:	mov	x22, xzr
  41b6f0:	mov	x19, xzr
  41b6f4:	mov	w9, wzr
  41b6f8:	mov	w8, #0x1                   	// #1
  41b6fc:	b	41b714 <ferror@plt+0x17e74>
  41b700:	orr	w12, w8, #0x2
  41b704:	cmp	w11, #0x0
  41b708:	csel	w8, w8, w12, eq  // eq = none
  41b70c:	add	x22, x22, #0x1
  41b710:	tbz	w10, #7, 41b758 <ferror@plt+0x17eb8>
  41b714:	add	x10, x25, x22
  41b718:	cmp	x10, x21
  41b71c:	b.cs	41b75c <ferror@plt+0x17ebc>  // b.hs, b.nlast
  41b720:	ldrb	w10, [x10]
  41b724:	cmp	w9, #0x3f
  41b728:	and	x11, x10, #0x7f
  41b72c:	b.hi	41b700 <ferror@plt+0x17e60>  // b.pmore
  41b730:	mov	w12, w9
  41b734:	lsl	x14, x11, x12
  41b738:	orr	x19, x14, x19
  41b73c:	lsr	x12, x19, x12
  41b740:	orr	w13, w8, #0x2
  41b744:	cmp	x12, x11
  41b748:	csel	w8, w8, w13, eq  // eq = none
  41b74c:	add	w9, w9, #0x7
  41b750:	add	x22, x22, #0x1
  41b754:	tbnz	w10, #7, 41b714 <ferror@plt+0x17e74>
  41b758:	and	w8, w8, #0xfffffffe
  41b75c:	mov	x1, x24
  41b760:	tbnz	w8, #0, 41b76c <ferror@plt+0x17ecc>
  41b764:	mov	x1, x27
  41b768:	tbz	w8, #1, 41b77c <ferror@plt+0x17edc>
  41b76c:	mov	w2, #0x5                   	// #5
  41b770:	mov	x0, xzr
  41b774:	bl	403700 <dcgettext@plt>
  41b778:	bl	43cf70 <error@@Base>
  41b77c:	mov	x9, xzr
  41b780:	mov	x20, xzr
  41b784:	mov	w11, wzr
  41b788:	add	x10, x25, w22, uxtw
  41b78c:	mov	w8, #0x1                   	// #1
  41b790:	b	41b7a8 <ferror@plt+0x17f08>
  41b794:	orr	w14, w8, #0x2
  41b798:	cmp	w13, #0x0
  41b79c:	csel	w8, w8, w14, eq  // eq = none
  41b7a0:	add	x9, x9, #0x1
  41b7a4:	tbz	w12, #7, 41b7ec <ferror@plt+0x17f4c>
  41b7a8:	add	x12, x10, x9
  41b7ac:	cmp	x12, x21
  41b7b0:	b.cs	41b7f0 <ferror@plt+0x17f50>  // b.hs, b.nlast
  41b7b4:	ldrb	w12, [x12]
  41b7b8:	cmp	w11, #0x3f
  41b7bc:	and	x13, x12, #0x7f
  41b7c0:	b.hi	41b794 <ferror@plt+0x17ef4>  // b.pmore
  41b7c4:	mov	w14, w11
  41b7c8:	lsl	x16, x13, x14
  41b7cc:	orr	x20, x16, x20
  41b7d0:	lsr	x14, x20, x14
  41b7d4:	orr	w15, w8, #0x2
  41b7d8:	cmp	x14, x13
  41b7dc:	csel	w8, w8, w15, eq  // eq = none
  41b7e0:	add	w11, w11, #0x7
  41b7e4:	add	x9, x9, #0x1
  41b7e8:	tbnz	w12, #7, 41b7a8 <ferror@plt+0x17f08>
  41b7ec:	and	w8, w8, #0xfffffffe
  41b7f0:	add	x25, x10, w9, uxtw
  41b7f4:	mov	x1, x24
  41b7f8:	tbnz	w8, #0, 41b6d4 <ferror@plt+0x17e34>
  41b7fc:	mov	x1, x27
  41b800:	tbnz	w8, #1, 41b6d4 <ferror@plt+0x17e34>
  41b804:	b	41b6e4 <ferror@plt+0x17e44>
  41b808:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41b80c:	mov	w2, #0x5                   	// #5
  41b810:	mov	x0, xzr
  41b814:	add	x1, x1, #0xeed
  41b818:	bl	403700 <dcgettext@plt>
  41b81c:	bl	4037a0 <printf@plt>
  41b820:	ldur	x22, [x29, #-56]
  41b824:	ldur	x8, [x29, #-80]
  41b828:	adrp	x25, 465000 <_sch_istable+0x1c50>
  41b82c:	cbz	w8, 41ad50 <ferror@plt+0x174b0>
  41b830:	ldp	x9, x8, [x29, #-72]
  41b834:	mov	x23, xzr
  41b838:	add	x20, x9, x8, lsl #4
  41b83c:	stur	x20, [x29, #-96]
  41b840:	b	41b868 <ferror@plt+0x17fc8>
  41b844:	ldr	x1, [x25, #3816]
  41b848:	mov	w0, #0xa                   	// #10
  41b84c:	bl	4030b0 <putc@plt>
  41b850:	ldur	x23, [x29, #-88]
  41b854:	ldur	x8, [x29, #-104]
  41b858:	ldur	x22, [x29, #-56]
  41b85c:	add	x23, x23, #0x1
  41b860:	cmp	x23, x8
  41b864:	b.eq	41ad50 <ferror@plt+0x174b0>  // b.none
  41b868:	ldr	x8, [sp, #112]
  41b86c:	ldur	x9, [x29, #-48]
  41b870:	mul	w20, w22, w23
  41b874:	mov	w1, w22
  41b878:	add	x0, x8, x20
  41b87c:	add	x8, x0, x22
  41b880:	cmp	x8, x9
  41b884:	b.cc	41b894 <ferror@plt+0x17ff4>  // b.lo, b.ul, b.last
  41b888:	cmp	x0, x9
  41b88c:	b.cs	41b8c0 <ferror@plt+0x18020>  // b.hs, b.nlast
  41b890:	sub	w1, w9, w0
  41b894:	sub	w8, w1, #0x1
  41b898:	cmp	w8, #0x7
  41b89c:	b.ls	41b8a8 <ferror@plt+0x18008>  // b.plast
  41b8a0:	mov	x19, xzr
  41b8a4:	b	41b8b8 <ferror@plt+0x18018>
  41b8a8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41b8ac:	ldr	x8, [x8, #696]
  41b8b0:	blr	x8
  41b8b4:	mov	x19, x0
  41b8b8:	ldur	x9, [x29, #-48]
  41b8bc:	b	41b8c4 <ferror@plt+0x18024>
  41b8c0:	mov	x19, xzr
  41b8c4:	ldr	x8, [sp, #104]
  41b8c8:	mov	w1, w22
  41b8cc:	add	x0, x8, x20
  41b8d0:	ldur	x20, [x29, #-96]
  41b8d4:	add	x8, x0, x22
  41b8d8:	cmp	x8, x9
  41b8dc:	b.cc	41b8ec <ferror@plt+0x1804c>  // b.lo, b.ul, b.last
  41b8e0:	cmp	x0, x9
  41b8e4:	b.cs	41b8f8 <ferror@plt+0x18058>  // b.hs, b.nlast
  41b8e8:	sub	w1, w9, w0
  41b8ec:	sub	w8, w1, #0x1
  41b8f0:	cmp	w8, #0x7
  41b8f4:	b.ls	41b900 <ferror@plt+0x18060>  // b.plast
  41b8f8:	mov	x24, xzr
  41b8fc:	b	41b910 <ferror@plt+0x18070>
  41b900:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41b904:	ldr	x8, [x8, #696]
  41b908:	blr	x8
  41b90c:	mov	x24, x0
  41b910:	ldur	x8, [x29, #-112]
  41b914:	mov	x0, x19
  41b918:	ldr	w27, [x8, x23, lsl #2]
  41b91c:	bl	4215a0 <ferror@plt+0x1dd00>
  41b920:	mov	x3, x0
  41b924:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  41b928:	add	x0, x0, #0x321
  41b92c:	mov	w1, w23
  41b930:	mov	w2, w27
  41b934:	stur	x23, [x29, #-88]
  41b938:	bl	4037a0 <printf@plt>
  41b93c:	ldur	x15, [x29, #-48]
  41b940:	adrp	x27, 447000 <warn@@Base+0x9fcc>
  41b944:	add	x19, x21, x24
  41b948:	mov	x8, #0xffffffffffffffff    	// #-1
  41b94c:	mov	w23, #0xfffffffe            	// #-2
  41b950:	add	x27, x27, #0xeb9
  41b954:	stur	x8, [x29, #-80]
  41b958:	str	x19, [sp, #120]
  41b95c:	mov	x22, xzr
  41b960:	mov	x24, xzr
  41b964:	mov	w9, wzr
  41b968:	mov	w8, #0x1                   	// #1
  41b96c:	b	41b984 <ferror@plt+0x180e4>
  41b970:	orr	w12, w8, #0x2
  41b974:	cmp	w11, #0x0
  41b978:	csel	w8, w8, w12, eq  // eq = none
  41b97c:	add	x22, x22, #0x1
  41b980:	tbz	w10, #7, 41b9c8 <ferror@plt+0x18128>
  41b984:	add	x10, x19, x22
  41b988:	cmp	x10, x15
  41b98c:	b.cs	41b9cc <ferror@plt+0x1812c>  // b.hs, b.nlast
  41b990:	ldrb	w10, [x10]
  41b994:	cmp	w9, #0x3f
  41b998:	and	x11, x10, #0x7f
  41b99c:	b.hi	41b970 <ferror@plt+0x180d0>  // b.pmore
  41b9a0:	mov	w12, w9
  41b9a4:	lsl	x14, x11, x12
  41b9a8:	orr	x24, x14, x24
  41b9ac:	lsr	x12, x24, x12
  41b9b0:	orr	w13, w8, #0x2
  41b9b4:	cmp	x12, x11
  41b9b8:	csel	w8, w8, w13, eq  // eq = none
  41b9bc:	add	w9, w9, #0x7
  41b9c0:	add	x22, x22, #0x1
  41b9c4:	tbnz	w10, #7, 41b984 <ferror@plt+0x180e4>
  41b9c8:	and	w8, w8, #0xfffffffe
  41b9cc:	mov	x1, x27
  41b9d0:	tbnz	w8, #0, 41ba50 <ferror@plt+0x181b0>
  41b9d4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41b9d8:	add	x1, x1, #0xeca
  41b9dc:	tbnz	w8, #1, 41ba50 <ferror@plt+0x181b0>
  41b9e0:	cmn	w23, #0x1
  41b9e4:	b.eq	41ba68 <ferror@plt+0x181c8>  // b.none
  41b9e8:	cbz	x24, 41bdbc <ferror@plt+0x1851c>
  41b9ec:	tbnz	w23, #31, 41ba20 <ferror@plt+0x18180>
  41b9f0:	ldur	x8, [x29, #-80]
  41b9f4:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  41b9f8:	add	x9, x9, #0x2e
  41b9fc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  41ba00:	cmp	x8, #0x0
  41ba04:	adrp	x8, 44c000 <warn@@Base+0xefcc>
  41ba08:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  41ba0c:	add	x8, x8, #0x339
  41ba10:	csel	x1, x9, x8, eq  // eq = none
  41ba14:	add	x0, x0, #0x331
  41ba18:	mov	x2, x24
  41ba1c:	bl	4037a0 <printf@plt>
  41ba20:	ldur	x8, [x29, #-64]
  41ba24:	cmp	x8, #0x1
  41ba28:	b.lt	41bd98 <ferror@plt+0x184f8>  // b.tstop
  41ba2c:	ldur	x8, [x29, #-72]
  41ba30:	add	x19, x19, w22, uxtw
  41ba34:	ldr	x9, [x8]
  41ba38:	cmp	x9, x24
  41ba3c:	b.eq	41ba7c <ferror@plt+0x181dc>  // b.none
  41ba40:	add	x8, x8, #0x10
  41ba44:	cmp	x8, x20
  41ba48:	b.cc	41ba34 <ferror@plt+0x18194>  // b.lo, b.ul, b.last
  41ba4c:	b	41bd98 <ferror@plt+0x184f8>
  41ba50:	mov	w2, #0x5                   	// #5
  41ba54:	mov	x0, xzr
  41ba58:	bl	403700 <dcgettext@plt>
  41ba5c:	bl	43cf70 <error@@Base>
  41ba60:	cmn	w23, #0x1
  41ba64:	b.ne	41b9e8 <ferror@plt+0x18148>  // b.any
  41ba68:	ldur	x15, [x29, #-48]
  41ba6c:	ldr	x19, [sp, #120]
  41ba70:	mov	w23, wzr
  41ba74:	stur	x24, [x29, #-80]
  41ba78:	b	41b95c <ferror@plt+0x180bc>
  41ba7c:	ldr	x22, [x8, #8]
  41ba80:	mov	x20, xzr
  41ba84:	mov	x24, xzr
  41ba88:	mov	w9, wzr
  41ba8c:	mov	w8, #0x1                   	// #1
  41ba90:	b	41baa8 <ferror@plt+0x18208>
  41ba94:	orr	w12, w8, #0x2
  41ba98:	cmp	w11, #0x0
  41ba9c:	csel	w8, w8, w12, eq  // eq = none
  41baa0:	add	x20, x20, #0x1
  41baa4:	tbz	w10, #7, 41baec <ferror@plt+0x1824c>
  41baa8:	add	x10, x22, x20
  41baac:	cmp	x10, x21
  41bab0:	b.cs	41baf0 <ferror@plt+0x18250>  // b.hs, b.nlast
  41bab4:	ldrb	w10, [x10]
  41bab8:	cmp	w9, #0x3f
  41babc:	and	x11, x10, #0x7f
  41bac0:	b.hi	41ba94 <ferror@plt+0x181f4>  // b.pmore
  41bac4:	mov	w12, w9
  41bac8:	lsl	x14, x11, x12
  41bacc:	orr	x24, x14, x24
  41bad0:	lsr	x12, x24, x12
  41bad4:	orr	w13, w8, #0x2
  41bad8:	cmp	x12, x11
  41badc:	csel	w8, w8, w13, eq  // eq = none
  41bae0:	add	w9, w9, #0x7
  41bae4:	add	x20, x20, #0x1
  41bae8:	tbnz	w10, #7, 41baa8 <ferror@plt+0x18208>
  41baec:	and	w8, w8, #0xfffffffe
  41baf0:	mov	x1, x27
  41baf4:	tbnz	w8, #0, 41bb04 <ferror@plt+0x18264>
  41baf8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41bafc:	add	x1, x1, #0xeca
  41bb00:	tbz	w8, #1, 41bb14 <ferror@plt+0x18274>
  41bb04:	mov	w2, #0x5                   	// #5
  41bb08:	mov	x0, xzr
  41bb0c:	bl	403700 <dcgettext@plt>
  41bb10:	bl	43cf70 <error@@Base>
  41bb14:	add	x22, x22, w20, uxtw
  41bb18:	tbnz	w23, #31, 41bb84 <ferror@plt+0x182e4>
  41bb1c:	mov	w0, w24
  41bb20:	bl	43eab4 <warn@@Base+0x1a80>
  41bb24:	mov	x1, x0
  41bb28:	cbnz	x0, 41bb78 <ferror@plt+0x182d8>
  41bb2c:	mov	x8, #0xffffffffffffbf80    	// #-16512
  41bb30:	add	x8, x24, x8
  41bb34:	lsr	x8, x8, #7
  41bb38:	cmp	x8, #0x17f
  41bb3c:	adrp	x8, 447000 <warn@@Base+0x9fcc>
  41bb40:	adrp	x9, 447000 <warn@@Base+0x9fcc>
  41bb44:	add	x8, x8, #0xef4
  41bb48:	add	x9, x9, #0xedf
  41bb4c:	csel	x1, x9, x8, cc  // cc = lo, ul, last
  41bb50:	mov	w2, #0x5                   	// #5
  41bb54:	bl	403700 <dcgettext@plt>
  41bb58:	adrp	x20, 466000 <_bfd_std_section+0x110>
  41bb5c:	add	x20, x20, #0x9a8
  41bb60:	mov	x2, x0
  41bb64:	mov	w1, #0x64                  	// #100
  41bb68:	mov	x0, x20
  41bb6c:	mov	x3, x24
  41bb70:	bl	403160 <snprintf@plt>
  41bb74:	mov	x1, x20
  41bb78:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  41bb7c:	add	x0, x0, #0x69
  41bb80:	bl	4037a0 <printf@plt>
  41bb84:	lsr	w25, w23, #31
  41bb88:	b	41bbf4 <ferror@plt+0x18354>
  41bb8c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  41bb90:	add	x0, x0, #0x69
  41bb94:	bl	4037a0 <printf@plt>
  41bb98:	mov	w8, #0xffffffff            	// #-1
  41bb9c:	str	w8, [sp, #56]
  41bba0:	mov	w8, #0x3d                  	// #61
  41bba4:	strb	w8, [sp, #48]
  41bba8:	mov	w8, #0x5                   	// #5
  41bbac:	str	w8, [sp, #8]
  41bbb0:	ldur	x8, [x29, #-56]
  41bbb4:	ldur	x5, [x29, #-48]
  41bbb8:	mov	x0, xzr
  41bbbc:	mov	x1, x27
  41bbc0:	mov	x2, xzr
  41bbc4:	mov	x3, x28
  41bbc8:	mov	x4, x19
  41bbcc:	mov	x6, xzr
  41bbd0:	mov	x7, xzr
  41bbd4:	stp	xzr, xzr, [sp, #32]
  41bbd8:	str	w25, [sp, #24]
  41bbdc:	str	xzr, [sp, #16]
  41bbe0:	str	x8, [sp]
  41bbe4:	bl	41e5d8 <ferror@plt+0x1ad38>
  41bbe8:	adrp	x27, 447000 <warn@@Base+0x9fcc>
  41bbec:	mov	x19, x0
  41bbf0:	add	x27, x27, #0xeb9
  41bbf4:	mov	x26, xzr
  41bbf8:	mov	x24, xzr
  41bbfc:	mov	w9, wzr
  41bc00:	mov	w8, #0x1                   	// #1
  41bc04:	b	41bc1c <ferror@plt+0x1837c>
  41bc08:	orr	w12, w8, #0x2
  41bc0c:	cmp	w11, #0x0
  41bc10:	csel	w8, w8, w12, eq  // eq = none
  41bc14:	add	x26, x26, #0x1
  41bc18:	tbz	w10, #7, 41bc60 <ferror@plt+0x183c0>
  41bc1c:	add	x10, x22, x26
  41bc20:	cmp	x10, x21
  41bc24:	b.cs	41bc64 <ferror@plt+0x183c4>  // b.hs, b.nlast
  41bc28:	ldrb	w10, [x10]
  41bc2c:	cmp	w9, #0x3f
  41bc30:	and	x11, x10, #0x7f
  41bc34:	b.hi	41bc08 <ferror@plt+0x18368>  // b.pmore
  41bc38:	mov	w12, w9
  41bc3c:	lsl	x14, x11, x12
  41bc40:	orr	x24, x14, x24
  41bc44:	lsr	x12, x24, x12
  41bc48:	orr	w13, w8, #0x2
  41bc4c:	cmp	x12, x11
  41bc50:	csel	w8, w8, w13, eq  // eq = none
  41bc54:	add	w9, w9, #0x7
  41bc58:	add	x26, x26, #0x1
  41bc5c:	tbnz	w10, #7, 41bc1c <ferror@plt+0x1837c>
  41bc60:	and	w8, w8, #0xfffffffe
  41bc64:	mov	x1, x27
  41bc68:	tbnz	w8, #0, 41bc78 <ferror@plt+0x183d8>
  41bc6c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41bc70:	add	x1, x1, #0xeca
  41bc74:	tbz	w8, #1, 41bc88 <ferror@plt+0x183e8>
  41bc78:	mov	w2, #0x5                   	// #5
  41bc7c:	mov	x0, xzr
  41bc80:	bl	403700 <dcgettext@plt>
  41bc84:	bl	43cf70 <error@@Base>
  41bc88:	mov	x20, xzr
  41bc8c:	mov	x27, xzr
  41bc90:	mov	w9, wzr
  41bc94:	add	x22, x22, w26, uxtw
  41bc98:	mov	w8, #0x1                   	// #1
  41bc9c:	b	41bcb4 <ferror@plt+0x18414>
  41bca0:	orr	w12, w8, #0x2
  41bca4:	cmp	w11, #0x0
  41bca8:	csel	w8, w8, w12, eq  // eq = none
  41bcac:	add	x20, x20, #0x1
  41bcb0:	tbz	w10, #7, 41bcf8 <ferror@plt+0x18458>
  41bcb4:	add	x10, x22, x20
  41bcb8:	cmp	x10, x21
  41bcbc:	b.cs	41bcfc <ferror@plt+0x1845c>  // b.hs, b.nlast
  41bcc0:	ldrb	w10, [x10]
  41bcc4:	cmp	w9, #0x3f
  41bcc8:	and	x11, x10, #0x7f
  41bccc:	b.hi	41bca0 <ferror@plt+0x18400>  // b.pmore
  41bcd0:	mov	w12, w9
  41bcd4:	lsl	x14, x11, x12
  41bcd8:	orr	x27, x14, x27
  41bcdc:	lsr	x12, x27, x12
  41bce0:	orr	w13, w8, #0x2
  41bce4:	cmp	x12, x11
  41bce8:	csel	w8, w8, w13, eq  // eq = none
  41bcec:	add	w9, w9, #0x7
  41bcf0:	add	x20, x20, #0x1
  41bcf4:	tbnz	w10, #7, 41bcb4 <ferror@plt+0x18414>
  41bcf8:	and	w8, w8, #0xfffffffe
  41bcfc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41bd00:	add	x1, x1, #0xeb9
  41bd04:	tbnz	w8, #0, 41bd14 <ferror@plt+0x18474>
  41bd08:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41bd0c:	add	x1, x1, #0xeca
  41bd10:	tbz	w8, #1, 41bd24 <ferror@plt+0x18484>
  41bd14:	mov	w2, #0x5                   	// #5
  41bd18:	mov	x0, xzr
  41bd1c:	bl	403700 <dcgettext@plt>
  41bd20:	bl	43cf70 <error@@Base>
  41bd24:	orr	x8, x27, x24
  41bd28:	cbz	x8, 41bd78 <ferror@plt+0x184d8>
  41bd2c:	add	x22, x22, w20, uxtw
  41bd30:	tbnz	w23, #31, 41bb98 <ferror@plt+0x182f8>
  41bd34:	mov	w0, w24
  41bd38:	bl	440074 <warn@@Base+0x3040>
  41bd3c:	mov	x1, x0
  41bd40:	cbnz	x0, 41bb8c <ferror@plt+0x182ec>
  41bd44:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41bd48:	mov	w2, #0x5                   	// #5
  41bd4c:	add	x1, x1, #0x38b
  41bd50:	bl	403700 <dcgettext@plt>
  41bd54:	adrp	x20, 468000 <_bfd_std_section+0x2110>
  41bd58:	add	x20, x20, #0xfef
  41bd5c:	mov	x2, x0
  41bd60:	mov	w1, #0x64                  	// #100
  41bd64:	mov	x0, x20
  41bd68:	mov	x3, x24
  41bd6c:	bl	403160 <snprintf@plt>
  41bd70:	mov	x1, x20
  41bd74:	b	41bb8c <ferror@plt+0x182ec>
  41bd78:	ldr	x26, [sp, #96]
  41bd7c:	ldur	x15, [x29, #-48]
  41bd80:	ldur	x20, [x29, #-96]
  41bd84:	adrp	x27, 447000 <warn@@Base+0x9fcc>
  41bd88:	add	w23, w23, #0x1
  41bd8c:	adrp	x25, 465000 <_sch_istable+0x1c50>
  41bd90:	add	x27, x27, #0xeb9
  41bd94:	b	41b95c <ferror@plt+0x180bc>
  41bd98:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41bd9c:	mov	w2, #0x5                   	// #5
  41bda0:	mov	x0, xzr
  41bda4:	add	x1, x1, #0x33c
  41bda8:	bl	403700 <dcgettext@plt>
  41bdac:	ldr	x8, [x26, #32]
  41bdb0:	mov	x1, x24
  41bdb4:	sub	x2, x28, x8
  41bdb8:	bl	43d034 <warn@@Base>
  41bdbc:	cmp	w23, #0x0
  41bdc0:	b.gt	41b844 <ferror@plt+0x17fa4>
  41bdc4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41bdc8:	mov	w2, #0x5                   	// #5
  41bdcc:	mov	x0, xzr
  41bdd0:	add	x1, x1, #0x37d
  41bdd4:	bl	403700 <dcgettext@plt>
  41bdd8:	bl	4037a0 <printf@plt>
  41bddc:	b	41b844 <ferror@plt+0x17fa4>
  41bde0:	mov	w1, #0x4                   	// #4
  41bde4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41bde8:	ldr	x8, [x8, #696]
  41bdec:	add	x0, x27, #0x10
  41bdf0:	blr	x8
  41bdf4:	cmp	x23, #0x18
  41bdf8:	stur	x0, [x29, #-64]
  41bdfc:	b.gt	41be2c <ferror@plt+0x1858c>
  41be00:	cmp	x23, #0x15
  41be04:	b.lt	41afe8 <ferror@plt+0x17748>  // b.tstop
  41be08:	sub	w8, w23, #0x15
  41be0c:	cmp	w8, #0x7
  41be10:	b.hi	41afe8 <ferror@plt+0x17748>  // b.pmore
  41be14:	sub	w1, w23, #0x14
  41be18:	b	41be30 <ferror@plt+0x18590>
  41be1c:	sub	w1, w23, #0x2
  41be20:	b	41aeac <ferror@plt+0x1760c>
  41be24:	sub	w1, w23, #0x8
  41be28:	b	41af78 <ferror@plt+0x176d8>
  41be2c:	mov	w1, #0x4                   	// #4
  41be30:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41be34:	ldr	x8, [x8, #696]
  41be38:	add	x0, x27, #0x14
  41be3c:	blr	x8
  41be40:	cmp	x23, #0x1c
  41be44:	stur	x0, [x29, #-80]
  41be48:	b.gt	41be70 <ferror@plt+0x185d0>
  41be4c:	cmp	x23, #0x19
  41be50:	b.lt	41afec <ferror@plt+0x1774c>  // b.tstop
  41be54:	sub	w8, w23, #0x19
  41be58:	cmp	w8, #0x8
  41be5c:	b.cs	41afec <ferror@plt+0x1774c>  // b.hs, b.nlast
  41be60:	sub	w1, w23, #0x18
  41be64:	b	41be74 <ferror@plt+0x185d4>
  41be68:	sub	w1, w23, #0xc
  41be6c:	b	41afb4 <ferror@plt+0x17714>
  41be70:	mov	w1, #0x4                   	// #4
  41be74:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41be78:	ldr	x8, [x8, #696]
  41be7c:	add	x0, x27, #0x18
  41be80:	blr	x8
  41be84:	cmp	x23, #0x20
  41be88:	add	x27, x27, #0x20
  41be8c:	stur	x0, [x29, #-88]
  41be90:	b.gt	41beb8 <ferror@plt+0x18618>
  41be94:	cmp	x23, #0x1d
  41be98:	b.lt	41bea8 <ferror@plt+0x18608>  // b.tstop
  41be9c:	sub	w8, w23, #0x1d
  41bea0:	cmp	w8, #0x7
  41bea4:	b.ls	41bec0 <ferror@plt+0x18620>  // b.plast
  41bea8:	mov	w23, wzr
  41beac:	b	41aff8 <ferror@plt+0x17758>
  41beb0:	sub	w1, w23, #0x10
  41beb4:	b	41bde4 <ferror@plt+0x18544>
  41beb8:	mov	w1, #0x4                   	// #4
  41bebc:	b	41bec4 <ferror@plt+0x18624>
  41bec0:	sub	w1, w23, #0x1c
  41bec4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41bec8:	ldur	x9, [x29, #-96]
  41becc:	ldr	x8, [x8, #696]
  41bed0:	add	x0, x9, #0x1c
  41bed4:	blr	x8
  41bed8:	mov	x23, x0
  41bedc:	tst	w23, #0x3
  41bee0:	b.eq	41aff8 <ferror@plt+0x17758>  // b.none
  41bee4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41bee8:	mov	w2, #0x5                   	// #5
  41beec:	mov	x0, xzr
  41bef0:	add	x1, x1, #0xe0
  41bef4:	bl	403700 <dcgettext@plt>
  41bef8:	mov	w1, w23
  41befc:	bl	43d034 <warn@@Base>
  41bf00:	neg	w8, w23
  41bf04:	and	w8, w8, #0x3
  41bf08:	add	w23, w8, w23
  41bf0c:	b	41aff8 <ferror@plt+0x17758>
  41bf10:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41bf14:	add	x1, x1, #0xaa7
  41bf18:	mov	w2, #0x5                   	// #5
  41bf1c:	mov	x0, xzr
  41bf20:	bl	403700 <dcgettext@plt>
  41bf24:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41bf28:	ldr	x8, [x26, #32]
  41bf2c:	ldrsw	x9, [x10, #1436]
  41bf30:	ldr	x20, [x26, #16]
  41bf34:	adrp	x11, 466000 <_bfd_std_section+0x110>
  41bf38:	sub	x21, x28, x8
  41bf3c:	add	w8, w9, #0x1
  41bf40:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41bf44:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41bf48:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41bf4c:	mov	x19, x0
  41bf50:	add	x11, x11, #0x5a0
  41bf54:	and	w8, w8, #0xf
  41bf58:	add	x1, x1, #0xe82
  41bf5c:	add	x2, x2, #0x38
  41bf60:	add	x3, x3, #0xdbb
  41bf64:	sub	x0, x29, #0x28
  41bf68:	add	x22, x11, x9, lsl #6
  41bf6c:	str	w8, [x10, #1436]
  41bf70:	bl	4030a0 <sprintf@plt>
  41bf74:	sub	x2, x29, #0x28
  41bf78:	mov	w1, #0x40                  	// #64
  41bf7c:	mov	x0, x22
  41bf80:	mov	x3, x23
  41bf84:	bl	403160 <snprintf@plt>
  41bf88:	mov	x0, x19
  41bf8c:	mov	x1, x20
  41bf90:	mov	x2, x21
  41bf94:	mov	x3, x22
  41bf98:	b	41bfe0 <ferror@plt+0x18740>
  41bf9c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41bfa0:	add	x1, x1, #0x3a
  41bfa4:	mov	w2, #0x5                   	// #5
  41bfa8:	mov	x0, xzr
  41bfac:	bl	403700 <dcgettext@plt>
  41bfb0:	bl	43d034 <warn@@Base>
  41bfb4:	b	41bfe4 <ferror@plt+0x18744>
  41bfb8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41bfbc:	add	x1, x1, #0x17a
  41bfc0:	mov	w2, #0x5                   	// #5
  41bfc4:	mov	x0, xzr
  41bfc8:	mov	x19, x8
  41bfcc:	bl	403700 <dcgettext@plt>
  41bfd0:	ldr	x8, [x26, #32]
  41bfd4:	sub	x1, x21, x8
  41bfd8:	sub	x2, x19, x8
  41bfdc:	sub	x3, x28, x8
  41bfe0:	bl	43d034 <warn@@Base>
  41bfe4:	mov	w0, wzr
  41bfe8:	b	41c018 <ferror@plt+0x18778>
  41bfec:	ldr	x9, [x9, #8]
  41bff0:	str	x9, [x8, #112]
  41bff4:	cmp	x20, #0x1
  41bff8:	b.ge	41ad34 <ferror@plt+0x17494>  // b.tcont
  41bffc:	b	41c014 <ferror@plt+0x18774>
  41c000:	ldr	x8, [x19, #8]
  41c004:	adrp	x9, 465000 <_sch_istable+0x1c50>
  41c008:	str	x8, [x9, #112]
  41c00c:	cmp	x20, #0x1
  41c010:	b.ge	41ad34 <ferror@plt+0x17494>  // b.tcont
  41c014:	mov	w0, #0x1                   	// #1
  41c018:	ldp	x20, x19, [sp, #320]
  41c01c:	ldp	x22, x21, [sp, #304]
  41c020:	ldp	x24, x23, [sp, #288]
  41c024:	ldp	x26, x25, [sp, #272]
  41c028:	ldp	x28, x27, [sp, #256]
  41c02c:	ldp	x29, x30, [sp, #240]
  41c030:	add	sp, sp, #0x150
  41c034:	ret
  41c038:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  41c03c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41c040:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  41c044:	add	x0, x0, #0x2b3
  41c048:	add	x1, x1, #0xd7f
  41c04c:	add	x3, x3, #0x27b
  41c050:	mov	w2, #0x2323                	// #8995
  41c054:	bl	4037c0 <__assert_fail@plt>
  41c058:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  41c05c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41c060:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  41c064:	add	x0, x0, #0x24b
  41c068:	add	x1, x1, #0xd7f
  41c06c:	add	x3, x3, #0x27b
  41c070:	mov	w2, #0x2308                	// #8968
  41c074:	bl	4037c0 <__assert_fail@plt>
  41c078:	ldr	w2, [x0, #56]
  41c07c:	mov	w4, #0x1                   	// #1
  41c080:	mov	w3, wzr
  41c084:	b	40bff0 <ferror@plt+0x8750>
  41c088:	stp	x29, x30, [sp, #-32]!
  41c08c:	ldr	x8, [x0, #48]
  41c090:	str	x19, [sp, #16]
  41c094:	mov	x29, sp
  41c098:	cbz	x8, 41c0a4 <ferror@plt+0x18804>
  41c09c:	mov	w0, #0x1                   	// #1
  41c0a0:	b	41c0c8 <ferror@plt+0x18828>
  41c0a4:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41c0a8:	mov	x19, x0
  41c0ac:	add	x1, x1, #0x3c9
  41c0b0:	mov	w2, #0x5                   	// #5
  41c0b4:	mov	x0, xzr
  41c0b8:	bl	403700 <dcgettext@plt>
  41c0bc:	ldr	x1, [x19, #16]
  41c0c0:	bl	4037a0 <printf@plt>
  41c0c4:	mov	w0, wzr
  41c0c8:	ldr	x19, [sp, #16]
  41c0cc:	ldp	x29, x30, [sp], #32
  41c0d0:	ret
  41c0d4:	sub	sp, sp, #0xa0
  41c0d8:	stp	x29, x30, [sp, #64]
  41c0dc:	stp	x28, x27, [sp, #80]
  41c0e0:	stp	x26, x25, [sp, #96]
  41c0e4:	stp	x24, x23, [sp, #112]
  41c0e8:	stp	x22, x21, [sp, #128]
  41c0ec:	stp	x20, x19, [sp, #144]
  41c0f0:	ldr	x8, [x0, #48]
  41c0f4:	mov	x26, x0
  41c0f8:	add	x29, sp, #0x40
  41c0fc:	cbz	x8, 41c140 <ferror@plt+0x188a0>
  41c100:	mov	x0, x1
  41c104:	bl	424f5c <ferror@plt+0x216bc>
  41c108:	cbz	w0, 41c164 <ferror@plt+0x188c4>
  41c10c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41c110:	ldr	w8, [x8, #620]
  41c114:	cbz	w8, 41c188 <ferror@plt+0x188e8>
  41c118:	ldr	x8, [x26, #24]
  41c11c:	cbz	x8, 41c188 <ferror@plt+0x188e8>
  41c120:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41c124:	add	x1, x1, #0x789
  41c128:	mov	w2, #0x5                   	// #5
  41c12c:	mov	x0, xzr
  41c130:	bl	403700 <dcgettext@plt>
  41c134:	ldp	x1, x2, [x26, #16]
  41c138:	bl	4037a0 <printf@plt>
  41c13c:	b	41c1a4 <ferror@plt+0x18904>
  41c140:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41c144:	add	x1, x1, #0x3c9
  41c148:	mov	w2, #0x5                   	// #5
  41c14c:	mov	x0, xzr
  41c150:	bl	403700 <dcgettext@plt>
  41c154:	ldr	x1, [x26, #16]
  41c158:	bl	4037a0 <printf@plt>
  41c15c:	mov	w0, wzr
  41c160:	b	41c47c <ferror@plt+0x18bdc>
  41c164:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  41c168:	add	x1, x1, #0x477
  41c16c:	mov	w2, #0x5                   	// #5
  41c170:	mov	x0, xzr
  41c174:	bl	403700 <dcgettext@plt>
  41c178:	ldr	x1, [x26, #16]
  41c17c:	bl	43d034 <warn@@Base>
  41c180:	mov	w0, wzr
  41c184:	b	41c47c <ferror@plt+0x18bdc>
  41c188:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41c18c:	add	x1, x1, #0x7b8
  41c190:	mov	w2, #0x5                   	// #5
  41c194:	mov	x0, xzr
  41c198:	bl	403700 <dcgettext@plt>
  41c19c:	ldr	x1, [x26, #16]
  41c1a0:	bl	4037a0 <printf@plt>
  41c1a4:	adrp	x22, 466000 <_bfd_std_section+0x110>
  41c1a8:	ldr	w8, [x22, #1328]
  41c1ac:	mov	w1, #0x8                   	// #8
  41c1b0:	add	w0, w8, #0x1
  41c1b4:	bl	403840 <xcalloc@plt>
  41c1b8:	ldr	w8, [x22, #1328]
  41c1bc:	str	x0, [sp, #16]
  41c1c0:	cbz	w8, 41c24c <ferror@plt+0x189ac>
  41c1c4:	adrp	x21, 44c000 <warn@@Base+0xefcc>
  41c1c8:	mov	x19, xzr
  41c1cc:	mov	w20, wzr
  41c1d0:	mov	w23, #0x20                  	// #32
  41c1d4:	adrp	x24, 466000 <_bfd_std_section+0x110>
  41c1d8:	mov	w25, #0xffffffff            	// #-1
  41c1dc:	add	x21, x21, #0x3a2
  41c1e0:	b	41c204 <ferror@plt+0x18964>
  41c1e4:	ldr	x11, [sp, #16]
  41c1e8:	add	w10, w20, #0x1
  41c1ec:	str	x9, [x11, w20, uxtw #3]
  41c1f0:	mov	w20, w10
  41c1f4:	add	x19, x19, #0x1
  41c1f8:	cmp	x19, w8, uxtw
  41c1fc:	add	x23, x23, #0x68
  41c200:	b.cs	41c250 <ferror@plt+0x189b0>  // b.hs, b.nlast
  41c204:	ldr	x9, [x24, #1320]
  41c208:	add	x9, x9, x23
  41c20c:	ldr	x10, [x9], #-32
  41c210:	cmp	x10, x25
  41c214:	b.eq	41c1f4 <ferror@plt+0x18954>  // b.none
  41c218:	ldr	x11, [x26, #48]
  41c21c:	cmp	x10, x11
  41c220:	b.cc	41c1e4 <ferror@plt+0x18944>  // b.lo, b.ul, b.last
  41c224:	mov	w2, #0x5                   	// #5
  41c228:	mov	x0, xzr
  41c22c:	mov	x1, x21
  41c230:	bl	403700 <dcgettext@plt>
  41c234:	ldr	x8, [x24, #1320]
  41c238:	mov	w2, w19
  41c23c:	ldr	x1, [x8, x23]
  41c240:	bl	43d034 <warn@@Base>
  41c244:	ldr	w8, [x22, #1328]
  41c248:	b	41c1f4 <ferror@plt+0x18954>
  41c24c:	mov	w20, wzr
  41c250:	mov	w0, #0x68                  	// #104
  41c254:	bl	403290 <xmalloc@plt>
  41c258:	ldr	x9, [sp, #16]
  41c25c:	adrp	x3, 42a000 <ferror@plt+0x26760>
  41c260:	mov	w1, w20
  41c264:	add	x3, x3, #0x638
  41c268:	str	x0, [x9, w20, uxtw #3]
  41c26c:	ldr	x8, [x26, #48]
  41c270:	mov	w2, #0x8                   	// #8
  41c274:	stp	x26, x1, [sp]
  41c278:	str	x8, [x0, #32]
  41c27c:	mov	x0, x9
  41c280:	bl	4030f0 <qsort@plt>
  41c284:	cbz	w20, 41c460 <ferror@plt+0x18bc0>
  41c288:	adrp	x23, 466000 <_bfd_std_section+0x110>
  41c28c:	adrp	x22, 449000 <warn@@Base+0xbfcc>
  41c290:	mov	x28, xzr
  41c294:	adrp	x24, 466000 <_bfd_std_section+0x110>
  41c298:	add	x23, x23, #0x5a0
  41c29c:	add	x22, x22, #0x170
  41c2a0:	b	41c2b4 <ferror@plt+0x18a14>
  41c2a4:	ldr	x8, [sp, #8]
  41c2a8:	ldr	x28, [sp, #24]
  41c2ac:	cmp	x28, x8
  41c2b0:	b.eq	41c460 <ferror@plt+0x18bc0>  // b.none
  41c2b4:	ldr	x27, [sp, #16]
  41c2b8:	lsl	x26, x28, #3
  41c2bc:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41c2c0:	mov	w2, #0x5                   	// #5
  41c2c4:	ldr	x8, [x27, x26]
  41c2c8:	mov	x0, xzr
  41c2cc:	add	x1, x1, #0x3d8
  41c2d0:	ldr	w25, [x8]
  41c2d4:	bl	403700 <dcgettext@plt>
  41c2d8:	ldr	x8, [x27, x26]
  41c2dc:	ldrsw	x9, [x24, #1436]
  41c2e0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41c2e4:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41c2e8:	ldr	x20, [x8, #16]
  41c2ec:	add	w8, w9, #0x1
  41c2f0:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41c2f4:	mov	x19, x0
  41c2f8:	and	w8, w8, #0xf
  41c2fc:	add	x0, sp, #0x20
  41c300:	add	x1, x1, #0xe82
  41c304:	add	x2, x2, #0x38
  41c308:	add	x3, x3, #0xdbb
  41c30c:	add	x21, x23, x9, lsl #6
  41c310:	str	w8, [x24, #1436]
  41c314:	bl	4030a0 <sprintf@plt>
  41c318:	add	x2, sp, #0x20
  41c31c:	mov	w1, #0x40                  	// #64
  41c320:	mov	x0, x21
  41c324:	mov	x3, x20
  41c328:	bl	403160 <snprintf@plt>
  41c32c:	mov	x0, x19
  41c330:	mov	x1, x21
  41c334:	bl	4037a0 <printf@plt>
  41c338:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41c33c:	mov	w2, #0x5                   	// #5
  41c340:	mov	x0, xzr
  41c344:	add	x1, x1, #0x400
  41c348:	bl	403700 <dcgettext@plt>
  41c34c:	bl	4037a0 <printf@plt>
  41c350:	add	x28, x28, #0x1
  41c354:	ldr	x8, [x27, x26]
  41c358:	ldr	x9, [x27, x28, lsl #3]
  41c35c:	str	x28, [sp, #24]
  41c360:	ldr	x8, [x8, #32]
  41c364:	ldr	x9, [x9, #32]
  41c368:	cmp	x8, x9
  41c36c:	b.ge	41c2a4 <ferror@plt+0x18a04>  // b.tcont
  41c370:	ldr	x10, [sp]
  41c374:	cmp	w25, #0x8
  41c378:	mov	w11, #0x8                   	// #8
  41c37c:	csel	w11, w25, w11, cc  // cc = lo, ul, last
  41c380:	ldr	x10, [x10, #32]
  41c384:	mov	w26, wzr
  41c388:	add	x19, x10, x8
  41c38c:	mov	w8, #0x10                  	// #16
  41c390:	add	x28, x10, x9
  41c394:	sub	w27, w8, w11, lsl #1
  41c398:	b	41c3f4 <ferror@plt+0x18b54>
  41c39c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41c3a0:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41c3a4:	add	x0, sp, #0x20
  41c3a8:	add	x1, x1, #0xe89
  41c3ac:	add	x2, x2, #0x38
  41c3b0:	bl	4030a0 <sprintf@plt>
  41c3b4:	add	x2, sp, #0x20
  41c3b8:	mov	w1, #0x40                  	// #64
  41c3bc:	mov	x0, x20
  41c3c0:	mov	x3, x21
  41c3c4:	bl	403160 <snprintf@plt>
  41c3c8:	mov	x0, x22
  41c3cc:	mov	x1, x20
  41c3d0:	bl	4037a0 <printf@plt>
  41c3d4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41c3d8:	ldr	x1, [x8, #3816]
  41c3dc:	mov	w0, #0xa                   	// #10
  41c3e0:	bl	4030b0 <putc@plt>
  41c3e4:	add	x19, x19, x25
  41c3e8:	cmp	x19, x28
  41c3ec:	add	w26, w26, #0x1
  41c3f0:	b.cs	41c2a4 <ferror@plt+0x18a04>  // b.hs, b.nlast
  41c3f4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41c3f8:	ldr	x8, [x8, #696]
  41c3fc:	mov	x0, x19
  41c400:	mov	w1, w25
  41c404:	blr	x8
  41c408:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41c40c:	mov	x21, x0
  41c410:	mov	w2, #0x5                   	// #5
  41c414:	mov	x0, xzr
  41c418:	add	x1, x1, #0x410
  41c41c:	bl	403700 <dcgettext@plt>
  41c420:	mov	w1, w26
  41c424:	bl	4037a0 <printf@plt>
  41c428:	ldrsw	x8, [x24, #1436]
  41c42c:	add	w9, w8, #0x1
  41c430:	add	x20, x23, x8, lsl #6
  41c434:	and	w8, w9, #0xf
  41c438:	str	w8, [x24, #1436]
  41c43c:	cbz	w25, 41c39c <ferror@plt+0x18afc>
  41c440:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41c444:	mov	w1, #0x40                  	// #64
  41c448:	mov	x0, x20
  41c44c:	add	x2, x2, #0xe79
  41c450:	mov	x3, x21
  41c454:	bl	403160 <snprintf@plt>
  41c458:	add	x20, x20, x27
  41c45c:	b	41c3c8 <ferror@plt+0x18b28>
  41c460:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41c464:	ldr	x1, [x8, #3816]
  41c468:	mov	w0, #0xa                   	// #10
  41c46c:	bl	4030b0 <putc@plt>
  41c470:	ldr	x0, [sp, #16]
  41c474:	bl	403510 <free@plt>
  41c478:	mov	w0, #0x1                   	// #1
  41c47c:	ldp	x20, x19, [sp, #144]
  41c480:	ldp	x22, x21, [sp, #128]
  41c484:	ldp	x24, x23, [sp, #112]
  41c488:	ldp	x26, x25, [sp, #96]
  41c48c:	ldp	x28, x27, [sp, #80]
  41c490:	ldp	x29, x30, [sp, #64]
  41c494:	add	sp, sp, #0xa0
  41c498:	ret
  41c49c:	mov	w1, #0x1                   	// #1
  41c4a0:	b	41d39c <ferror@plt+0x19afc>
  41c4a4:	stp	x29, x30, [sp, #-80]!
  41c4a8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41c4ac:	ldr	w8, [x8, #620]
  41c4b0:	stp	x20, x19, [sp, #64]
  41c4b4:	mov	x19, x0
  41c4b8:	stp	x26, x25, [sp, #16]
  41c4bc:	stp	x24, x23, [sp, #32]
  41c4c0:	stp	x22, x21, [sp, #48]
  41c4c4:	mov	x29, sp
  41c4c8:	cbz	w8, 41c4f4 <ferror@plt+0x18c54>
  41c4cc:	ldr	x8, [x19, #24]
  41c4d0:	cbz	x8, 41c4f4 <ferror@plt+0x18c54>
  41c4d4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41c4d8:	add	x1, x1, #0x789
  41c4dc:	mov	w2, #0x5                   	// #5
  41c4e0:	mov	x0, xzr
  41c4e4:	bl	403700 <dcgettext@plt>
  41c4e8:	ldp	x1, x2, [x19, #16]
  41c4ec:	bl	4037a0 <printf@plt>
  41c4f0:	b	41c510 <ferror@plt+0x18c70>
  41c4f4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41c4f8:	add	x1, x1, #0x7b8
  41c4fc:	mov	w2, #0x5                   	// #5
  41c500:	mov	x0, xzr
  41c504:	bl	403700 <dcgettext@plt>
  41c508:	ldr	x1, [x19, #16]
  41c50c:	bl	4037a0 <printf@plt>
  41c510:	ldr	x20, [x19, #32]
  41c514:	ldr	x22, [x19, #48]
  41c518:	mov	x0, x20
  41c51c:	mov	x1, x22
  41c520:	bl	403020 <strnlen@plt>
  41c524:	and	x23, x0, #0xffffffff
  41c528:	cmp	x23, x22
  41c52c:	b.ne	41c550 <ferror@plt+0x18cb0>  // b.any
  41c530:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41c534:	add	x1, x1, #0x416
  41c538:	mov	w2, #0x5                   	// #5
  41c53c:	mov	x0, xzr
  41c540:	bl	403700 <dcgettext@plt>
  41c544:	bl	43d034 <warn@@Base>
  41c548:	mov	w0, wzr
  41c54c:	b	41c6d8 <ferror@plt+0x18e38>
  41c550:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41c554:	mov	x21, x0
  41c558:	add	x1, x1, #0x441
  41c55c:	mov	w2, #0x5                   	// #5
  41c560:	mov	x0, xzr
  41c564:	bl	403700 <dcgettext@plt>
  41c568:	mov	x1, x20
  41c56c:	bl	4037a0 <printf@plt>
  41c570:	ldr	x0, [x19, #16]
  41c574:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  41c578:	add	x1, x1, #0x869
  41c57c:	mov	w2, #0xe                   	// #14
  41c580:	bl	403210 <strncmp@plt>
  41c584:	cbz	w0, 41c5b8 <ferror@plt+0x18d18>
  41c588:	ldr	x8, [x19, #48]
  41c58c:	add	w9, w21, #0x1
  41c590:	sub	x20, x8, x9
  41c594:	cmp	x20, #0x13
  41c598:	b.hi	41c5dc <ferror@plt+0x18d3c>  // b.pmore
  41c59c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41c5a0:	add	x1, x1, #0x4cc
  41c5a4:	mov	w2, #0x5                   	// #5
  41c5a8:	mov	x0, xzr
  41c5ac:	bl	403700 <dcgettext@plt>
  41c5b0:	mov	x1, x20
  41c5b4:	b	41c6b8 <ferror@plt+0x18e18>
  41c5b8:	ldr	x9, [x19, #48]
  41c5bc:	add	w8, w21, #0x4
  41c5c0:	and	w8, w8, #0xfffffffc
  41c5c4:	add	w21, w8, #0x4
  41c5c8:	cmp	x9, x21
  41c5cc:	b.cs	41c65c <ferror@plt+0x18dbc>  // b.hs, b.nlast
  41c5d0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41c5d4:	add	x1, x1, #0x461
  41c5d8:	b	41c538 <ferror@plt+0x18c98>
  41c5dc:	ldr	x8, [x19, #32]
  41c5e0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41c5e4:	add	x1, x1, #0x4f0
  41c5e8:	mov	w2, #0x5                   	// #5
  41c5ec:	add	x8, x8, x23
  41c5f0:	mov	x0, xzr
  41c5f4:	add	x21, x8, #0x1
  41c5f8:	bl	403700 <dcgettext@plt>
  41c5fc:	mov	x1, x20
  41c600:	bl	4037a0 <printf@plt>
  41c604:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41c608:	ldr	w8, [x8, #632]
  41c60c:	adrp	x22, 465000 <_sch_istable+0x1c50>
  41c610:	cbnz	w8, 41c630 <ferror@plt+0x18d90>
  41c614:	mov	w8, #0x50                  	// #80
  41c618:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  41c61c:	sub	x8, x8, w0, sxtw
  41c620:	movk	x9, #0xaaab
  41c624:	umulh	x8, x8, x9
  41c628:	cmp	x20, x8, lsr #1
  41c62c:	b.cs	41c6f0 <ferror@plt+0x18e50>  // b.hs, b.nlast
  41c630:	adrp	x19, 449000 <warn@@Base+0xbfcc>
  41c634:	add	x19, x19, #0x561
  41c638:	ldrb	w1, [x21], #1
  41c63c:	mov	x0, x19
  41c640:	bl	4037a0 <printf@plt>
  41c644:	subs	x20, x20, #0x1
  41c648:	b.ne	41c638 <ferror@plt+0x18d98>  // b.any
  41c64c:	ldr	x1, [x22, #3816]
  41c650:	mov	w0, #0xa                   	// #10
  41c654:	bl	4030b0 <putc@plt>
  41c658:	b	41c6c4 <ferror@plt+0x18e24>
  41c65c:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  41c660:	ldr	x9, [x9, #696]
  41c664:	add	x0, x20, w8, uxtw
  41c668:	mov	w1, #0x4                   	// #4
  41c66c:	blr	x9
  41c670:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41c674:	mov	x20, x0
  41c678:	add	x1, x1, #0x47f
  41c67c:	mov	w2, #0x5                   	// #5
  41c680:	mov	x0, xzr
  41c684:	bl	403700 <dcgettext@plt>
  41c688:	mov	w1, w20
  41c68c:	bl	4037a0 <printf@plt>
  41c690:	ldr	x8, [x19, #48]
  41c694:	cmp	x8, x21
  41c698:	b.ls	41c6c4 <ferror@plt+0x18e24>  // b.plast
  41c69c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  41c6a0:	add	x1, x1, #0x491
  41c6a4:	mov	w2, #0x5                   	// #5
  41c6a8:	mov	x0, xzr
  41c6ac:	bl	403700 <dcgettext@plt>
  41c6b0:	ldr	x8, [x19, #48]
  41c6b4:	sub	x1, x8, x21
  41c6b8:	bl	43d034 <warn@@Base>
  41c6bc:	mov	w0, wzr
  41c6c0:	b	41c6d8 <ferror@plt+0x18e38>
  41c6c4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41c6c8:	ldr	x1, [x8, #3816]
  41c6cc:	mov	w0, #0xa                   	// #10
  41c6d0:	bl	4030b0 <putc@plt>
  41c6d4:	mov	w0, #0x1                   	// #1
  41c6d8:	ldp	x20, x19, [sp, #64]
  41c6dc:	ldp	x22, x21, [sp, #48]
  41c6e0:	ldp	x24, x23, [sp, #32]
  41c6e4:	ldp	x26, x25, [sp, #16]
  41c6e8:	ldp	x29, x30, [sp], #80
  41c6ec:	ret
  41c6f0:	mov	x25, #0x4ec5                	// #20165
  41c6f4:	movk	x25, #0xc4ec, lsl #16
  41c6f8:	movk	x25, #0xec4e, lsl #32
  41c6fc:	adrp	x19, 449000 <warn@@Base+0xbfcc>
  41c700:	mov	x23, xzr
  41c704:	mov	x24, xzr
  41c708:	movk	x25, #0x4ec4, lsl #48
  41c70c:	mov	w26, #0x1a                  	// #26
  41c710:	add	x19, x19, #0x561
  41c714:	b	41c734 <ferror@plt+0x18e94>
  41c718:	ldrb	w1, [x21], #1
  41c71c:	mov	x0, x19
  41c720:	bl	4037a0 <printf@plt>
  41c724:	add	x24, x24, #0x1
  41c728:	sub	x20, x20, #0x1
  41c72c:	sub	x23, x23, #0x1
  41c730:	cbz	x20, 41c64c <ferror@plt+0x18dac>
  41c734:	umulh	x8, x24, x25
  41c738:	lsr	x8, x8, #3
  41c73c:	madd	x8, x8, x26, x23
  41c740:	cbnz	x8, 41c718 <ferror@plt+0x18e78>
  41c744:	ldr	x1, [x22, #3816]
  41c748:	mov	w0, #0xa                   	// #10
  41c74c:	bl	4030b0 <putc@plt>
  41c750:	b	41c718 <ferror@plt+0x18e78>
  41c754:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41c758:	ldr	x8, [x8, #1336]
  41c75c:	cbz	x8, 41c77c <ferror@plt+0x18edc>
  41c760:	adrp	x9, 466000 <_bfd_std_section+0x110>
  41c764:	ldr	w9, [x9, #1344]
  41c768:	cmp	w9, w0
  41c76c:	b.ls	41c77c <ferror@plt+0x18edc>  // b.plast
  41c770:	ldr	x0, [x8, w0, uxtw #3]
  41c774:	cbz	x0, 41c77c <ferror@plt+0x18edc>
  41c778:	ret
  41c77c:	mov	x0, xzr
  41c780:	ret
  41c784:	stp	x29, x30, [sp, #-32]!
  41c788:	cmp	w0, #0x3f
  41c78c:	str	x19, [sp, #16]
  41c790:	mov	x29, sp
  41c794:	b.hi	41c7a8 <ferror@plt+0x18f08>  // b.pmore
  41c798:	adrp	x8, 445000 <warn@@Base+0x7fcc>
  41c79c:	add	x8, x8, #0x790
  41c7a0:	ldr	x19, [x8, w0, uxtw #3]
  41c7a4:	b	41c7ec <ferror@plt+0x18f4c>
  41c7a8:	and	w8, w0, #0xfffff000
  41c7ac:	cmp	w8, #0x1, lsl #12
  41c7b0:	b.ne	41c7e8 <ferror@plt+0x18f48>  // b.any
  41c7b4:	mov	w8, #0xffffe860            	// #-6048
  41c7b8:	add	w8, w0, w8
  41c7bc:	cmp	w8, #0x4ff
  41c7c0:	b.hi	41c7fc <ferror@plt+0x18f5c>  // b.pmore
  41c7c4:	adrp	x9, 443000 <warn@@Base+0x5fcc>
  41c7c8:	add	x9, x9, #0x266
  41c7cc:	adr	x10, 41c7dc <ferror@plt+0x18f3c>
  41c7d0:	ldrh	w11, [x9, x8, lsl #1]
  41c7d4:	add	x10, x10, x11, lsl #2
  41c7d8:	br	x10
  41c7dc:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41c7e0:	add	x19, x19, #0x271
  41c7e4:	b	41c7ec <ferror@plt+0x18f4c>
  41c7e8:	mov	x19, xzr
  41c7ec:	mov	x0, x19
  41c7f0:	ldr	x19, [sp, #16]
  41c7f4:	ldp	x29, x30, [sp], #32
  41c7f8:	ret
  41c7fc:	sub	w8, w0, #0x1, lsl #12
  41c800:	cmp	w8, #0x3bf
  41c804:	b.hi	41c834 <ferror@plt+0x18f94>  // b.pmore
  41c808:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  41c80c:	add	x9, x9, #0xae6
  41c810:	adr	x10, 41c7ec <ferror@plt+0x18f4c>
  41c814:	ldrh	w11, [x9, x8, lsl #1]
  41c818:	add	x10, x10, x11, lsl #2
  41c81c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c820:	add	x19, x19, #0xc05
  41c824:	br	x10
  41c828:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c82c:	add	x19, x19, #0xc36
  41c830:	b	41c7ec <ferror@plt+0x18f4c>
  41c834:	mov	w8, #0xffffe0ef            	// #-7953
  41c838:	add	w8, w0, w8
  41c83c:	cmp	w8, #0x3
  41c840:	b.hi	41c868 <ferror@plt+0x18fc8>  // b.pmore
  41c844:	adrp	x9, 443000 <warn@@Base+0x5fcc>
  41c848:	add	x9, x9, #0xc66
  41c84c:	adr	x10, 41c85c <ferror@plt+0x18fbc>
  41c850:	ldrh	w11, [x9, x8, lsl #1]
  41c854:	add	x10, x10, x11, lsl #2
  41c858:	br	x10
  41c85c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c860:	add	x19, x19, #0xc97
  41c864:	b	41c7ec <ferror@plt+0x18f4c>
  41c868:	adrp	x19, 466000 <_bfd_std_section+0x110>
  41c86c:	add	x19, x19, #0x544
  41c870:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41c874:	sub	w3, w0, #0x1, lsl #12
  41c878:	add	x2, x2, #0x333
  41c87c:	mov	w1, #0xa                   	// #10
  41c880:	mov	x0, x19
  41c884:	bl	403160 <snprintf@plt>
  41c888:	b	41c7ec <ferror@plt+0x18f4c>
  41c88c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41c890:	add	x19, x19, #0x279
  41c894:	b	41c7ec <ferror@plt+0x18f4c>
  41c898:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41c89c:	add	x19, x19, #0x280
  41c8a0:	b	41c7ec <ferror@plt+0x18f4c>
  41c8a4:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41c8a8:	add	x19, x19, #0x287
  41c8ac:	b	41c7ec <ferror@plt+0x18f4c>
  41c8b0:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41c8b4:	add	x19, x19, #0x28e
  41c8b8:	b	41c7ec <ferror@plt+0x18f4c>
  41c8bc:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41c8c0:	add	x19, x19, #0x293
  41c8c4:	b	41c7ec <ferror@plt+0x18f4c>
  41c8c8:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41c8cc:	add	x19, x19, #0x297
  41c8d0:	b	41c7ec <ferror@plt+0x18f4c>
  41c8d4:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c8d8:	add	x19, x19, #0xdbf
  41c8dc:	b	41c7ec <ferror@plt+0x18f4c>
  41c8e0:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c8e4:	add	x19, x19, #0xdc6
  41c8e8:	b	41c7ec <ferror@plt+0x18f4c>
  41c8ec:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c8f0:	add	x19, x19, #0xdcf
  41c8f4:	b	41c7ec <ferror@plt+0x18f4c>
  41c8f8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c8fc:	add	x19, x19, #0xddc
  41c900:	b	41c7ec <ferror@plt+0x18f4c>
  41c904:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c908:	add	x19, x19, #0xde9
  41c90c:	b	41c7ec <ferror@plt+0x18f4c>
  41c910:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c914:	add	x19, x19, #0xdf6
  41c918:	b	41c7ec <ferror@plt+0x18f4c>
  41c91c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c920:	add	x19, x19, #0xe03
  41c924:	b	41c7ec <ferror@plt+0x18f4c>
  41c928:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c92c:	add	x19, x19, #0xe10
  41c930:	b	41c7ec <ferror@plt+0x18f4c>
  41c934:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c938:	add	x19, x19, #0xe1d
  41c93c:	b	41c7ec <ferror@plt+0x18f4c>
  41c940:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c944:	add	x19, x19, #0xe2a
  41c948:	b	41c7ec <ferror@plt+0x18f4c>
  41c94c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c950:	add	x19, x19, #0xe38
  41c954:	b	41c7ec <ferror@plt+0x18f4c>
  41c958:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c95c:	add	x19, x19, #0xe46
  41c960:	b	41c7ec <ferror@plt+0x18f4c>
  41c964:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c968:	add	x19, x19, #0xe54
  41c96c:	b	41c7ec <ferror@plt+0x18f4c>
  41c970:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c974:	add	x19, x19, #0xe62
  41c978:	b	41c7ec <ferror@plt+0x18f4c>
  41c97c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c980:	add	x19, x19, #0xe70
  41c984:	b	41c7ec <ferror@plt+0x18f4c>
  41c988:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c98c:	add	x19, x19, #0xe7e
  41c990:	b	41c7ec <ferror@plt+0x18f4c>
  41c994:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c998:	add	x19, x19, #0xe8c
  41c99c:	b	41c7ec <ferror@plt+0x18f4c>
  41c9a0:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c9a4:	add	x19, x19, #0xe9a
  41c9a8:	b	41c7ec <ferror@plt+0x18f4c>
  41c9ac:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c9b0:	add	x19, x19, #0xea8
  41c9b4:	b	41c7ec <ferror@plt+0x18f4c>
  41c9b8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c9bc:	add	x19, x19, #0xeb6
  41c9c0:	b	41c7ec <ferror@plt+0x18f4c>
  41c9c4:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c9c8:	add	x19, x19, #0xec4
  41c9cc:	b	41c7ec <ferror@plt+0x18f4c>
  41c9d0:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c9d4:	add	x19, x19, #0xed2
  41c9d8:	b	41c7ec <ferror@plt+0x18f4c>
  41c9dc:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c9e0:	add	x19, x19, #0xee0
  41c9e4:	b	41c7ec <ferror@plt+0x18f4c>
  41c9e8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c9ec:	add	x19, x19, #0xeee
  41c9f0:	b	41c7ec <ferror@plt+0x18f4c>
  41c9f4:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41c9f8:	add	x19, x19, #0xefc
  41c9fc:	b	41c7ec <ferror@plt+0x18f4c>
  41ca00:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ca04:	add	x19, x19, #0xf0a
  41ca08:	b	41c7ec <ferror@plt+0x18f4c>
  41ca0c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ca10:	add	x19, x19, #0xf18
  41ca14:	b	41c7ec <ferror@plt+0x18f4c>
  41ca18:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ca1c:	add	x19, x19, #0xf26
  41ca20:	b	41c7ec <ferror@plt+0x18f4c>
  41ca24:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ca28:	add	x19, x19, #0xf34
  41ca2c:	b	41c7ec <ferror@plt+0x18f4c>
  41ca30:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ca34:	add	x19, x19, #0xf42
  41ca38:	b	41c7ec <ferror@plt+0x18f4c>
  41ca3c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ca40:	add	x19, x19, #0xf50
  41ca44:	b	41c7ec <ferror@plt+0x18f4c>
  41ca48:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ca4c:	add	x19, x19, #0xf5e
  41ca50:	b	41c7ec <ferror@plt+0x18f4c>
  41ca54:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ca58:	add	x19, x19, #0xf66
  41ca5c:	b	41c7ec <ferror@plt+0x18f4c>
  41ca60:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ca64:	add	x19, x19, #0xf70
  41ca68:	b	41c7ec <ferror@plt+0x18f4c>
  41ca6c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ca70:	add	x19, x19, #0xf7e
  41ca74:	b	41c7ec <ferror@plt+0x18f4c>
  41ca78:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ca7c:	add	x19, x19, #0xf8c
  41ca80:	b	41c7ec <ferror@plt+0x18f4c>
  41ca84:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ca88:	add	x19, x19, #0xf9a
  41ca8c:	b	41c7ec <ferror@plt+0x18f4c>
  41ca90:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ca94:	add	x19, x19, #0xfa8
  41ca98:	b	41c7ec <ferror@plt+0x18f4c>
  41ca9c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41caa0:	add	x19, x19, #0xfb6
  41caa4:	b	41c7ec <ferror@plt+0x18f4c>
  41caa8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41caac:	add	x19, x19, #0xfc4
  41cab0:	b	41c7ec <ferror@plt+0x18f4c>
  41cab4:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cab8:	add	x19, x19, #0xfd2
  41cabc:	b	41c7ec <ferror@plt+0x18f4c>
  41cac0:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cac4:	add	x19, x19, #0xfe1
  41cac8:	b	41c7ec <ferror@plt+0x18f4c>
  41cacc:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cad0:	add	x19, x19, #0xff0
  41cad4:	b	41c7ec <ferror@plt+0x18f4c>
  41cad8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cadc:	add	x19, x19, #0xfff
  41cae0:	b	41c7ec <ferror@plt+0x18f4c>
  41cae4:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cae8:	add	x19, x19, #0xe
  41caec:	b	41c7ec <ferror@plt+0x18f4c>
  41caf0:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41caf4:	add	x19, x19, #0x1d
  41caf8:	b	41c7ec <ferror@plt+0x18f4c>
  41cafc:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb00:	add	x19, x19, #0x2c
  41cb04:	b	41c7ec <ferror@plt+0x18f4c>
  41cb08:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb0c:	add	x19, x19, #0x3b
  41cb10:	b	41c7ec <ferror@plt+0x18f4c>
  41cb14:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb18:	add	x19, x19, #0x4a
  41cb1c:	b	41c7ec <ferror@plt+0x18f4c>
  41cb20:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb24:	add	x19, x19, #0x59
  41cb28:	b	41c7ec <ferror@plt+0x18f4c>
  41cb2c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb30:	add	x19, x19, #0x68
  41cb34:	b	41c7ec <ferror@plt+0x18f4c>
  41cb38:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb3c:	add	x19, x19, #0x77
  41cb40:	b	41c7ec <ferror@plt+0x18f4c>
  41cb44:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb48:	add	x19, x19, #0x86
  41cb4c:	b	41c7ec <ferror@plt+0x18f4c>
  41cb50:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb54:	add	x19, x19, #0x95
  41cb58:	b	41c7ec <ferror@plt+0x18f4c>
  41cb5c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb60:	add	x19, x19, #0xa4
  41cb64:	b	41c7ec <ferror@plt+0x18f4c>
  41cb68:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb6c:	add	x19, x19, #0xb3
  41cb70:	b	41c7ec <ferror@plt+0x18f4c>
  41cb74:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb78:	add	x19, x19, #0xc2
  41cb7c:	b	41c7ec <ferror@plt+0x18f4c>
  41cb80:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb84:	add	x19, x19, #0xd1
  41cb88:	b	41c7ec <ferror@plt+0x18f4c>
  41cb8c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb90:	add	x19, x19, #0xe0
  41cb94:	b	41c7ec <ferror@plt+0x18f4c>
  41cb98:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cb9c:	add	x19, x19, #0xef
  41cba0:	b	41c7ec <ferror@plt+0x18f4c>
  41cba4:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cba8:	add	x19, x19, #0xfe
  41cbac:	b	41c7ec <ferror@plt+0x18f4c>
  41cbb0:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cbb4:	add	x19, x19, #0x10d
  41cbb8:	b	41c7ec <ferror@plt+0x18f4c>
  41cbbc:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cbc0:	add	x19, x19, #0xdc0
  41cbc4:	b	41c7ec <ferror@plt+0x18f4c>
  41cbc8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cbcc:	add	x19, x19, #0xc46
  41cbd0:	b	41c7ec <ferror@plt+0x18f4c>
  41cbd4:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cbd8:	add	x19, x19, #0xdc7
  41cbdc:	b	41c7ec <ferror@plt+0x18f4c>
  41cbe0:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cbe4:	add	x19, x19, #0xdd0
  41cbe8:	b	41c7ec <ferror@plt+0x18f4c>
  41cbec:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cbf0:	add	x19, x19, #0xddd
  41cbf4:	b	41c7ec <ferror@plt+0x18f4c>
  41cbf8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cbfc:	add	x19, x19, #0xdea
  41cc00:	b	41c7ec <ferror@plt+0x18f4c>
  41cc04:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cc08:	add	x19, x19, #0xdf7
  41cc0c:	b	41c7ec <ferror@plt+0x18f4c>
  41cc10:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cc14:	add	x19, x19, #0xe04
  41cc18:	b	41c7ec <ferror@plt+0x18f4c>
  41cc1c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cc20:	add	x19, x19, #0xe11
  41cc24:	b	41c7ec <ferror@plt+0x18f4c>
  41cc28:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cc2c:	add	x19, x19, #0xe1e
  41cc30:	b	41c7ec <ferror@plt+0x18f4c>
  41cc34:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cc38:	add	x19, x19, #0xe2b
  41cc3c:	b	41c7ec <ferror@plt+0x18f4c>
  41cc40:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cc44:	add	x19, x19, #0xe39
  41cc48:	b	41c7ec <ferror@plt+0x18f4c>
  41cc4c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cc50:	add	x19, x19, #0xe47
  41cc54:	b	41c7ec <ferror@plt+0x18f4c>
  41cc58:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cc5c:	add	x19, x19, #0xe55
  41cc60:	b	41c7ec <ferror@plt+0x18f4c>
  41cc64:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cc68:	add	x19, x19, #0xe63
  41cc6c:	b	41c7ec <ferror@plt+0x18f4c>
  41cc70:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cc74:	add	x19, x19, #0xe71
  41cc78:	b	41c7ec <ferror@plt+0x18f4c>
  41cc7c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cc80:	add	x19, x19, #0xe7f
  41cc84:	b	41c7ec <ferror@plt+0x18f4c>
  41cc88:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cc8c:	add	x19, x19, #0xe8d
  41cc90:	b	41c7ec <ferror@plt+0x18f4c>
  41cc94:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cc98:	add	x19, x19, #0xe9b
  41cc9c:	b	41c7ec <ferror@plt+0x18f4c>
  41cca0:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cca4:	add	x19, x19, #0xea9
  41cca8:	b	41c7ec <ferror@plt+0x18f4c>
  41ccac:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ccb0:	add	x19, x19, #0xeb7
  41ccb4:	b	41c7ec <ferror@plt+0x18f4c>
  41ccb8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ccbc:	add	x19, x19, #0xec5
  41ccc0:	b	41c7ec <ferror@plt+0x18f4c>
  41ccc4:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ccc8:	add	x19, x19, #0xed3
  41cccc:	b	41c7ec <ferror@plt+0x18f4c>
  41ccd0:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ccd4:	add	x19, x19, #0xee1
  41ccd8:	b	41c7ec <ferror@plt+0x18f4c>
  41ccdc:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cce0:	add	x19, x19, #0xeef
  41cce4:	b	41c7ec <ferror@plt+0x18f4c>
  41cce8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ccec:	add	x19, x19, #0xefd
  41ccf0:	b	41c7ec <ferror@plt+0x18f4c>
  41ccf4:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ccf8:	add	x19, x19, #0xf0b
  41ccfc:	b	41c7ec <ferror@plt+0x18f4c>
  41cd00:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cd04:	add	x19, x19, #0xf19
  41cd08:	b	41c7ec <ferror@plt+0x18f4c>
  41cd0c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cd10:	add	x19, x19, #0xf27
  41cd14:	b	41c7ec <ferror@plt+0x18f4c>
  41cd18:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cd1c:	add	x19, x19, #0xf35
  41cd20:	b	41c7ec <ferror@plt+0x18f4c>
  41cd24:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cd28:	add	x19, x19, #0xf43
  41cd2c:	b	41c7ec <ferror@plt+0x18f4c>
  41cd30:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cd34:	add	x19, x19, #0xf51
  41cd38:	b	41c7ec <ferror@plt+0x18f4c>
  41cd3c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cd40:	add	x19, x19, #0xf5f
  41cd44:	b	41c7ec <ferror@plt+0x18f4c>
  41cd48:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cd4c:	add	x19, x19, #0xc4b
  41cd50:	b	41c7ec <ferror@plt+0x18f4c>
  41cd54:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cd58:	add	x19, x19, #0xf67
  41cd5c:	b	41c7ec <ferror@plt+0x18f4c>
  41cd60:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cd64:	add	x19, x19, #0xf71
  41cd68:	b	41c7ec <ferror@plt+0x18f4c>
  41cd6c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cd70:	add	x19, x19, #0xf7f
  41cd74:	b	41c7ec <ferror@plt+0x18f4c>
  41cd78:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cd7c:	add	x19, x19, #0xf8d
  41cd80:	b	41c7ec <ferror@plt+0x18f4c>
  41cd84:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cd88:	add	x19, x19, #0xf9b
  41cd8c:	b	41c7ec <ferror@plt+0x18f4c>
  41cd90:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cd94:	add	x19, x19, #0xfa9
  41cd98:	b	41c7ec <ferror@plt+0x18f4c>
  41cd9c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cda0:	add	x19, x19, #0xfb7
  41cda4:	b	41c7ec <ferror@plt+0x18f4c>
  41cda8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cdac:	add	x19, x19, #0xfc5
  41cdb0:	b	41c7ec <ferror@plt+0x18f4c>
  41cdb4:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cdb8:	add	x19, x19, #0xfd3
  41cdbc:	b	41c7ec <ferror@plt+0x18f4c>
  41cdc0:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cdc4:	add	x19, x19, #0xfe2
  41cdc8:	b	41c7ec <ferror@plt+0x18f4c>
  41cdcc:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cdd0:	add	x19, x19, #0xff1
  41cdd4:	b	41c7ec <ferror@plt+0x18f4c>
  41cdd8:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cddc:	add	x19, x19, #0x0
  41cde0:	b	41c7ec <ferror@plt+0x18f4c>
  41cde4:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cde8:	add	x19, x19, #0xf
  41cdec:	b	41c7ec <ferror@plt+0x18f4c>
  41cdf0:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cdf4:	add	x19, x19, #0x1e
  41cdf8:	b	41c7ec <ferror@plt+0x18f4c>
  41cdfc:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce00:	add	x19, x19, #0x2d
  41ce04:	b	41c7ec <ferror@plt+0x18f4c>
  41ce08:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce0c:	add	x19, x19, #0x3c
  41ce10:	b	41c7ec <ferror@plt+0x18f4c>
  41ce14:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce18:	add	x19, x19, #0x4b
  41ce1c:	b	41c7ec <ferror@plt+0x18f4c>
  41ce20:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce24:	add	x19, x19, #0x5a
  41ce28:	b	41c7ec <ferror@plt+0x18f4c>
  41ce2c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce30:	add	x19, x19, #0x69
  41ce34:	b	41c7ec <ferror@plt+0x18f4c>
  41ce38:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce3c:	add	x19, x19, #0x78
  41ce40:	b	41c7ec <ferror@plt+0x18f4c>
  41ce44:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce48:	add	x19, x19, #0x87
  41ce4c:	b	41c7ec <ferror@plt+0x18f4c>
  41ce50:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce54:	add	x19, x19, #0x96
  41ce58:	b	41c7ec <ferror@plt+0x18f4c>
  41ce5c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce60:	add	x19, x19, #0xa5
  41ce64:	b	41c7ec <ferror@plt+0x18f4c>
  41ce68:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce6c:	add	x19, x19, #0xb4
  41ce70:	b	41c7ec <ferror@plt+0x18f4c>
  41ce74:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce78:	add	x19, x19, #0xc3
  41ce7c:	b	41c7ec <ferror@plt+0x18f4c>
  41ce80:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce84:	add	x19, x19, #0xd2
  41ce88:	b	41c7ec <ferror@plt+0x18f4c>
  41ce8c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce90:	add	x19, x19, #0xe1
  41ce94:	b	41c7ec <ferror@plt+0x18f4c>
  41ce98:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ce9c:	add	x19, x19, #0xf0
  41cea0:	b	41c7ec <ferror@plt+0x18f4c>
  41cea4:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cea8:	add	x19, x19, #0xff
  41ceac:	b	41c7ec <ferror@plt+0x18f4c>
  41ceb0:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41ceb4:	add	x19, x19, #0x10e
  41ceb8:	b	41c7ec <ferror@plt+0x18f4c>
  41cebc:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cec0:	add	x19, x19, #0xc3d
  41cec4:	b	41c7ec <ferror@plt+0x18f4c>
  41cec8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cecc:	add	x19, x19, #0xc41
  41ced0:	b	41c7ec <ferror@plt+0x18f4c>
  41ced4:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41ced8:	add	x19, x19, #0xc0d
  41cedc:	b	41c7ec <ferror@plt+0x18f4c>
  41cee0:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cee4:	add	x19, x19, #0xc11
  41cee8:	b	41c7ec <ferror@plt+0x18f4c>
  41ceec:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cef0:	add	x19, x19, #0xc17
  41cef4:	b	41c7ec <ferror@plt+0x18f4c>
  41cef8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cefc:	add	x19, x19, #0xc20
  41cf00:	b	41c7ec <ferror@plt+0x18f4c>
  41cf04:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cf08:	add	x19, x19, #0xc25
  41cf0c:	b	41c7ec <ferror@plt+0x18f4c>
  41cf10:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cf14:	add	x19, x19, #0xc2c
  41cf18:	b	41c7ec <ferror@plt+0x18f4c>
  41cf1c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cf20:	add	x19, x19, #0xc32
  41cf24:	b	41c7ec <ferror@plt+0x18f4c>
  41cf28:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cf2c:	add	x19, x19, #0xc51
  41cf30:	b	41c7ec <ferror@plt+0x18f4c>
  41cf34:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cf38:	add	x19, x19, #0xc59
  41cf3c:	b	41c7ec <ferror@plt+0x18f4c>
  41cf40:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cf44:	add	x19, x19, #0xc61
  41cf48:	b	41c7ec <ferror@plt+0x18f4c>
  41cf4c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cf50:	add	x19, x19, #0xc69
  41cf54:	b	41c7ec <ferror@plt+0x18f4c>
  41cf58:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cf5c:	add	x19, x19, #0xc6d
  41cf60:	b	41c7ec <ferror@plt+0x18f4c>
  41cf64:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cf68:	add	x19, x19, #0x31c
  41cf6c:	b	41c7ec <ferror@plt+0x18f4c>
  41cf70:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cf74:	add	x19, x19, #0xc73
  41cf78:	b	41c7ec <ferror@plt+0x18f4c>
  41cf7c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cf80:	add	x19, x19, #0xc7c
  41cf84:	b	41c7ec <ferror@plt+0x18f4c>
  41cf88:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cf8c:	add	x19, x19, #0xc81
  41cf90:	b	41c7ec <ferror@plt+0x18f4c>
  41cf94:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cf98:	add	x19, x19, #0xc88
  41cf9c:	b	41c7ec <ferror@plt+0x18f4c>
  41cfa0:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cfa4:	add	x19, x19, #0xc8e
  41cfa8:	b	41c7ec <ferror@plt+0x18f4c>
  41cfac:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41cfb0:	add	x19, x19, #0xc92
  41cfb4:	b	41c7ec <ferror@plt+0x18f4c>
  41cfb8:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cfbc:	add	x19, x19, #0x2a0
  41cfc0:	b	41c7ec <ferror@plt+0x18f4c>
  41cfc4:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cfc8:	add	x19, x19, #0x2a8
  41cfcc:	b	41c7ec <ferror@plt+0x18f4c>
  41cfd0:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cfd4:	add	x19, x19, #0x2b0
  41cfd8:	b	41c7ec <ferror@plt+0x18f4c>
  41cfdc:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cfe0:	add	x19, x19, #0x2b8
  41cfe4:	b	41c7ec <ferror@plt+0x18f4c>
  41cfe8:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cfec:	add	x19, x19, #0x2bc
  41cff0:	b	41c7ec <ferror@plt+0x18f4c>
  41cff4:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41cff8:	add	x19, x19, #0x2c2
  41cffc:	b	41c7ec <ferror@plt+0x18f4c>
  41d000:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d004:	add	x19, x19, #0x2cb
  41d008:	b	41c7ec <ferror@plt+0x18f4c>
  41d00c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d010:	add	x19, x19, #0x2d0
  41d014:	b	41c7ec <ferror@plt+0x18f4c>
  41d018:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d01c:	add	x19, x19, #0x2d7
  41d020:	b	41c7ec <ferror@plt+0x18f4c>
  41d024:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d028:	add	x19, x19, #0x2e0
  41d02c:	b	41c7ec <ferror@plt+0x18f4c>
  41d030:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d034:	add	x19, x19, #0xcb8
  41d038:	b	41c7ec <ferror@plt+0x18f4c>
  41d03c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d040:	add	x19, x19, #0xcc0
  41d044:	b	41c7ec <ferror@plt+0x18f4c>
  41d048:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d04c:	add	x19, x19, #0xcc5
  41d050:	b	41c7ec <ferror@plt+0x18f4c>
  41d054:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d058:	add	x19, x19, #0xccd
  41d05c:	b	41c7ec <ferror@plt+0x18f4c>
  41d060:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d064:	add	x19, x19, #0xcd5
  41d068:	b	41c7ec <ferror@plt+0x18f4c>
  41d06c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d070:	add	x19, x19, #0xcd9
  41d074:	b	41c7ec <ferror@plt+0x18f4c>
  41d078:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d07c:	add	x19, x19, #0xcdf
  41d080:	b	41c7ec <ferror@plt+0x18f4c>
  41d084:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d088:	add	x19, x19, #0x30f
  41d08c:	b	41c7ec <ferror@plt+0x18f4c>
  41d090:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d094:	add	x19, x19, #0x31b
  41d098:	b	41c7ec <ferror@plt+0x18f4c>
  41d09c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d0a0:	add	x19, x19, #0x327
  41d0a4:	b	41c7ec <ferror@plt+0x18f4c>
  41d0a8:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d0ac:	add	x19, x19, #0x11c
  41d0b0:	b	41c7ec <ferror@plt+0x18f4c>
  41d0b4:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d0b8:	add	x19, x19, #0x127
  41d0bc:	b	41c7ec <ferror@plt+0x18f4c>
  41d0c0:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d0c4:	add	x19, x19, #0x132
  41d0c8:	b	41c7ec <ferror@plt+0x18f4c>
  41d0cc:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d0d0:	add	x19, x19, #0x13d
  41d0d4:	b	41c7ec <ferror@plt+0x18f4c>
  41d0d8:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d0dc:	add	x19, x19, #0x148
  41d0e0:	b	41c7ec <ferror@plt+0x18f4c>
  41d0e4:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d0e8:	add	x19, x19, #0x153
  41d0ec:	b	41c7ec <ferror@plt+0x18f4c>
  41d0f0:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d0f4:	add	x19, x19, #0x15e
  41d0f8:	b	41c7ec <ferror@plt+0x18f4c>
  41d0fc:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d100:	add	x19, x19, #0x169
  41d104:	b	41c7ec <ferror@plt+0x18f4c>
  41d108:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d10c:	add	x19, x19, #0x175
  41d110:	b	41c7ec <ferror@plt+0x18f4c>
  41d114:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d118:	add	x19, x19, #0x181
  41d11c:	b	41c7ec <ferror@plt+0x18f4c>
  41d120:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d124:	add	x19, x19, #0x18d
  41d128:	b	41c7ec <ferror@plt+0x18f4c>
  41d12c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d130:	add	x19, x19, #0x199
  41d134:	b	41c7ec <ferror@plt+0x18f4c>
  41d138:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d13c:	add	x19, x19, #0x1a5
  41d140:	b	41c7ec <ferror@plt+0x18f4c>
  41d144:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d148:	add	x19, x19, #0x1b1
  41d14c:	b	41c7ec <ferror@plt+0x18f4c>
  41d150:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d154:	add	x19, x19, #0x1bd
  41d158:	b	41c7ec <ferror@plt+0x18f4c>
  41d15c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d160:	add	x19, x19, #0x1c9
  41d164:	b	41c7ec <ferror@plt+0x18f4c>
  41d168:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d16c:	add	x19, x19, #0x1d5
  41d170:	b	41c7ec <ferror@plt+0x18f4c>
  41d174:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d178:	add	x19, x19, #0x1e1
  41d17c:	b	41c7ec <ferror@plt+0x18f4c>
  41d180:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d184:	add	x19, x19, #0x1ed
  41d188:	b	41c7ec <ferror@plt+0x18f4c>
  41d18c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d190:	add	x19, x19, #0x1f9
  41d194:	b	41c7ec <ferror@plt+0x18f4c>
  41d198:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d19c:	add	x19, x19, #0x205
  41d1a0:	b	41c7ec <ferror@plt+0x18f4c>
  41d1a4:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d1a8:	add	x19, x19, #0x211
  41d1ac:	b	41c7ec <ferror@plt+0x18f4c>
  41d1b0:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d1b4:	add	x19, x19, #0x21d
  41d1b8:	b	41c7ec <ferror@plt+0x18f4c>
  41d1bc:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d1c0:	add	x19, x19, #0x229
  41d1c4:	b	41c7ec <ferror@plt+0x18f4c>
  41d1c8:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d1cc:	add	x19, x19, #0x235
  41d1d0:	b	41c7ec <ferror@plt+0x18f4c>
  41d1d4:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d1d8:	add	x19, x19, #0x241
  41d1dc:	b	41c7ec <ferror@plt+0x18f4c>
  41d1e0:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d1e4:	add	x19, x19, #0x24d
  41d1e8:	b	41c7ec <ferror@plt+0x18f4c>
  41d1ec:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d1f0:	add	x19, x19, #0x259
  41d1f4:	b	41c7ec <ferror@plt+0x18f4c>
  41d1f8:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d1fc:	add	x19, x19, #0x265
  41d200:	b	41c7ec <ferror@plt+0x18f4c>
  41d204:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d208:	add	x19, x19, #0xcea
  41d20c:	b	41c7ec <ferror@plt+0x18f4c>
  41d210:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d214:	add	x19, x19, #0xcf3
  41d218:	b	41c7ec <ferror@plt+0x18f4c>
  41d21c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d220:	add	x19, x19, #0xcf8
  41d224:	b	41c7ec <ferror@plt+0x18f4c>
  41d228:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d22c:	add	x19, x19, #0xcff
  41d230:	b	41c7ec <ferror@plt+0x18f4c>
  41d234:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d238:	add	x19, x19, #0xd05
  41d23c:	b	41c7ec <ferror@plt+0x18f4c>
  41d240:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d244:	add	x19, x19, #0x2e4
  41d248:	b	41c7ec <ferror@plt+0x18f4c>
  41d24c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d250:	add	x19, x19, #0x2ea
  41d254:	b	41c7ec <ferror@plt+0x18f4c>
  41d258:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d25c:	add	x19, x19, #0x2f1
  41d260:	b	41c7ec <ferror@plt+0x18f4c>
  41d264:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d268:	add	x19, x19, #0x2f8
  41d26c:	b	41c7ec <ferror@plt+0x18f4c>
  41d270:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d274:	add	x19, x19, #0x300
  41d278:	b	41c7ec <ferror@plt+0x18f4c>
  41d27c:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  41d280:	add	x19, x19, #0x307
  41d284:	b	41c7ec <ferror@plt+0x18f4c>
  41d288:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d28c:	add	x19, x19, #0xd09
  41d290:	b	41c7ec <ferror@plt+0x18f4c>
  41d294:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d298:	add	x19, x19, #0xd11
  41d29c:	b	41c7ec <ferror@plt+0x18f4c>
  41d2a0:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d2a4:	add	x19, x19, #0xd19
  41d2a8:	b	41c7ec <ferror@plt+0x18f4c>
  41d2ac:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d2b0:	add	x19, x19, #0xd21
  41d2b4:	b	41c7ec <ferror@plt+0x18f4c>
  41d2b8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d2bc:	add	x19, x19, #0xd29
  41d2c0:	b	41c7ec <ferror@plt+0x18f4c>
  41d2c4:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d2c8:	add	x19, x19, #0xd32
  41d2cc:	b	41c7ec <ferror@plt+0x18f4c>
  41d2d0:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d2d4:	add	x19, x19, #0xd3b
  41d2d8:	b	41c7ec <ferror@plt+0x18f4c>
  41d2dc:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d2e0:	add	x19, x19, #0xd44
  41d2e4:	b	41c7ec <ferror@plt+0x18f4c>
  41d2e8:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d2ec:	add	x19, x19, #0xd4d
  41d2f0:	b	41c7ec <ferror@plt+0x18f4c>
  41d2f4:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d2f8:	add	x19, x19, #0xd56
  41d2fc:	b	41c7ec <ferror@plt+0x18f4c>
  41d300:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d304:	add	x19, x19, #0xd5f
  41d308:	b	41c7ec <ferror@plt+0x18f4c>
  41d30c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d310:	add	x19, x19, #0xd68
  41d314:	b	41c7ec <ferror@plt+0x18f4c>
  41d318:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d31c:	add	x19, x19, #0xd71
  41d320:	b	41c7ec <ferror@plt+0x18f4c>
  41d324:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d328:	add	x19, x19, #0xd7a
  41d32c:	b	41c7ec <ferror@plt+0x18f4c>
  41d330:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d334:	add	x19, x19, #0xd83
  41d338:	b	41c7ec <ferror@plt+0x18f4c>
  41d33c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d340:	add	x19, x19, #0xd8d
  41d344:	b	41c7ec <ferror@plt+0x18f4c>
  41d348:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d34c:	add	x19, x19, #0xd97
  41d350:	b	41c7ec <ferror@plt+0x18f4c>
  41d354:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d358:	add	x19, x19, #0xda1
  41d35c:	b	41c7ec <ferror@plt+0x18f4c>
  41d360:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d364:	add	x19, x19, #0xdab
  41d368:	b	41c7ec <ferror@plt+0x18f4c>
  41d36c:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d370:	add	x19, x19, #0xdb5
  41d374:	b	41c7ec <ferror@plt+0x18f4c>
  41d378:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d37c:	add	x19, x19, #0xca1
  41d380:	b	41c7ec <ferror@plt+0x18f4c>
  41d384:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d388:	add	x19, x19, #0xca9
  41d38c:	b	41c7ec <ferror@plt+0x18f4c>
  41d390:	adrp	x19, 446000 <warn@@Base+0x8fcc>
  41d394:	add	x19, x19, #0xcb0
  41d398:	b	41c7ec <ferror@plt+0x18f4c>
  41d39c:	sub	sp, sp, #0x120
  41d3a0:	stp	x29, x30, [sp, #192]
  41d3a4:	stp	x28, x27, [sp, #208]
  41d3a8:	stp	x26, x25, [sp, #224]
  41d3ac:	stp	x24, x23, [sp, #240]
  41d3b0:	stp	x22, x21, [sp, #256]
  41d3b4:	stp	x20, x19, [sp, #272]
  41d3b8:	ldr	x22, [x0, #32]
  41d3bc:	mov	x24, x0
  41d3c0:	add	x29, sp, #0xc0
  41d3c4:	cbz	x22, 41d3e0 <ferror@plt+0x19b40>
  41d3c8:	ldr	x21, [x24, #48]
  41d3cc:	cmp	x21, #0x17
  41d3d0:	b.hi	41d420 <ferror@plt+0x19b80>  // b.pmore
  41d3d4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41d3d8:	add	x1, x1, #0x3da
  41d3dc:	b	41d3e8 <ferror@plt+0x19b48>
  41d3e0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41d3e4:	add	x1, x1, #0x3c5
  41d3e8:	mov	w2, #0x5                   	// #5
  41d3ec:	mov	x0, xzr
  41d3f0:	bl	403700 <dcgettext@plt>
  41d3f4:	ldr	x1, [x24, #16]
  41d3f8:	bl	43d034 <warn@@Base>
  41d3fc:	mov	w0, wzr
  41d400:	ldp	x20, x19, [sp, #272]
  41d404:	ldp	x22, x21, [sp, #256]
  41d408:	ldp	x24, x23, [sp, #240]
  41d40c:	ldp	x26, x25, [sp, #224]
  41d410:	ldp	x28, x27, [sp, #208]
  41d414:	ldp	x29, x30, [sp, #192]
  41d418:	add	sp, sp, #0x120
  41d41c:	ret
  41d420:	cmp	x21, #0x0
  41d424:	csel	w8, w21, wzr, gt
  41d428:	cmp	x21, #0x5
  41d42c:	mov	w9, #0x4                   	// #4
  41d430:	mov	w19, w1
  41d434:	csel	w1, w8, w9, lt  // lt = tstop
  41d438:	sub	w8, w1, #0x1
  41d43c:	mov	w26, wzr
  41d440:	cmp	w8, #0x7
  41d444:	b.hi	41d480 <ferror@plt+0x19be0>  // b.pmore
  41d448:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41d44c:	ldr	x8, [x8, #696]
  41d450:	mov	x0, x22
  41d454:	blr	x8
  41d458:	mov	x26, x0
  41d45c:	cmp	w26, #0x2
  41d460:	b.cc	41d480 <ferror@plt+0x19be0>  // b.lo, b.ul, b.last
  41d464:	cmp	x21, #0x9
  41d468:	b.ge	41d4a4 <ferror@plt+0x19c04>  // b.tcont
  41d46c:	mov	w28, wzr
  41d470:	str	xzr, [sp, #72]
  41d474:	mov	w27, wzr
  41d478:	mov	w23, #0x1                   	// #1
  41d47c:	b	41d4f4 <ferror@plt+0x19c54>
  41d480:	mov	w20, wzr
  41d484:	mov	w25, wzr
  41d488:	mov	w23, wzr
  41d48c:	mov	w28, wzr
  41d490:	cmp	x21, #0xd
  41d494:	mov	w27, wzr
  41d498:	str	xzr, [sp, #72]
  41d49c:	b.ge	41d4c0 <ferror@plt+0x19c20>  // b.tcont
  41d4a0:	b	41d4f4 <ferror@plt+0x19c54>
  41d4a4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41d4a8:	ldr	x8, [x8, #696]
  41d4ac:	add	x0, x22, #0x4
  41d4b0:	mov	w1, #0x4                   	// #4
  41d4b4:	blr	x8
  41d4b8:	mov	x20, x0
  41d4bc:	mov	w25, #0x1                   	// #1
  41d4c0:	adrp	x23, 469000 <_bfd_std_section+0x3110>
  41d4c4:	ldr	x8, [x23, #696]
  41d4c8:	add	x0, x22, #0x8
  41d4cc:	mov	w1, #0x4                   	// #4
  41d4d0:	blr	x8
  41d4d4:	ldr	x8, [x23, #696]
  41d4d8:	str	x0, [sp, #72]
  41d4dc:	add	x0, x22, #0xc
  41d4e0:	mov	w1, #0x4                   	// #4
  41d4e4:	blr	x8
  41d4e8:	mov	x27, x0
  41d4ec:	mov	w23, w25
  41d4f0:	mov	w28, w20
  41d4f4:	mov	w20, w27
  41d4f8:	cbz	w19, 41d5c0 <ferror@plt+0x19d20>
  41d4fc:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41d500:	ldr	w8, [x8, #620]
  41d504:	cbz	w8, 41d530 <ferror@plt+0x19c90>
  41d508:	ldr	x8, [x24, #24]
  41d50c:	cbz	x8, 41d530 <ferror@plt+0x19c90>
  41d510:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41d514:	add	x1, x1, #0x789
  41d518:	mov	w2, #0x5                   	// #5
  41d51c:	mov	x0, xzr
  41d520:	bl	403700 <dcgettext@plt>
  41d524:	ldp	x1, x2, [x24, #16]
  41d528:	bl	4037a0 <printf@plt>
  41d52c:	b	41d54c <ferror@plt+0x19cac>
  41d530:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41d534:	add	x1, x1, #0x7b8
  41d538:	mov	w2, #0x5                   	// #5
  41d53c:	mov	x0, xzr
  41d540:	bl	403700 <dcgettext@plt>
  41d544:	ldr	x1, [x24, #16]
  41d548:	bl	4037a0 <printf@plt>
  41d54c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41d550:	add	x1, x1, #0x49e
  41d554:	mov	w2, #0x5                   	// #5
  41d558:	mov	x0, xzr
  41d55c:	bl	403700 <dcgettext@plt>
  41d560:	mov	w1, w26
  41d564:	bl	4037a0 <printf@plt>
  41d568:	cbz	w23, 41d588 <ferror@plt+0x19ce8>
  41d56c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41d570:	add	x1, x1, #0x4bd
  41d574:	mov	w2, #0x5                   	// #5
  41d578:	mov	x0, xzr
  41d57c:	bl	403700 <dcgettext@plt>
  41d580:	mov	w1, w28
  41d584:	bl	4037a0 <printf@plt>
  41d588:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41d58c:	add	x1, x1, #0x4dc
  41d590:	mov	w2, #0x5                   	// #5
  41d594:	mov	x0, xzr
  41d598:	bl	403700 <dcgettext@plt>
  41d59c:	ldr	x1, [sp, #72]
  41d5a0:	bl	4037a0 <printf@plt>
  41d5a4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41d5a8:	add	x1, x1, #0x4fb
  41d5ac:	mov	w2, #0x5                   	// #5
  41d5b0:	mov	x0, xzr
  41d5b4:	bl	403700 <dcgettext@plt>
  41d5b8:	mov	w1, w20
  41d5bc:	bl	4037a0 <printf@plt>
  41d5c0:	cmp	x21, #0x10
  41d5c4:	b.lt	41d650 <ferror@plt+0x19db0>  // b.tstop
  41d5c8:	add	x8, x22, #0x10
  41d5cc:	add	x21, x22, x21
  41d5d0:	add	x23, x8, w27, uxtw #3
  41d5d4:	cmp	x23, x21
  41d5d8:	str	x8, [sp, #56]
  41d5dc:	b.hi	41d650 <ferror@plt+0x19db0>  // b.pmore
  41d5e0:	add	x8, x23, w27, uxtw #2
  41d5e4:	cmp	x8, x21
  41d5e8:	str	x8, [sp, #96]
  41d5ec:	b.hi	41d650 <ferror@plt+0x19db0>  // b.pmore
  41d5f0:	cmp	w26, #0x2
  41d5f4:	str	x20, [sp, #80]
  41d5f8:	b.eq	41d680 <ferror@plt+0x19de0>  // b.none
  41d5fc:	cmp	w26, #0x1
  41d600:	b.ne	41d810 <ferror@plt+0x19f70>  // b.any
  41d604:	ldr	x27, [sp, #56]
  41d608:	adrp	x25, 466000 <_bfd_std_section+0x110>
  41d60c:	cbnz	w19, 41d8a8 <ferror@plt+0x1a008>
  41d610:	ldr	x8, [sp, #96]
  41d614:	ldr	x0, [x25, #1304]
  41d618:	sub	x8, x21, x8
  41d61c:	add	x9, x8, #0x3
  41d620:	cmp	x8, #0x0
  41d624:	csel	x8, x9, x8, lt  // lt = tstop
  41d628:	asr	x8, x8, #2
  41d62c:	cbz	x0, 41d88c <ferror@plt+0x19fec>
  41d630:	adrp	x9, 466000 <_bfd_std_section+0x110>
  41d634:	ldr	w9, [x9, #1296]
  41d638:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41d63c:	add	w8, w9, w8
  41d640:	lsl	x1, x8, #2
  41d644:	str	w8, [x10, #1392]
  41d648:	bl	4031e0 <xrealloc@plt>
  41d64c:	b	41d8a4 <ferror@plt+0x1a004>
  41d650:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41d654:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41d658:	add	x1, x1, #0x51b
  41d65c:	add	x2, x2, #0x540
  41d660:	mov	w4, #0x5                   	// #5
  41d664:	mov	x0, xzr
  41d668:	mov	x3, x20
  41d66c:	bl	4035d0 <dcngettext@plt>
  41d670:	ldr	x1, [x24, #16]
  41d674:	mov	w2, w20
  41d678:	bl	43d034 <warn@@Base>
  41d67c:	b	41d3fc <ferror@plt+0x19b5c>
  41d680:	mov	w8, w28
  41d684:	ldr	x9, [sp, #72]
  41d688:	mov	w25, w28
  41d68c:	lsl	x28, x8, #2
  41d690:	ldr	x8, [sp, #96]
  41d694:	ldr	x0, [x24, #16]
  41d698:	str	x23, [sp, #16]
  41d69c:	mov	w23, w9
  41d6a0:	add	x9, x8, x28
  41d6a4:	umulh	x8, x28, x23
  41d6a8:	mul	x22, x28, x23
  41d6ac:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  41d6b0:	cmp	xzr, x8
  41d6b4:	add	x8, x9, x22
  41d6b8:	add	x1, x1, #0x859
  41d6bc:	cset	w20, ne  // ne = any
  41d6c0:	stp	x9, x8, [sp, #24]
  41d6c4:	bl	4034a0 <strcmp@plt>
  41d6c8:	mov	w26, w0
  41d6cc:	str	w25, [sp, #68]
  41d6d0:	cbz	w25, 41d704 <ferror@plt+0x19e64>
  41d6d4:	ldr	x8, [sp, #32]
  41d6d8:	add	x8, x8, x22
  41d6dc:	cmp	x8, x21
  41d6e0:	b.hi	41d850 <ferror@plt+0x19fb0>  // b.pmore
  41d6e4:	ldr	x8, [sp, #32]
  41d6e8:	cmp	x8, x21
  41d6ec:	b.hi	41d850 <ferror@plt+0x19fb0>  // b.pmore
  41d6f0:	tbnz	x22, #63, 41d850 <ferror@plt+0x19fb0>
  41d6f4:	ldr	x8, [sp, #24]
  41d6f8:	cmp	x8, x21
  41d6fc:	b.hi	41d850 <ferror@plt+0x19fb0>  // b.pmore
  41d700:	cbnz	w20, 41d850 <ferror@plt+0x19fb0>
  41d704:	adrp	x20, 451000 <warn@@Base+0x13fcc>
  41d708:	adrp	x22, 450000 <warn@@Base+0x12fcc>
  41d70c:	add	x20, x20, #0x595
  41d710:	add	x22, x22, #0xd9c
  41d714:	str	w26, [sp, #12]
  41d718:	cbz	w19, 41d85c <ferror@plt+0x19fbc>
  41d71c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41d720:	add	x1, x1, #0x5e1
  41d724:	mov	w2, #0x5                   	// #5
  41d728:	mov	x0, xzr
  41d72c:	bl	403700 <dcgettext@plt>
  41d730:	bl	4037a0 <printf@plt>
  41d734:	cmp	w26, #0x0
  41d738:	csel	x1, x22, x20, eq  // eq = none
  41d73c:	mov	w2, #0x5                   	// #5
  41d740:	mov	x0, xzr
  41d744:	bl	403700 <dcgettext@plt>
  41d748:	mov	x1, x0
  41d74c:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41d750:	add	x0, x0, #0x5f1
  41d754:	bl	4037a0 <printf@plt>
  41d758:	ldr	w8, [sp, #68]
  41d75c:	cbz	w8, 41d834 <ferror@plt+0x19f94>
  41d760:	adrp	x22, 446000 <warn@@Base+0x8fcc>
  41d764:	adrp	x23, 447000 <warn@@Base+0x9fcc>
  41d768:	adrp	x24, 466000 <_bfd_std_section+0x110>
  41d76c:	adrp	x26, 44a000 <warn@@Base+0xcfcc>
  41d770:	mov	x20, xzr
  41d774:	add	x22, x22, #0x1d0
  41d778:	add	x23, x23, #0x601
  41d77c:	add	x24, x24, #0x574
  41d780:	add	x26, x26, #0x923
  41d784:	b	41d7b4 <ferror@plt+0x19f14>
  41d788:	mov	w3, wzr
  41d78c:	mov	w1, #0x10                  	// #16
  41d790:	mov	x0, x24
  41d794:	mov	x2, x26
  41d798:	bl	403160 <snprintf@plt>
  41d79c:	mov	x1, x24
  41d7a0:	mov	x0, x23
  41d7a4:	bl	4037a0 <printf@plt>
  41d7a8:	add	x20, x20, #0x4
  41d7ac:	cmp	x28, x20
  41d7b0:	b.eq	41d834 <ferror@plt+0x19f94>  // b.none
  41d7b4:	ldr	x9, [sp, #96]
  41d7b8:	and	x8, x20, #0xfffffffc
  41d7bc:	add	x0, x9, x8
  41d7c0:	add	x8, x0, #0x4
  41d7c4:	cmp	x8, x21
  41d7c8:	b.cs	41d7d4 <ferror@plt+0x19f34>  // b.hs, b.nlast
  41d7cc:	mov	w1, #0x4                   	// #4
  41d7d0:	b	41d7ec <ferror@plt+0x19f4c>
  41d7d4:	cmp	x0, x21
  41d7d8:	b.cs	41d788 <ferror@plt+0x19ee8>  // b.hs, b.nlast
  41d7dc:	sub	w1, w21, w0
  41d7e0:	sub	w8, w1, #0x1
  41d7e4:	cmp	w8, #0x7
  41d7e8:	b.hi	41d788 <ferror@plt+0x19ee8>  // b.pmore
  41d7ec:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41d7f0:	ldr	x8, [x8, #696]
  41d7f4:	blr	x8
  41d7f8:	mov	x3, x0
  41d7fc:	sub	w8, w3, #0x1
  41d800:	cmp	w8, #0x8
  41d804:	b.cs	41d78c <ferror@plt+0x19eec>  // b.hs, b.nlast
  41d808:	ldr	x1, [x22, w8, sxtw #3]
  41d80c:	b	41d7a0 <ferror@plt+0x19f00>
  41d810:	cbz	w19, 41e124 <ferror@plt+0x1a884>
  41d814:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41d818:	add	x1, x1, #0x704
  41d81c:	mov	w2, #0x5                   	// #5
  41d820:	mov	x0, xzr
  41d824:	bl	403700 <dcgettext@plt>
  41d828:	mov	w1, w26
  41d82c:	bl	4037a0 <printf@plt>
  41d830:	b	41e114 <ferror@plt+0x1a874>
  41d834:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41d838:	ldr	x1, [x8, #3816]
  41d83c:	mov	w0, #0xa                   	// #10
  41d840:	bl	4030b0 <putc@plt>
  41d844:	ldr	x20, [sp, #80]
  41d848:	str	xzr, [sp, #88]
  41d84c:	b	41db18 <ferror@plt+0x1a278>
  41d850:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41d854:	add	x1, x1, #0x5b0
  41d858:	b	41d3e8 <ferror@plt+0x19b48>
  41d85c:	ldr	x20, [sp, #80]
  41d860:	cbz	w26, 41daf4 <ferror@plt+0x1a254>
  41d864:	ldr	x9, [sp, #72]
  41d868:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41d86c:	mov	w1, #0x88                  	// #136
  41d870:	mov	x0, x23
  41d874:	str	w9, [x8, #1376]
  41d878:	bl	403840 <xcalloc@plt>
  41d87c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41d880:	str	x0, [sp, #88]
  41d884:	str	x0, [x8, #1384]
  41d888:	b	41db18 <ferror@plt+0x1a278>
  41d88c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  41d890:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41d894:	ubfiz	x0, x8, #2, #32
  41d898:	str	w8, [x9, #1392]
  41d89c:	str	wzr, [x10, #1296]
  41d8a0:	bl	403290 <xmalloc@plt>
  41d8a4:	str	x0, [x25, #1304]
  41d8a8:	cbz	w20, 41e110 <ferror@plt+0x1a870>
  41d8ac:	adrp	x28, 44a000 <warn@@Base+0xcfcc>
  41d8b0:	mov	w26, wzr
  41d8b4:	add	x28, x28, #0x922
  41d8b8:	b	41d8e8 <ferror@plt+0x1a048>
  41d8bc:	cbz	w19, 41daa4 <ferror@plt+0x1a204>
  41d8c0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41d8c4:	ldr	x1, [x8, #3816]
  41d8c8:	mov	w0, #0xa                   	// #10
  41d8cc:	bl	4030b0 <putc@plt>
  41d8d0:	ldp	x20, x22, [sp, #80]
  41d8d4:	add	w26, w26, #0x1
  41d8d8:	cmp	w26, w20
  41d8dc:	add	x23, x23, #0x4
  41d8e0:	mov	x27, x22
  41d8e4:	b.eq	41e110 <ferror@plt+0x1a870>  // b.none
  41d8e8:	add	x22, x27, #0x8
  41d8ec:	cmp	x22, x21
  41d8f0:	b.ls	41d904 <ferror@plt+0x1a064>  // b.plast
  41d8f4:	mov	x9, xzr
  41d8f8:	mov	x8, xzr
  41d8fc:	stp	xzr, xzr, [x29, #-24]
  41d900:	b	41d918 <ferror@plt+0x1a078>
  41d904:	mov	x0, x27
  41d908:	sub	x1, x29, #0x10
  41d90c:	sub	x2, x29, #0x18
  41d910:	bl	43d484 <warn@@Base+0x450>
  41d914:	ldp	x9, x8, [x29, #-24]
  41d918:	adrp	x27, 466000 <_bfd_std_section+0x110>
  41d91c:	orr	x8, x9, x8
  41d920:	cbz	x8, 41d8d4 <ferror@plt+0x1a034>
  41d924:	add	x8, x23, #0x4
  41d928:	cmp	x8, x21
  41d92c:	str	x22, [sp, #88]
  41d930:	b.cs	41d93c <ferror@plt+0x1a09c>  // b.hs, b.nlast
  41d934:	mov	w1, #0x4                   	// #4
  41d938:	b	41d95c <ferror@plt+0x1a0bc>
  41d93c:	cmp	x23, x21
  41d940:	b.cs	41d954 <ferror@plt+0x1a0b4>  // b.hs, b.nlast
  41d944:	sub	w1, w21, w23
  41d948:	sub	w8, w1, #0x1
  41d94c:	cmp	w8, #0x7
  41d950:	b.ls	41d95c <ferror@plt+0x1a0bc>  // b.plast
  41d954:	mov	x0, xzr
  41d958:	b	41d96c <ferror@plt+0x1a0cc>
  41d95c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41d960:	ldr	x8, [x8, #696]
  41d964:	mov	x0, x23
  41d968:	blr	x8
  41d96c:	ldr	x9, [sp, #96]
  41d970:	lsl	w8, w0, #2
  41d974:	add	x20, x9, x8
  41d978:	cbz	w19, 41da00 <ferror@plt+0x1a160>
  41d97c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41d980:	mov	w2, #0x5                   	// #5
  41d984:	mov	x0, xzr
  41d988:	add	x1, x1, #0x566
  41d98c:	mov	x27, x28
  41d990:	mov	x28, x25
  41d994:	mov	x22, x23
  41d998:	bl	403700 <dcgettext@plt>
  41d99c:	ldp	x25, x3, [x29, #-24]
  41d9a0:	adrp	x2, 448000 <warn@@Base+0xafcc>
  41d9a4:	mov	x23, x0
  41d9a8:	sub	x0, x29, #0x58
  41d9ac:	mov	w1, #0x40                  	// #64
  41d9b0:	add	x2, x2, #0x96e
  41d9b4:	cbz	x3, 41d9d8 <ferror@plt+0x1a138>
  41d9b8:	bl	403160 <snprintf@plt>
  41d9bc:	sub	x8, x29, #0x58
  41d9c0:	add	x8, x8, w0, sxtw
  41d9c4:	mov	w9, #0x40                  	// #64
  41d9c8:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41d9cc:	sub	w1, w9, w0
  41d9d0:	mov	x0, x8
  41d9d4:	add	x2, x2, #0xfdb
  41d9d8:	mov	x3, x25
  41d9dc:	bl	403160 <snprintf@plt>
  41d9e0:	sub	x2, x29, #0x58
  41d9e4:	mov	x0, x23
  41d9e8:	mov	w1, w26
  41d9ec:	mov	x25, x28
  41d9f0:	mov	x28, x27
  41d9f4:	adrp	x27, 466000 <_bfd_std_section+0x110>
  41d9f8:	bl	4037a0 <printf@plt>
  41d9fc:	mov	x23, x22
  41da00:	cmp	x20, x21
  41da04:	b.cc	41da20 <ferror@plt+0x1a180>  // b.lo, b.ul, b.last
  41da08:	b	41dae8 <ferror@plt+0x1a248>
  41da0c:	mov	x0, x28
  41da10:	bl	4037a0 <printf@plt>
  41da14:	cmp	x22, x21
  41da18:	mov	x20, x22
  41da1c:	b.cs	41dae8 <ferror@plt+0x1a248>  // b.hs, b.nlast
  41da20:	add	x22, x20, #0x4
  41da24:	cmp	x22, x21
  41da28:	b.cs	41da34 <ferror@plt+0x1a194>  // b.hs, b.nlast
  41da2c:	mov	w1, #0x4                   	// #4
  41da30:	b	41da44 <ferror@plt+0x1a1a4>
  41da34:	sub	w1, w21, w20
  41da38:	sub	w8, w1, #0x1
  41da3c:	cmp	w8, #0x7
  41da40:	b.hi	41d8bc <ferror@plt+0x1a01c>  // b.pmore
  41da44:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41da48:	ldr	x8, [x8, #696]
  41da4c:	mov	x0, x20
  41da50:	blr	x8
  41da54:	mov	x1, x0
  41da58:	cbz	w1, 41d8bc <ferror@plt+0x1a01c>
  41da5c:	cbnz	w19, 41da0c <ferror@plt+0x1a16c>
  41da60:	adrp	x9, 466000 <_bfd_std_section+0x110>
  41da64:	ldr	w8, [x27, #1296]
  41da68:	ldr	w9, [x9, #1392]
  41da6c:	cmp	w8, w9
  41da70:	b.cs	41da88 <ferror@plt+0x1a1e8>  // b.hs, b.nlast
  41da74:	ldr	x9, [x25, #1304]
  41da78:	add	w10, w8, #0x1
  41da7c:	str	w10, [x27, #1296]
  41da80:	str	w1, [x9, x8, lsl #2]
  41da84:	b	41da14 <ferror@plt+0x1a174>
  41da88:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41da8c:	mov	w2, #0x5                   	// #5
  41da90:	mov	x0, xzr
  41da94:	add	x1, x1, #0x7d6
  41da98:	bl	403700 <dcgettext@plt>
  41da9c:	bl	43cf70 <error@@Base>
  41daa0:	b	41da14 <ferror@plt+0x1a174>
  41daa4:	adrp	x9, 466000 <_bfd_std_section+0x110>
  41daa8:	ldr	w8, [x27, #1296]
  41daac:	ldr	w9, [x9, #1392]
  41dab0:	cmp	w8, w9
  41dab4:	b.cs	41dacc <ferror@plt+0x1a22c>  // b.hs, b.nlast
  41dab8:	ldr	x9, [x25, #1304]
  41dabc:	add	w10, w8, #0x1
  41dac0:	str	w10, [x27, #1296]
  41dac4:	str	wzr, [x9, x8, lsl #2]
  41dac8:	b	41d8d0 <ferror@plt+0x1a030>
  41dacc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41dad0:	mov	w2, #0x5                   	// #5
  41dad4:	mov	x0, xzr
  41dad8:	add	x1, x1, #0x7d6
  41dadc:	bl	403700 <dcgettext@plt>
  41dae0:	bl	43cf70 <error@@Base>
  41dae4:	b	41d8d0 <ferror@plt+0x1a030>
  41dae8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41daec:	add	x1, x1, #0x58b
  41daf0:	b	41d3e8 <ferror@plt+0x19b48>
  41daf4:	ldr	x9, [sp, #72]
  41daf8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41dafc:	mov	w1, #0x88                  	// #136
  41db00:	mov	x0, x23
  41db04:	str	w9, [x8, #1360]
  41db08:	bl	403840 <xcalloc@plt>
  41db0c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41db10:	str	x0, [sp, #88]
  41db14:	str	x0, [x8, #1368]
  41db18:	ldr	w8, [sp, #68]
  41db1c:	lsl	w8, w8, #2
  41db20:	str	w8, [sp, #52]
  41db24:	cbz	w20, 41dd98 <ferror@plt+0x1a4f8>
  41db28:	ldr	x26, [sp, #16]
  41db2c:	ldr	x23, [sp, #56]
  41db30:	mov	w27, wzr
  41db34:	b	41db4c <ferror@plt+0x1a2ac>
  41db38:	add	w27, w27, #0x1
  41db3c:	cmp	w27, w20
  41db40:	mov	x26, x25
  41db44:	mov	x23, x22
  41db48:	b.eq	41dd98 <ferror@plt+0x1a4f8>  // b.none
  41db4c:	add	x22, x23, #0x8
  41db50:	cmp	x22, x21
  41db54:	b.ls	41db60 <ferror@plt+0x1a2c0>  // b.plast
  41db58:	stp	xzr, xzr, [x29, #-24]
  41db5c:	b	41db70 <ferror@plt+0x1a2d0>
  41db60:	sub	x1, x29, #0x10
  41db64:	sub	x2, x29, #0x18
  41db68:	mov	x0, x23
  41db6c:	bl	43d484 <warn@@Base+0x450>
  41db70:	add	x25, x26, #0x4
  41db74:	cmp	x25, x21
  41db78:	b.cs	41dd5c <ferror@plt+0x1a4bc>  // b.hs, b.nlast
  41db7c:	mov	w1, #0x4                   	// #4
  41db80:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41db84:	ldr	x8, [x8, #696]
  41db88:	mov	x0, x26
  41db8c:	blr	x8
  41db90:	mov	x26, x0
  41db94:	cbz	w26, 41db38 <ferror@plt+0x1a298>
  41db98:	ldr	x8, [sp, #72]
  41db9c:	cmp	w8, w26
  41dba0:	b.cc	41e12c <ferror@plt+0x1a88c>  // b.lo, b.ul, b.last
  41dba4:	cbnz	w19, 41dbc8 <ferror@plt+0x1a328>
  41dba8:	cmp	x22, x21
  41dbac:	b.cs	41e170 <ferror@plt+0x1a8d0>  // b.hs, b.nlast
  41dbb0:	sub	w9, w26, #0x1
  41dbb4:	mov	w10, #0x88                  	// #136
  41dbb8:	ldr	x8, [x23]
  41dbbc:	umull	x9, w9, w10
  41dbc0:	ldr	x10, [sp, #88]
  41dbc4:	str	x8, [x10, x9]
  41dbc8:	ldr	w8, [sp, #52]
  41dbcc:	ldr	x9, [sp, #24]
  41dbd0:	sub	w24, w26, #0x1
  41dbd4:	str	x22, [sp, #40]
  41dbd8:	mul	w8, w8, w24
  41dbdc:	add	x22, x9, x8
  41dbe0:	cmp	x22, x21
  41dbe4:	b.hi	41e14c <ferror@plt+0x1a8ac>  // b.pmore
  41dbe8:	cbz	w19, 41dc54 <ferror@plt+0x1a3b4>
  41dbec:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41dbf0:	mov	w2, #0x5                   	// #5
  41dbf4:	mov	x0, xzr
  41dbf8:	add	x1, x1, #0x6b8
  41dbfc:	bl	403700 <dcgettext@plt>
  41dc00:	ldp	x26, x3, [x29, #-24]
  41dc04:	adrp	x2, 448000 <warn@@Base+0xafcc>
  41dc08:	mov	x23, x0
  41dc0c:	sub	x0, x29, #0x58
  41dc10:	mov	w1, #0x40                  	// #64
  41dc14:	add	x2, x2, #0x96e
  41dc18:	cbz	x3, 41dc3c <ferror@plt+0x1a39c>
  41dc1c:	bl	403160 <snprintf@plt>
  41dc20:	sub	x8, x29, #0x58
  41dc24:	add	x8, x8, w0, sxtw
  41dc28:	mov	w9, #0x40                  	// #64
  41dc2c:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41dc30:	sub	w1, w9, w0
  41dc34:	mov	x0, x8
  41dc38:	add	x2, x2, #0xfdb
  41dc3c:	mov	x3, x26
  41dc40:	bl	403160 <snprintf@plt>
  41dc44:	sub	x2, x29, #0x58
  41dc48:	mov	x0, x23
  41dc4c:	mov	w1, w27
  41dc50:	bl	4037a0 <printf@plt>
  41dc54:	ldr	w8, [sp, #68]
  41dc58:	cbz	w8, 41dd78 <ferror@plt+0x1a4d8>
  41dc5c:	mov	x20, xzr
  41dc60:	mov	w24, w24
  41dc64:	b	41dc8c <ferror@plt+0x1a3ec>
  41dc68:	mov	w23, wzr
  41dc6c:	cbz	w19, 41dcb8 <ferror@plt+0x1a418>
  41dc70:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41dc74:	add	x0, x0, #0x6c5
  41dc78:	mov	w1, w23
  41dc7c:	bl	4037a0 <printf@plt>
  41dc80:	add	x20, x20, #0x4
  41dc84:	cmp	x28, x20
  41dc88:	b.eq	41dd78 <ferror@plt+0x1a4d8>  // b.none
  41dc8c:	and	x26, x20, #0xfffffffc
  41dc90:	add	x0, x22, x26
  41dc94:	add	x8, x0, #0x4
  41dc98:	cmp	x8, x21
  41dc9c:	b.cs	41dd08 <ferror@plt+0x1a468>  // b.hs, b.nlast
  41dca0:	mov	w1, #0x4                   	// #4
  41dca4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41dca8:	ldr	x8, [x8, #696]
  41dcac:	blr	x8
  41dcb0:	mov	x23, x0
  41dcb4:	cbnz	w19, 41dc70 <ferror@plt+0x1a3d0>
  41dcb8:	ldr	x8, [sp, #96]
  41dcbc:	add	x0, x8, x26
  41dcc0:	add	x8, x0, #0x4
  41dcc4:	cmp	x8, x21
  41dcc8:	b.cs	41dd24 <ferror@plt+0x1a484>  // b.hs, b.nlast
  41dccc:	mov	w1, #0x4                   	// #4
  41dcd0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41dcd4:	ldr	x8, [x8, #696]
  41dcd8:	blr	x8
  41dcdc:	mov	x26, x0
  41dce0:	cmp	w26, #0x8
  41dce4:	b.cc	41dd40 <ferror@plt+0x1a4a0>  // b.lo, b.ul, b.last
  41dce8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41dcec:	mov	w2, #0x5                   	// #5
  41dcf0:	mov	x0, xzr
  41dcf4:	add	x1, x1, #0x6ca
  41dcf8:	bl	403700 <dcgettext@plt>
  41dcfc:	mov	w1, w26
  41dd00:	bl	43d034 <warn@@Base>
  41dd04:	b	41dc80 <ferror@plt+0x1a3e0>
  41dd08:	cmp	x0, x21
  41dd0c:	b.cs	41dc68 <ferror@plt+0x1a3c8>  // b.hs, b.nlast
  41dd10:	sub	w1, w21, w0
  41dd14:	sub	w8, w1, #0x1
  41dd18:	cmp	w8, #0x7
  41dd1c:	b.ls	41dca4 <ferror@plt+0x1a404>  // b.plast
  41dd20:	b	41dc68 <ferror@plt+0x1a3c8>
  41dd24:	cmp	x0, x21
  41dd28:	b.cs	41dd3c <ferror@plt+0x1a49c>  // b.hs, b.nlast
  41dd2c:	sub	w1, w21, w0
  41dd30:	sub	w8, w1, #0x1
  41dd34:	cmp	w8, #0x7
  41dd38:	b.ls	41dcd0 <ferror@plt+0x1a430>  // b.plast
  41dd3c:	mov	x26, xzr
  41dd40:	ldr	x9, [sp, #88]
  41dd44:	mov	w10, #0x88                  	// #136
  41dd48:	mov	w8, w23
  41dd4c:	madd	x9, x24, x10, x9
  41dd50:	add	x9, x9, w26, uxtw #3
  41dd54:	str	x8, [x9, #8]
  41dd58:	b	41dc80 <ferror@plt+0x1a3e0>
  41dd5c:	cmp	x26, x21
  41dd60:	b.cs	41db38 <ferror@plt+0x1a298>  // b.hs, b.nlast
  41dd64:	sub	w1, w21, w26
  41dd68:	sub	w8, w1, #0x1
  41dd6c:	cmp	w8, #0x7
  41dd70:	b.hi	41db38 <ferror@plt+0x1a298>  // b.pmore
  41dd74:	b	41db80 <ferror@plt+0x1a2e0>
  41dd78:	ldr	x20, [sp, #80]
  41dd7c:	ldr	x22, [sp, #40]
  41dd80:	cbz	w19, 41db38 <ferror@plt+0x1a298>
  41dd84:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41dd88:	ldr	x1, [x8, #3816]
  41dd8c:	mov	w0, #0xa                   	// #10
  41dd90:	bl	4030b0 <putc@plt>
  41dd94:	b	41db38 <ferror@plt+0x1a298>
  41dd98:	cbz	w19, 41ddfc <ferror@plt+0x1a55c>
  41dd9c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41dda0:	ldr	x1, [x8, #3816]
  41dda4:	mov	w0, #0xa                   	// #10
  41dda8:	bl	4030b0 <putc@plt>
  41ddac:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41ddb0:	add	x1, x1, #0x6f6
  41ddb4:	mov	w2, #0x5                   	// #5
  41ddb8:	mov	x0, xzr
  41ddbc:	bl	403700 <dcgettext@plt>
  41ddc0:	bl	4037a0 <printf@plt>
  41ddc4:	ldr	w8, [sp, #12]
  41ddc8:	adrp	x9, 450000 <warn@@Base+0x12fcc>
  41ddcc:	add	x9, x9, #0xd9c
  41ddd0:	mov	w2, #0x5                   	// #5
  41ddd4:	cmp	w8, #0x0
  41ddd8:	adrp	x8, 451000 <warn@@Base+0x13fcc>
  41dddc:	add	x8, x8, #0x595
  41dde0:	csel	x1, x9, x8, eq  // eq = none
  41dde4:	mov	x0, xzr
  41dde8:	bl	403700 <dcgettext@plt>
  41ddec:	mov	x1, x0
  41ddf0:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41ddf4:	add	x0, x0, #0x5f1
  41ddf8:	bl	4037a0 <printf@plt>
  41ddfc:	ldr	w8, [sp, #68]
  41de00:	ldr	x24, [sp, #56]
  41de04:	cbz	w8, 41dec0 <ferror@plt+0x1a620>
  41de08:	adrp	x22, 446000 <warn@@Base+0x8fcc>
  41de0c:	adrp	x23, 447000 <warn@@Base+0x9fcc>
  41de10:	adrp	x25, 466000 <_bfd_std_section+0x110>
  41de14:	adrp	x26, 44a000 <warn@@Base+0xcfcc>
  41de18:	mov	x20, xzr
  41de1c:	add	x22, x22, #0x1d0
  41de20:	add	x23, x23, #0x601
  41de24:	add	x25, x25, #0x574
  41de28:	add	x26, x26, #0x923
  41de2c:	b	41de48 <ferror@plt+0x1a5a8>
  41de30:	ldr	x1, [x22, w8, sxtw #3]
  41de34:	mov	x0, x23
  41de38:	bl	4037a0 <printf@plt>
  41de3c:	add	x20, x20, #0x4
  41de40:	cmp	x28, x20
  41de44:	b.eq	41dec0 <ferror@plt+0x1a620>  // b.none
  41de48:	ldr	x9, [sp, #96]
  41de4c:	and	x8, x20, #0xfffffffc
  41de50:	add	x0, x9, x8
  41de54:	add	x8, x0, #0x4
  41de58:	cmp	x8, x21
  41de5c:	b.cs	41de7c <ferror@plt+0x1a5dc>  // b.hs, b.nlast
  41de60:	mov	w1, #0x4                   	// #4
  41de64:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41de68:	ldr	x8, [x8, #696]
  41de6c:	blr	x8
  41de70:	mov	x3, x0
  41de74:	cbnz	w19, 41de9c <ferror@plt+0x1a5fc>
  41de78:	b	41de3c <ferror@plt+0x1a59c>
  41de7c:	cmp	x0, x21
  41de80:	b.cs	41de94 <ferror@plt+0x1a5f4>  // b.hs, b.nlast
  41de84:	sub	w1, w21, w0
  41de88:	sub	w8, w1, #0x1
  41de8c:	cmp	w8, #0x7
  41de90:	b.ls	41de64 <ferror@plt+0x1a5c4>  // b.plast
  41de94:	mov	w3, wzr
  41de98:	cbz	w19, 41de3c <ferror@plt+0x1a59c>
  41de9c:	sub	w8, w3, #0x1
  41dea0:	cmp	w8, #0x8
  41dea4:	b.cc	41de30 <ferror@plt+0x1a590>  // b.lo, b.ul, b.last
  41dea8:	mov	w1, #0x10                  	// #16
  41deac:	mov	x0, x25
  41deb0:	mov	x2, x26
  41deb4:	bl	403160 <snprintf@plt>
  41deb8:	mov	x1, x25
  41debc:	b	41de34 <ferror@plt+0x1a594>
  41dec0:	cbz	w19, 41ded4 <ferror@plt+0x1a634>
  41dec4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41dec8:	ldr	x1, [x8, #3816]
  41decc:	mov	w0, #0xa                   	// #10
  41ded0:	bl	4030b0 <putc@plt>
  41ded4:	ldr	x8, [sp, #80]
  41ded8:	ldr	x20, [sp, #16]
  41dedc:	cbz	w8, 41e110 <ferror@plt+0x1a870>
  41dee0:	mov	w25, wzr
  41dee4:	b	41df00 <ferror@plt+0x1a660>
  41dee8:	ldr	x8, [sp, #80]
  41deec:	add	w25, w25, #0x1
  41def0:	mov	x20, x24
  41def4:	mov	x24, x22
  41def8:	cmp	w25, w8
  41defc:	b.eq	41e110 <ferror@plt+0x1a870>  // b.none
  41df00:	add	x22, x24, #0x8
  41df04:	cmp	x22, x21
  41df08:	b.ls	41df14 <ferror@plt+0x1a674>  // b.plast
  41df0c:	stp	xzr, xzr, [x29, #-24]
  41df10:	b	41df24 <ferror@plt+0x1a684>
  41df14:	sub	x1, x29, #0x10
  41df18:	sub	x2, x29, #0x18
  41df1c:	mov	x0, x24
  41df20:	bl	43d484 <warn@@Base+0x450>
  41df24:	add	x24, x20, #0x4
  41df28:	cmp	x24, x21
  41df2c:	b.cs	41e0d8 <ferror@plt+0x1a838>  // b.hs, b.nlast
  41df30:	mov	w1, #0x4                   	// #4
  41df34:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41df38:	ldr	x8, [x8, #696]
  41df3c:	mov	x0, x20
  41df40:	blr	x8
  41df44:	mov	x20, x0
  41df48:	cbz	w20, 41dee8 <ferror@plt+0x1a648>
  41df4c:	str	x22, [sp, #72]
  41df50:	cbz	w19, 41dfbc <ferror@plt+0x1a71c>
  41df54:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41df58:	mov	w2, #0x5                   	// #5
  41df5c:	mov	x0, xzr
  41df60:	add	x1, x1, #0x6b8
  41df64:	bl	403700 <dcgettext@plt>
  41df68:	ldp	x23, x3, [x29, #-24]
  41df6c:	adrp	x2, 448000 <warn@@Base+0xafcc>
  41df70:	mov	x22, x0
  41df74:	sub	x0, x29, #0x58
  41df78:	mov	w1, #0x40                  	// #64
  41df7c:	add	x2, x2, #0x96e
  41df80:	cbz	x3, 41dfa4 <ferror@plt+0x1a704>
  41df84:	bl	403160 <snprintf@plt>
  41df88:	sub	x8, x29, #0x58
  41df8c:	add	x8, x8, w0, sxtw
  41df90:	mov	w9, #0x40                  	// #64
  41df94:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41df98:	sub	w1, w9, w0
  41df9c:	mov	x0, x8
  41dfa0:	add	x2, x2, #0xfdb
  41dfa4:	mov	x3, x23
  41dfa8:	bl	403160 <snprintf@plt>
  41dfac:	sub	x2, x29, #0x58
  41dfb0:	mov	x0, x22
  41dfb4:	mov	w1, w25
  41dfb8:	bl	4037a0 <printf@plt>
  41dfbc:	ldr	w8, [sp, #68]
  41dfc0:	cbz	w8, 41e0f4 <ferror@plt+0x1a854>
  41dfc4:	ldr	w9, [sp, #52]
  41dfc8:	ldr	x10, [sp, #32]
  41dfcc:	sub	w8, w20, #0x1
  41dfd0:	mov	x23, xzr
  41dfd4:	mul	w9, w9, w8
  41dfd8:	add	x27, x10, x9
  41dfdc:	mov	w26, w8
  41dfe0:	b	41e008 <ferror@plt+0x1a768>
  41dfe4:	mov	w20, wzr
  41dfe8:	cbz	w19, 41e034 <ferror@plt+0x1a794>
  41dfec:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41dff0:	add	x0, x0, #0x6c5
  41dff4:	mov	w1, w20
  41dff8:	bl	4037a0 <printf@plt>
  41dffc:	add	x23, x23, #0x4
  41e000:	cmp	x28, x23
  41e004:	b.eq	41e0f4 <ferror@plt+0x1a854>  // b.none
  41e008:	and	x22, x23, #0xfffffffc
  41e00c:	add	x0, x27, x22
  41e010:	add	x8, x0, #0x4
  41e014:	cmp	x8, x21
  41e018:	b.cs	41e084 <ferror@plt+0x1a7e4>  // b.hs, b.nlast
  41e01c:	mov	w1, #0x4                   	// #4
  41e020:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41e024:	ldr	x8, [x8, #696]
  41e028:	blr	x8
  41e02c:	mov	x20, x0
  41e030:	cbnz	w19, 41dfec <ferror@plt+0x1a74c>
  41e034:	ldr	x8, [sp, #96]
  41e038:	add	x0, x8, x22
  41e03c:	add	x8, x0, #0x4
  41e040:	cmp	x8, x21
  41e044:	b.cs	41e0a0 <ferror@plt+0x1a800>  // b.hs, b.nlast
  41e048:	mov	w1, #0x4                   	// #4
  41e04c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41e050:	ldr	x8, [x8, #696]
  41e054:	blr	x8
  41e058:	mov	x22, x0
  41e05c:	cmp	w22, #0x8
  41e060:	b.cc	41e0bc <ferror@plt+0x1a81c>  // b.lo, b.ul, b.last
  41e064:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41e068:	mov	w2, #0x5                   	// #5
  41e06c:	mov	x0, xzr
  41e070:	add	x1, x1, #0x6ca
  41e074:	bl	403700 <dcgettext@plt>
  41e078:	mov	w1, w22
  41e07c:	bl	43d034 <warn@@Base>
  41e080:	b	41dffc <ferror@plt+0x1a75c>
  41e084:	cmp	x0, x21
  41e088:	b.cs	41dfe4 <ferror@plt+0x1a744>  // b.hs, b.nlast
  41e08c:	sub	w1, w21, w0
  41e090:	sub	w8, w1, #0x1
  41e094:	cmp	w8, #0x7
  41e098:	b.ls	41e020 <ferror@plt+0x1a780>  // b.plast
  41e09c:	b	41dfe4 <ferror@plt+0x1a744>
  41e0a0:	cmp	x0, x21
  41e0a4:	b.cs	41e0b8 <ferror@plt+0x1a818>  // b.hs, b.nlast
  41e0a8:	sub	w1, w21, w0
  41e0ac:	sub	w8, w1, #0x1
  41e0b0:	cmp	w8, #0x7
  41e0b4:	b.ls	41e04c <ferror@plt+0x1a7ac>  // b.plast
  41e0b8:	mov	x22, xzr
  41e0bc:	ldr	x9, [sp, #88]
  41e0c0:	mov	w10, #0x88                  	// #136
  41e0c4:	mov	w8, w20
  41e0c8:	madd	x9, x26, x10, x9
  41e0cc:	add	x9, x9, w22, uxtw #3
  41e0d0:	str	x8, [x9, #72]
  41e0d4:	b	41dffc <ferror@plt+0x1a75c>
  41e0d8:	cmp	x20, x21
  41e0dc:	b.cs	41dee8 <ferror@plt+0x1a648>  // b.hs, b.nlast
  41e0e0:	sub	w1, w21, w20
  41e0e4:	sub	w8, w1, #0x1
  41e0e8:	cmp	w8, #0x7
  41e0ec:	b.hi	41dee8 <ferror@plt+0x1a648>  // b.pmore
  41e0f0:	b	41df34 <ferror@plt+0x1a694>
  41e0f4:	ldr	x22, [sp, #72]
  41e0f8:	cbz	w19, 41dee8 <ferror@plt+0x1a648>
  41e0fc:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41e100:	ldr	x1, [x8, #3816]
  41e104:	mov	w0, #0xa                   	// #10
  41e108:	bl	4030b0 <putc@plt>
  41e10c:	b	41dee8 <ferror@plt+0x1a648>
  41e110:	cbz	w19, 41e124 <ferror@plt+0x1a884>
  41e114:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41e118:	ldr	x1, [x8, #3816]
  41e11c:	mov	w0, #0xa                   	// #10
  41e120:	bl	4030b0 <putc@plt>
  41e124:	mov	w0, #0x1                   	// #1
  41e128:	b	41d400 <ferror@plt+0x19b60>
  41e12c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41e130:	add	x1, x1, #0x606
  41e134:	mov	w2, #0x5                   	// #5
  41e138:	mov	x0, xzr
  41e13c:	bl	403700 <dcgettext@plt>
  41e140:	ldr	x2, [sp, #72]
  41e144:	mov	w1, w26
  41e148:	b	41e168 <ferror@plt+0x1a8c8>
  41e14c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41e150:	add	x1, x1, #0x678
  41e154:	mov	w2, #0x5                   	// #5
  41e158:	mov	x0, xzr
  41e15c:	bl	403700 <dcgettext@plt>
  41e160:	ldr	w2, [sp, #68]
  41e164:	mov	w1, w26
  41e168:	bl	43d034 <warn@@Base>
  41e16c:	b	41d3fc <ferror@plt+0x19b5c>
  41e170:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41e174:	add	x1, x1, #0x641
  41e178:	mov	w2, #0x5                   	// #5
  41e17c:	mov	x0, xzr
  41e180:	bl	403700 <dcgettext@plt>
  41e184:	mov	x1, x23
  41e188:	b	41d3f8 <ferror@plt+0x19b58>
  41e18c:	stp	x29, x30, [sp, #-96]!
  41e190:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41e194:	ldr	x8, [x8, #1416]
  41e198:	stp	x28, x27, [sp, #16]
  41e19c:	stp	x26, x25, [sp, #32]
  41e1a0:	stp	x24, x23, [sp, #48]
  41e1a4:	stp	x22, x21, [sp, #64]
  41e1a8:	stp	x20, x19, [sp, #80]
  41e1ac:	mov	x29, sp
  41e1b0:	cbnz	x8, 41e5b4 <ferror@plt+0x1ad14>
  41e1b4:	mov	x19, x1
  41e1b8:	mov	x20, x0
  41e1bc:	cmp	x0, x1
  41e1c0:	b.cs	41e59c <ferror@plt+0x1acfc>  // b.hs, b.nlast
  41e1c4:	adrp	x21, 447000 <warn@@Base+0x9fcc>
  41e1c8:	adrp	x22, 447000 <warn@@Base+0x9fcc>
  41e1cc:	adrp	x25, 466000 <_bfd_std_section+0x110>
  41e1d0:	add	x21, x21, #0xeb9
  41e1d4:	add	x22, x22, #0xeca
  41e1d8:	mov	x23, #0xffffffffffffffff    	// #-1
  41e1dc:	adrp	x24, 466000 <_bfd_std_section+0x110>
  41e1e0:	add	x25, x25, #0x588
  41e1e4:	mov	x9, xzr
  41e1e8:	mov	x26, xzr
  41e1ec:	mov	w10, wzr
  41e1f0:	mov	w8, #0x1                   	// #1
  41e1f4:	b	41e20c <ferror@plt+0x1a96c>
  41e1f8:	orr	w13, w8, #0x2
  41e1fc:	cmp	w12, #0x0
  41e200:	csel	w8, w8, w13, eq  // eq = none
  41e204:	add	x9, x9, #0x1
  41e208:	tbz	w11, #7, 41e250 <ferror@plt+0x1a9b0>
  41e20c:	add	x11, x20, x9
  41e210:	cmp	x11, x19
  41e214:	b.cs	41e254 <ferror@plt+0x1a9b4>  // b.hs, b.nlast
  41e218:	ldrb	w11, [x11]
  41e21c:	cmp	w10, #0x3f
  41e220:	and	x12, x11, #0x7f
  41e224:	b.hi	41e1f8 <ferror@plt+0x1a958>  // b.pmore
  41e228:	mov	w13, w10
  41e22c:	lsl	x15, x12, x13
  41e230:	orr	x26, x15, x26
  41e234:	lsr	x13, x26, x13
  41e238:	orr	w14, w8, #0x2
  41e23c:	cmp	x13, x12
  41e240:	csel	w8, w8, w14, eq  // eq = none
  41e244:	add	w10, w10, #0x7
  41e248:	add	x9, x9, #0x1
  41e24c:	tbnz	w11, #7, 41e20c <ferror@plt+0x1a96c>
  41e250:	and	w8, w8, #0xfffffffe
  41e254:	add	x20, x20, w9, uxtw
  41e258:	mov	x1, x21
  41e25c:	tbnz	w8, #0, 41e268 <ferror@plt+0x1a9c8>
  41e260:	mov	x1, x22
  41e264:	tbz	w8, #1, 41e278 <ferror@plt+0x1a9d8>
  41e268:	mov	w2, #0x5                   	// #5
  41e26c:	mov	x0, xzr
  41e270:	bl	403700 <dcgettext@plt>
  41e274:	bl	43cf70 <error@@Base>
  41e278:	cmp	x20, x19
  41e27c:	b.eq	41e5b4 <ferror@plt+0x1ad14>  // b.none
  41e280:	cbz	x26, 41e5b8 <ferror@plt+0x1ad18>
  41e284:	mov	x9, xzr
  41e288:	mov	x27, xzr
  41e28c:	mov	w10, wzr
  41e290:	mov	w8, #0x1                   	// #1
  41e294:	b	41e2ac <ferror@plt+0x1aa0c>
  41e298:	orr	w13, w8, #0x2
  41e29c:	cmp	w12, #0x0
  41e2a0:	csel	w8, w8, w13, eq  // eq = none
  41e2a4:	add	x9, x9, #0x1
  41e2a8:	tbz	w11, #7, 41e2f0 <ferror@plt+0x1aa50>
  41e2ac:	add	x11, x20, x9
  41e2b0:	cmp	x11, x19
  41e2b4:	b.cs	41e2f4 <ferror@plt+0x1aa54>  // b.hs, b.nlast
  41e2b8:	ldrb	w11, [x11]
  41e2bc:	cmp	w10, #0x3f
  41e2c0:	and	x12, x11, #0x7f
  41e2c4:	b.hi	41e298 <ferror@plt+0x1a9f8>  // b.pmore
  41e2c8:	mov	w13, w10
  41e2cc:	lsl	x15, x12, x13
  41e2d0:	orr	x27, x15, x27
  41e2d4:	lsr	x13, x27, x13
  41e2d8:	orr	w14, w8, #0x2
  41e2dc:	cmp	x13, x12
  41e2e0:	csel	w8, w8, w14, eq  // eq = none
  41e2e4:	add	w10, w10, #0x7
  41e2e8:	add	x9, x9, #0x1
  41e2ec:	tbnz	w11, #7, 41e2ac <ferror@plt+0x1aa0c>
  41e2f0:	and	w8, w8, #0xfffffffe
  41e2f4:	add	x20, x20, w9, uxtw
  41e2f8:	mov	x1, x21
  41e2fc:	tbnz	w8, #0, 41e308 <ferror@plt+0x1aa68>
  41e300:	mov	x1, x22
  41e304:	tbz	w8, #1, 41e318 <ferror@plt+0x1aa78>
  41e308:	mov	w2, #0x5                   	// #5
  41e30c:	mov	x0, xzr
  41e310:	bl	403700 <dcgettext@plt>
  41e314:	bl	43cf70 <error@@Base>
  41e318:	cmp	x20, x19
  41e31c:	b.eq	41e5b4 <ferror@plt+0x1ad14>  // b.none
  41e320:	ldrb	w28, [x20], #1
  41e324:	mov	w0, #0x30                  	// #48
  41e328:	bl	4031c0 <malloc@plt>
  41e32c:	cbz	x0, 41e36c <ferror@plt+0x1aacc>
  41e330:	ldr	x8, [x24, #2464]
  41e334:	ldr	x9, [x25]
  41e338:	stp	x26, x27, [x0]
  41e33c:	str	w28, [x0, #16]
  41e340:	add	x8, x8, #0x28
  41e344:	cmp	x9, #0x0
  41e348:	csel	x8, x25, x8, eq  // eq = none
  41e34c:	stp	xzr, xzr, [x0, #32]
  41e350:	str	xzr, [x0, #24]
  41e354:	str	x0, [x8]
  41e358:	str	x0, [x24, #2464]
  41e35c:	b	41e36c <ferror@plt+0x1aacc>
  41e360:	str	x0, [x9]
  41e364:	str	x0, [x8, #32]
  41e368:	cbz	x26, 41e594 <ferror@plt+0x1acf4>
  41e36c:	mov	x9, xzr
  41e370:	mov	x26, xzr
  41e374:	mov	w10, wzr
  41e378:	mov	w8, #0x1                   	// #1
  41e37c:	b	41e394 <ferror@plt+0x1aaf4>
  41e380:	orr	w13, w8, #0x2
  41e384:	cmp	w12, #0x0
  41e388:	csel	w8, w8, w13, eq  // eq = none
  41e38c:	add	x9, x9, #0x1
  41e390:	tbz	w11, #7, 41e3d8 <ferror@plt+0x1ab38>
  41e394:	add	x11, x20, x9
  41e398:	cmp	x11, x19
  41e39c:	b.cs	41e3dc <ferror@plt+0x1ab3c>  // b.hs, b.nlast
  41e3a0:	ldrb	w11, [x11]
  41e3a4:	cmp	w10, #0x3f
  41e3a8:	and	x12, x11, #0x7f
  41e3ac:	b.hi	41e380 <ferror@plt+0x1aae0>  // b.pmore
  41e3b0:	mov	w13, w10
  41e3b4:	lsl	x15, x12, x13
  41e3b8:	orr	x26, x15, x26
  41e3bc:	lsr	x13, x26, x13
  41e3c0:	orr	w14, w8, #0x2
  41e3c4:	cmp	x13, x12
  41e3c8:	csel	w8, w8, w14, eq  // eq = none
  41e3cc:	add	w10, w10, #0x7
  41e3d0:	add	x9, x9, #0x1
  41e3d4:	tbnz	w11, #7, 41e394 <ferror@plt+0x1aaf4>
  41e3d8:	and	w8, w8, #0xfffffffe
  41e3dc:	add	x20, x20, w9, uxtw
  41e3e0:	mov	x1, x21
  41e3e4:	tbnz	w8, #0, 41e3f0 <ferror@plt+0x1ab50>
  41e3e8:	mov	x1, x22
  41e3ec:	tbz	w8, #1, 41e400 <ferror@plt+0x1ab60>
  41e3f0:	mov	w2, #0x5                   	// #5
  41e3f4:	mov	x0, xzr
  41e3f8:	bl	403700 <dcgettext@plt>
  41e3fc:	bl	43cf70 <error@@Base>
  41e400:	cmp	x20, x19
  41e404:	b.eq	41e59c <ferror@plt+0x1acfc>  // b.none
  41e408:	mov	x9, xzr
  41e40c:	mov	x27, xzr
  41e410:	mov	w10, wzr
  41e414:	mov	w8, #0x1                   	// #1
  41e418:	b	41e430 <ferror@plt+0x1ab90>
  41e41c:	orr	w13, w8, #0x2
  41e420:	cmp	w12, #0x0
  41e424:	csel	w8, w8, w13, eq  // eq = none
  41e428:	add	x9, x9, #0x1
  41e42c:	tbz	w11, #7, 41e474 <ferror@plt+0x1abd4>
  41e430:	add	x11, x20, x9
  41e434:	cmp	x11, x19
  41e438:	b.cs	41e478 <ferror@plt+0x1abd8>  // b.hs, b.nlast
  41e43c:	ldrb	w11, [x11]
  41e440:	cmp	w10, #0x3f
  41e444:	and	x12, x11, #0x7f
  41e448:	b.hi	41e41c <ferror@plt+0x1ab7c>  // b.pmore
  41e44c:	mov	w13, w10
  41e450:	lsl	x15, x12, x13
  41e454:	orr	x27, x15, x27
  41e458:	lsr	x13, x27, x13
  41e45c:	orr	w14, w8, #0x2
  41e460:	cmp	x13, x12
  41e464:	csel	w8, w8, w14, eq  // eq = none
  41e468:	add	w10, w10, #0x7
  41e46c:	add	x9, x9, #0x1
  41e470:	tbnz	w11, #7, 41e430 <ferror@plt+0x1ab90>
  41e474:	and	w8, w8, #0xfffffffe
  41e478:	add	x20, x20, w9, uxtw
  41e47c:	mov	x1, x21
  41e480:	tbnz	w8, #0, 41e48c <ferror@plt+0x1abec>
  41e484:	mov	x1, x22
  41e488:	tbz	w8, #1, 41e49c <ferror@plt+0x1abfc>
  41e48c:	mov	w2, #0x5                   	// #5
  41e490:	mov	x0, xzr
  41e494:	bl	403700 <dcgettext@plt>
  41e498:	bl	43cf70 <error@@Base>
  41e49c:	cmp	x20, x19
  41e4a0:	b.eq	41e59c <ferror@plt+0x1acfc>  // b.none
  41e4a4:	cmp	x27, #0x21
  41e4a8:	b.ne	41e560 <ferror@plt+0x1acc0>  // b.any
  41e4ac:	mov	x9, xzr
  41e4b0:	mov	x28, xzr
  41e4b4:	mov	w10, wzr
  41e4b8:	mov	w8, #0x1                   	// #1
  41e4bc:	b	41e4d4 <ferror@plt+0x1ac34>
  41e4c0:	orr	w13, w8, #0x2
  41e4c4:	cmp	w12, #0x0
  41e4c8:	csel	w8, w8, w13, eq  // eq = none
  41e4cc:	add	x9, x9, #0x1
  41e4d0:	tbz	w11, #7, 41e518 <ferror@plt+0x1ac78>
  41e4d4:	add	x11, x20, x9
  41e4d8:	cmp	x11, x19
  41e4dc:	b.cs	41e530 <ferror@plt+0x1ac90>  // b.hs, b.nlast
  41e4e0:	ldrb	w11, [x11]
  41e4e4:	cmp	w10, #0x3f
  41e4e8:	and	x12, x11, #0x7f
  41e4ec:	b.hi	41e4c0 <ferror@plt+0x1ac20>  // b.pmore
  41e4f0:	mov	w13, w10
  41e4f4:	lsl	x15, x12, x13
  41e4f8:	orr	x28, x15, x28
  41e4fc:	lsr	x13, x28, x13
  41e500:	orr	w14, w8, #0x2
  41e504:	cmp	x13, x12
  41e508:	csel	w8, w8, w14, eq  // eq = none
  41e50c:	add	w10, w10, #0x7
  41e510:	add	x9, x9, #0x1
  41e514:	tbnz	w11, #7, 41e4d4 <ferror@plt+0x1ac34>
  41e518:	and	w8, w8, #0xfffffffe
  41e51c:	tbz	w11, #6, 41e530 <ferror@plt+0x1ac90>
  41e520:	cmp	w10, #0x40
  41e524:	b.cs	41e530 <ferror@plt+0x1ac90>  // b.hs, b.nlast
  41e528:	lsl	x10, x23, x10
  41e52c:	orr	x28, x10, x28
  41e530:	add	x20, x20, w9, uxtw
  41e534:	mov	x1, x21
  41e538:	tbnz	w8, #0, 41e544 <ferror@plt+0x1aca4>
  41e53c:	mov	x1, x22
  41e540:	tbz	w8, #1, 41e554 <ferror@plt+0x1acb4>
  41e544:	mov	w2, #0x5                   	// #5
  41e548:	mov	x0, xzr
  41e54c:	bl	403700 <dcgettext@plt>
  41e550:	bl	43cf70 <error@@Base>
  41e554:	cmp	x20, x19
  41e558:	b.ne	41e564 <ferror@plt+0x1acc4>  // b.any
  41e55c:	b	41e59c <ferror@plt+0x1acfc>
  41e560:	mov	x28, #0xffffffffffffffff    	// #-1
  41e564:	mov	w0, #0x20                  	// #32
  41e568:	bl	4031c0 <malloc@plt>
  41e56c:	cbz	x0, 41e368 <ferror@plt+0x1aac8>
  41e570:	ldr	x8, [x24, #2464]
  41e574:	stp	x26, x27, [x0]
  41e578:	stp	x28, xzr, [x0, #16]
  41e57c:	mov	x9, x8
  41e580:	ldr	x10, [x9, #24]!
  41e584:	cbz	x10, 41e360 <ferror@plt+0x1aac0>
  41e588:	ldr	x9, [x8, #32]
  41e58c:	add	x9, x9, #0x18
  41e590:	b	41e360 <ferror@plt+0x1aac0>
  41e594:	cmp	x20, x19
  41e598:	b.cc	41e1e4 <ferror@plt+0x1a944>  // b.lo, b.ul, b.last
  41e59c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41e5a0:	add	x1, x1, #0xe8e
  41e5a4:	mov	w2, #0x5                   	// #5
  41e5a8:	mov	x0, xzr
  41e5ac:	bl	403700 <dcgettext@plt>
  41e5b0:	bl	43cf70 <error@@Base>
  41e5b4:	mov	x20, xzr
  41e5b8:	mov	x0, x20
  41e5bc:	ldp	x20, x19, [sp, #80]
  41e5c0:	ldp	x22, x21, [sp, #64]
  41e5c4:	ldp	x24, x23, [sp, #48]
  41e5c8:	ldp	x26, x25, [sp, #32]
  41e5cc:	ldp	x28, x27, [sp, #16]
  41e5d0:	ldp	x29, x30, [sp], #96
  41e5d4:	ret
  41e5d8:	sub	sp, sp, #0x170
  41e5dc:	stp	x29, x30, [sp, #272]
  41e5e0:	stp	x28, x27, [sp, #288]
  41e5e4:	add	x29, sp, #0x110
  41e5e8:	mov	x28, x4
  41e5ec:	cmp	x4, x5
  41e5f0:	stp	x26, x25, [sp, #304]
  41e5f4:	stp	x24, x23, [sp, #320]
  41e5f8:	stp	x22, x21, [sp, #336]
  41e5fc:	stp	x20, x19, [sp, #352]
  41e600:	stur	xzr, [x29, #-16]
  41e604:	b.hi	41e628 <ferror@plt+0x1ad88>  // b.pmore
  41e608:	mov	x20, x5
  41e60c:	mov	x25, x2
  41e610:	mov	x21, x1
  41e614:	mov	x27, x0
  41e618:	cmp	x1, #0x19
  41e61c:	b.eq	41e668 <ferror@plt+0x1adc8>  // b.none
  41e620:	cmp	x28, x20
  41e624:	b.ne	41e668 <ferror@plt+0x1adc8>  // b.any
  41e628:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41e62c:	add	x1, x1, #0xf63
  41e630:	mov	w2, #0x5                   	// #5
  41e634:	mov	x0, xzr
  41e638:	bl	403700 <dcgettext@plt>
  41e63c:	bl	43d034 <warn@@Base>
  41e640:	mov	x24, x28
  41e644:	mov	x0, x24
  41e648:	ldp	x20, x19, [sp, #352]
  41e64c:	ldp	x22, x21, [sp, #336]
  41e650:	ldp	x24, x23, [sp, #320]
  41e654:	ldp	x26, x25, [sp, #304]
  41e658:	ldp	x28, x27, [sp, #288]
  41e65c:	ldp	x29, x30, [sp, #272]
  41e660:	add	sp, sp, #0x170
  41e664:	ret
  41e668:	ldr	w8, [x29, #152]
  41e66c:	ldr	x22, [x29, #128]
  41e670:	ldr	x16, [x29, #112]
  41e674:	sub	x23, x21, #0x1
  41e678:	str	w8, [sp, #108]
  41e67c:	ldrb	w8, [x29, #144]
  41e680:	mov	x26, xzr
  41e684:	cmp	x23, #0x1e
  41e688:	str	x3, [sp, #96]
  41e68c:	str	w8, [sp, #136]
  41e690:	ldr	x8, [x29, #136]
  41e694:	stp	x6, x7, [sp, #120]
  41e698:	stur	x16, [x29, #-112]
  41e69c:	str	x8, [sp, #112]
  41e6a0:	ldr	w8, [x29, #120]
  41e6a4:	stur	w8, [x29, #-116]
  41e6a8:	ldr	w8, [x29, #104]
  41e6ac:	stur	w8, [x29, #-120]
  41e6b0:	ldr	x8, [x29, #96]
  41e6b4:	stur	x8, [x29, #-128]
  41e6b8:	b.hi	41e6ec <ferror@plt+0x1ae4c>  // b.pmore
  41e6bc:	adrp	x8, 443000 <warn@@Base+0x5fcc>
  41e6c0:	add	x8, x8, #0xc6e
  41e6c4:	adr	x9, 41e6d8 <ferror@plt+0x1ae38>
  41e6c8:	ldrh	w10, [x8, x23, lsl #1]
  41e6cc:	add	x9, x9, x10, lsl #2
  41e6d0:	mov	x24, x28
  41e6d4:	br	x9
  41e6d8:	add	x24, x28, #0x1
  41e6dc:	cmp	x24, x20
  41e6e0:	b.cs	41e838 <ferror@plt+0x1af98>  // b.hs, b.nlast
  41e6e4:	mov	w1, #0x1                   	// #1
  41e6e8:	b	41e858 <ferror@plt+0x1afb8>
  41e6ec:	mov	x8, #0xffffffffffffe0ff    	// #-7937
  41e6f0:	add	x8, x21, x8
  41e6f4:	cmp	x8, #0x2
  41e6f8:	b.cc	41e754 <ferror@plt+0x1aeb4>  // b.lo, b.ul, b.last
  41e6fc:	mov	x8, #0xffffffffffffe0e0    	// #-7968
  41e700:	add	x8, x21, x8
  41e704:	cmp	x8, #0x2
  41e708:	mov	x24, x28
  41e70c:	b.cs	41e8bc <ferror@plt+0x1b01c>  // b.hs, b.nlast
  41e710:	ldur	x24, [x29, #-128]
  41e714:	and	x3, x24, #0xffffffff
  41e718:	cmp	x3, #0x9
  41e71c:	b.cc	41e7e0 <ferror@plt+0x1af40>  // b.lo, b.ul, b.last
  41e720:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41e724:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41e728:	add	x1, x1, #0x40d
  41e72c:	add	x2, x2, #0x455
  41e730:	mov	w4, #0x5                   	// #5
  41e734:	mov	x0, xzr
  41e738:	bl	4035d0 <dcngettext@plt>
  41e73c:	mov	w2, #0x8                   	// #8
  41e740:	mov	w1, w24
  41e744:	mov	w19, #0x8                   	// #8
  41e748:	bl	43cf70 <error@@Base>
  41e74c:	ldur	x16, [x29, #-112]
  41e750:	b	41e7e4 <ferror@plt+0x1af44>
  41e754:	mov	x9, xzr
  41e758:	mov	x26, xzr
  41e75c:	mov	w10, wzr
  41e760:	mov	w8, #0x1                   	// #1
  41e764:	b	41e77c <ferror@plt+0x1aedc>
  41e768:	orr	w13, w8, #0x2
  41e76c:	cmp	w12, #0x0
  41e770:	csel	w8, w8, w13, eq  // eq = none
  41e774:	add	x9, x9, #0x1
  41e778:	tbz	w11, #7, 41e7c0 <ferror@plt+0x1af20>
  41e77c:	add	x11, x28, x9
  41e780:	cmp	x11, x20
  41e784:	b.cs	41e7c4 <ferror@plt+0x1af24>  // b.hs, b.nlast
  41e788:	ldrb	w11, [x11]
  41e78c:	cmp	w10, #0x3f
  41e790:	and	x12, x11, #0x7f
  41e794:	b.hi	41e768 <ferror@plt+0x1aec8>  // b.pmore
  41e798:	mov	w13, w10
  41e79c:	lsl	x15, x12, x13
  41e7a0:	orr	x26, x15, x26
  41e7a4:	lsr	x13, x26, x13
  41e7a8:	orr	w14, w8, #0x2
  41e7ac:	cmp	x13, x12
  41e7b0:	csel	w8, w8, w14, eq  // eq = none
  41e7b4:	add	w10, w10, #0x7
  41e7b8:	add	x9, x9, #0x1
  41e7bc:	tbnz	w11, #7, 41e77c <ferror@plt+0x1aedc>
  41e7c0:	and	w8, w8, #0xfffffffe
  41e7c4:	add	x24, x28, w9, uxtw
  41e7c8:	stur	x26, [x29, #-16]
  41e7cc:	tbnz	w8, #0, 41e878 <ferror@plt+0x1afd8>
  41e7d0:	tbz	w8, #1, 41e8bc <ferror@plt+0x1b01c>
  41e7d4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41e7d8:	add	x1, x1, #0xeca
  41e7dc:	b	41e880 <ferror@plt+0x1afe0>
  41e7e0:	mov	w19, w24
  41e7e4:	add	x8, x28, w19, uxtw
  41e7e8:	cmp	x8, x20
  41e7ec:	b.cc	41e7fc <ferror@plt+0x1af5c>  // b.lo, b.ul, b.last
  41e7f0:	cmp	x28, x20
  41e7f4:	b.cs	41e808 <ferror@plt+0x1af68>  // b.hs, b.nlast
  41e7f8:	sub	w19, w20, w28
  41e7fc:	sub	w8, w19, #0x1
  41e800:	cmp	w8, #0x7
  41e804:	b.ls	41e898 <ferror@plt+0x1aff8>  // b.plast
  41e808:	mov	x26, xzr
  41e80c:	b	41e8b4 <ferror@plt+0x1b014>
  41e810:	add	x24, x28, #0x4
  41e814:	cmp	x24, x20
  41e818:	b.cs	41e838 <ferror@plt+0x1af98>  // b.hs, b.nlast
  41e81c:	mov	w1, #0x4                   	// #4
  41e820:	b	41e858 <ferror@plt+0x1afb8>
  41e824:	add	x24, x28, #0x2
  41e828:	cmp	x24, x20
  41e82c:	b.cs	41e838 <ferror@plt+0x1af98>  // b.hs, b.nlast
  41e830:	mov	w1, #0x2                   	// #2
  41e834:	b	41e858 <ferror@plt+0x1afb8>
  41e838:	cmp	x28, x20
  41e83c:	b.cs	41e850 <ferror@plt+0x1afb0>  // b.hs, b.nlast
  41e840:	sub	w1, w20, w28
  41e844:	sub	w8, w1, #0x1
  41e848:	cmp	w8, #0x7
  41e84c:	b.ls	41e858 <ferror@plt+0x1afb8>  // b.plast
  41e850:	mov	x26, xzr
  41e854:	b	41e870 <ferror@plt+0x1afd0>
  41e858:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41e85c:	ldr	x8, [x8, #696]
  41e860:	mov	x0, x28
  41e864:	blr	x8
  41e868:	ldur	x16, [x29, #-112]
  41e86c:	mov	x26, x0
  41e870:	stur	x26, [x29, #-16]
  41e874:	b	41e8bc <ferror@plt+0x1b01c>
  41e878:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41e87c:	add	x1, x1, #0xeb9
  41e880:	mov	w2, #0x5                   	// #5
  41e884:	mov	x0, xzr
  41e888:	bl	403700 <dcgettext@plt>
  41e88c:	bl	43cf70 <error@@Base>
  41e890:	ldur	x16, [x29, #-112]
  41e894:	b	41e8bc <ferror@plt+0x1b01c>
  41e898:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41e89c:	ldr	x8, [x8, #696]
  41e8a0:	mov	x0, x28
  41e8a4:	mov	w1, w19
  41e8a8:	blr	x8
  41e8ac:	ldur	x16, [x29, #-112]
  41e8b0:	mov	x26, x0
  41e8b4:	stur	x26, [x29, #-16]
  41e8b8:	add	x24, x28, x24
  41e8bc:	cmp	x23, #0x20
  41e8c0:	b.hi	41e960 <ferror@plt+0x1b0c0>  // b.pmore
  41e8c4:	adrp	x8, 443000 <warn@@Base+0x5fcc>
  41e8c8:	add	x8, x8, #0xcac
  41e8cc:	adr	x9, 41e8e4 <ferror@plt+0x1b044>
  41e8d0:	ldrh	w10, [x8, x23, lsl #1]
  41e8d4:	add	x9, x9, x10, lsl #2
  41e8d8:	ldur	w23, [x29, #-116]
  41e8dc:	mov	x19, xzr
  41e8e0:	br	x9
  41e8e4:	cbnz	w23, 41fbd0 <ferror@plt+0x1c330>
  41e8e8:	ldr	w10, [sp, #136]
  41e8ec:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41e8f0:	ldrsw	x9, [x8, #1436]
  41e8f4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41e8f8:	and	w19, w10, #0xff
  41e8fc:	ldr	x10, [sp, #120]
  41e900:	add	w11, w9, #0x1
  41e904:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41e908:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41e90c:	add	x25, x26, x10
  41e910:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41e914:	add	x10, x10, #0x5a0
  41e918:	add	x26, x10, x9, lsl #6
  41e91c:	and	w9, w11, #0xf
  41e920:	add	x1, x1, #0xe82
  41e924:	add	x2, x2, #0x38
  41e928:	add	x3, x3, #0xdbb
  41e92c:	sub	x0, x29, #0x58
  41e930:	str	w9, [x8, #1436]
  41e934:	bl	4030a0 <sprintf@plt>
  41e938:	sub	x2, x29, #0x58
  41e93c:	mov	w1, #0x40                  	// #64
  41e940:	mov	x0, x26
  41e944:	mov	x3, x25
  41e948:	bl	403160 <snprintf@plt>
  41e94c:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41e950:	add	x0, x0, #0xfac
  41e954:	mov	w1, w19
  41e958:	mov	x2, x26
  41e95c:	b	41f59c <ferror@plt+0x1bcfc>
  41e960:	ldur	w23, [x29, #-116]
  41e964:	mov	x8, #0xffffffffffffe0ff    	// #-7937
  41e968:	add	x8, x21, x8
  41e96c:	cmp	x8, #0x20
  41e970:	b.hi	41f298 <ferror@plt+0x1b9f8>  // b.pmore
  41e974:	adrp	x9, 443000 <warn@@Base+0x5fcc>
  41e978:	add	x9, x9, #0xcee
  41e97c:	adr	x10, 41e98c <ferror@plt+0x1b0ec>
  41e980:	ldrh	w11, [x9, x8, lsl #1]
  41e984:	add	x10, x10, x11, lsl #2
  41e988:	br	x10
  41e98c:	cbnz	w23, 41fbd0 <ferror@plt+0x1c330>
  41e990:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41e994:	add	x1, x1, #0xa9
  41e998:	mov	w2, #0x5                   	// #5
  41e99c:	mov	x0, xzr
  41e9a0:	str	x22, [sp, #88]
  41e9a4:	bl	403700 <dcgettext@plt>
  41e9a8:	adrp	x22, 466000 <_bfd_std_section+0x110>
  41e9ac:	ldr	w9, [sp, #136]
  41e9b0:	ldrsw	x8, [x22, #1436]
  41e9b4:	adrp	x25, 466000 <_bfd_std_section+0x110>
  41e9b8:	add	x25, x25, #0x5a0
  41e9bc:	and	w9, w9, #0xff
  41e9c0:	str	w9, [sp, #136]
  41e9c4:	add	w9, w8, #0x1
  41e9c8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41e9cc:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41e9d0:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41e9d4:	str	x0, [sp, #80]
  41e9d8:	add	x19, x25, x8, lsl #6
  41e9dc:	and	w8, w9, #0xf
  41e9e0:	add	x1, x1, #0xe82
  41e9e4:	add	x2, x2, #0x38
  41e9e8:	add	x3, x3, #0xdbb
  41e9ec:	sub	x0, x29, #0x58
  41e9f0:	str	w8, [x22, #1436]
  41e9f4:	bl	4030a0 <sprintf@plt>
  41e9f8:	sub	x2, x29, #0x58
  41e9fc:	mov	w1, #0x40                  	// #64
  41ea00:	mov	x0, x19
  41ea04:	mov	x3, x26
  41ea08:	bl	403160 <snprintf@plt>
  41ea0c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41ea10:	ldr	x8, [x8, #3144]
  41ea14:	cbz	x8, 41f9b8 <ferror@plt+0x1c118>
  41ea18:	ldur	x9, [x29, #-16]
  41ea1c:	ldr	x1, [sp, #128]
  41ea20:	adrp	x10, 465000 <_sch_istable+0x1c50>
  41ea24:	ldr	x10, [x10, #3160]
  41ea28:	mul	x26, x9, x1
  41ea2c:	add	x9, x26, x1
  41ea30:	cmp	x9, x10
  41ea34:	b.ls	41fa88 <ferror@plt+0x1c1e8>  // b.plast
  41ea38:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41ea3c:	add	x1, x1, #0xc55
  41ea40:	mov	w2, #0x5                   	// #5
  41ea44:	mov	x0, xzr
  41ea48:	bl	403700 <dcgettext@plt>
  41ea4c:	ldrsw	x8, [x22, #1436]
  41ea50:	adrp	x9, 465000 <_sch_istable+0x1c50>
  41ea54:	ldr	x23, [x9, #3128]
  41ea58:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41ea5c:	add	w9, w8, #0x1
  41ea60:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41ea64:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41ea68:	str	x0, [sp, #72]
  41ea6c:	add	x25, x25, x8, lsl #6
  41ea70:	and	w8, w9, #0xf
  41ea74:	add	x1, x1, #0xe82
  41ea78:	add	x2, x2, #0x38
  41ea7c:	add	x3, x3, #0xdbb
  41ea80:	sub	x0, x29, #0x58
  41ea84:	str	w8, [x22, #1436]
  41ea88:	bl	4030a0 <sprintf@plt>
  41ea8c:	sub	x2, x29, #0x58
  41ea90:	mov	w1, #0x40                  	// #64
  41ea94:	mov	x0, x25
  41ea98:	mov	x3, x26
  41ea9c:	bl	403160 <snprintf@plt>
  41eaa0:	ldr	x0, [sp, #72]
  41eaa4:	mov	x1, x23
  41eaa8:	mov	x2, x25
  41eaac:	bl	43d034 <warn@@Base>
  41eab0:	adrp	x26, 448000 <warn@@Base+0xafcc>
  41eab4:	add	x26, x26, #0xc79
  41eab8:	b	41fae4 <ferror@plt+0x1c244>
  41eabc:	cbnz	w23, 41f6c8 <ferror@plt+0x1be28>
  41eac0:	add	x8, x24, #0x8
  41eac4:	cmp	x8, x20
  41eac8:	b.ls	41f5b4 <ferror@plt+0x1bd14>  // b.plast
  41eacc:	mov	x19, xzr
  41ead0:	stp	xzr, xzr, [x29, #-24]
  41ead4:	b	41f5c8 <ferror@plt+0x1bd28>
  41ead8:	mov	x9, xzr
  41eadc:	mov	x25, xzr
  41eae0:	mov	w10, wzr
  41eae4:	mov	w8, #0x1                   	// #1
  41eae8:	b	41eb00 <ferror@plt+0x1b260>
  41eaec:	orr	w13, w8, #0x2
  41eaf0:	cmp	w12, #0x0
  41eaf4:	csel	w8, w8, w13, eq  // eq = none
  41eaf8:	add	x9, x9, #0x1
  41eafc:	tbz	w11, #7, 41eb44 <ferror@plt+0x1b2a4>
  41eb00:	add	x11, x24, x9
  41eb04:	cmp	x11, x20
  41eb08:	b.cs	41eb48 <ferror@plt+0x1b2a8>  // b.hs, b.nlast
  41eb0c:	ldrb	w11, [x11]
  41eb10:	cmp	w10, #0x3f
  41eb14:	and	x12, x11, #0x7f
  41eb18:	b.hi	41eaec <ferror@plt+0x1b24c>  // b.pmore
  41eb1c:	mov	w13, w10
  41eb20:	lsl	x15, x12, x13
  41eb24:	orr	x25, x15, x25
  41eb28:	lsr	x13, x25, x13
  41eb2c:	orr	w14, w8, #0x2
  41eb30:	cmp	x13, x12
  41eb34:	csel	w8, w8, w14, eq  // eq = none
  41eb38:	add	w10, w10, #0x7
  41eb3c:	add	x9, x9, #0x1
  41eb40:	tbnz	w11, #7, 41eb00 <ferror@plt+0x1b260>
  41eb44:	and	w8, w8, #0xfffffffe
  41eb48:	add	x19, x24, w9, uxtw
  41eb4c:	stur	x25, [x29, #-16]
  41eb50:	tbnz	w8, #0, 41ed64 <ferror@plt+0x1b4c4>
  41eb54:	tbz	w8, #1, 41efd0 <ferror@plt+0x1b730>
  41eb58:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41eb5c:	add	x1, x1, #0xeca
  41eb60:	b	41ed6c <ferror@plt+0x1b4cc>
  41eb64:	ldur	w8, [x29, #-120]
  41eb68:	cmp	w8, #0x2
  41eb6c:	b.ne	41f304 <ferror@plt+0x1ba64>  // b.any
  41eb70:	ldr	x23, [sp, #128]
  41eb74:	b	41f314 <ferror@plt+0x1ba74>
  41eb78:	ldur	x24, [x29, #-128]
  41eb7c:	mov	x21, xzr
  41eb80:	mov	x19, xzr
  41eb84:	mov	w9, wzr
  41eb88:	mov	w8, #0x1                   	// #1
  41eb8c:	b	41eba4 <ferror@plt+0x1b304>
  41eb90:	orr	w12, w8, #0x2
  41eb94:	cmp	w11, #0x0
  41eb98:	csel	w8, w8, w12, eq  // eq = none
  41eb9c:	add	x21, x21, #0x1
  41eba0:	tbz	w10, #7, 41ebe8 <ferror@plt+0x1b348>
  41eba4:	add	x10, x28, x21
  41eba8:	cmp	x10, x20
  41ebac:	b.cs	41ebec <ferror@plt+0x1b34c>  // b.hs, b.nlast
  41ebb0:	ldrb	w10, [x10]
  41ebb4:	cmp	w9, #0x3f
  41ebb8:	and	x11, x10, #0x7f
  41ebbc:	b.hi	41eb90 <ferror@plt+0x1b2f0>  // b.pmore
  41ebc0:	mov	w12, w9
  41ebc4:	lsl	x14, x11, x12
  41ebc8:	orr	x19, x14, x19
  41ebcc:	lsr	x12, x19, x12
  41ebd0:	orr	w13, w8, #0x2
  41ebd4:	cmp	x12, x11
  41ebd8:	csel	w8, w8, w13, eq  // eq = none
  41ebdc:	add	w9, w9, #0x7
  41ebe0:	add	x21, x21, #0x1
  41ebe4:	tbnz	w10, #7, 41eba4 <ferror@plt+0x1b304>
  41ebe8:	and	w8, w8, #0xfffffffe
  41ebec:	ldr	x23, [sp, #128]
  41ebf0:	tbnz	w8, #0, 41f354 <ferror@plt+0x1bab4>
  41ebf4:	tbz	w8, #1, 41f370 <ferror@plt+0x1bad0>
  41ebf8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41ebfc:	add	x1, x1, #0xeca
  41ec00:	b	41f35c <ferror@plt+0x1babc>
  41ec04:	ldr	x23, [sp, #128]
  41ec08:	and	x3, x23, #0xffffffff
  41ec0c:	cmp	x3, #0x9
  41ec10:	b.cc	41f3c8 <ferror@plt+0x1bb28>  // b.lo, b.ul, b.last
  41ec14:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41ec18:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41ec1c:	add	x1, x1, #0x40d
  41ec20:	add	x2, x2, #0x455
  41ec24:	mov	w4, #0x5                   	// #5
  41ec28:	mov	x0, xzr
  41ec2c:	bl	4035d0 <dcngettext@plt>
  41ec30:	mov	w2, #0x8                   	// #8
  41ec34:	mov	w1, w23
  41ec38:	mov	w19, #0x8                   	// #8
  41ec3c:	bl	43cf70 <error@@Base>
  41ec40:	ldur	x16, [x29, #-112]
  41ec44:	b	41f3cc <ferror@plt+0x1bb2c>
  41ec48:	mov	x9, xzr
  41ec4c:	mov	x26, xzr
  41ec50:	mov	w10, wzr
  41ec54:	mov	w8, #0x1                   	// #1
  41ec58:	b	41ec70 <ferror@plt+0x1b3d0>
  41ec5c:	orr	w13, w8, #0x2
  41ec60:	cmp	w12, #0x0
  41ec64:	csel	w8, w8, w13, eq  // eq = none
  41ec68:	add	x9, x9, #0x1
  41ec6c:	tbz	w11, #7, 41ecb4 <ferror@plt+0x1b414>
  41ec70:	add	x11, x28, x9
  41ec74:	cmp	x11, x20
  41ec78:	b.cs	41ecd0 <ferror@plt+0x1b430>  // b.hs, b.nlast
  41ec7c:	ldrb	w11, [x11]
  41ec80:	cmp	w10, #0x3f
  41ec84:	and	x12, x11, #0x7f
  41ec88:	b.hi	41ec5c <ferror@plt+0x1b3bc>  // b.pmore
  41ec8c:	mov	w13, w10
  41ec90:	lsl	x15, x12, x13
  41ec94:	orr	x26, x15, x26
  41ec98:	lsr	x13, x26, x13
  41ec9c:	orr	w14, w8, #0x2
  41eca0:	cmp	x13, x12
  41eca4:	csel	w8, w8, w14, eq  // eq = none
  41eca8:	add	w10, w10, #0x7
  41ecac:	add	x9, x9, #0x1
  41ecb0:	tbnz	w11, #7, 41ec70 <ferror@plt+0x1b3d0>
  41ecb4:	and	w8, w8, #0xfffffffe
  41ecb8:	tbz	w11, #6, 41ecd0 <ferror@plt+0x1b430>
  41ecbc:	cmp	w10, #0x40
  41ecc0:	b.cs	41ecd0 <ferror@plt+0x1b430>  // b.hs, b.nlast
  41ecc4:	mov	x11, #0xffffffffffffffff    	// #-1
  41ecc8:	lsl	x10, x11, x10
  41eccc:	orr	x26, x10, x26
  41ecd0:	add	x24, x28, w9, uxtw
  41ecd4:	tbnz	w8, #0, 41f3f8 <ferror@plt+0x1bb58>
  41ecd8:	tbz	w8, #1, 41e870 <ferror@plt+0x1afd0>
  41ecdc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41ece0:	add	x1, x1, #0xeca
  41ece4:	b	41f400 <ferror@plt+0x1bb60>
  41ece8:	ldur	w23, [x29, #-116]
  41ecec:	mov	w26, #0x1                   	// #1
  41ecf0:	mov	x24, x28
  41ecf4:	stur	x26, [x29, #-16]
  41ecf8:	cbnz	w23, 41fbd0 <ferror@plt+0x1c330>
  41ecfc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41ed00:	ldr	w10, [sp, #136]
  41ed04:	ldrsw	x9, [x8, #1436]
  41ed08:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41ed0c:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41ed10:	and	w19, w10, #0xff
  41ed14:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41ed18:	add	x10, x10, #0x5a0
  41ed1c:	add	w11, w9, #0x1
  41ed20:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41ed24:	add	x25, x10, x9, lsl #6
  41ed28:	and	w9, w11, #0xf
  41ed2c:	add	x1, x1, #0xe82
  41ed30:	add	x2, x2, #0x38
  41ed34:	add	x3, x3, #0x924
  41ed38:	sub	x0, x29, #0x58
  41ed3c:	str	w9, [x8, #1436]
  41ed40:	bl	4030a0 <sprintf@plt>
  41ed44:	sub	x2, x29, #0x58
  41ed48:	mov	w1, #0x40                  	// #64
  41ed4c:	mov	x0, x25
  41ed50:	mov	x3, x26
  41ed54:	bl	403160 <snprintf@plt>
  41ed58:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41ed5c:	add	x0, x0, #0xfa7
  41ed60:	b	41f594 <ferror@plt+0x1bcf4>
  41ed64:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41ed68:	add	x1, x1, #0xeb9
  41ed6c:	mov	w2, #0x5                   	// #5
  41ed70:	mov	x0, xzr
  41ed74:	bl	403700 <dcgettext@plt>
  41ed78:	bl	43cf70 <error@@Base>
  41ed7c:	b	41efd0 <ferror@plt+0x1b730>
  41ed80:	cbnz	w23, 41fbd0 <ferror@plt+0x1c330>
  41ed84:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41ed88:	add	x1, x1, #0x26
  41ed8c:	mov	w2, #0x5                   	// #5
  41ed90:	mov	x0, xzr
  41ed94:	bl	403700 <dcgettext@plt>
  41ed98:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41ed9c:	ldr	w10, [sp, #136]
  41eda0:	ldrsw	x9, [x8, #1436]
  41eda4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41eda8:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41edac:	and	w23, w10, #0xff
  41edb0:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41edb4:	add	x10, x10, #0x5a0
  41edb8:	add	w11, w9, #0x1
  41edbc:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41edc0:	mov	x19, x0
  41edc4:	add	x25, x10, x9, lsl #6
  41edc8:	and	w9, w11, #0xf
  41edcc:	add	x1, x1, #0xe82
  41edd0:	add	x2, x2, #0x38
  41edd4:	add	x3, x3, #0xdbb
  41edd8:	sub	x0, x29, #0x58
  41eddc:	str	w9, [x8, #1436]
  41ede0:	bl	4030a0 <sprintf@plt>
  41ede4:	sub	x2, x29, #0x58
  41ede8:	mov	w1, #0x40                  	// #64
  41edec:	mov	x0, x25
  41edf0:	mov	x3, x26
  41edf4:	bl	403160 <snprintf@plt>
  41edf8:	ldur	x0, [x29, #-16]
  41edfc:	bl	4216b8 <ferror@plt+0x1de18>
  41ee00:	b	41ef58 <ferror@plt+0x1b6b8>
  41ee04:	add	x19, x24, #0x4
  41ee08:	cmp	x19, x20
  41ee0c:	b.cs	41ef94 <ferror@plt+0x1b6f4>  // b.hs, b.nlast
  41ee10:	mov	w1, #0x4                   	// #4
  41ee14:	b	41efb8 <ferror@plt+0x1b718>
  41ee18:	cbnz	w23, 41f9a4 <ferror@plt+0x1c104>
  41ee1c:	add	x19, x24, #0x8
  41ee20:	cmp	x19, x20
  41ee24:	b.ls	41f87c <ferror@plt+0x1bfdc>  // b.plast
  41ee28:	stur	xzr, [x29, #-88]
  41ee2c:	stur	xzr, [x29, #-24]
  41ee30:	b	41f88c <ferror@plt+0x1bfec>
  41ee34:	cbnz	w23, 41f968 <ferror@plt+0x1c0c8>
  41ee38:	add	x8, x24, #0x8
  41ee3c:	cmp	x8, x20
  41ee40:	b.ls	41f8d8 <ferror@plt+0x1c038>  // b.plast
  41ee44:	ldr	w8, [sp, #136]
  41ee48:	mov	x25, xzr
  41ee4c:	stp	xzr, xzr, [x29, #-24]
  41ee50:	and	w19, w8, #0xff
  41ee54:	b	41f938 <ferror@plt+0x1c098>
  41ee58:	cbnz	w23, 41fbd0 <ferror@plt+0x1c330>
  41ee5c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41ee60:	ldr	w10, [sp, #136]
  41ee64:	ldrsw	x9, [x8, #1436]
  41ee68:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41ee6c:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41ee70:	and	w19, w10, #0xff
  41ee74:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41ee78:	add	x10, x10, #0x5a0
  41ee7c:	add	w11, w9, #0x1
  41ee80:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41ee84:	add	x26, x10, x9, lsl #6
  41ee88:	and	w9, w11, #0xf
  41ee8c:	add	x1, x1, #0xe82
  41ee90:	add	x2, x2, #0x38
  41ee94:	add	x3, x3, #0x924
  41ee98:	sub	x0, x29, #0x58
  41ee9c:	str	w9, [x8, #1436]
  41eea0:	bl	4030a0 <sprintf@plt>
  41eea4:	sub	x2, x29, #0x58
  41eea8:	mov	w1, #0x40                  	// #64
  41eeac:	mov	x0, x26
  41eeb0:	mov	x3, x25
  41eeb4:	bl	403160 <snprintf@plt>
  41eeb8:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41eebc:	add	x0, x0, #0xfa7
  41eec0:	b	41e954 <ferror@plt+0x1b0b4>
  41eec4:	add	x19, x24, #0x2
  41eec8:	cmp	x19, x20
  41eecc:	b.cs	41ef94 <ferror@plt+0x1b6f4>  // b.hs, b.nlast
  41eed0:	mov	w1, #0x2                   	// #2
  41eed4:	b	41efb8 <ferror@plt+0x1b718>
  41eed8:	cbnz	w23, 41fbd0 <ferror@plt+0x1c330>
  41eedc:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41eee0:	add	x1, x1, #0x0
  41eee4:	mov	w2, #0x5                   	// #5
  41eee8:	mov	x0, xzr
  41eeec:	bl	403700 <dcgettext@plt>
  41eef0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41eef4:	ldr	w10, [sp, #136]
  41eef8:	ldrsw	x9, [x8, #1436]
  41eefc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41ef00:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41ef04:	and	w23, w10, #0xff
  41ef08:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41ef0c:	add	x10, x10, #0x5a0
  41ef10:	add	w11, w9, #0x1
  41ef14:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41ef18:	mov	x19, x0
  41ef1c:	add	x25, x10, x9, lsl #6
  41ef20:	and	w9, w11, #0xf
  41ef24:	add	x1, x1, #0xe82
  41ef28:	add	x2, x2, #0x38
  41ef2c:	add	x3, x3, #0xdbb
  41ef30:	sub	x0, x29, #0x58
  41ef34:	str	w9, [x8, #1436]
  41ef38:	bl	4030a0 <sprintf@plt>
  41ef3c:	sub	x2, x29, #0x58
  41ef40:	mov	w1, #0x40                  	// #64
  41ef44:	mov	x0, x25
  41ef48:	mov	x3, x26
  41ef4c:	bl	403160 <snprintf@plt>
  41ef50:	ldur	x0, [x29, #-16]
  41ef54:	bl	4215a0 <ferror@plt+0x1dd00>
  41ef58:	mov	w1, w23
  41ef5c:	ldur	w23, [x29, #-116]
  41ef60:	mov	x3, x0
  41ef64:	mov	x0, x19
  41ef68:	mov	x2, x25
  41ef6c:	bl	4037a0 <printf@plt>
  41ef70:	b	41f5a0 <ferror@plt+0x1bd00>
  41ef74:	cbz	w23, 41f63c <ferror@plt+0x1bd9c>
  41ef78:	sub	x19, x20, x24
  41ef7c:	b	41f65c <ferror@plt+0x1bdbc>
  41ef80:	add	x19, x24, #0x1
  41ef84:	cmp	x19, x20
  41ef88:	b.cs	41ef94 <ferror@plt+0x1b6f4>  // b.hs, b.nlast
  41ef8c:	mov	w1, #0x1                   	// #1
  41ef90:	b	41efb8 <ferror@plt+0x1b718>
  41ef94:	cmp	x24, x20
  41ef98:	b.cs	41efac <ferror@plt+0x1b70c>  // b.hs, b.nlast
  41ef9c:	sub	w1, w20, w24
  41efa0:	sub	w8, w1, #0x1
  41efa4:	cmp	w8, #0x7
  41efa8:	b.ls	41efb8 <ferror@plt+0x1b718>  // b.plast
  41efac:	mov	x25, xzr
  41efb0:	stur	xzr, [x29, #-16]
  41efb4:	b	41efd0 <ferror@plt+0x1b730>
  41efb8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41efbc:	ldr	x8, [x8, #696]
  41efc0:	mov	x0, x24
  41efc4:	blr	x8
  41efc8:	mov	x25, x0
  41efcc:	stur	x0, [x29, #-16]
  41efd0:	cmp	x19, x20
  41efd4:	str	x22, [sp, #88]
  41efd8:	b.cs	41f00c <ferror@plt+0x1b76c>  // b.hs, b.nlast
  41efdc:	sub	x22, x20, x19
  41efe0:	cmp	x22, x25
  41efe4:	b.cs	41f034 <ferror@plt+0x1b794>  // b.hs, b.nlast
  41efe8:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41efec:	add	x1, x1, #0x972
  41eff0:	mov	w2, #0x5                   	// #5
  41eff4:	mov	x0, xzr
  41eff8:	bl	403700 <dcgettext@plt>
  41effc:	mov	x1, x25
  41f000:	bl	43d034 <warn@@Base>
  41f004:	mov	x25, x22
  41f008:	b	41f034 <ferror@plt+0x1b794>
  41f00c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41f010:	add	x1, x1, #0xfe8
  41f014:	mov	w2, #0x5                   	// #5
  41f018:	mov	x0, xzr
  41f01c:	bl	403700 <dcgettext@plt>
  41f020:	bl	43d034 <warn@@Base>
  41f024:	mov	x22, xzr
  41f028:	mov	x25, xzr
  41f02c:	stur	xzr, [x29, #-16]
  41f030:	mov	x19, x20
  41f034:	ldur	x16, [x29, #-112]
  41f038:	stur	x25, [x29, #-16]
  41f03c:	cbz	w23, 41f054 <ferror@plt+0x1b7b4>
  41f040:	ldr	x22, [sp, #88]
  41f044:	add	x24, x19, x25
  41f048:	ldur	w25, [x29, #-120]
  41f04c:	cbnz	x16, 41fbdc <ferror@plt+0x1c33c>
  41f050:	b	41fc90 <ferror@plt+0x1c3f0>
  41f054:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41f058:	add	x1, x1, #0x997
  41f05c:	mov	w2, #0x5                   	// #5
  41f060:	mov	x0, xzr
  41f064:	bl	403700 <dcgettext@plt>
  41f068:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41f06c:	ldr	w10, [sp, #136]
  41f070:	ldrsw	x9, [x8, #1436]
  41f074:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41f078:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41f07c:	and	w26, w10, #0xff
  41f080:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41f084:	add	x10, x10, #0x5a0
  41f088:	add	w11, w9, #0x1
  41f08c:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  41f090:	mov	x24, x0
  41f094:	add	x23, x10, x9, lsl #6
  41f098:	and	w9, w11, #0xf
  41f09c:	add	x1, x1, #0xe82
  41f0a0:	add	x2, x2, #0x38
  41f0a4:	add	x3, x3, #0x79
  41f0a8:	sub	x0, x29, #0x58
  41f0ac:	str	w9, [x8, #1436]
  41f0b0:	bl	4030a0 <sprintf@plt>
  41f0b4:	sub	x2, x29, #0x58
  41f0b8:	mov	w1, #0x40                  	// #64
  41f0bc:	mov	x0, x23
  41f0c0:	mov	x3, x25
  41f0c4:	bl	403160 <snprintf@plt>
  41f0c8:	mov	x0, x24
  41f0cc:	mov	w1, w26
  41f0d0:	mov	x2, x23
  41f0d4:	bl	4037a0 <printf@plt>
  41f0d8:	cmp	x19, x20
  41f0dc:	b.ls	41f2b8 <ferror@plt+0x1ba18>  // b.plast
  41f0e0:	mov	x24, x20
  41f0e4:	b	41f688 <ferror@plt+0x1bde8>
  41f0e8:	cbnz	w23, 41fbd0 <ferror@plt+0x1c330>
  41f0ec:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41f0f0:	add	x1, x1, #0x6e
  41f0f4:	mov	w2, #0x5                   	// #5
  41f0f8:	mov	x0, xzr
  41f0fc:	bl	403700 <dcgettext@plt>
  41f100:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41f104:	ldrsw	x8, [x10, #1436]
  41f108:	ldr	w9, [sp, #136]
  41f10c:	adrp	x11, 466000 <_bfd_std_section+0x110>
  41f110:	add	x11, x11, #0x5a0
  41f114:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41f118:	and	w25, w9, #0xff
  41f11c:	add	w9, w8, #0x1
  41f120:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41f124:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41f128:	str	x0, [sp, #80]
  41f12c:	add	x19, x11, x8, lsl #6
  41f130:	and	w8, w9, #0xf
  41f134:	add	x1, x1, #0xe82
  41f138:	add	x2, x2, #0x38
  41f13c:	add	x3, x3, #0xdbb
  41f140:	sub	x0, x29, #0x58
  41f144:	str	w8, [x10, #1436]
  41f148:	bl	4030a0 <sprintf@plt>
  41f14c:	sub	x2, x29, #0x58
  41f150:	mov	w1, #0x40                  	// #64
  41f154:	mov	x0, x19
  41f158:	mov	x3, x26
  41f15c:	str	x19, [sp, #136]
  41f160:	bl	403160 <snprintf@plt>
  41f164:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41f168:	ldr	w8, [x8, #620]
  41f16c:	cbz	w8, 41f9d8 <ferror@plt+0x1c138>
  41f170:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41f174:	ldr	x23, [x8, #1272]
  41f178:	cbz	x23, 41fb98 <ferror@plt+0x1c2f8>
  41f17c:	ldur	x26, [x29, #-16]
  41f180:	str	x22, [sp, #88]
  41f184:	adrp	x19, 465000 <_sch_istable+0x1c50>
  41f188:	adrp	x22, 465000 <_sch_istable+0x1c50>
  41f18c:	str	w25, [sp, #72]
  41f190:	b	41f19c <ferror@plt+0x1b8fc>
  41f194:	ldr	x23, [x23, #16]
  41f198:	cbz	x23, 41fafc <ferror@plt+0x1c25c>
  41f19c:	ldr	x1, [x23]
  41f1a0:	mov	w0, #0x2a                  	// #42
  41f1a4:	bl	4039f8 <ferror@plt+0x158>
  41f1a8:	cbz	w0, 41f194 <ferror@plt+0x1b8f4>
  41f1ac:	ldr	x8, [x19, #3704]
  41f1b0:	cbz	x8, 41f194 <ferror@plt+0x1b8f4>
  41f1b4:	ldr	x9, [x22, #3720]
  41f1b8:	subs	x25, x9, x26
  41f1bc:	b.ls	41f194 <ferror@plt+0x1b8f4>  // b.plast
  41f1c0:	add	x26, x8, x26
  41f1c4:	mov	x0, x26
  41f1c8:	mov	x1, x25
  41f1cc:	bl	403020 <strnlen@plt>
  41f1d0:	cmp	x0, x25
  41f1d4:	ldp	x19, x22, [sp, #80]
  41f1d8:	ldur	w23, [x29, #-116]
  41f1dc:	ldr	w25, [sp, #72]
  41f1e0:	b.ne	41fbb8 <ferror@plt+0x1c318>  // b.any
  41f1e4:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41f1e8:	add	x1, x1, #0xbc3
  41f1ec:	mov	w2, #0x5                   	// #5
  41f1f0:	mov	x0, xzr
  41f1f4:	bl	403700 <dcgettext@plt>
  41f1f8:	b	41fbb4 <ferror@plt+0x1c314>
  41f1fc:	cbnz	w23, 41fbd0 <ferror@plt+0x1c330>
  41f200:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41f204:	ldr	w10, [sp, #136]
  41f208:	ldrsw	x9, [x8, #1436]
  41f20c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41f210:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41f214:	and	w19, w10, #0xff
  41f218:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41f21c:	add	x10, x10, #0x5a0
  41f220:	add	w11, w9, #0x1
  41f224:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41f228:	add	x25, x10, x9, lsl #6
  41f22c:	and	w9, w11, #0xf
  41f230:	add	x1, x1, #0xe82
  41f234:	add	x2, x2, #0x38
  41f238:	add	x3, x3, #0xdbb
  41f23c:	sub	x0, x29, #0x58
  41f240:	str	w9, [x8, #1436]
  41f244:	bl	4030a0 <sprintf@plt>
  41f248:	sub	x2, x29, #0x58
  41f24c:	mov	w1, #0x40                  	// #64
  41f250:	mov	x0, x25
  41f254:	mov	x3, x26
  41f258:	bl	403160 <snprintf@plt>
  41f25c:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41f260:	add	x0, x0, #0xfb5
  41f264:	b	41f594 <ferror@plt+0x1bcf4>
  41f268:	cbnz	w23, 41fbd0 <ferror@plt+0x1c330>
  41f26c:	ldr	x0, [x22, #16]
  41f270:	mov	w1, #0x2e                  	// #46
  41f274:	bl	403390 <strrchr@plt>
  41f278:	cbz	x0, 41f9e8 <ferror@plt+0x1c148>
  41f27c:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  41f280:	add	x1, x1, #0x75c
  41f284:	bl	4034a0 <strcmp@plt>
  41f288:	cmp	w0, #0x0
  41f28c:	cset	w8, eq  // eq = none
  41f290:	str	w8, [sp, #88]
  41f294:	b	41f9ec <ferror@plt+0x1c14c>
  41f298:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41f29c:	add	x1, x1, #0xc2
  41f2a0:	mov	w2, #0x5                   	// #5
  41f2a4:	mov	x0, xzr
  41f2a8:	bl	403700 <dcgettext@plt>
  41f2ac:	mov	x1, x21
  41f2b0:	bl	43d034 <warn@@Base>
  41f2b4:	b	41f5a0 <ferror@plt+0x1bd00>
  41f2b8:	cmp	x22, x25
  41f2bc:	csel	x22, x22, x25, cc  // cc = lo, ul, last
  41f2c0:	cbz	x22, 41f684 <ferror@plt+0x1bde4>
  41f2c4:	adrp	x24, 44b000 <warn@@Base+0xdfcc>
  41f2c8:	mov	x23, xzr
  41f2cc:	adrp	x25, 469000 <_bfd_std_section+0x3110>
  41f2d0:	add	x24, x24, #0xed7
  41f2d4:	ldr	x8, [x25, #696]
  41f2d8:	add	x0, x19, x23
  41f2dc:	mov	w1, #0x1                   	// #1
  41f2e0:	blr	x8
  41f2e4:	mov	x1, x0
  41f2e8:	mov	x0, x24
  41f2ec:	bl	4037a0 <printf@plt>
  41f2f0:	add	x23, x23, #0x1
  41f2f4:	cmp	x22, x23
  41f2f8:	b.ne	41f2d4 <ferror@plt+0x1ba34>  // b.any
  41f2fc:	add	x24, x19, x23
  41f300:	b	41f688 <ferror@plt+0x1bde8>
  41f304:	sub	w8, w8, #0x3
  41f308:	cmp	w8, #0x1
  41f30c:	b.hi	41f504 <ferror@plt+0x1bc64>  // b.pmore
  41f310:	ldur	x23, [x29, #-128]
  41f314:	and	x3, x23, #0xffffffff
  41f318:	cmp	x3, #0x9
  41f31c:	b.cc	41f418 <ferror@plt+0x1bb78>  // b.lo, b.ul, b.last
  41f320:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41f324:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41f328:	add	x1, x1, #0x40d
  41f32c:	add	x2, x2, #0x455
  41f330:	mov	w4, #0x5                   	// #5
  41f334:	mov	x0, xzr
  41f338:	bl	4035d0 <dcngettext@plt>
  41f33c:	mov	w2, #0x8                   	// #8
  41f340:	mov	w1, w23
  41f344:	mov	w19, #0x8                   	// #8
  41f348:	bl	43cf70 <error@@Base>
  41f34c:	ldur	x16, [x29, #-112]
  41f350:	b	41f41c <ferror@plt+0x1bb7c>
  41f354:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41f358:	add	x1, x1, #0xeb9
  41f35c:	mov	w2, #0x5                   	// #5
  41f360:	mov	x0, xzr
  41f364:	bl	403700 <dcgettext@plt>
  41f368:	bl	43cf70 <error@@Base>
  41f36c:	ldur	x16, [x29, #-112]
  41f370:	add	x21, x28, w21, uxtw
  41f374:	ldur	w8, [x29, #-116]
  41f378:	ldr	w28, [sp, #136]
  41f37c:	cbnz	w8, 41f764 <ferror@plt+0x1bec4>
  41f380:	and	w24, w28, #0xff
  41f384:	cbz	x19, 41f73c <ferror@plt+0x1be9c>
  41f388:	mov	w0, w19
  41f38c:	bl	43ef80 <warn@@Base+0x1f4c>
  41f390:	mov	x26, x0
  41f394:	cbnz	x0, 41f744 <ferror@plt+0x1bea4>
  41f398:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41f39c:	add	x1, x1, #0x95a
  41f3a0:	mov	w2, #0x5                   	// #5
  41f3a4:	bl	403700 <dcgettext@plt>
  41f3a8:	adrp	x26, 466000 <_bfd_std_section+0x110>
  41f3ac:	add	x26, x26, #0xe70
  41f3b0:	mov	x2, x0
  41f3b4:	mov	w1, #0x64                  	// #100
  41f3b8:	mov	x0, x26
  41f3bc:	mov	x3, x19
  41f3c0:	bl	403160 <snprintf@plt>
  41f3c4:	b	41f744 <ferror@plt+0x1bea4>
  41f3c8:	mov	w19, w23
  41f3cc:	add	x8, x28, w19, uxtw
  41f3d0:	cmp	x8, x20
  41f3d4:	b.cc	41f3e4 <ferror@plt+0x1bb44>  // b.lo, b.ul, b.last
  41f3d8:	cmp	x28, x20
  41f3dc:	b.cs	41f3f0 <ferror@plt+0x1bb50>  // b.hs, b.nlast
  41f3e0:	sub	w19, w20, w28
  41f3e4:	sub	w8, w19, #0x1
  41f3e8:	cmp	w8, #0x7
  41f3ec:	b.ls	41f448 <ferror@plt+0x1bba8>  // b.plast
  41f3f0:	mov	x26, xzr
  41f3f4:	b	41f464 <ferror@plt+0x1bbc4>
  41f3f8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41f3fc:	add	x1, x1, #0xeb9
  41f400:	mov	w2, #0x5                   	// #5
  41f404:	mov	x0, xzr
  41f408:	bl	403700 <dcgettext@plt>
  41f40c:	bl	43cf70 <error@@Base>
  41f410:	ldur	x16, [x29, #-112]
  41f414:	b	41e870 <ferror@plt+0x1afd0>
  41f418:	mov	w19, w23
  41f41c:	add	x8, x28, w19, uxtw
  41f420:	cmp	x8, x20
  41f424:	b.cc	41f434 <ferror@plt+0x1bb94>  // b.lo, b.ul, b.last
  41f428:	cmp	x28, x20
  41f42c:	b.cs	41f440 <ferror@plt+0x1bba0>  // b.hs, b.nlast
  41f430:	sub	w19, w20, w28
  41f434:	sub	w8, w19, #0x1
  41f438:	cmp	w8, #0x7
  41f43c:	b.ls	41f4dc <ferror@plt+0x1bc3c>  // b.plast
  41f440:	mov	x26, xzr
  41f444:	b	41f4f8 <ferror@plt+0x1bc58>
  41f448:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41f44c:	ldr	x8, [x8, #696]
  41f450:	mov	x0, x28
  41f454:	mov	w1, w19
  41f458:	blr	x8
  41f45c:	ldur	x16, [x29, #-112]
  41f460:	mov	x26, x0
  41f464:	add	x24, x28, x23
  41f468:	ldur	w23, [x29, #-116]
  41f46c:	stur	x26, [x29, #-16]
  41f470:	cbnz	w23, 41fbd0 <ferror@plt+0x1c330>
  41f474:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41f478:	ldr	w10, [sp, #136]
  41f47c:	ldrsw	x9, [x8, #1436]
  41f480:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41f484:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41f488:	and	w19, w10, #0xff
  41f48c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41f490:	add	x10, x10, #0x5a0
  41f494:	add	w11, w9, #0x1
  41f498:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41f49c:	add	x25, x10, x9, lsl #6
  41f4a0:	and	w9, w11, #0xf
  41f4a4:	add	x1, x1, #0xe82
  41f4a8:	add	x2, x2, #0x38
  41f4ac:	add	x3, x3, #0xdbb
  41f4b0:	sub	x0, x29, #0x58
  41f4b4:	str	w9, [x8, #1436]
  41f4b8:	bl	4030a0 <sprintf@plt>
  41f4bc:	sub	x2, x29, #0x58
  41f4c0:	mov	w1, #0x40                  	// #64
  41f4c4:	mov	x0, x25
  41f4c8:	mov	x3, x26
  41f4cc:	bl	403160 <snprintf@plt>
  41f4d0:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41f4d4:	add	x0, x0, #0xfc2
  41f4d8:	b	41f594 <ferror@plt+0x1bcf4>
  41f4dc:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41f4e0:	ldr	x8, [x8, #696]
  41f4e4:	mov	x0, x28
  41f4e8:	mov	w1, w19
  41f4ec:	blr	x8
  41f4f0:	ldur	x16, [x29, #-112]
  41f4f4:	mov	x26, x0
  41f4f8:	stur	x26, [x29, #-16]
  41f4fc:	add	x24, x28, x23
  41f500:	b	41f528 <ferror@plt+0x1bc88>
  41f504:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41f508:	add	x1, x1, #0xf76
  41f50c:	mov	w2, #0x5                   	// #5
  41f510:	mov	x0, xzr
  41f514:	bl	403700 <dcgettext@plt>
  41f518:	bl	43cf70 <error@@Base>
  41f51c:	ldur	x16, [x29, #-112]
  41f520:	mov	x26, xzr
  41f524:	mov	x24, x28
  41f528:	ldur	w23, [x29, #-116]
  41f52c:	cbnz	w23, 41fbd0 <ferror@plt+0x1c330>
  41f530:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41f534:	ldr	w10, [sp, #136]
  41f538:	ldrsw	x9, [x8, #1436]
  41f53c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41f540:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41f544:	and	w19, w10, #0xff
  41f548:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41f54c:	add	x10, x10, #0x5a0
  41f550:	add	w11, w9, #0x1
  41f554:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41f558:	add	x25, x10, x9, lsl #6
  41f55c:	and	w9, w11, #0xf
  41f560:	add	x1, x1, #0xe82
  41f564:	add	x2, x2, #0x38
  41f568:	add	x3, x3, #0xdbb
  41f56c:	sub	x0, x29, #0x58
  41f570:	str	w9, [x8, #1436]
  41f574:	bl	4030a0 <sprintf@plt>
  41f578:	sub	x2, x29, #0x58
  41f57c:	mov	w1, #0x40                  	// #64
  41f580:	mov	x0, x25
  41f584:	mov	x3, x26
  41f588:	bl	403160 <snprintf@plt>
  41f58c:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41f590:	add	x0, x0, #0xfac
  41f594:	mov	w1, w19
  41f598:	mov	x2, x25
  41f59c:	bl	4037a0 <printf@plt>
  41f5a0:	ldur	x16, [x29, #-112]
  41f5a4:	mov	x19, xzr
  41f5a8:	ldur	w25, [x29, #-120]
  41f5ac:	cbnz	x16, 41fbdc <ferror@plt+0x1c33c>
  41f5b0:	b	41fc90 <ferror@plt+0x1c3f0>
  41f5b4:	sub	x1, x29, #0x18
  41f5b8:	sub	x2, x29, #0x10
  41f5bc:	mov	x0, x24
  41f5c0:	bl	43d484 <warn@@Base+0x450>
  41f5c4:	ldur	x19, [x29, #-16]
  41f5c8:	cmp	x21, #0x14
  41f5cc:	b.ne	41f5ec <ferror@plt+0x1bd4c>  // b.any
  41f5d0:	ldr	x8, [sp, #120]
  41f5d4:	adds	x19, x19, x8
  41f5d8:	b.cc	41f5ec <ferror@plt+0x1bd4c>  // b.lo, b.ul, b.last
  41f5dc:	ldur	x8, [x29, #-24]
  41f5e0:	add	x3, x8, #0x1
  41f5e4:	stur	x3, [x29, #-24]
  41f5e8:	b	41f5f0 <ferror@plt+0x1bd50>
  41f5ec:	ldur	x3, [x29, #-24]
  41f5f0:	ldr	w8, [sp, #136]
  41f5f4:	adrp	x2, 448000 <warn@@Base+0xafcc>
  41f5f8:	add	x2, x2, #0x96e
  41f5fc:	and	w25, w8, #0xff
  41f600:	cbz	x3, 41f6a0 <ferror@plt+0x1be00>
  41f604:	sub	x0, x29, #0x58
  41f608:	mov	w1, #0x40                  	// #64
  41f60c:	mov	x26, x22
  41f610:	mov	w22, #0x40                  	// #64
  41f614:	sub	x23, x29, #0x58
  41f618:	bl	403160 <snprintf@plt>
  41f61c:	add	x8, x23, w0, sxtw
  41f620:	ldur	w23, [x29, #-116]
  41f624:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41f628:	sub	w1, w22, w0
  41f62c:	mov	x22, x26
  41f630:	add	x2, x2, #0xfdb
  41f634:	mov	x0, x8
  41f638:	b	41f6a8 <ferror@plt+0x1be08>
  41f63c:	ldr	w8, [sp, #136]
  41f640:	sub	x19, x20, x24
  41f644:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41f648:	add	x0, x0, #0xfe1
  41f64c:	and	w1, w8, #0xff
  41f650:	mov	w2, w19
  41f654:	mov	x3, x24
  41f658:	bl	4037a0 <printf@plt>
  41f65c:	mov	x0, x24
  41f660:	mov	x1, x19
  41f664:	bl	403020 <strnlen@plt>
  41f668:	ldur	x16, [x29, #-112]
  41f66c:	add	x8, x0, x24
  41f670:	mov	x19, xzr
  41f674:	add	x24, x8, #0x1
  41f678:	ldur	w25, [x29, #-120]
  41f67c:	cbnz	x16, 41fbdc <ferror@plt+0x1c33c>
  41f680:	b	41fc90 <ferror@plt+0x1c3f0>
  41f684:	mov	x24, x19
  41f688:	ldr	x22, [sp, #88]
  41f68c:	ldur	w23, [x29, #-116]
  41f690:	ldur	x16, [x29, #-112]
  41f694:	ldur	w25, [x29, #-120]
  41f698:	cbnz	x16, 41fbdc <ferror@plt+0x1c33c>
  41f69c:	b	41fc90 <ferror@plt+0x1c3f0>
  41f6a0:	sub	x0, x29, #0x58
  41f6a4:	mov	w1, #0x40                  	// #64
  41f6a8:	mov	x3, x19
  41f6ac:	bl	403160 <snprintf@plt>
  41f6b0:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41f6b4:	add	x0, x0, #0xfc2
  41f6b8:	sub	x2, x29, #0x58
  41f6bc:	mov	w1, w25
  41f6c0:	bl	4037a0 <printf@plt>
  41f6c4:	ldur	x16, [x29, #-112]
  41f6c8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41f6cc:	ldr	w8, [x8, #612]
  41f6d0:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  41f6d4:	ldr	w9, [x9, #648]
  41f6d8:	orr	w8, w8, w23
  41f6dc:	orr	w8, w8, w9
  41f6e0:	cbz	w8, 41f968 <ferror@plt+0x1c0c8>
  41f6e4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41f6e8:	ldr	w8, [x8, #1328]
  41f6ec:	cbnz	w8, 41f968 <ferror@plt+0x1c0c8>
  41f6f0:	add	x8, x24, #0x8
  41f6f4:	cmp	x8, x20
  41f6f8:	b.cs	41f718 <ferror@plt+0x1be78>  // b.hs, b.nlast
  41f6fc:	mov	w1, #0x8                   	// #8
  41f700:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41f704:	ldr	x8, [x8, #696]
  41f708:	mov	x0, x24
  41f70c:	blr	x8
  41f710:	ldur	x16, [x29, #-112]
  41f714:	b	41f734 <ferror@plt+0x1be94>
  41f718:	cmp	x24, x20
  41f71c:	b.cs	41f730 <ferror@plt+0x1be90>  // b.hs, b.nlast
  41f720:	sub	w1, w20, w24
  41f724:	sub	w8, w1, #0x1
  41f728:	cmp	w8, #0x7
  41f72c:	b.ls	41f700 <ferror@plt+0x1be60>  // b.plast
  41f730:	mov	x0, xzr
  41f734:	stur	x0, [x29, #-16]
  41f738:	b	41f968 <ferror@plt+0x1c0c8>
  41f73c:	adrp	x26, 448000 <warn@@Base+0xafcc>
  41f740:	add	x26, x26, #0x949
  41f744:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41f748:	add	x0, x0, #0xfa7
  41f74c:	mov	w1, w24
  41f750:	mov	x2, x26
  41f754:	bl	4037a0 <printf@plt>
  41f758:	ldr	x23, [sp, #128]
  41f75c:	ldur	x24, [x29, #-128]
  41f760:	ldur	x16, [x29, #-112]
  41f764:	cmp	x19, #0x21
  41f768:	b.ne	41f828 <ferror@plt+0x1bf88>  // b.any
  41f76c:	mov	x9, xzr
  41f770:	mov	x25, xzr
  41f774:	mov	w10, wzr
  41f778:	mov	w8, #0x1                   	// #1
  41f77c:	b	41f794 <ferror@plt+0x1bef4>
  41f780:	orr	w13, w8, #0x2
  41f784:	cmp	w12, #0x0
  41f788:	csel	w8, w8, w13, eq  // eq = none
  41f78c:	add	x9, x9, #0x1
  41f790:	tbz	w11, #7, 41f7d8 <ferror@plt+0x1bf38>
  41f794:	add	x11, x21, x9
  41f798:	cmp	x11, x20
  41f79c:	b.cs	41f7f4 <ferror@plt+0x1bf54>  // b.hs, b.nlast
  41f7a0:	ldrb	w11, [x11]
  41f7a4:	cmp	w10, #0x3f
  41f7a8:	and	x12, x11, #0x7f
  41f7ac:	b.hi	41f780 <ferror@plt+0x1bee0>  // b.pmore
  41f7b0:	mov	w13, w10
  41f7b4:	lsl	x15, x12, x13
  41f7b8:	orr	x25, x15, x25
  41f7bc:	lsr	x13, x25, x13
  41f7c0:	orr	w14, w8, #0x2
  41f7c4:	cmp	x13, x12
  41f7c8:	csel	w8, w8, w14, eq  // eq = none
  41f7cc:	add	w10, w10, #0x7
  41f7d0:	add	x9, x9, #0x1
  41f7d4:	tbnz	w11, #7, 41f794 <ferror@plt+0x1bef4>
  41f7d8:	and	w8, w8, #0xfffffffe
  41f7dc:	tbz	w11, #6, 41f7f4 <ferror@plt+0x1bf54>
  41f7e0:	cmp	w10, #0x40
  41f7e4:	b.cs	41f7f4 <ferror@plt+0x1bf54>  // b.hs, b.nlast
  41f7e8:	mov	x11, #0xffffffffffffffff    	// #-1
  41f7ec:	lsl	x10, x11, x10
  41f7f0:	orr	x25, x10, x25
  41f7f4:	add	x21, x21, w9, uxtw
  41f7f8:	tbnz	w8, #0, 41f80c <ferror@plt+0x1bf6c>
  41f7fc:	tbz	w8, #1, 41f828 <ferror@plt+0x1bf88>
  41f800:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41f804:	add	x1, x1, #0xeca
  41f808:	b	41f814 <ferror@plt+0x1bf74>
  41f80c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41f810:	add	x1, x1, #0xeb9
  41f814:	mov	w2, #0x5                   	// #5
  41f818:	mov	x0, xzr
  41f81c:	bl	403700 <dcgettext@plt>
  41f820:	bl	43cf70 <error@@Base>
  41f824:	ldur	x16, [x29, #-112]
  41f828:	ldr	w8, [sp, #108]
  41f82c:	ldr	x3, [sp, #96]
  41f830:	mov	x0, x27
  41f834:	mov	x1, x19
  41f838:	str	w8, [sp, #56]
  41f83c:	ldp	x8, x6, [sp, #112]
  41f840:	mov	x2, x25
  41f844:	mov	x4, x21
  41f848:	mov	x5, x20
  41f84c:	stp	x22, x8, [sp, #32]
  41f850:	ldur	w8, [x29, #-116]
  41f854:	mov	x7, x23
  41f858:	strb	w28, [sp, #48]
  41f85c:	str	x16, [sp, #16]
  41f860:	str	w8, [sp, #24]
  41f864:	ldur	w8, [x29, #-120]
  41f868:	str	x24, [sp]
  41f86c:	str	w8, [sp, #8]
  41f870:	bl	41e5d8 <ferror@plt+0x1ad38>
  41f874:	mov	x24, x0
  41f878:	b	41e644 <ferror@plt+0x1ada4>
  41f87c:	sub	x1, x29, #0x58
  41f880:	sub	x2, x29, #0x18
  41f884:	mov	x0, x24
  41f888:	bl	43d484 <warn@@Base+0x450>
  41f88c:	add	x8, x24, #0x10
  41f890:	cmp	x8, x20
  41f894:	b.ls	41f8a0 <ferror@plt+0x1c000>  // b.plast
  41f898:	stp	xzr, xzr, [x29, #-104]
  41f89c:	b	41f8b0 <ferror@plt+0x1c010>
  41f8a0:	sub	x1, x29, #0x60
  41f8a4:	sub	x2, x29, #0x68
  41f8a8:	mov	x0, x19
  41f8ac:	bl	43d484 <warn@@Base+0x450>
  41f8b0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41f8b4:	ldr	x8, [x8, #696]
  41f8b8:	adrp	x9, 43d000 <error@@Base+0x90>
  41f8bc:	add	x9, x9, #0x21c
  41f8c0:	cmp	x8, x9
  41f8c4:	b.eq	41f97c <ferror@plt+0x1c0dc>  // b.none
  41f8c8:	ldp	x3, x1, [x29, #-96]
  41f8cc:	ldur	x2, [x29, #-24]
  41f8d0:	ldur	x4, [x29, #-104]
  41f8d4:	b	41f994 <ferror@plt+0x1c0f4>
  41f8d8:	sub	x1, x29, #0x18
  41f8dc:	sub	x2, x29, #0x10
  41f8e0:	mov	x0, x24
  41f8e4:	bl	43d484 <warn@@Base+0x450>
  41f8e8:	ldr	w8, [sp, #136]
  41f8ec:	ldp	x3, x25, [x29, #-24]
  41f8f0:	and	w19, w8, #0xff
  41f8f4:	cbz	x3, 41f938 <ferror@plt+0x1c098>
  41f8f8:	adrp	x2, 448000 <warn@@Base+0xafcc>
  41f8fc:	add	x2, x2, #0x96e
  41f900:	sub	x0, x29, #0x58
  41f904:	mov	w1, #0x40                  	// #64
  41f908:	mov	x26, x22
  41f90c:	mov	w22, #0x40                  	// #64
  41f910:	sub	x23, x29, #0x58
  41f914:	bl	403160 <snprintf@plt>
  41f918:	add	x8, x23, w0, sxtw
  41f91c:	ldur	w23, [x29, #-116]
  41f920:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  41f924:	sub	w1, w22, w0
  41f928:	mov	x22, x26
  41f92c:	add	x2, x2, #0xfdb
  41f930:	mov	x0, x8
  41f934:	b	41f948 <ferror@plt+0x1c0a8>
  41f938:	adrp	x2, 448000 <warn@@Base+0xafcc>
  41f93c:	add	x2, x2, #0x96e
  41f940:	sub	x0, x29, #0x58
  41f944:	mov	w1, #0x40                  	// #64
  41f948:	mov	x3, x25
  41f94c:	bl	403160 <snprintf@plt>
  41f950:	adrp	x0, 448000 <warn@@Base+0xafcc>
  41f954:	add	x0, x0, #0x97
  41f958:	sub	x2, x29, #0x58
  41f95c:	mov	w1, w19
  41f960:	bl	4037a0 <printf@plt>
  41f964:	ldur	x16, [x29, #-112]
  41f968:	mov	x19, xzr
  41f96c:	add	x24, x24, #0x8
  41f970:	ldur	w25, [x29, #-120]
  41f974:	cbnz	x16, 41fbdc <ferror@plt+0x1c33c>
  41f978:	b	41fc90 <ferror@plt+0x1c3f0>
  41f97c:	ldp	x1, x3, [x29, #-96]
  41f980:	ldur	x4, [x29, #-24]
  41f984:	ldur	x2, [x29, #-104]
  41f988:	stp	x3, x1, [x29, #-96]
  41f98c:	stur	x4, [x29, #-104]
  41f990:	stur	x2, [x29, #-24]
  41f994:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  41f998:	add	x0, x0, #0xfc9
  41f99c:	bl	4037a0 <printf@plt>
  41f9a0:	ldur	x16, [x29, #-112]
  41f9a4:	mov	x19, xzr
  41f9a8:	add	x24, x24, #0x10
  41f9ac:	ldur	w25, [x29, #-120]
  41f9b0:	cbnz	x16, 41fbdc <ferror@plt+0x1c33c>
  41f9b4:	b	41fc90 <ferror@plt+0x1c3f0>
  41f9b8:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41f9bc:	add	x1, x1, #0xc3c
  41f9c0:	mov	w2, #0x5                   	// #5
  41f9c4:	mov	x0, xzr
  41f9c8:	bl	403700 <dcgettext@plt>
  41f9cc:	ldr	x22, [sp, #88]
  41f9d0:	mov	x26, x0
  41f9d4:	b	41faec <ferror@plt+0x1c24c>
  41f9d8:	ldr	x19, [sp, #80]
  41f9dc:	adrp	x26, 442000 <warn@@Base+0x4fcc>
  41f9e0:	add	x26, x26, #0x620
  41f9e4:	b	41fbb8 <ferror@plt+0x1c318>
  41f9e8:	str	wzr, [sp, #88]
  41f9ec:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41f9f0:	add	x1, x1, #0x51
  41f9f4:	mov	w2, #0x5                   	// #5
  41f9f8:	mov	x0, xzr
  41f9fc:	bl	403700 <dcgettext@plt>
  41fa00:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41fa04:	ldr	w10, [sp, #136]
  41fa08:	ldrsw	x9, [x8, #1436]
  41fa0c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41fa10:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41fa14:	and	w25, w10, #0xff
  41fa18:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41fa1c:	add	x10, x10, #0x5a0
  41fa20:	add	w11, w9, #0x1
  41fa24:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41fa28:	str	x0, [sp, #80]
  41fa2c:	add	x19, x10, x9, lsl #6
  41fa30:	and	w9, w11, #0xf
  41fa34:	add	x1, x1, #0xe82
  41fa38:	add	x2, x2, #0x38
  41fa3c:	add	x3, x3, #0xdbb
  41fa40:	sub	x0, x29, #0x58
  41fa44:	str	w9, [x8, #1436]
  41fa48:	bl	4030a0 <sprintf@plt>
  41fa4c:	sub	x2, x29, #0x58
  41fa50:	mov	w1, #0x40                  	// #64
  41fa54:	mov	x0, x19
  41fa58:	mov	x3, x26
  41fa5c:	bl	403160 <snprintf@plt>
  41fa60:	ldur	x0, [x29, #-16]
  41fa64:	ldr	x1, [sp, #112]
  41fa68:	ldur	x2, [x29, #-128]
  41fa6c:	ldr	w3, [sp, #88]
  41fa70:	bl	4217d0 <ferror@plt+0x1df30>
  41fa74:	mov	x3, x0
  41fa78:	ldr	x0, [sp, #80]
  41fa7c:	mov	w1, w25
  41fa80:	mov	x2, x19
  41fa84:	b	41fbc8 <ferror@plt+0x1c328>
  41fa88:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  41fa8c:	ldr	x9, [x9, #696]
  41fa90:	add	x0, x8, x26
  41fa94:	blr	x9
  41fa98:	ldrsw	x8, [x22, #1436]
  41fa9c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41faa0:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41faa4:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41faa8:	add	w9, w8, #0x1
  41faac:	mov	x23, x0
  41fab0:	add	x26, x25, x8, lsl #6
  41fab4:	and	w8, w9, #0xf
  41fab8:	add	x1, x1, #0xe82
  41fabc:	add	x2, x2, #0x38
  41fac0:	add	x3, x3, #0xdbb
  41fac4:	sub	x0, x29, #0x58
  41fac8:	str	w8, [x22, #1436]
  41facc:	bl	4030a0 <sprintf@plt>
  41fad0:	sub	x2, x29, #0x58
  41fad4:	mov	w1, #0x40                  	// #64
  41fad8:	mov	x0, x26
  41fadc:	mov	x3, x23
  41fae0:	bl	403160 <snprintf@plt>
  41fae4:	ldr	x22, [sp, #88]
  41fae8:	ldur	w23, [x29, #-116]
  41faec:	ldr	x0, [sp, #80]
  41faf0:	ldr	w1, [sp, #136]
  41faf4:	mov	x2, x19
  41faf8:	b	41fbc4 <ferror@plt+0x1c324>
  41fafc:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41fb00:	add	x1, x1, #0xbf2
  41fb04:	mov	w2, #0x5                   	// #5
  41fb08:	mov	x0, xzr
  41fb0c:	bl	403700 <dcgettext@plt>
  41fb10:	adrp	x10, 466000 <_bfd_std_section+0x110>
  41fb14:	ldrsw	x8, [x10, #1436]
  41fb18:	adrp	x11, 466000 <_bfd_std_section+0x110>
  41fb1c:	add	x11, x11, #0x5a0
  41fb20:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  41fb24:	add	w9, w8, #0x1
  41fb28:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  41fb2c:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  41fb30:	mov	x19, x0
  41fb34:	add	x25, x11, x8, lsl #6
  41fb38:	and	w8, w9, #0xf
  41fb3c:	add	x1, x1, #0xe82
  41fb40:	add	x2, x2, #0x38
  41fb44:	add	x3, x3, #0xdbb
  41fb48:	sub	x0, x29, #0x58
  41fb4c:	str	w8, [x10, #1436]
  41fb50:	bl	4030a0 <sprintf@plt>
  41fb54:	sub	x2, x29, #0x58
  41fb58:	mov	w1, #0x40                  	// #64
  41fb5c:	mov	x0, x25
  41fb60:	mov	x3, x26
  41fb64:	bl	403160 <snprintf@plt>
  41fb68:	mov	x0, x19
  41fb6c:	mov	x1, x25
  41fb70:	bl	43d034 <warn@@Base>
  41fb74:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41fb78:	add	x1, x1, #0x9e2
  41fb7c:	mov	w2, #0x5                   	// #5
  41fb80:	mov	x0, xzr
  41fb84:	bl	403700 <dcgettext@plt>
  41fb88:	ldp	x19, x22, [sp, #80]
  41fb8c:	ldur	w23, [x29, #-116]
  41fb90:	ldr	w25, [sp, #72]
  41fb94:	b	41fbb4 <ferror@plt+0x1c314>
  41fb98:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41fb9c:	add	x1, x1, #0xbae
  41fba0:	mov	w2, #0x5                   	// #5
  41fba4:	mov	x0, xzr
  41fba8:	bl	403700 <dcgettext@plt>
  41fbac:	ldur	w23, [x29, #-116]
  41fbb0:	ldr	x19, [sp, #80]
  41fbb4:	mov	x26, x0
  41fbb8:	ldr	x2, [sp, #136]
  41fbbc:	mov	x0, x19
  41fbc0:	mov	w1, w25
  41fbc4:	mov	x3, x26
  41fbc8:	bl	4037a0 <printf@plt>
  41fbcc:	ldur	x16, [x29, #-112]
  41fbd0:	mov	x19, xzr
  41fbd4:	ldur	w25, [x29, #-120]
  41fbd8:	cbz	x16, 41fc90 <ferror@plt+0x1c3f0>
  41fbdc:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  41fbe0:	ldr	w8, [x8, #612]
  41fbe4:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  41fbe8:	ldr	w9, [x9, #648]
  41fbec:	orr	w8, w8, w23
  41fbf0:	orr	w8, w8, w9
  41fbf4:	cbz	w8, 41fc90 <ferror@plt+0x1c3f0>
  41fbf8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41fbfc:	ldr	w8, [x8, #1328]
  41fc00:	cbnz	w8, 41fc90 <ferror@plt+0x1c3f0>
  41fc04:	sub	x8, x27, #0x2
  41fc08:	cmp	x8, #0x84
  41fc0c:	b.hi	41fc44 <ferror@plt+0x1c3a4>  // b.pmore
  41fc10:	adrp	x9, 443000 <warn@@Base+0x5fcc>
  41fc14:	add	x9, x9, #0xd30
  41fc18:	adr	x10, 41fc28 <ferror@plt+0x1c388>
  41fc1c:	ldrb	w11, [x9, x8]
  41fc20:	add	x10, x10, x11, lsl #2
  41fc24:	br	x10
  41fc28:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41fc2c:	ldrb	w8, [x8, #1424]
  41fc30:	cmp	w8, #0x1
  41fc34:	b.ne	41fc90 <ferror@plt+0x1c3f0>  // b.any
  41fc38:	ldur	x8, [x29, #-16]
  41fc3c:	str	x8, [x16, #24]
  41fc40:	b	41fc90 <ferror@plt+0x1c3f0>
  41fc44:	mov	x8, #0xffffffffffffdeef    	// #-8465
  41fc48:	add	x8, x27, x8
  41fc4c:	cmp	x8, #0x26
  41fc50:	b.hi	41fc90 <ferror@plt+0x1c3f0>  // b.pmore
  41fc54:	adrp	x9, 443000 <warn@@Base+0x5fcc>
  41fc58:	add	x9, x9, #0xdb5
  41fc5c:	adr	x10, 41fc6c <ferror@plt+0x1c3cc>
  41fc60:	ldrb	w11, [x9, x8]
  41fc64:	add	x10, x10, x11, lsl #2
  41fc68:	br	x10
  41fc6c:	cmp	w25, #0x4
  41fc70:	orr	x9, x21, #0x1
  41fc74:	cset	w8, lt  // lt = tstop
  41fc78:	cmp	x9, #0x7
  41fc7c:	cset	w9, eq  // eq = none
  41fc80:	cmp	x21, #0x17
  41fc84:	b.eq	41fd00 <ferror@plt+0x1c460>  // b.none
  41fc88:	and	w8, w9, w8
  41fc8c:	cbnz	w8, 41fd00 <ferror@plt+0x1c460>
  41fc90:	cbz	x27, 41e644 <ferror@plt+0x1ada4>
  41fc94:	cbnz	w23, 41e644 <ferror@plt+0x1ada4>
  41fc98:	sub	x8, x27, #0x2
  41fc9c:	cmp	x8, #0x89
  41fca0:	b.hi	41fe0c <ferror@plt+0x1c56c>  // b.pmore
  41fca4:	adrp	x9, 443000 <warn@@Base+0x5fcc>
  41fca8:	add	x9, x9, #0xddc
  41fcac:	adr	x10, 41e644 <ferror@plt+0x1ada4>
  41fcb0:	ldrh	w11, [x9, x8, lsl #1]
  41fcb4:	add	x10, x10, x11, lsl #2
  41fcb8:	br	x10
  41fcbc:	cmp	x21, #0x18
  41fcc0:	b.ne	41e644 <ferror@plt+0x1ada4>  // b.any
  41fcc4:	adrp	x0, 448000 <warn@@Base+0xafcc>
  41fcc8:	add	x0, x0, #0x8be
  41fccc:	bl	4037a0 <printf@plt>
  41fcd0:	ldur	x4, [x29, #-16]
  41fcd4:	ldp	x5, x1, [sp, #120]
  41fcd8:	mov	x0, x19
  41fcdc:	ldur	x2, [x29, #-128]
  41fce0:	mov	w3, w25
  41fce4:	mov	x6, x22
  41fce8:	bl	422200 <ferror@plt+0x1e960>
  41fcec:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41fcf0:	ldr	x1, [x8, #3816]
  41fcf4:	mov	w0, #0x29                  	// #41
  41fcf8:	bl	4030b0 <putc@plt>
  41fcfc:	b	41e644 <ferror@plt+0x1ada4>
  41fd00:	mov	x26, x22
  41fd04:	ldp	w22, w8, [x16, #72]
  41fd08:	cmp	w22, w8
  41fd0c:	b.cc	41fd70 <ferror@plt+0x1c4d0>  // b.lo, b.ul, b.last
  41fd10:	ldr	x0, [x16, #48]
  41fd14:	add	w25, w8, #0x400
  41fd18:	lsl	x23, x25, #3
  41fd1c:	mov	x1, x23
  41fd20:	bl	4031e0 <xrealloc@plt>
  41fd24:	ldur	x8, [x29, #-112]
  41fd28:	ldur	x9, [x29, #-112]
  41fd2c:	mov	x1, x23
  41fd30:	ldur	w23, [x29, #-116]
  41fd34:	ldr	x8, [x8, #56]
  41fd38:	str	x0, [x9, #48]
  41fd3c:	mov	x0, x8
  41fd40:	bl	4031e0 <xrealloc@plt>
  41fd44:	ldur	x8, [x29, #-112]
  41fd48:	ldur	x9, [x29, #-112]
  41fd4c:	lsl	x1, x25, #2
  41fd50:	ldr	x8, [x8, #64]
  41fd54:	str	x0, [x9, #56]
  41fd58:	mov	x0, x8
  41fd5c:	bl	4031e0 <xrealloc@plt>
  41fd60:	ldur	x16, [x29, #-112]
  41fd64:	str	w25, [x16, #76]
  41fd68:	ldur	w25, [x29, #-120]
  41fd6c:	str	x0, [x16, #64]
  41fd70:	ldr	x8, [sp, #112]
  41fd74:	cbz	x8, 41fd88 <ferror@plt+0x1c4e8>
  41fd78:	ldr	x8, [x8, #48]
  41fd7c:	ldur	x9, [x29, #-16]
  41fd80:	add	x8, x9, x8
  41fd84:	stur	x8, [x29, #-16]
  41fd88:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41fd8c:	ldrb	w8, [x8, #1432]
  41fd90:	ldr	x9, [x16, #64]
  41fd94:	mov	w10, #0x2137                	// #8503
  41fd98:	cmp	x27, x10
  41fd9c:	str	w8, [x9, x22, lsl #2]
  41fda0:	b.ne	41fddc <ferror@plt+0x1c53c>  // b.any
  41fda4:	ldr	w8, [x16, #80]
  41fda8:	cmp	w8, w22
  41fdac:	b.hi	421500 <ferror@plt+0x1dc60>  // b.pmore
  41fdb0:	ldr	w9, [x16, #72]
  41fdb4:	mov	x22, x26
  41fdb8:	cmp	w8, w9
  41fdbc:	b.ls	41fe3c <ferror@plt+0x1c59c>  // b.plast
  41fdc0:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41fdc4:	add	x1, x1, #0x23e
  41fdc8:	mov	w2, #0x5                   	// #5
  41fdcc:	mov	x0, xzr
  41fdd0:	bl	403700 <dcgettext@plt>
  41fdd4:	bl	43d034 <warn@@Base>
  41fdd8:	b	41fc90 <ferror@plt+0x1c3f0>
  41fddc:	ldr	w8, [x16, #72]
  41fde0:	ldr	w9, [x16, #80]
  41fde4:	cmp	w8, w9
  41fde8:	b.ls	41fe20 <ferror@plt+0x1c580>  // b.plast
  41fdec:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41fdf0:	add	x1, x1, #0xda
  41fdf4:	mov	w2, #0x5                   	// #5
  41fdf8:	mov	x0, xzr
  41fdfc:	bl	403700 <dcgettext@plt>
  41fe00:	bl	43d034 <warn@@Base>
  41fe04:	mov	x22, x26
  41fe08:	b	41fc90 <ferror@plt+0x1c3f0>
  41fe0c:	mov	x8, #0xffffffffffffdeef    	// #-8465
  41fe10:	add	x8, x27, x8
  41fe14:	cmp	x8, #0x4
  41fe18:	b.cc	420214 <ferror@plt+0x1c974>  // b.lo, b.ul, b.last
  41fe1c:	b	41e644 <ferror@plt+0x1ada4>
  41fe20:	ldur	x9, [x29, #-16]
  41fe24:	ldr	x10, [x16, #48]
  41fe28:	add	w8, w8, #0x1
  41fe2c:	str	x9, [x10, x22, lsl #3]
  41fe30:	str	w8, [x16, #72]
  41fe34:	mov	x22, x26
  41fe38:	b	41fc90 <ferror@plt+0x1c3f0>
  41fe3c:	ldur	x9, [x29, #-16]
  41fe40:	ldr	x10, [x16, #56]
  41fe44:	add	w11, w8, #0x1
  41fe48:	str	x9, [x10, x8, lsl #3]
  41fe4c:	str	w11, [x16, #80]
  41fe50:	b	41fc90 <ferror@plt+0x1c3f0>
  41fe54:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41fe58:	ldr	w8, [x8, #1428]
  41fe5c:	cbz	w8, 41fc90 <ferror@plt+0x1c3f0>
  41fe60:	cmp	x21, #0x8
  41fe64:	b.eq	420424 <ferror@plt+0x1cb84>  // b.none
  41fe68:	mov	w8, #0x1f02                	// #7938
  41fe6c:	cmp	x21, x8
  41fe70:	b.eq	4203f4 <ferror@plt+0x1cb54>  // b.none
  41fe74:	cmp	x21, #0xe
  41fe78:	b.ne	420440 <ferror@plt+0x1cba0>  // b.any
  41fe7c:	ldur	x0, [x29, #-16]
  41fe80:	bl	4215a0 <ferror@plt+0x1dd00>
  41fe84:	b	420408 <ferror@plt+0x1cb68>
  41fe88:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41fe8c:	ldr	w8, [x8, #1428]
  41fe90:	cbz	w8, 41fc90 <ferror@plt+0x1c3f0>
  41fe94:	cmp	x21, #0x1e
  41fe98:	b.gt	4203c8 <ferror@plt+0x1cb28>
  41fe9c:	cmp	x21, #0x8
  41fea0:	b.eq	420820 <ferror@plt+0x1cf80>  // b.none
  41fea4:	cmp	x21, #0xe
  41fea8:	b.ne	4207c4 <ferror@plt+0x1cf24>  // b.any
  41feac:	ldur	x0, [x29, #-16]
  41feb0:	bl	4215a0 <ferror@plt+0x1dd00>
  41feb4:	b	420848 <ferror@plt+0x1cfa8>
  41feb8:	cmp	w25, #0x4
  41febc:	orr	x9, x21, #0x1
  41fec0:	cset	w8, lt  // lt = tstop
  41fec4:	cmp	x9, #0x7
  41fec8:	cset	w9, eq  // eq = none
  41fecc:	cmp	x21, #0x17
  41fed0:	b.eq	41fedc <ferror@plt+0x1c63c>  // b.none
  41fed4:	and	w8, w9, w8
  41fed8:	cbz	w8, 41fc90 <ferror@plt+0x1c3f0>
  41fedc:	mov	x25, x22
  41fee0:	ldp	w22, w8, [x16, #96]
  41fee4:	cmp	w22, w8
  41fee8:	b.cs	4205d0 <ferror@plt+0x1cd30>  // b.hs, b.nlast
  41feec:	ldr	x0, [x16, #88]
  41fef0:	mov	w8, w22
  41fef4:	b	4205f4 <ferror@plt+0x1cd54>
  41fef8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41fefc:	mov	w9, #0x1                   	// #1
  41ff00:	strb	w9, [x8, #1432]
  41ff04:	b	41fc6c <ferror@plt+0x1c3cc>
  41ff08:	ldur	x8, [x29, #-16]
  41ff0c:	str	x8, [x16, #40]
  41ff10:	b	41fc90 <ferror@plt+0x1c3f0>
  41ff14:	ldur	x8, [x29, #-16]
  41ff18:	str	x8, [x16, #32]
  41ff1c:	b	41fc90 <ferror@plt+0x1c3f0>
  41ff20:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41ff24:	ldr	w8, [x8, #1428]
  41ff28:	cbz	w8, 41fc90 <ferror@plt+0x1c3f0>
  41ff2c:	cmp	x21, #0x7
  41ff30:	b.ne	42049c <ferror@plt+0x1cbfc>  // b.any
  41ff34:	mov	w0, #0x18                  	// #24
  41ff38:	mov	x23, x22
  41ff3c:	sub	x22, x24, #0x8
  41ff40:	bl	403290 <xmalloc@plt>
  41ff44:	adrp	x8, 466000 <_bfd_std_section+0x110>
  41ff48:	ldr	x9, [x8, #1312]
  41ff4c:	mov	w10, #0x2                   	// #2
  41ff50:	str	w10, [x0]
  41ff54:	str	x22, [x0, #8]
  41ff58:	mov	x22, x23
  41ff5c:	b	420868 <ferror@plt+0x1cfc8>
  41ff60:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41ff64:	ldr	x1, [x8, #3816]
  41ff68:	mov	w0, #0x9                   	// #9
  41ff6c:	bl	4030b0 <putc@plt>
  41ff70:	ldur	x8, [x29, #-16]
  41ff74:	sub	x8, x8, #0x1
  41ff78:	cmp	x8, #0x4
  41ff7c:	b.hi	42060c <ferror@plt+0x1cd6c>  // b.pmore
  41ff80:	adrp	x9, 443000 <warn@@Base+0x5fcc>
  41ff84:	add	x9, x9, #0xef0
  41ff88:	adr	x10, 41ff98 <ferror@plt+0x1c6f8>
  41ff8c:	ldrh	w11, [x9, x8, lsl #1]
  41ff90:	add	x10, x10, x11, lsl #2
  41ff94:	br	x10
  41ff98:	adrp	x1, 448000 <warn@@Base+0xafcc>
  41ff9c:	add	x1, x1, #0xdd0
  41ffa0:	b	4202a8 <ferror@plt+0x1ca08>
  41ffa4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  41ffa8:	ldr	x1, [x8, #3816]
  41ffac:	mov	w0, #0x9                   	// #9
  41ffb0:	bl	4030b0 <putc@plt>
  41ffb4:	ldur	x8, [x29, #-16]
  41ffb8:	cmp	x8, #0x2
  41ffbc:	b.eq	4206c0 <ferror@plt+0x1ce20>  // b.none
  41ffc0:	cmp	x8, #0x1
  41ffc4:	b.eq	4206b0 <ferror@plt+0x1ce10>  // b.none
  41ffc8:	cbnz	x8, 4206d0 <ferror@plt+0x1ce30>
  41ffcc:	adrp	x0, 448000 <warn@@Base+0xafcc>
  41ffd0:	add	x0, x0, #0x6ca
  41ffd4:	bl	4037a0 <printf@plt>
  41ffd8:	b	41e644 <ferror@plt+0x1ada4>
  41ffdc:	adrp	x19, 465000 <_sch_istable+0x1c50>
  41ffe0:	ldr	x1, [x19, #3816]
  41ffe4:	mov	w0, #0x9                   	// #9
  41ffe8:	bl	4030b0 <putc@plt>
  41ffec:	ldur	x26, [x29, #-16]
  41fff0:	cbz	x26, 420618 <ferror@plt+0x1cd78>
  41fff4:	cmp	x21, #0xa
  41fff8:	b.hi	420f28 <ferror@plt+0x1d688>  // b.pmore
  41fffc:	mov	w8, #0x1                   	// #1
  420000:	lsl	x8, x8, x21
  420004:	mov	w9, #0x618                 	// #1560
  420008:	tst	x8, x9
  42000c:	b.eq	420f28 <ferror@plt+0x1d688>  // b.none
  420010:	cmp	x26, #0x2
  420014:	b.cs	4206e8 <ferror@plt+0x1ce48>  // b.hs, b.nlast
  420018:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42001c:	add	x0, x0, #0x582
  420020:	bl	403440 <puts@plt>
  420024:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420028:	add	x1, x1, #0xcc1
  42002c:	b	420f3c <ferror@plt+0x1d69c>
  420030:	adrp	x8, 465000 <_sch_istable+0x1c50>
  420034:	ldr	x1, [x8, #3816]
  420038:	mov	w0, #0x9                   	// #9
  42003c:	bl	4030b0 <putc@plt>
  420040:	ldur	x8, [x29, #-16]
  420044:	cmp	x8, #0x3
  420048:	b.eq	420738 <ferror@plt+0x1ce98>  // b.none
  42004c:	cmp	x8, #0x2
  420050:	b.eq	420728 <ferror@plt+0x1ce88>  // b.none
  420054:	cmp	x8, #0x1
  420058:	b.ne	420748 <ferror@plt+0x1cea8>  // b.any
  42005c:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420060:	add	x0, x0, #0x65f
  420064:	bl	4037a0 <printf@plt>
  420068:	b	41e644 <ferror@plt+0x1ada4>
  42006c:	ldr	w19, [sp, #108]
  420070:	cmp	w19, #0xff
  420074:	b.hi	41e644 <ferror@plt+0x1ada4>  // b.pmore
  420078:	ldr	x0, [sp, #96]
  42007c:	ldur	x8, [x29, #-16]
  420080:	sub	x9, x20, x0
  420084:	cmp	x8, x9
  420088:	b.cs	41e644 <ferror@plt+0x1ada4>  // b.hs, b.nlast
  42008c:	ldr	x3, [sp, #128]
  420090:	ldur	x4, [x29, #-128]
  420094:	add	x1, x0, x8
  420098:	sub	x6, x29, #0x58
  42009c:	mov	x2, x20
  4200a0:	mov	w5, w25
  4200a4:	mov	w7, wzr
  4200a8:	stur	wzr, [x29, #-88]
  4200ac:	bl	421a04 <ferror@plt+0x1e164>
  4200b0:	ldur	w8, [x29, #-88]
  4200b4:	adrp	x9, 466000 <_bfd_std_section+0x110>
  4200b8:	add	x9, x9, #0xa70
  4200bc:	str	w8, [x9, w19, uxtw #2]
  4200c0:	b	41e644 <ferror@plt+0x1ada4>
  4200c4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4200c8:	ldr	x1, [x8, #3816]
  4200cc:	mov	w0, #0x9                   	// #9
  4200d0:	bl	4030b0 <putc@plt>
  4200d4:	ldur	x8, [x29, #-16]
  4200d8:	cmp	x8, #0x3
  4200dc:	b.hi	4208cc <ferror@plt+0x1d02c>  // b.pmore
  4200e0:	adrp	x9, 443000 <warn@@Base+0x5fcc>
  4200e4:	add	x9, x9, #0xf7c
  4200e8:	adr	x10, 4200f8 <ferror@plt+0x1c858>
  4200ec:	ldrh	w11, [x9, x8, lsl #1]
  4200f0:	add	x10, x10, x11, lsl #2
  4200f4:	br	x10
  4200f8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4200fc:	add	x0, x0, #0x73d
  420100:	bl	4037a0 <printf@plt>
  420104:	b	41e644 <ferror@plt+0x1ada4>
  420108:	adrp	x8, 465000 <_sch_istable+0x1c50>
  42010c:	ldr	x1, [x8, #3816]
  420110:	mov	w0, #0x9                   	// #9
  420114:	bl	4030b0 <putc@plt>
  420118:	ldur	x8, [x29, #-16]
  42011c:	cmp	x8, #0x2
  420120:	b.eq	420760 <ferror@plt+0x1cec0>  // b.none
  420124:	cmp	x8, #0x1
  420128:	b.eq	420754 <ferror@plt+0x1ceb4>  // b.none
  42012c:	cbnz	x8, 42060c <ferror@plt+0x1cd6c>
  420130:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420134:	add	x1, x1, #0x88e
  420138:	b	4202a8 <ferror@plt+0x1ca08>
  42013c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  420140:	ldr	x1, [x8, #3816]
  420144:	mov	w0, #0x9                   	// #9
  420148:	bl	4030b0 <putc@plt>
  42014c:	ldur	x8, [x29, #-16]
  420150:	sub	x9, x8, #0x1
  420154:	cmp	x9, #0x40
  420158:	b.hi	420f60 <ferror@plt+0x1d6c0>  // b.pmore
  42015c:	adrp	x10, 443000 <warn@@Base+0x5fcc>
  420160:	add	x10, x10, #0xefa
  420164:	adr	x11, 420174 <ferror@plt+0x1c8d4>
  420168:	ldrh	w12, [x10, x9, lsl #1]
  42016c:	add	x11, x11, x12, lsl #2
  420170:	br	x11
  420174:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420178:	add	x0, x0, #0x786
  42017c:	bl	4037a0 <printf@plt>
  420180:	b	41e644 <ferror@plt+0x1ada4>
  420184:	adrp	x8, 465000 <_sch_istable+0x1c50>
  420188:	ldr	x1, [x8, #3816]
  42018c:	mov	w0, #0x9                   	// #9
  420190:	bl	4030b0 <putc@plt>
  420194:	ldur	x8, [x29, #-16]
  420198:	cmp	x8, #0x86
  42019c:	b.hi	421248 <ferror@plt+0x1d9a8>  // b.pmore
  4201a0:	adrp	x9, 443000 <warn@@Base+0x5fcc>
  4201a4:	add	x9, x9, #0xf84
  4201a8:	adr	x10, 4201b8 <ferror@plt+0x1c918>
  4201ac:	ldrh	w11, [x9, x8, lsl #1]
  4201b0:	add	x10, x10, x11, lsl #2
  4201b4:	br	x10
  4201b8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4201bc:	add	x0, x0, #0x4d0
  4201c0:	bl	4037a0 <printf@plt>
  4201c4:	b	41e644 <ferror@plt+0x1ada4>
  4201c8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4201cc:	ldr	x1, [x8, #3816]
  4201d0:	mov	w0, #0x9                   	// #9
  4201d4:	bl	4030b0 <putc@plt>
  4201d8:	ldur	x8, [x29, #-16]
  4201dc:	cmp	x8, #0x3
  4201e0:	b.hi	4208e8 <ferror@plt+0x1d048>  // b.pmore
  4201e4:	adrp	x9, 444000 <warn@@Base+0x6fcc>
  4201e8:	add	x9, x9, #0xda
  4201ec:	adr	x10, 4201fc <ferror@plt+0x1c95c>
  4201f0:	ldrh	w11, [x9, x8, lsl #1]
  4201f4:	add	x10, x10, x11, lsl #2
  4201f8:	br	x10
  4201fc:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420200:	add	x1, x1, #0x2a9
  420204:	b	4202a8 <ferror@plt+0x1ca08>
  420208:	adrp	x8, 466000 <_bfd_std_section+0x110>
  42020c:	mov	w9, #0x1                   	// #1
  420210:	strb	w9, [x8, #1432]
  420214:	cmp	w25, #0x4
  420218:	orr	x9, x21, #0x1
  42021c:	cset	w8, lt  // lt = tstop
  420220:	cmp	x9, #0x7
  420224:	cset	w9, eq  // eq = none
  420228:	cmp	x21, #0x17
  42022c:	b.eq	420238 <ferror@plt+0x1c998>  // b.none
  420230:	and	w8, w9, w8
  420234:	cbz	w8, 420250 <ferror@plt+0x1c9b0>
  420238:	adrp	x1, 448000 <warn@@Base+0xafcc>
  42023c:	add	x1, x1, #0x8ad
  420240:	mov	w2, #0x5                   	// #5
  420244:	mov	x0, xzr
  420248:	bl	403700 <dcgettext@plt>
  42024c:	bl	4037a0 <printf@plt>
  420250:	cbz	x19, 41e644 <ferror@plt+0x1ada4>
  420254:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420258:	add	x0, x0, #0x8be
  42025c:	bl	4037a0 <printf@plt>
  420260:	ldur	x4, [x29, #-16]
  420264:	ldp	x5, x1, [sp, #120]
  420268:	mov	x0, x19
  42026c:	ldur	x2, [x29, #-128]
  420270:	mov	w3, w25
  420274:	mov	x6, x22
  420278:	bl	422200 <ferror@plt+0x1e960>
  42027c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  420280:	ldr	x1, [x8, #3816]
  420284:	mov	w19, w0
  420288:	mov	w0, #0x29                  	// #41
  42028c:	bl	4030b0 <putc@plt>
  420290:	cbz	w19, 41e644 <ferror@plt+0x1ada4>
  420294:	adrp	x8, 466000 <_bfd_std_section+0x110>
  420298:	ldrb	w8, [x8, #1432]
  42029c:	tbnz	w8, #0, 41e644 <ferror@plt+0x1ada4>
  4202a0:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4202a4:	add	x1, x1, #0x8c1
  4202a8:	mov	w2, #0x5                   	// #5
  4202ac:	mov	x0, xzr
  4202b0:	bl	403700 <dcgettext@plt>
  4202b4:	bl	4037a0 <printf@plt>
  4202b8:	b	41e644 <ferror@plt+0x1ada4>
  4202bc:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4202c0:	ldr	x1, [x8, #3816]
  4202c4:	mov	w0, #0x9                   	// #9
  4202c8:	bl	4030b0 <putc@plt>
  4202cc:	ldur	x8, [x29, #-16]
  4202d0:	cmp	x8, #0x3
  4202d4:	b.eq	42078c <ferror@plt+0x1ceec>  // b.none
  4202d8:	cmp	x8, #0x2
  4202dc:	b.eq	42076c <ferror@plt+0x1cecc>  // b.none
  4202e0:	cmp	x8, #0x1
  4202e4:	b.ne	42079c <ferror@plt+0x1cefc>  // b.any
  4202e8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4202ec:	add	x0, x0, #0x696
  4202f0:	bl	4037a0 <printf@plt>
  4202f4:	b	41e644 <ferror@plt+0x1ada4>
  4202f8:	cmp	x21, #0x14
  4202fc:	b.gt	4204f8 <ferror@plt+0x1cc58>
  420300:	sub	x8, x21, #0x11
  420304:	cmp	x8, #0x3
  420308:	b.cc	42051c <ferror@plt+0x1cc7c>  // b.lo, b.ul, b.last
  42030c:	b	420514 <ferror@plt+0x1cc74>
  420310:	adrp	x8, 465000 <_sch_istable+0x1c50>
  420314:	ldr	x1, [x8, #3816]
  420318:	mov	w0, #0x9                   	// #9
  42031c:	bl	4030b0 <putc@plt>
  420320:	ldur	x8, [x29, #-16]
  420324:	cmp	x8, #0x2
  420328:	b.eq	4207a8 <ferror@plt+0x1cf08>  // b.none
  42032c:	cmp	x8, #0x1
  420330:	b.eq	42077c <ferror@plt+0x1cedc>  // b.none
  420334:	cbnz	x8, 4207b8 <ferror@plt+0x1cf18>
  420338:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42033c:	add	x0, x0, #0x708
  420340:	bl	4037a0 <printf@plt>
  420344:	b	41e644 <ferror@plt+0x1ada4>
  420348:	adrp	x8, 465000 <_sch_istable+0x1c50>
  42034c:	ldr	x1, [x8, #3816]
  420350:	mov	w0, #0x9                   	// #9
  420354:	bl	4030b0 <putc@plt>
  420358:	ldur	x8, [x29, #-16]
  42035c:	cmp	x8, #0x0
  420360:	b.gt	4205b4 <ferror@plt+0x1cd14>
  420364:	cmn	x8, #0x1
  420368:	b.eq	4205c4 <ferror@plt+0x1cd24>  // b.none
  42036c:	cbnz	x8, 41e644 <ferror@plt+0x1ada4>
  420370:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420374:	add	x0, x0, #0x814
  420378:	bl	4037a0 <printf@plt>
  42037c:	b	41e644 <ferror@plt+0x1ada4>
  420380:	adrp	x8, 465000 <_sch_istable+0x1c50>
  420384:	ldr	x1, [x8, #3816]
  420388:	mov	w0, #0x9                   	// #9
  42038c:	bl	4030b0 <putc@plt>
  420390:	ldur	x8, [x29, #-16]
  420394:	sub	x9, x8, #0x1
  420398:	cmp	x9, #0x23
  42039c:	b.hi	421038 <ferror@plt+0x1d798>  // b.pmore
  4203a0:	adrp	x8, 444000 <warn@@Base+0x6fcc>
  4203a4:	add	x8, x8, #0x92
  4203a8:	adr	x10, 4203b8 <ferror@plt+0x1cb18>
  4203ac:	ldrh	w11, [x8, x9, lsl #1]
  4203b0:	add	x10, x10, x11, lsl #2
  4203b4:	br	x10
  4203b8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4203bc:	add	x0, x0, #0x32a
  4203c0:	bl	4037a0 <printf@plt>
  4203c4:	b	41e644 <ferror@plt+0x1ada4>
  4203c8:	cmp	x21, #0x1f
  4203cc:	b.eq	420840 <ferror@plt+0x1cfa0>  // b.none
  4203d0:	mov	w8, #0x1f02                	// #7938
  4203d4:	cmp	x21, x8
  4203d8:	b.ne	4207c4 <ferror@plt+0x1cf24>  // b.any
  4203dc:	ldur	x0, [x29, #-16]
  4203e0:	ldr	x1, [sp, #112]
  4203e4:	ldur	x2, [x29, #-128]
  4203e8:	mov	w3, wzr
  4203ec:	bl	4217d0 <ferror@plt+0x1df30>
  4203f0:	b	420848 <ferror@plt+0x1cfa8>
  4203f4:	ldur	x0, [x29, #-16]
  4203f8:	ldr	x1, [sp, #112]
  4203fc:	ldur	x2, [x29, #-128]
  420400:	mov	w3, wzr
  420404:	bl	4217d0 <ferror@plt+0x1df30>
  420408:	mov	x23, x0
  42040c:	mov	w0, #0x18                  	// #24
  420410:	bl	403290 <xmalloc@plt>
  420414:	adrp	x8, 466000 <_bfd_std_section+0x110>
  420418:	ldr	x9, [x8, #1312]
  42041c:	str	wzr, [x0]
  420420:	b	420864 <ferror@plt+0x1cfc4>
  420424:	mov	w0, #0x18                  	// #24
  420428:	bl	403290 <xmalloc@plt>
  42042c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  420430:	ldr	x9, [x8, #1312]
  420434:	str	wzr, [x0]
  420438:	str	x28, [x0, #8]
  42043c:	b	42086c <ferror@plt+0x1cfcc>
  420440:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420444:	add	x1, x1, #0x281
  420448:	mov	w2, #0x5                   	// #5
  42044c:	mov	x0, xzr
  420450:	bl	403700 <dcgettext@plt>
  420454:	stur	x0, [x29, #-112]
  420458:	cbz	x21, 420968 <ferror@plt+0x1d0c8>
  42045c:	mov	w0, w21
  420460:	bl	43ef80 <warn@@Base+0x1f4c>
  420464:	mov	x26, x0
  420468:	cbnz	x0, 420970 <ferror@plt+0x1d0d0>
  42046c:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420470:	add	x1, x1, #0x95a
  420474:	mov	w2, #0x5                   	// #5
  420478:	bl	403700 <dcgettext@plt>
  42047c:	adrp	x26, 466000 <_bfd_std_section+0x110>
  420480:	add	x26, x26, #0xe70
  420484:	mov	x2, x0
  420488:	mov	w1, #0x64                  	// #100
  42048c:	mov	x0, x26
  420490:	mov	x3, x21
  420494:	bl	403160 <snprintf@plt>
  420498:	b	420970 <ferror@plt+0x1d0d0>
  42049c:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4204a0:	add	x1, x1, #0x281
  4204a4:	mov	w2, #0x5                   	// #5
  4204a8:	mov	x0, xzr
  4204ac:	bl	403700 <dcgettext@plt>
  4204b0:	stur	x0, [x29, #-112]
  4204b4:	cbz	x21, 4209c4 <ferror@plt+0x1d124>
  4204b8:	mov	w0, w21
  4204bc:	bl	43ef80 <warn@@Base+0x1f4c>
  4204c0:	mov	x26, x0
  4204c4:	cbnz	x0, 4209cc <ferror@plt+0x1d12c>
  4204c8:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4204cc:	add	x1, x1, #0x95a
  4204d0:	mov	w2, #0x5                   	// #5
  4204d4:	bl	403700 <dcgettext@plt>
  4204d8:	adrp	x26, 466000 <_bfd_std_section+0x110>
  4204dc:	add	x26, x26, #0xe70
  4204e0:	mov	x2, x0
  4204e4:	mov	w1, #0x64                  	// #100
  4204e8:	mov	x0, x26
  4204ec:	mov	x3, x21
  4204f0:	bl	403160 <snprintf@plt>
  4204f4:	b	4209cc <ferror@plt+0x1d12c>
  4204f8:	cmp	x21, #0x15
  4204fc:	b.eq	42051c <ferror@plt+0x1cc7c>  // b.none
  420500:	cmp	x21, #0x20
  420504:	b.eq	41e644 <ferror@plt+0x1ada4>  // b.none
  420508:	mov	w8, #0x1f20                	// #7968
  42050c:	cmp	x21, x8
  420510:	b.eq	41e644 <ferror@plt+0x1ada4>  // b.none
  420514:	ldur	x8, [x29, #-16]
  420518:	b	42052c <ferror@plt+0x1cc8c>
  42051c:	ldur	x8, [x29, #-16]
  420520:	ldr	x9, [sp, #120]
  420524:	add	x8, x8, x9
  420528:	stur	x8, [x29, #-16]
  42052c:	ldr	x9, [x22, #48]
  420530:	cmp	x8, x9
  420534:	b.cs	420628 <ferror@plt+0x1cd88>  // b.hs, b.nlast
  420538:	ldr	x10, [x22, #32]
  42053c:	mov	x19, xzr
  420540:	mov	w9, wzr
  420544:	add	x10, x10, x8
  420548:	mov	w8, #0x1                   	// #1
  42054c:	b	420560 <ferror@plt+0x1ccc0>
  420550:	orr	w13, w8, #0x2
  420554:	cmp	w12, #0x0
  420558:	csel	w8, w8, w13, eq  // eq = none
  42055c:	tbz	w11, #7, 42059c <ferror@plt+0x1ccfc>
  420560:	cmp	x10, x20
  420564:	b.cs	4205a0 <ferror@plt+0x1cd00>  // b.hs, b.nlast
  420568:	ldrb	w11, [x10], #1
  42056c:	cmp	w9, #0x3f
  420570:	and	x12, x11, #0x7f
  420574:	b.hi	420550 <ferror@plt+0x1ccb0>  // b.pmore
  420578:	mov	w13, w9
  42057c:	lsl	x15, x12, x13
  420580:	orr	x19, x15, x19
  420584:	lsr	x13, x19, x13
  420588:	orr	w14, w8, #0x2
  42058c:	cmp	x13, x12
  420590:	csel	w8, w8, w14, eq  // eq = none
  420594:	add	w9, w9, #0x7
  420598:	tbnz	w11, #7, 420560 <ferror@plt+0x1ccc0>
  42059c:	and	w8, w8, #0xfffffffe
  4205a0:	tbnz	w8, #0, 420a04 <ferror@plt+0x1d164>
  4205a4:	tbz	w8, #1, 420a1c <ferror@plt+0x1d17c>
  4205a8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4205ac:	add	x1, x1, #0xeca
  4205b0:	b	420a0c <ferror@plt+0x1d16c>
  4205b4:	cmp	x8, #0x1
  4205b8:	b.eq	4208d8 <ferror@plt+0x1d038>  // b.none
  4205bc:	cmp	x8, #0xff
  4205c0:	b.ne	41e644 <ferror@plt+0x1ada4>  // b.any
  4205c4:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4205c8:	add	x1, x1, #0x808
  4205cc:	b	4202a8 <ferror@plt+0x1ca08>
  4205d0:	ldr	x0, [x16, #88]
  4205d4:	add	w23, w8, #0x400
  4205d8:	lsl	x1, x23, #3
  4205dc:	bl	4031e0 <xrealloc@plt>
  4205e0:	ldur	x16, [x29, #-112]
  4205e4:	ldr	w8, [x16, #96]
  4205e8:	str	w23, [x16, #100]
  4205ec:	ldur	w23, [x29, #-116]
  4205f0:	str	x0, [x16, #88]
  4205f4:	ldur	x9, [x29, #-16]
  4205f8:	add	w8, w8, #0x1
  4205fc:	str	x9, [x0, x22, lsl #3]
  420600:	str	w8, [x16, #96]
  420604:	mov	x22, x25
  420608:	b	421030 <ferror@plt+0x1d790>
  42060c:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420610:	add	x1, x1, #0x87f
  420614:	b	4202a8 <ferror@plt+0x1ca08>
  420618:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42061c:	add	x0, x0, #0xc8a
  420620:	bl	4037a0 <printf@plt>
  420624:	b	41e644 <ferror@plt+0x1ada4>
  420628:	adrp	x1, 448000 <warn@@Base+0xafcc>
  42062c:	add	x1, x1, #0x8dd
  420630:	mov	w2, #0x5                   	// #5
  420634:	mov	x0, xzr
  420638:	bl	403700 <dcgettext@plt>
  42063c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  420640:	ldrsw	x9, [x8, #1436]
  420644:	ldur	x20, [x29, #-16]
  420648:	adrp	x10, 466000 <_bfd_std_section+0x110>
  42064c:	add	x10, x10, #0x5a0
  420650:	add	w11, w9, #0x1
  420654:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  420658:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  42065c:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  420660:	mov	x19, x0
  420664:	add	x21, x10, x9, lsl #6
  420668:	and	w9, w11, #0xf
  42066c:	add	x1, x1, #0xe82
  420670:	add	x2, x2, #0x38
  420674:	add	x3, x3, #0xdbb
  420678:	sub	x0, x29, #0x58
  42067c:	str	w9, [x8, #1436]
  420680:	bl	4030a0 <sprintf@plt>
  420684:	sub	x2, x29, #0x58
  420688:	mov	w1, #0x40                  	// #64
  42068c:	mov	x0, x21
  420690:	mov	x3, x20
  420694:	bl	403160 <snprintf@plt>
  420698:	ldr	x8, [x22, #32]
  42069c:	mov	x0, x19
  4206a0:	mov	x1, x21
  4206a4:	sub	x2, x28, x8
  4206a8:	bl	43d034 <warn@@Base>
  4206ac:	b	41e644 <ferror@plt+0x1ada4>
  4206b0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4206b4:	add	x0, x0, #0x6d4
  4206b8:	bl	4037a0 <printf@plt>
  4206bc:	b	41e644 <ferror@plt+0x1ada4>
  4206c0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4206c4:	add	x0, x0, #0x6da
  4206c8:	bl	4037a0 <printf@plt>
  4206cc:	b	41e644 <ferror@plt+0x1ada4>
  4206d0:	sub	x8, x8, #0x40
  4206d4:	cmp	x8, #0xbf
  4206d8:	b.hi	420a94 <ferror@plt+0x1d1f4>  // b.pmore
  4206dc:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4206e0:	add	x1, x1, #0x6e3
  4206e4:	b	4202a8 <ferror@plt+0x1ca08>
  4206e8:	ldr	w8, [sp, #108]
  4206ec:	sub	x21, x24, x26
  4206f0:	sub	w8, w8, #0x1
  4206f4:	cmp	w8, #0x100
  4206f8:	b.cs	420aa0 <ferror@plt+0x1d200>  // b.hs, b.nlast
  4206fc:	adrp	x9, 466000 <_bfd_std_section+0x110>
  420700:	add	x9, x9, #0xa70
  420704:	ldr	x1, [x19, #3816]
  420708:	ldr	w22, [x9, w8, uxtw #2]
  42070c:	mov	w0, #0x28                  	// #40
  420710:	bl	4030b0 <putc@plt>
  420714:	cbz	w22, 420aac <ferror@plt+0x1d20c>
  420718:	adrp	x19, 44a000 <warn@@Base+0xcfcc>
  42071c:	mov	w28, wzr
  420720:	add	x19, x19, #0x924
  420724:	b	420ab8 <ferror@plt+0x1d218>
  420728:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42072c:	add	x0, x0, #0x668
  420730:	bl	4037a0 <printf@plt>
  420734:	b	41e644 <ferror@plt+0x1ada4>
  420738:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42073c:	add	x0, x0, #0x674
  420740:	bl	4037a0 <printf@plt>
  420744:	b	41e644 <ferror@plt+0x1ada4>
  420748:	adrp	x1, 448000 <warn@@Base+0xafcc>
  42074c:	add	x1, x1, #0x67e
  420750:	b	4202a8 <ferror@plt+0x1ca08>
  420754:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420758:	add	x1, x1, #0x893
  42075c:	b	4202a8 <ferror@plt+0x1ca08>
  420760:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420764:	add	x1, x1, #0x89e
  420768:	b	4202a8 <ferror@plt+0x1ca08>
  42076c:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420770:	add	x0, x0, #0x69e
  420774:	bl	4037a0 <printf@plt>
  420778:	b	41e644 <ferror@plt+0x1ada4>
  42077c:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420780:	add	x0, x0, #0x70f
  420784:	bl	4037a0 <printf@plt>
  420788:	b	41e644 <ferror@plt+0x1ada4>
  42078c:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420790:	add	x0, x0, #0x6a9
  420794:	bl	4037a0 <printf@plt>
  420798:	b	41e644 <ferror@plt+0x1ada4>
  42079c:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4207a0:	add	x1, x1, #0x6b5
  4207a4:	b	4202a8 <ferror@plt+0x1ca08>
  4207a8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4207ac:	add	x0, x0, #0x719
  4207b0:	bl	4037a0 <printf@plt>
  4207b4:	b	41e644 <ferror@plt+0x1ada4>
  4207b8:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4207bc:	add	x1, x1, #0x728
  4207c0:	b	4202a8 <ferror@plt+0x1ca08>
  4207c4:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4207c8:	add	x1, x1, #0x281
  4207cc:	mov	w2, #0x5                   	// #5
  4207d0:	mov	x0, xzr
  4207d4:	bl	403700 <dcgettext@plt>
  4207d8:	stur	x0, [x29, #-112]
  4207dc:	cbz	x21, 420fdc <ferror@plt+0x1d73c>
  4207e0:	mov	w0, w21
  4207e4:	bl	43ef80 <warn@@Base+0x1f4c>
  4207e8:	mov	x26, x0
  4207ec:	cbnz	x0, 420fe4 <ferror@plt+0x1d744>
  4207f0:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4207f4:	add	x1, x1, #0x95a
  4207f8:	mov	w2, #0x5                   	// #5
  4207fc:	bl	403700 <dcgettext@plt>
  420800:	adrp	x26, 466000 <_bfd_std_section+0x110>
  420804:	add	x26, x26, #0xe70
  420808:	mov	x2, x0
  42080c:	mov	w1, #0x64                  	// #100
  420810:	mov	x0, x26
  420814:	mov	x3, x21
  420818:	bl	403160 <snprintf@plt>
  42081c:	b	420fe4 <ferror@plt+0x1d744>
  420820:	mov	w0, #0x18                  	// #24
  420824:	bl	403290 <xmalloc@plt>
  420828:	adrp	x8, 466000 <_bfd_std_section+0x110>
  42082c:	ldr	x9, [x8, #1312]
  420830:	mov	w10, #0x1                   	// #1
  420834:	str	w10, [x0]
  420838:	str	x28, [x0, #8]
  42083c:	b	42086c <ferror@plt+0x1cfcc>
  420840:	ldur	x0, [x29, #-16]
  420844:	bl	4216b8 <ferror@plt+0x1de18>
  420848:	mov	x23, x0
  42084c:	mov	w0, #0x18                  	// #24
  420850:	bl	403290 <xmalloc@plt>
  420854:	adrp	x8, 466000 <_bfd_std_section+0x110>
  420858:	ldr	x9, [x8, #1312]
  42085c:	mov	w10, #0x1                   	// #1
  420860:	str	w10, [x0]
  420864:	str	x23, [x0, #8]
  420868:	ldur	w23, [x29, #-116]
  42086c:	str	x9, [x0, #16]
  420870:	str	x0, [x8, #1312]
  420874:	b	41fc90 <ferror@plt+0x1c3f0>
  420878:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42087c:	add	x0, x0, #0x758
  420880:	bl	4037a0 <printf@plt>
  420884:	b	41e644 <ferror@plt+0x1ada4>
  420888:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42088c:	add	x0, x0, #0x74e
  420890:	bl	4037a0 <printf@plt>
  420894:	b	41e644 <ferror@plt+0x1ada4>
  420898:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42089c:	add	x0, x0, #0x764
  4208a0:	bl	4037a0 <printf@plt>
  4208a4:	b	41e644 <ferror@plt+0x1ada4>
  4208a8:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4208ac:	add	x1, x1, #0x2c1
  4208b0:	b	4202a8 <ferror@plt+0x1ca08>
  4208b4:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4208b8:	add	x1, x1, #0x2b7
  4208bc:	b	4202a8 <ferror@plt+0x1ca08>
  4208c0:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4208c4:	add	x1, x1, #0x2e2
  4208c8:	b	4202a8 <ferror@plt+0x1ca08>
  4208cc:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4208d0:	add	x1, x1, #0x777
  4208d4:	b	4202a8 <ferror@plt+0x1ca08>
  4208d8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4208dc:	add	x0, x0, #0x820
  4208e0:	bl	4037a0 <printf@plt>
  4208e4:	b	41e644 <ferror@plt+0x1ada4>
  4208e8:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4208ec:	add	x1, x1, #0x303
  4208f0:	mov	w2, #0x5                   	// #5
  4208f4:	mov	x0, xzr
  4208f8:	bl	403700 <dcgettext@plt>
  4208fc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  420900:	ldrsw	x9, [x8, #1436]
  420904:	ldur	x20, [x29, #-16]
  420908:	adrp	x10, 466000 <_bfd_std_section+0x110>
  42090c:	add	x10, x10, #0x5a0
  420910:	add	w11, w9, #0x1
  420914:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  420918:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  42091c:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  420920:	mov	x19, x0
  420924:	add	x21, x10, x9, lsl #6
  420928:	and	w9, w11, #0xf
  42092c:	add	x1, x1, #0xe82
  420930:	add	x2, x2, #0x38
  420934:	add	x3, x3, #0xdbb
  420938:	sub	x0, x29, #0x58
  42093c:	str	w9, [x8, #1436]
  420940:	bl	4030a0 <sprintf@plt>
  420944:	sub	x2, x29, #0x58
  420948:	mov	w1, #0x40                  	// #64
  42094c:	mov	x0, x21
  420950:	mov	x3, x20
  420954:	bl	403160 <snprintf@plt>
  420958:	mov	x0, x19
  42095c:	mov	x1, x21
  420960:	bl	4037a0 <printf@plt>
  420964:	b	41e644 <ferror@plt+0x1ada4>
  420968:	adrp	x26, 448000 <warn@@Base+0xafcc>
  42096c:	add	x26, x26, #0x949
  420970:	mov	w8, #0x2001                	// #8193
  420974:	cmp	x27, x8
  420978:	b.ne	420988 <ferror@plt+0x1d0e8>  // b.any
  42097c:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  420980:	add	x25, x25, #0xf25
  420984:	b	421020 <ferror@plt+0x1d780>
  420988:	mov	w0, w27
  42098c:	bl	43f204 <warn@@Base+0x21d0>
  420990:	mov	x25, x0
  420994:	cbnz	x0, 421020 <ferror@plt+0x1d780>
  420998:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42099c:	add	x1, x1, #0xf4d
  4209a0:	mov	w2, #0x5                   	// #5
  4209a4:	bl	403700 <dcgettext@plt>
  4209a8:	adrp	x25, 466000 <_bfd_std_section+0x110>
  4209ac:	add	x25, x25, #0xa0c
  4209b0:	mov	x2, x0
  4209b4:	mov	w1, #0x64                  	// #100
  4209b8:	mov	x0, x25
  4209bc:	mov	x3, x27
  4209c0:	b	42101c <ferror@plt+0x1d77c>
  4209c4:	adrp	x26, 448000 <warn@@Base+0xafcc>
  4209c8:	add	x26, x26, #0x949
  4209cc:	mov	w0, #0x2131                	// #8497
  4209d0:	bl	43f204 <warn@@Base+0x21d0>
  4209d4:	mov	x25, x0
  4209d8:	cbnz	x0, 421020 <ferror@plt+0x1d780>
  4209dc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4209e0:	add	x1, x1, #0xf4d
  4209e4:	mov	w2, #0x5                   	// #5
  4209e8:	bl	403700 <dcgettext@plt>
  4209ec:	adrp	x25, 466000 <_bfd_std_section+0x110>
  4209f0:	mov	x2, x0
  4209f4:	add	x25, x25, #0xa0c
  4209f8:	mov	w1, #0x64                  	// #100
  4209fc:	mov	w3, #0x2131                	// #8497
  420a00:	b	421018 <ferror@plt+0x1d778>
  420a04:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  420a08:	add	x1, x1, #0xeb9
  420a0c:	mov	w2, #0x5                   	// #5
  420a10:	mov	x0, xzr
  420a14:	bl	403700 <dcgettext@plt>
  420a18:	bl	43cf70 <error@@Base>
  420a1c:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420a20:	add	x1, x1, #0x934
  420a24:	mov	w2, #0x5                   	// #5
  420a28:	mov	x0, xzr
  420a2c:	bl	403700 <dcgettext@plt>
  420a30:	mov	x1, x19
  420a34:	bl	4037a0 <printf@plt>
  420a38:	cmp	x21, #0x10
  420a3c:	b.eq	4210e8 <ferror@plt+0x1d848>  // b.none
  420a40:	adrp	x8, 466000 <_bfd_std_section+0x110>
  420a44:	ldr	x8, [x8, #1416]
  420a48:	cbz	x8, 4210e8 <ferror@plt+0x1d848>
  420a4c:	ldr	x9, [x8]
  420a50:	cmp	x9, x19
  420a54:	b.eq	42107c <ferror@plt+0x1d7dc>  // b.none
  420a58:	ldr	x8, [x8, #40]
  420a5c:	cbnz	x8, 420a4c <ferror@plt+0x1d1ac>
  420a60:	b	4210e8 <ferror@plt+0x1d848>
  420a64:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420a68:	add	x1, x1, #0x843
  420a6c:	b	4202a8 <ferror@plt+0x1ca08>
  420a70:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420a74:	add	x1, x1, #0x86b
  420a78:	b	4202a8 <ferror@plt+0x1ca08>
  420a7c:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420a80:	add	x1, x1, #0x82f
  420a84:	b	4202a8 <ferror@plt+0x1ca08>
  420a88:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420a8c:	add	x1, x1, #0x858
  420a90:	b	4202a8 <ferror@plt+0x1ca08>
  420a94:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420a98:	add	x1, x1, #0x6f4
  420a9c:	b	4202a8 <ferror@plt+0x1ca08>
  420aa0:	ldr	x1, [x19, #3816]
  420aa4:	mov	w0, #0x28                  	// #40
  420aa8:	bl	4030b0 <putc@plt>
  420aac:	adrp	x19, 44d000 <warn@@Base+0xffcc>
  420ab0:	add	x19, x19, #0x79
  420ab4:	mov	w28, #0x1                   	// #1
  420ab8:	adrp	x23, 466000 <_bfd_std_section+0x110>
  420abc:	add	x25, x21, #0x1
  420ac0:	cmp	x25, x20
  420ac4:	b.cs	420ae0 <ferror@plt+0x1d240>  // b.hs, b.nlast
  420ac8:	mov	w1, #0x1                   	// #1
  420acc:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  420ad0:	ldr	x8, [x8, #696]
  420ad4:	mov	x0, x21
  420ad8:	blr	x8
  420adc:	b	420afc <ferror@plt+0x1d25c>
  420ae0:	cmp	x21, x20
  420ae4:	b.cs	420af8 <ferror@plt+0x1d258>  // b.hs, b.nlast
  420ae8:	sub	w1, w20, w21
  420aec:	sub	w8, w1, #0x1
  420af0:	cmp	w8, #0x7
  420af4:	b.ls	420acc <ferror@plt+0x1d22c>  // b.plast
  420af8:	mov	w0, wzr
  420afc:	subs	x22, x26, #0x1
  420b00:	b.eq	421520 <ferror@plt+0x1dc80>  // b.none
  420b04:	and	w8, w0, #0xff
  420b08:	cmp	w8, #0x1
  420b0c:	b.eq	420bcc <ferror@plt+0x1d32c>  // b.none
  420b10:	cbnz	w8, 420ef8 <ferror@plt+0x1d658>
  420b14:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420b18:	add	x0, x0, #0xd57
  420b1c:	bl	4037a0 <printf@plt>
  420b20:	mov	x27, xzr
  420b24:	mov	x21, xzr
  420b28:	mov	w9, wzr
  420b2c:	mov	w8, #0x1                   	// #1
  420b30:	b	420b48 <ferror@plt+0x1d2a8>
  420b34:	orr	w12, w8, #0x2
  420b38:	cmp	w11, #0x0
  420b3c:	csel	w8, w8, w12, eq  // eq = none
  420b40:	add	x27, x27, #0x1
  420b44:	tbz	w10, #7, 420b8c <ferror@plt+0x1d2ec>
  420b48:	add	x10, x25, x27
  420b4c:	cmp	x10, x20
  420b50:	b.cs	420bac <ferror@plt+0x1d30c>  // b.hs, b.nlast
  420b54:	ldrb	w10, [x10]
  420b58:	cmp	w9, #0x3f
  420b5c:	and	x11, x10, #0x7f
  420b60:	b.hi	420b34 <ferror@plt+0x1d294>  // b.pmore
  420b64:	mov	w12, w9
  420b68:	lsl	x14, x11, x12
  420b6c:	orr	x21, x14, x21
  420b70:	lsr	x12, x21, x12
  420b74:	orr	w13, w8, #0x2
  420b78:	cmp	x12, x11
  420b7c:	csel	w8, w8, w13, eq  // eq = none
  420b80:	add	w9, w9, #0x7
  420b84:	add	x27, x27, #0x1
  420b88:	tbnz	w10, #7, 420b48 <ferror@plt+0x1d2a8>
  420b8c:	and	w8, w8, #0xfffffffe
  420b90:	cbnz	w28, 420bac <ferror@plt+0x1d30c>
  420b94:	tbz	w10, #6, 420bac <ferror@plt+0x1d30c>
  420b98:	cmp	w9, #0x40
  420b9c:	b.cs	420bac <ferror@plt+0x1d30c>  // b.hs, b.nlast
  420ba0:	mov	x10, #0xffffffffffffffff    	// #-1
  420ba4:	lsl	x9, x10, x9
  420ba8:	orr	x21, x9, x21
  420bac:	cbz	w8, 420c84 <ferror@plt+0x1d3e4>
  420bb0:	tbnz	w8, #0, 420d44 <ferror@plt+0x1d4a4>
  420bb4:	tbz	w8, #1, 420d5c <ferror@plt+0x1d4bc>
  420bb8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  420bbc:	mov	w2, #0x5                   	// #5
  420bc0:	mov	x0, xzr
  420bc4:	add	x1, x1, #0xeca
  420bc8:	b	420d54 <ferror@plt+0x1d4b4>
  420bcc:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420bd0:	add	x0, x0, #0xd85
  420bd4:	bl	4037a0 <printf@plt>
  420bd8:	mov	x27, xzr
  420bdc:	mov	x21, xzr
  420be0:	mov	w9, wzr
  420be4:	mov	w8, #0x1                   	// #1
  420be8:	b	420c00 <ferror@plt+0x1d360>
  420bec:	orr	w12, w8, #0x2
  420bf0:	cmp	w11, #0x0
  420bf4:	csel	w8, w8, w12, eq  // eq = none
  420bf8:	add	x27, x27, #0x1
  420bfc:	tbz	w10, #7, 420c44 <ferror@plt+0x1d3a4>
  420c00:	add	x10, x25, x27
  420c04:	cmp	x10, x20
  420c08:	b.cs	420c64 <ferror@plt+0x1d3c4>  // b.hs, b.nlast
  420c0c:	ldrb	w10, [x10]
  420c10:	cmp	w9, #0x3f
  420c14:	and	x11, x10, #0x7f
  420c18:	b.hi	420bec <ferror@plt+0x1d34c>  // b.pmore
  420c1c:	mov	w12, w9
  420c20:	lsl	x14, x11, x12
  420c24:	orr	x21, x14, x21
  420c28:	lsr	x12, x21, x12
  420c2c:	orr	w13, w8, #0x2
  420c30:	cmp	x12, x11
  420c34:	csel	w8, w8, w13, eq  // eq = none
  420c38:	add	w9, w9, #0x7
  420c3c:	add	x27, x27, #0x1
  420c40:	tbnz	w10, #7, 420c00 <ferror@plt+0x1d360>
  420c44:	and	w8, w8, #0xfffffffe
  420c48:	cbnz	w28, 420c64 <ferror@plt+0x1d3c4>
  420c4c:	tbz	w10, #6, 420c64 <ferror@plt+0x1d3c4>
  420c50:	cmp	w9, #0x40
  420c54:	b.cs	420c64 <ferror@plt+0x1d3c4>  // b.hs, b.nlast
  420c58:	mov	x10, #0xffffffffffffffff    	// #-1
  420c5c:	lsl	x9, x10, x9
  420c60:	orr	x21, x9, x21
  420c64:	cbz	w8, 420ce4 <ferror@plt+0x1d444>
  420c68:	tbnz	w8, #0, 420d74 <ferror@plt+0x1d4d4>
  420c6c:	tbz	w8, #1, 420d8c <ferror@plt+0x1d4ec>
  420c70:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  420c74:	mov	w2, #0x5                   	// #5
  420c78:	mov	x0, xzr
  420c7c:	add	x1, x1, #0xeca
  420c80:	b	420d84 <ferror@plt+0x1d4e4>
  420c84:	ldrsw	x8, [x23, #1436]
  420c88:	adrp	x10, 466000 <_bfd_std_section+0x110>
  420c8c:	add	x10, x10, #0x5a0
  420c90:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  420c94:	add	w9, w8, #0x1
  420c98:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  420c9c:	add	x26, x10, x8, lsl #6
  420ca0:	and	w8, w9, #0xf
  420ca4:	sub	x0, x29, #0x58
  420ca8:	add	x1, x1, #0xe82
  420cac:	add	x2, x2, #0x38
  420cb0:	mov	x3, x19
  420cb4:	str	w8, [x23, #1436]
  420cb8:	bl	4030a0 <sprintf@plt>
  420cbc:	sub	x2, x29, #0x58
  420cc0:	mov	w1, #0x40                  	// #64
  420cc4:	mov	x0, x26
  420cc8:	mov	x3, x21
  420ccc:	bl	403160 <snprintf@plt>
  420cd0:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  420cd4:	add	x0, x0, #0x6a
  420cd8:	mov	x1, x26
  420cdc:	bl	4037a0 <printf@plt>
  420ce0:	b	420d5c <ferror@plt+0x1d4bc>
  420ce4:	ldrsw	x8, [x23, #1436]
  420ce8:	adrp	x10, 466000 <_bfd_std_section+0x110>
  420cec:	add	x10, x10, #0x5a0
  420cf0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  420cf4:	add	w9, w8, #0x1
  420cf8:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  420cfc:	add	x26, x10, x8, lsl #6
  420d00:	and	w8, w9, #0xf
  420d04:	sub	x0, x29, #0x58
  420d08:	add	x1, x1, #0xe82
  420d0c:	add	x2, x2, #0x38
  420d10:	mov	x3, x19
  420d14:	str	w8, [x23, #1436]
  420d18:	bl	4030a0 <sprintf@plt>
  420d1c:	sub	x2, x29, #0x58
  420d20:	mov	w1, #0x40                  	// #64
  420d24:	mov	x0, x26
  420d28:	mov	x3, x21
  420d2c:	bl	403160 <snprintf@plt>
  420d30:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  420d34:	add	x0, x0, #0x6a
  420d38:	mov	x1, x26
  420d3c:	bl	4037a0 <printf@plt>
  420d40:	b	420d8c <ferror@plt+0x1d4ec>
  420d44:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  420d48:	mov	w2, #0x5                   	// #5
  420d4c:	mov	x0, xzr
  420d50:	add	x1, x1, #0xeb9
  420d54:	bl	403700 <dcgettext@plt>
  420d58:	bl	43cf70 <error@@Base>
  420d5c:	cbz	w27, 421540 <ferror@plt+0x1dca0>
  420d60:	mov	w8, w27
  420d64:	subs	x26, x22, x8
  420d68:	b.cc	421540 <ferror@plt+0x1dca0>  // b.lo, b.ul, b.last
  420d6c:	add	x21, x25, x8
  420d70:	b	420ee4 <ferror@plt+0x1d644>
  420d74:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  420d78:	mov	w2, #0x5                   	// #5
  420d7c:	mov	x0, xzr
  420d80:	add	x1, x1, #0xeb9
  420d84:	bl	403700 <dcgettext@plt>
  420d88:	bl	43cf70 <error@@Base>
  420d8c:	cbz	w27, 421560 <ferror@plt+0x1dcc0>
  420d90:	mov	w8, w27
  420d94:	subs	x27, x22, x8
  420d98:	b.cc	421560 <ferror@plt+0x1dcc0>  // b.lo, b.ul, b.last
  420d9c:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  420da0:	add	x0, x0, #0x719
  420da4:	add	x22, x25, x8
  420da8:	bl	4037a0 <printf@plt>
  420dac:	mov	x25, xzr
  420db0:	mov	x21, xzr
  420db4:	mov	w9, wzr
  420db8:	mov	w8, #0x1                   	// #1
  420dbc:	b	420dd4 <ferror@plt+0x1d534>
  420dc0:	orr	w12, w8, #0x2
  420dc4:	cmp	w11, #0x0
  420dc8:	csel	w8, w8, w12, eq  // eq = none
  420dcc:	add	x25, x25, #0x1
  420dd0:	tbz	w10, #7, 420e18 <ferror@plt+0x1d578>
  420dd4:	add	x10, x22, x25
  420dd8:	cmp	x10, x20
  420ddc:	b.cs	420e38 <ferror@plt+0x1d598>  // b.hs, b.nlast
  420de0:	ldrb	w10, [x10]
  420de4:	cmp	w9, #0x3f
  420de8:	and	x11, x10, #0x7f
  420dec:	b.hi	420dc0 <ferror@plt+0x1d520>  // b.pmore
  420df0:	mov	w12, w9
  420df4:	lsl	x14, x11, x12
  420df8:	orr	x21, x14, x21
  420dfc:	lsr	x12, x21, x12
  420e00:	orr	w13, w8, #0x2
  420e04:	cmp	x12, x11
  420e08:	csel	w8, w8, w13, eq  // eq = none
  420e0c:	add	w9, w9, #0x7
  420e10:	add	x25, x25, #0x1
  420e14:	tbnz	w10, #7, 420dd4 <ferror@plt+0x1d534>
  420e18:	and	w8, w8, #0xfffffffe
  420e1c:	cbnz	w28, 420e38 <ferror@plt+0x1d598>
  420e20:	tbz	w10, #6, 420e38 <ferror@plt+0x1d598>
  420e24:	cmp	w9, #0x40
  420e28:	b.cs	420e38 <ferror@plt+0x1d598>  // b.hs, b.nlast
  420e2c:	mov	x10, #0xffffffffffffffff    	// #-1
  420e30:	lsl	x9, x10, x9
  420e34:	orr	x21, x9, x21
  420e38:	cbz	w8, 420e58 <ferror@plt+0x1d5b8>
  420e3c:	tbnz	w8, #0, 420eb8 <ferror@plt+0x1d618>
  420e40:	tbz	w8, #1, 420ed0 <ferror@plt+0x1d630>
  420e44:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  420e48:	mov	w2, #0x5                   	// #5
  420e4c:	mov	x0, xzr
  420e50:	add	x1, x1, #0xeca
  420e54:	b	420ec8 <ferror@plt+0x1d628>
  420e58:	ldrsw	x8, [x23, #1436]
  420e5c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  420e60:	add	x10, x10, #0x5a0
  420e64:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  420e68:	add	w9, w8, #0x1
  420e6c:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  420e70:	add	x26, x10, x8, lsl #6
  420e74:	and	w8, w9, #0xf
  420e78:	sub	x0, x29, #0x58
  420e7c:	add	x1, x1, #0xe82
  420e80:	add	x2, x2, #0x38
  420e84:	mov	x3, x19
  420e88:	str	w8, [x23, #1436]
  420e8c:	bl	4030a0 <sprintf@plt>
  420e90:	sub	x2, x29, #0x58
  420e94:	mov	w1, #0x40                  	// #64
  420e98:	mov	x0, x26
  420e9c:	mov	x3, x21
  420ea0:	bl	403160 <snprintf@plt>
  420ea4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  420ea8:	add	x0, x0, #0x6a
  420eac:	mov	x1, x26
  420eb0:	bl	4037a0 <printf@plt>
  420eb4:	b	420ed0 <ferror@plt+0x1d630>
  420eb8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  420ebc:	mov	w2, #0x5                   	// #5
  420ec0:	mov	x0, xzr
  420ec4:	add	x1, x1, #0xeb9
  420ec8:	bl	403700 <dcgettext@plt>
  420ecc:	bl	43cf70 <error@@Base>
  420ed0:	cbz	w25, 421580 <ferror@plt+0x1dce0>
  420ed4:	mov	w8, w25
  420ed8:	subs	x26, x27, x8
  420edc:	b.cc	421580 <ferror@plt+0x1dce0>  // b.lo, b.ul, b.last
  420ee0:	add	x21, x22, x8
  420ee4:	cbz	x26, 420fc8 <ferror@plt+0x1d728>
  420ee8:	adrp	x0, 441000 <warn@@Base+0x3fcc>
  420eec:	add	x0, x0, #0xe65
  420ef0:	bl	4037a0 <printf@plt>
  420ef4:	b	420abc <ferror@plt+0x1d21c>
  420ef8:	and	w19, w0, #0xff
  420efc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  420f00:	add	x0, x0, #0x582
  420f04:	bl	403440 <puts@plt>
  420f08:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420f0c:	add	x1, x1, #0xd8c
  420f10:	mov	w2, #0x5                   	// #5
  420f14:	mov	x0, xzr
  420f18:	bl	403700 <dcgettext@plt>
  420f1c:	mov	w1, w19
  420f20:	bl	43d034 <warn@@Base>
  420f24:	b	41e644 <ferror@plt+0x1ada4>
  420f28:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  420f2c:	add	x0, x0, #0x582
  420f30:	bl	403440 <puts@plt>
  420f34:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420f38:	add	x1, x1, #0xc94
  420f3c:	mov	w2, #0x5                   	// #5
  420f40:	mov	x0, xzr
  420f44:	bl	403700 <dcgettext@plt>
  420f48:	bl	43d034 <warn@@Base>
  420f4c:	b	41e644 <ferror@plt+0x1ada4>
  420f50:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420f54:	add	x0, x0, #0x78f
  420f58:	bl	4037a0 <printf@plt>
  420f5c:	b	41e644 <ferror@plt+0x1ada4>
  420f60:	sub	x8, x8, #0x40
  420f64:	cmp	x8, #0xbf
  420f68:	b.hi	421060 <ferror@plt+0x1d7c0>  // b.pmore
  420f6c:	adrp	x1, 448000 <warn@@Base+0xafcc>
  420f70:	add	x1, x1, #0x7e4
  420f74:	b	4202a8 <ferror@plt+0x1ca08>
  420f78:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420f7c:	add	x0, x0, #0x7c0
  420f80:	bl	4037a0 <printf@plt>
  420f84:	b	41e644 <ferror@plt+0x1ada4>
  420f88:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420f8c:	add	x0, x0, #0x799
  420f90:	bl	4037a0 <printf@plt>
  420f94:	b	41e644 <ferror@plt+0x1ada4>
  420f98:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420f9c:	add	x0, x0, #0x7a2
  420fa0:	bl	4037a0 <printf@plt>
  420fa4:	b	41e644 <ferror@plt+0x1ada4>
  420fa8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420fac:	add	x0, x0, #0x7b0
  420fb0:	bl	4037a0 <printf@plt>
  420fb4:	b	41e644 <ferror@plt+0x1ada4>
  420fb8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420fbc:	add	x0, x0, #0x7cc
  420fc0:	bl	4037a0 <printf@plt>
  420fc4:	b	41e644 <ferror@plt+0x1ada4>
  420fc8:	tbz	w28, #0, 42106c <ferror@plt+0x1d7cc>
  420fcc:	adrp	x0, 448000 <warn@@Base+0xafcc>
  420fd0:	add	x0, x0, #0xdcf
  420fd4:	bl	4037a0 <printf@plt>
  420fd8:	b	41e644 <ferror@plt+0x1ada4>
  420fdc:	adrp	x26, 448000 <warn@@Base+0xafcc>
  420fe0:	add	x26, x26, #0x949
  420fe4:	mov	w0, #0x1b                  	// #27
  420fe8:	bl	43f204 <warn@@Base+0x21d0>
  420fec:	mov	x25, x0
  420ff0:	cbnz	x0, 421020 <ferror@plt+0x1d780>
  420ff4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  420ff8:	add	x1, x1, #0xf4d
  420ffc:	mov	w2, #0x5                   	// #5
  421000:	bl	403700 <dcgettext@plt>
  421004:	adrp	x25, 466000 <_bfd_std_section+0x110>
  421008:	mov	x2, x0
  42100c:	add	x25, x25, #0xa0c
  421010:	mov	w1, #0x64                  	// #100
  421014:	mov	w3, #0x1b                  	// #27
  421018:	mov	x0, x25
  42101c:	bl	403160 <snprintf@plt>
  421020:	ldur	x0, [x29, #-112]
  421024:	mov	x1, x26
  421028:	mov	x2, x25
  42102c:	bl	43d034 <warn@@Base>
  421030:	ldur	w25, [x29, #-120]
  421034:	b	41fc90 <ferror@plt+0x1c3f0>
  421038:	mov	w9, #0x8001                	// #32769
  42103c:	cmp	x8, x9
  421040:	b.eq	4214c0 <ferror@plt+0x1dc20>  // b.none
  421044:	mov	w9, #0x8765                	// #34661
  421048:	cmp	x8, x9
  42104c:	b.ne	4214d0 <ferror@plt+0x1dc30>  // b.any
  421050:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421054:	add	x0, x0, #0x3e1
  421058:	bl	4037a0 <printf@plt>
  42105c:	b	41e644 <ferror@plt+0x1ada4>
  421060:	adrp	x1, 448000 <warn@@Base+0xafcc>
  421064:	add	x1, x1, #0x7f3
  421068:	b	4202a8 <ferror@plt+0x1ca08>
  42106c:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421070:	add	x0, x0, #0xdc5
  421074:	bl	4037a0 <printf@plt>
  421078:	b	41e644 <ferror@plt+0x1ada4>
  42107c:	ldr	x19, [x8, #8]
  421080:	mov	w0, w19
  421084:	bl	43eab4 <warn@@Base+0x1a80>
  421088:	mov	x20, x0
  42108c:	cbnz	x0, 4210d8 <ferror@plt+0x1d838>
  421090:	mov	x8, #0xffffffffffffbf80    	// #-16512
  421094:	add	x8, x19, x8
  421098:	adrp	x9, 447000 <warn@@Base+0x9fcc>
  42109c:	lsr	x8, x8, #7
  4210a0:	adrp	x10, 447000 <warn@@Base+0x9fcc>
  4210a4:	add	x9, x9, #0xef4
  4210a8:	add	x10, x10, #0xedf
  4210ac:	cmp	x8, #0x17f
  4210b0:	csel	x1, x10, x9, cc  // cc = lo, ul, last
  4210b4:	mov	w2, #0x5                   	// #5
  4210b8:	bl	403700 <dcgettext@plt>
  4210bc:	adrp	x20, 466000 <_bfd_std_section+0x110>
  4210c0:	add	x20, x20, #0x9a8
  4210c4:	mov	x2, x0
  4210c8:	mov	w1, #0x64                  	// #100
  4210cc:	mov	x0, x20
  4210d0:	mov	x3, x19
  4210d4:	bl	403160 <snprintf@plt>
  4210d8:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4210dc:	add	x0, x0, #0x15
  4210e0:	mov	x1, x20
  4210e4:	bl	4037a0 <printf@plt>
  4210e8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4210ec:	ldr	x1, [x8, #3816]
  4210f0:	mov	w0, #0x5d                  	// #93
  4210f4:	b	41fcf8 <ferror@plt+0x1c458>
  4210f8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4210fc:	add	x0, x0, #0x54b
  421100:	bl	4037a0 <printf@plt>
  421104:	b	41e644 <ferror@plt+0x1ada4>
  421108:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42110c:	add	x0, x0, #0x576
  421110:	bl	4037a0 <printf@plt>
  421114:	b	41e644 <ferror@plt+0x1ada4>
  421118:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42111c:	add	x0, x0, #0x5ad
  421120:	bl	4037a0 <printf@plt>
  421124:	b	41e644 <ferror@plt+0x1ada4>
  421128:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42112c:	add	x0, x0, #0x5d7
  421130:	bl	4037a0 <printf@plt>
  421134:	b	41e644 <ferror@plt+0x1ada4>
  421138:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42113c:	add	x0, x0, #0x5fb
  421140:	bl	4037a0 <printf@plt>
  421144:	b	41e644 <ferror@plt+0x1ada4>
  421148:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42114c:	add	x0, x0, #0x624
  421150:	bl	4037a0 <printf@plt>
  421154:	b	41e644 <ferror@plt+0x1ada4>
  421158:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42115c:	add	x0, x0, #0x4d7
  421160:	bl	4037a0 <printf@plt>
  421164:	b	41e644 <ferror@plt+0x1ada4>
  421168:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42116c:	add	x0, x0, #0x4e9
  421170:	bl	4037a0 <printf@plt>
  421174:	b	41e644 <ferror@plt+0x1ada4>
  421178:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42117c:	add	x0, x0, #0x4f3
  421180:	bl	4037a0 <printf@plt>
  421184:	b	41e644 <ferror@plt+0x1ada4>
  421188:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42118c:	add	x0, x0, #0x503
  421190:	bl	4037a0 <printf@plt>
  421194:	b	41e644 <ferror@plt+0x1ada4>
  421198:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42119c:	add	x0, x0, #0xdc6
  4211a0:	bl	4037a0 <printf@plt>
  4211a4:	b	41e644 <ferror@plt+0x1ada4>
  4211a8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4211ac:	add	x0, x0, #0x50b
  4211b0:	bl	4037a0 <printf@plt>
  4211b4:	b	41e644 <ferror@plt+0x1ada4>
  4211b8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4211bc:	add	x0, x0, #0xdd0
  4211c0:	bl	4037a0 <printf@plt>
  4211c4:	b	41e644 <ferror@plt+0x1ada4>
  4211c8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4211cc:	add	x0, x0, #0x519
  4211d0:	bl	4037a0 <printf@plt>
  4211d4:	b	41e644 <ferror@plt+0x1ada4>
  4211d8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4211dc:	add	x0, x0, #0x529
  4211e0:	bl	4037a0 <printf@plt>
  4211e4:	b	41e644 <ferror@plt+0x1ada4>
  4211e8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4211ec:	add	x0, x0, #0x55c
  4211f0:	bl	4037a0 <printf@plt>
  4211f4:	b	41e644 <ferror@plt+0x1ada4>
  4211f8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4211fc:	add	x0, x0, #0x56d
  421200:	bl	4037a0 <printf@plt>
  421204:	b	41e644 <ferror@plt+0x1ada4>
  421208:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42120c:	add	x0, x0, #0x585
  421210:	bl	4037a0 <printf@plt>
  421214:	b	41e644 <ferror@plt+0x1ada4>
  421218:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42121c:	add	x0, x0, #0x53b
  421220:	bl	4037a0 <printf@plt>
  421224:	b	41e644 <ferror@plt+0x1ada4>
  421228:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42122c:	add	x0, x0, #0x596
  421230:	bl	4037a0 <printf@plt>
  421234:	b	41e644 <ferror@plt+0x1ada4>
  421238:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42123c:	add	x0, x0, #0x5a7
  421240:	bl	4037a0 <printf@plt>
  421244:	b	41e644 <ferror@plt+0x1ada4>
  421248:	and	x8, x8, #0xffffffffffffff80
  42124c:	cmp	x8, #0x80
  421250:	b.ne	4214e8 <ferror@plt+0x1dc48>  // b.any
  421254:	adrp	x1, 448000 <warn@@Base+0xafcc>
  421258:	add	x1, x1, #0x63c
  42125c:	b	4202a8 <ferror@plt+0x1ca08>
  421260:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421264:	add	x0, x0, #0x5b5
  421268:	bl	4037a0 <printf@plt>
  42126c:	b	41e644 <ferror@plt+0x1ada4>
  421270:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421274:	add	x0, x0, #0x5c2
  421278:	bl	4037a0 <printf@plt>
  42127c:	b	41e644 <ferror@plt+0x1ada4>
  421280:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421284:	add	x0, x0, #0x5e5
  421288:	bl	4037a0 <printf@plt>
  42128c:	b	41e644 <ferror@plt+0x1ada4>
  421290:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421294:	add	x0, x0, #0x60d
  421298:	bl	4037a0 <printf@plt>
  42129c:	b	41e644 <ferror@plt+0x1ada4>
  4212a0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4212a4:	add	x0, x0, #0x3b0
  4212a8:	bl	4037a0 <printf@plt>
  4212ac:	b	41e644 <ferror@plt+0x1ada4>
  4212b0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4212b4:	add	x0, x0, #0x3c3
  4212b8:	bl	4037a0 <printf@plt>
  4212bc:	b	41e644 <ferror@plt+0x1ada4>
  4212c0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4212c4:	add	x0, x0, #0x43e
  4212c8:	bl	4037a0 <printf@plt>
  4212cc:	b	41e644 <ferror@plt+0x1ada4>
  4212d0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4212d4:	add	x0, x0, #0x46b
  4212d8:	bl	4037a0 <printf@plt>
  4212dc:	b	41e644 <ferror@plt+0x1ada4>
  4212e0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4212e4:	add	x0, x0, #0x478
  4212e8:	bl	4037a0 <printf@plt>
  4212ec:	b	41e644 <ferror@plt+0x1ada4>
  4212f0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4212f4:	add	x0, x0, #0x485
  4212f8:	bl	4037a0 <printf@plt>
  4212fc:	b	41e644 <ferror@plt+0x1ada4>
  421300:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421304:	add	x0, x0, #0x333
  421308:	bl	4037a0 <printf@plt>
  42130c:	b	41e644 <ferror@plt+0x1ada4>
  421310:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421314:	add	x0, x0, #0x340
  421318:	bl	4037a0 <printf@plt>
  42131c:	b	41e644 <ferror@plt+0x1ada4>
  421320:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421324:	add	x0, x0, #0x346
  421328:	bl	4037a0 <printf@plt>
  42132c:	b	41e644 <ferror@plt+0x1ada4>
  421330:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421334:	add	x0, x0, #0x34c
  421338:	bl	4037a0 <printf@plt>
  42133c:	b	41e644 <ferror@plt+0x1ada4>
  421340:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421344:	add	x0, x0, #0x357
  421348:	bl	4037a0 <printf@plt>
  42134c:	b	41e644 <ferror@plt+0x1ada4>
  421350:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421354:	add	x0, x0, #0x362
  421358:	bl	4037a0 <printf@plt>
  42135c:	b	41e644 <ferror@plt+0x1ada4>
  421360:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421364:	add	x0, x0, #0x36f
  421368:	bl	4037a0 <printf@plt>
  42136c:	b	41e644 <ferror@plt+0x1ada4>
  421370:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421374:	add	x0, x0, #0x37c
  421378:	bl	4037a0 <printf@plt>
  42137c:	b	41e644 <ferror@plt+0x1ada4>
  421380:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421384:	add	x0, x0, #0x38a
  421388:	bl	4037a0 <printf@plt>
  42138c:	b	41e644 <ferror@plt+0x1ada4>
  421390:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421394:	add	x0, x0, #0x395
  421398:	bl	4037a0 <printf@plt>
  42139c:	b	41e644 <ferror@plt+0x1ada4>
  4213a0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4213a4:	add	x0, x0, #0x39c
  4213a8:	bl	4037a0 <printf@plt>
  4213ac:	b	41e644 <ferror@plt+0x1ada4>
  4213b0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4213b4:	add	x0, x0, #0x3a7
  4213b8:	bl	4037a0 <printf@plt>
  4213bc:	b	41e644 <ferror@plt+0x1ada4>
  4213c0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4213c4:	add	x0, x0, #0x3bd
  4213c8:	bl	4037a0 <printf@plt>
  4213cc:	b	41e644 <ferror@plt+0x1ada4>
  4213d0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4213d4:	add	x0, x0, #0x3d1
  4213d8:	bl	4037a0 <printf@plt>
  4213dc:	b	41e644 <ferror@plt+0x1ada4>
  4213e0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4213e4:	add	x0, x0, #0x3f6
  4213e8:	bl	4037a0 <printf@plt>
  4213ec:	b	41e644 <ferror@plt+0x1ada4>
  4213f0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4213f4:	add	x0, x0, #0x3fa
  4213f8:	bl	4037a0 <printf@plt>
  4213fc:	b	41e644 <ferror@plt+0x1ada4>
  421400:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421404:	add	x0, x0, #0x403
  421408:	bl	4037a0 <printf@plt>
  42140c:	b	41e644 <ferror@plt+0x1ada4>
  421410:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421414:	add	x0, x0, #0x40c
  421418:	bl	4037a0 <printf@plt>
  42141c:	b	41e644 <ferror@plt+0x1ada4>
  421420:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421424:	add	x0, x0, #0x411
  421428:	bl	4037a0 <printf@plt>
  42142c:	b	41e644 <ferror@plt+0x1ada4>
  421430:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421434:	add	x0, x0, #0x41c
  421438:	bl	4037a0 <printf@plt>
  42143c:	b	41e644 <ferror@plt+0x1ada4>
  421440:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421444:	add	x0, x0, #0x426
  421448:	bl	4037a0 <printf@plt>
  42144c:	b	41e644 <ferror@plt+0x1ada4>
  421450:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421454:	add	x0, x0, #0x42e
  421458:	bl	4037a0 <printf@plt>
  42145c:	b	41e644 <ferror@plt+0x1ada4>
  421460:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421464:	add	x0, x0, #0x436
  421468:	bl	4037a0 <printf@plt>
  42146c:	b	41e644 <ferror@plt+0x1ada4>
  421470:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421474:	add	x0, x0, #0x445
  421478:	bl	4037a0 <printf@plt>
  42147c:	b	41e644 <ferror@plt+0x1ada4>
  421480:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421484:	add	x0, x0, #0x44b
  421488:	bl	4037a0 <printf@plt>
  42148c:	b	41e644 <ferror@plt+0x1ada4>
  421490:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421494:	add	x0, x0, #0x453
  421498:	bl	4037a0 <printf@plt>
  42149c:	b	41e644 <ferror@plt+0x1ada4>
  4214a0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4214a4:	add	x0, x0, #0x45b
  4214a8:	bl	4037a0 <printf@plt>
  4214ac:	b	41e644 <ferror@plt+0x1ada4>
  4214b0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4214b4:	add	x0, x0, #0x463
  4214b8:	bl	4037a0 <printf@plt>
  4214bc:	b	41e644 <ferror@plt+0x1ada4>
  4214c0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4214c4:	add	x0, x0, #0x494
  4214c8:	bl	4037a0 <printf@plt>
  4214cc:	b	41e644 <ferror@plt+0x1ada4>
  4214d0:	and	x8, x8, #0xffffffffffff8000
  4214d4:	cmp	x8, #0x8, lsl #12
  4214d8:	b.ne	4214f4 <ferror@plt+0x1dc54>  // b.any
  4214dc:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4214e0:	add	x1, x1, #0x4a5
  4214e4:	b	4208f0 <ferror@plt+0x1d050>
  4214e8:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4214ec:	add	x1, x1, #0x650
  4214f0:	b	4202a8 <ferror@plt+0x1ca08>
  4214f4:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4214f8:	add	x1, x1, #0x4c2
  4214fc:	b	4208f0 <ferror@plt+0x1d050>
  421500:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421504:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  421508:	adrp	x3, 448000 <warn@@Base+0xafcc>
  42150c:	add	x0, x0, #0x11d
  421510:	add	x1, x1, #0xd7f
  421514:	add	x3, x3, #0x140
  421518:	mov	w2, #0x9aa                 	// #2474
  42151c:	bl	4037c0 <__assert_fail@plt>
  421520:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421524:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  421528:	adrp	x3, 448000 <warn@@Base+0xafcc>
  42152c:	add	x0, x0, #0xced
  421530:	add	x1, x1, #0xd7f
  421534:	add	x3, x3, #0xcf8
  421538:	mov	w2, #0x811                 	// #2065
  42153c:	bl	4037c0 <__assert_fail@plt>
  421540:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421544:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  421548:	adrp	x3, 448000 <warn@@Base+0xafcc>
  42154c:	add	x0, x0, #0xd5e
  421550:	add	x1, x1, #0xd7f
  421554:	add	x3, x3, #0xcf8
  421558:	mov	w2, #0x817                 	// #2071
  42155c:	bl	4037c0 <__assert_fail@plt>
  421560:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421564:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  421568:	adrp	x3, 448000 <warn@@Base+0xafcc>
  42156c:	add	x0, x0, #0xd5e
  421570:	add	x1, x1, #0xd7f
  421574:	add	x3, x3, #0xcf8
  421578:	mov	w2, #0x81f                 	// #2079
  42157c:	bl	4037c0 <__assert_fail@plt>
  421580:	adrp	x0, 448000 <warn@@Base+0xafcc>
  421584:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  421588:	adrp	x3, 448000 <warn@@Base+0xafcc>
  42158c:	add	x0, x0, #0xd5e
  421590:	add	x1, x1, #0xd7f
  421594:	add	x3, x3, #0xcf8
  421598:	mov	w2, #0x825                 	// #2085
  42159c:	bl	4037c0 <__assert_fail@plt>
  4215a0:	sub	sp, sp, #0x50
  4215a4:	stp	x29, x30, [sp, #32]
  4215a8:	stp	x20, x19, [sp, #64]
  4215ac:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4215b0:	ldr	x8, [x8, #120]
  4215b4:	str	x21, [sp, #48]
  4215b8:	add	x29, sp, #0x20
  4215bc:	cbz	x8, 4215f8 <ferror@plt+0x1dd58>
  4215c0:	adrp	x9, 465000 <_sch_istable+0x1c50>
  4215c4:	ldr	x9, [x9, #136]
  4215c8:	mov	x19, x0
  4215cc:	subs	x20, x9, x0
  4215d0:	b.ls	421604 <ferror@plt+0x1dd64>  // b.plast
  4215d4:	add	x19, x8, x19
  4215d8:	mov	x0, x19
  4215dc:	mov	x1, x20
  4215e0:	bl	403020 <strnlen@plt>
  4215e4:	cmp	x0, x20
  4215e8:	b.ne	4216a0 <ferror@plt+0x1de00>  // b.any
  4215ec:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4215f0:	add	x1, x1, #0x9f6
  4215f4:	b	421684 <ferror@plt+0x1dde4>
  4215f8:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4215fc:	add	x1, x1, #0x9a9
  421600:	b	421684 <ferror@plt+0x1dde4>
  421604:	adrp	x1, 448000 <warn@@Base+0xafcc>
  421608:	add	x1, x1, #0x9c1
  42160c:	mov	w2, #0x5                   	// #5
  421610:	mov	x0, xzr
  421614:	bl	403700 <dcgettext@plt>
  421618:	adrp	x8, 466000 <_bfd_std_section+0x110>
  42161c:	ldrsw	x9, [x8, #1436]
  421620:	adrp	x10, 466000 <_bfd_std_section+0x110>
  421624:	add	x10, x10, #0x5a0
  421628:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42162c:	add	w11, w9, #0x1
  421630:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  421634:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  421638:	mov	x20, x0
  42163c:	add	x21, x10, x9, lsl #6
  421640:	and	w9, w11, #0xf
  421644:	add	x1, x1, #0xe82
  421648:	add	x2, x2, #0x38
  42164c:	add	x3, x3, #0xdbb
  421650:	mov	x0, sp
  421654:	str	w9, [x8, #1436]
  421658:	bl	4030a0 <sprintf@plt>
  42165c:	mov	x2, sp
  421660:	mov	w1, #0x40                  	// #64
  421664:	mov	x0, x21
  421668:	mov	x3, x19
  42166c:	bl	403160 <snprintf@plt>
  421670:	mov	x0, x20
  421674:	mov	x1, x21
  421678:	bl	43d034 <warn@@Base>
  42167c:	adrp	x1, 448000 <warn@@Base+0xafcc>
  421680:	add	x1, x1, #0x9e2
  421684:	ldp	x20, x19, [sp, #64]
  421688:	ldr	x21, [sp, #48]
  42168c:	ldp	x29, x30, [sp, #32]
  421690:	mov	w2, #0x5                   	// #5
  421694:	mov	x0, xzr
  421698:	add	sp, sp, #0x50
  42169c:	b	403700 <dcgettext@plt>
  4216a0:	mov	x0, x19
  4216a4:	ldp	x20, x19, [sp, #64]
  4216a8:	ldr	x21, [sp, #48]
  4216ac:	ldp	x29, x30, [sp, #32]
  4216b0:	add	sp, sp, #0x50
  4216b4:	ret
  4216b8:	sub	sp, sp, #0x50
  4216bc:	stp	x29, x30, [sp, #32]
  4216c0:	stp	x20, x19, [sp, #64]
  4216c4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4216c8:	ldr	x8, [x8, #232]
  4216cc:	str	x21, [sp, #48]
  4216d0:	add	x29, sp, #0x20
  4216d4:	cbz	x8, 421710 <ferror@plt+0x1de70>
  4216d8:	adrp	x9, 465000 <_sch_istable+0x1c50>
  4216dc:	ldr	x9, [x9, #248]
  4216e0:	mov	x19, x0
  4216e4:	subs	x20, x9, x0
  4216e8:	b.ls	42171c <ferror@plt+0x1de7c>  // b.plast
  4216ec:	add	x19, x8, x19
  4216f0:	mov	x0, x19
  4216f4:	mov	x1, x20
  4216f8:	bl	403020 <strnlen@plt>
  4216fc:	cmp	x0, x20
  421700:	b.ne	4217b8 <ferror@plt+0x1df18>  // b.any
  421704:	adrp	x1, 448000 <warn@@Base+0xafcc>
  421708:	add	x1, x1, #0xa64
  42170c:	b	42179c <ferror@plt+0x1defc>
  421710:	adrp	x1, 448000 <warn@@Base+0xafcc>
  421714:	add	x1, x1, #0xa21
  421718:	b	42179c <ferror@plt+0x1defc>
  42171c:	adrp	x1, 448000 <warn@@Base+0xafcc>
  421720:	add	x1, x1, #0xa3e
  421724:	mov	w2, #0x5                   	// #5
  421728:	mov	x0, xzr
  42172c:	bl	403700 <dcgettext@plt>
  421730:	adrp	x8, 466000 <_bfd_std_section+0x110>
  421734:	ldrsw	x9, [x8, #1436]
  421738:	adrp	x10, 466000 <_bfd_std_section+0x110>
  42173c:	add	x10, x10, #0x5a0
  421740:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  421744:	add	w11, w9, #0x1
  421748:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  42174c:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  421750:	mov	x20, x0
  421754:	add	x21, x10, x9, lsl #6
  421758:	and	w9, w11, #0xf
  42175c:	add	x1, x1, #0xe82
  421760:	add	x2, x2, #0x38
  421764:	add	x3, x3, #0xdbb
  421768:	mov	x0, sp
  42176c:	str	w9, [x8, #1436]
  421770:	bl	4030a0 <sprintf@plt>
  421774:	mov	x2, sp
  421778:	mov	w1, #0x40                  	// #64
  42177c:	mov	x0, x21
  421780:	mov	x3, x19
  421784:	bl	403160 <snprintf@plt>
  421788:	mov	x0, x20
  42178c:	mov	x1, x21
  421790:	bl	43d034 <warn@@Base>
  421794:	adrp	x1, 448000 <warn@@Base+0xafcc>
  421798:	add	x1, x1, #0x9e2
  42179c:	ldp	x20, x19, [sp, #64]
  4217a0:	ldr	x21, [sp, #48]
  4217a4:	ldp	x29, x30, [sp, #32]
  4217a8:	mov	w2, #0x5                   	// #5
  4217ac:	mov	x0, xzr
  4217b0:	add	sp, sp, #0x50
  4217b4:	b	403700 <dcgettext@plt>
  4217b8:	mov	x0, x19
  4217bc:	ldp	x20, x19, [sp, #64]
  4217c0:	ldr	x21, [sp, #48]
  4217c4:	ldp	x29, x30, [sp, #32]
  4217c8:	add	sp, sp, #0x50
  4217cc:	ret
  4217d0:	sub	sp, sp, #0x50
  4217d4:	stp	x20, x19, [sp, #64]
  4217d8:	cmp	w3, #0x0
  4217dc:	mov	w8, #0x23                  	// #35
  4217e0:	adrp	x20, 464000 <memcpy@GLIBC_2.17>
  4217e4:	mov	w10, #0x70                  	// #112
  4217e8:	cinc	x9, x8, ne  // ne = any
  4217ec:	add	x20, x20, #0xbf8
  4217f0:	stp	x29, x30, [sp, #32]
  4217f4:	stp	x22, x21, [sp, #48]
  4217f8:	madd	x8, x9, x10, x20
  4217fc:	ldr	x8, [x8, #32]
  421800:	mov	w10, #0xa                   	// #10
  421804:	mov	w11, #0x22                  	// #34
  421808:	csel	x21, x11, x10, ne  // ne = any
  42180c:	add	x29, sp, #0x20
  421810:	cbz	x8, 42189c <ferror@plt+0x1dffc>
  421814:	mul	x19, x2, x0
  421818:	cbz	x1, 421824 <ferror@plt+0x1df84>
  42181c:	ldr	x10, [x1, #56]
  421820:	add	x19, x10, x19
  421824:	mov	w10, #0x70                  	// #112
  421828:	madd	x9, x9, x10, x20
  42182c:	ldr	x9, [x9, #48]
  421830:	cmp	x19, x9
  421834:	b.cs	4218b0 <ferror@plt+0x1e010>  // b.hs, b.nlast
  421838:	mov	w9, #0x70                  	// #112
  42183c:	madd	x22, x21, x9, x20
  421840:	ldr	x9, [x22, #32]!
  421844:	cbz	x9, 421934 <ferror@plt+0x1e094>
  421848:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  42184c:	ldr	x9, [x9, #696]
  421850:	add	x0, x8, x19
  421854:	mov	w1, w2
  421858:	blr	x9
  42185c:	mov	w8, #0x70                  	// #112
  421860:	madd	x8, x21, x8, x20
  421864:	ldp	x9, x8, [x8, #40]
  421868:	sub	x19, x0, x9
  42186c:	subs	x20, x8, x19
  421870:	b.ls	421968 <ferror@plt+0x1e0c8>  // b.plast
  421874:	ldr	x8, [x22]
  421878:	mov	x1, x20
  42187c:	add	x19, x8, x19
  421880:	mov	x0, x19
  421884:	bl	403020 <strnlen@plt>
  421888:	cmp	x0, x20
  42188c:	b.ne	4219ec <ferror@plt+0x1e14c>  // b.any
  421890:	adrp	x1, 448000 <warn@@Base+0xafcc>
  421894:	add	x1, x1, #0xb8e
  421898:	b	42194c <ferror@plt+0x1e0ac>
  42189c:	adrp	x8, 448000 <warn@@Base+0xafcc>
  4218a0:	adrp	x9, 448000 <warn@@Base+0xafcc>
  4218a4:	add	x8, x8, #0xab8
  4218a8:	add	x9, x9, #0xa94
  4218ac:	b	421944 <ferror@plt+0x1e0a4>
  4218b0:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4218b4:	add	x1, x1, #0xad8
  4218b8:	mov	w2, #0x5                   	// #5
  4218bc:	mov	x0, xzr
  4218c0:	bl	403700 <dcgettext@plt>
  4218c4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4218c8:	ldrsw	x9, [x8, #1436]
  4218cc:	adrp	x10, 466000 <_bfd_std_section+0x110>
  4218d0:	add	x10, x10, #0x5a0
  4218d4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4218d8:	add	w11, w9, #0x1
  4218dc:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4218e0:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  4218e4:	mov	x20, x0
  4218e8:	add	x21, x10, x9, lsl #6
  4218ec:	and	w9, w11, #0xf
  4218f0:	add	x1, x1, #0xe82
  4218f4:	add	x2, x2, #0x38
  4218f8:	add	x3, x3, #0xdbb
  4218fc:	mov	x0, sp
  421900:	str	w9, [x8, #1436]
  421904:	bl	4030a0 <sprintf@plt>
  421908:	mov	x2, sp
  42190c:	mov	w1, #0x40                  	// #64
  421910:	mov	x0, x21
  421914:	mov	x3, x19
  421918:	bl	403160 <snprintf@plt>
  42191c:	mov	x0, x20
  421920:	mov	x1, x21
  421924:	bl	43d034 <warn@@Base>
  421928:	adrp	x1, 448000 <warn@@Base+0xafcc>
  42192c:	add	x1, x1, #0xb02
  421930:	b	42194c <ferror@plt+0x1e0ac>
  421934:	adrp	x8, 448000 <warn@@Base+0xafcc>
  421938:	adrp	x9, 448000 <warn@@Base+0xafcc>
  42193c:	add	x8, x8, #0x9a9
  421940:	add	x9, x9, #0xb1c
  421944:	cmp	w3, #0x0
  421948:	csel	x1, x9, x8, ne  // ne = any
  42194c:	ldp	x20, x19, [sp, #64]
  421950:	ldp	x22, x21, [sp, #48]
  421954:	ldp	x29, x30, [sp, #32]
  421958:	mov	w2, #0x5                   	// #5
  42195c:	mov	x0, xzr
  421960:	add	sp, sp, #0x50
  421964:	b	403700 <dcgettext@plt>
  421968:	adrp	x1, 448000 <warn@@Base+0xafcc>
  42196c:	add	x1, x1, #0xb38
  421970:	mov	w2, #0x5                   	// #5
  421974:	mov	x0, xzr
  421978:	bl	403700 <dcgettext@plt>
  42197c:	adrp	x8, 466000 <_bfd_std_section+0x110>
  421980:	ldrsw	x9, [x8, #1436]
  421984:	adrp	x10, 466000 <_bfd_std_section+0x110>
  421988:	add	x10, x10, #0x5a0
  42198c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  421990:	add	w11, w9, #0x1
  421994:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  421998:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  42199c:	mov	x20, x0
  4219a0:	add	x21, x10, x9, lsl #6
  4219a4:	and	w9, w11, #0xf
  4219a8:	add	x1, x1, #0xe82
  4219ac:	add	x2, x2, #0x38
  4219b0:	add	x3, x3, #0xdbb
  4219b4:	mov	x0, sp
  4219b8:	str	w9, [x8, #1436]
  4219bc:	bl	4030a0 <sprintf@plt>
  4219c0:	mov	x2, sp
  4219c4:	mov	w1, #0x40                  	// #64
  4219c8:	mov	x0, x21
  4219cc:	mov	x3, x19
  4219d0:	bl	403160 <snprintf@plt>
  4219d4:	mov	x0, x20
  4219d8:	mov	x1, x21
  4219dc:	bl	43d034 <warn@@Base>
  4219e0:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4219e4:	add	x1, x1, #0xb6b
  4219e8:	b	42194c <ferror@plt+0x1e0ac>
  4219ec:	mov	x0, x19
  4219f0:	ldp	x20, x19, [sp, #64]
  4219f4:	ldp	x22, x21, [sp, #48]
  4219f8:	ldp	x29, x30, [sp, #32]
  4219fc:	add	sp, sp, #0x50
  421a00:	ret
  421a04:	sub	sp, sp, #0x90
  421a08:	stp	x28, x27, [sp, #64]
  421a0c:	stp	x26, x25, [sp, #80]
  421a10:	stp	x24, x23, [sp, #96]
  421a14:	stp	x22, x21, [sp, #112]
  421a18:	stp	x20, x19, [sp, #128]
  421a1c:	mov	w22, w7
  421a20:	mov	x20, x6
  421a24:	mov	w21, w5
  421a28:	mov	x19, x4
  421a2c:	mov	x23, x3
  421a30:	mov	x24, x2
  421a34:	mov	x26, x1
  421a38:	mov	x25, x0
  421a3c:	mov	x28, xzr
  421a40:	mov	x27, xzr
  421a44:	mov	w9, wzr
  421a48:	mov	w8, #0x1                   	// #1
  421a4c:	stp	x29, x30, [sp, #48]
  421a50:	add	x29, sp, #0x30
  421a54:	str	wzr, [x6]
  421a58:	b	421a70 <ferror@plt+0x1e1d0>
  421a5c:	orr	w12, w8, #0x2
  421a60:	cmp	w11, #0x0
  421a64:	csel	w8, w8, w12, eq  // eq = none
  421a68:	add	x28, x28, #0x1
  421a6c:	tbz	w10, #7, 421ab4 <ferror@plt+0x1e214>
  421a70:	add	x10, x26, x28
  421a74:	cmp	x10, x24
  421a78:	b.cs	421ab8 <ferror@plt+0x1e218>  // b.hs, b.nlast
  421a7c:	ldrb	w10, [x10]
  421a80:	cmp	w9, #0x3f
  421a84:	and	x11, x10, #0x7f
  421a88:	b.hi	421a5c <ferror@plt+0x1e1bc>  // b.pmore
  421a8c:	mov	w12, w9
  421a90:	lsl	x14, x11, x12
  421a94:	orr	x27, x14, x27
  421a98:	lsr	x12, x27, x12
  421a9c:	orr	w13, w8, #0x2
  421aa0:	cmp	x12, x11
  421aa4:	csel	w8, w8, w13, eq  // eq = none
  421aa8:	add	w9, w9, #0x7
  421aac:	add	x28, x28, #0x1
  421ab0:	tbnz	w10, #7, 421a70 <ferror@plt+0x1e1d0>
  421ab4:	and	w8, w8, #0xfffffffe
  421ab8:	tbnz	w8, #0, 421acc <ferror@plt+0x1e22c>
  421abc:	tbz	w8, #1, 421ae4 <ferror@plt+0x1e244>
  421ac0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  421ac4:	add	x1, x1, #0xeca
  421ac8:	b	421ad4 <ferror@plt+0x1e234>
  421acc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  421ad0:	add	x1, x1, #0xeb9
  421ad4:	mov	w2, #0x5                   	// #5
  421ad8:	mov	x0, xzr
  421adc:	bl	403700 <dcgettext@plt>
  421ae0:	bl	43cf70 <error@@Base>
  421ae4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  421ae8:	ldr	x8, [x8, #1416]
  421aec:	cbz	x8, 4221e0 <ferror@plt+0x1e940>
  421af0:	add	x28, x26, w28, uxtw
  421af4:	ldr	x9, [x8]
  421af8:	cmp	x9, x27
  421afc:	b.eq	421b0c <ferror@plt+0x1e26c>  // b.none
  421b00:	ldr	x8, [x8, #40]
  421b04:	cbnz	x8, 421af4 <ferror@plt+0x1e254>
  421b08:	b	4221e0 <ferror@plt+0x1e940>
  421b0c:	ldr	x26, [x8, #24]
  421b10:	cbz	x26, 4221e0 <ferror@plt+0x1e940>
  421b14:	sub	x8, x24, x25
  421b18:	stur	x8, [x29, #-16]
  421b1c:	sub	w8, w21, #0x3
  421b20:	str	w8, [sp, #4]
  421b24:	and	x16, x19, #0xffffffff
  421b28:	and	x8, x23, #0xffffffff
  421b2c:	str	x8, [sp, #16]
  421b30:	stur	x16, [x29, #-8]
  421b34:	str	x25, [sp, #24]
  421b38:	b	421b4c <ferror@plt+0x1e2ac>
  421b3c:	mov	w8, #0x1                   	// #1
  421b40:	str	w8, [x20]
  421b44:	ldr	x26, [x26, #24]
  421b48:	cbz	x26, 4221e0 <ferror@plt+0x1e940>
  421b4c:	ldr	x8, [x26]
  421b50:	cbz	x8, 4221e0 <ferror@plt+0x1e940>
  421b54:	ldr	x8, [x26, #8]
  421b58:	sub	x9, x8, #0x1
  421b5c:	cmp	x9, #0x1f
  421b60:	b.hi	421bb0 <ferror@plt+0x1e310>  // b.pmore
  421b64:	adrp	x11, 444000 <warn@@Base+0x6fcc>
  421b68:	add	x11, x11, #0xe2
  421b6c:	adr	x8, 421b80 <ferror@plt+0x1e2e0>
  421b70:	ldrh	w10, [x11, x9, lsl #1]
  421b74:	add	x8, x8, x10, lsl #2
  421b78:	mov	w27, #0x1                   	// #1
  421b7c:	br	x8
  421b80:	mov	w8, w22
  421b84:	mov	x22, x19
  421b88:	add	x19, x28, #0x1
  421b8c:	str	x20, [sp, #8]
  421b90:	mov	x20, x25
  421b94:	mov	x25, x23
  421b98:	mov	w23, w21
  421b9c:	mov	w21, w8
  421ba0:	cmp	x19, x24
  421ba4:	b.cs	421e44 <ferror@plt+0x1e5a4>  // b.hs, b.nlast
  421ba8:	mov	w1, #0x1                   	// #1
  421bac:	b	421e64 <ferror@plt+0x1e5c4>
  421bb0:	mov	x9, #0xffffffffffffe0ff    	// #-7937
  421bb4:	add	x9, x8, x9
  421bb8:	cmp	x9, #0x2
  421bbc:	b.cc	421c40 <ferror@plt+0x1e3a0>  // b.lo, b.ul, b.last
  421bc0:	mov	x9, #0xffffffffffffe0e0    	// #-7968
  421bc4:	add	x8, x8, x9
  421bc8:	cmp	x8, #0x2
  421bcc:	b.cs	4221e0 <ferror@plt+0x1e940>  // b.hs, b.nlast
  421bd0:	cmp	x16, #0x9
  421bd4:	mov	w27, w19
  421bd8:	b.cc	421c10 <ferror@plt+0x1e370>  // b.lo, b.ul, b.last
  421bdc:	ldur	x3, [x29, #-8]
  421be0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  421be4:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  421be8:	mov	w4, #0x5                   	// #5
  421bec:	mov	x0, xzr
  421bf0:	add	x1, x1, #0x40d
  421bf4:	add	x2, x2, #0x455
  421bf8:	bl	4035d0 <dcngettext@plt>
  421bfc:	mov	w2, #0x8                   	// #8
  421c00:	mov	w1, w19
  421c04:	mov	w27, #0x8                   	// #8
  421c08:	bl	43cf70 <error@@Base>
  421c0c:	ldur	x16, [x29, #-8]
  421c10:	add	x8, x28, w27, uxtw
  421c14:	cmp	x8, x24
  421c18:	b.cc	421c28 <ferror@plt+0x1e388>  // b.lo, b.ul, b.last
  421c1c:	cmp	x28, x24
  421c20:	b.cs	421c34 <ferror@plt+0x1e394>  // b.hs, b.nlast
  421c24:	sub	w27, w24, w28
  421c28:	sub	w8, w27, #0x1
  421c2c:	cmp	w8, #0x7
  421c30:	b.ls	421e20 <ferror@plt+0x1e580>  // b.plast
  421c34:	mov	x27, xzr
  421c38:	add	x28, x28, x19
  421c3c:	b	4220fc <ferror@plt+0x1e85c>
  421c40:	mov	x9, xzr
  421c44:	mov	x27, xzr
  421c48:	mov	w10, wzr
  421c4c:	mov	w8, #0x1                   	// #1
  421c50:	b	421c68 <ferror@plt+0x1e3c8>
  421c54:	orr	w13, w8, #0x2
  421c58:	cmp	w12, #0x0
  421c5c:	csel	w8, w8, w13, eq  // eq = none
  421c60:	add	x9, x9, #0x1
  421c64:	tbz	w11, #7, 421d80 <ferror@plt+0x1e4e0>
  421c68:	add	x11, x28, x9
  421c6c:	cmp	x11, x24
  421c70:	b.cs	421d84 <ferror@plt+0x1e4e4>  // b.hs, b.nlast
  421c74:	ldrb	w11, [x11]
  421c78:	cmp	w10, #0x3f
  421c7c:	and	x12, x11, #0x7f
  421c80:	b.hi	421c54 <ferror@plt+0x1e3b4>  // b.pmore
  421c84:	mov	w13, w10
  421c88:	lsl	x15, x12, x13
  421c8c:	orr	x27, x15, x27
  421c90:	lsr	x13, x27, x13
  421c94:	orr	w14, w8, #0x2
  421c98:	cmp	x13, x12
  421c9c:	csel	w8, w8, w14, eq  // eq = none
  421ca0:	add	w10, w10, #0x7
  421ca4:	add	x9, x9, #0x1
  421ca8:	tbnz	w11, #7, 421c68 <ferror@plt+0x1e3c8>
  421cac:	b	421d80 <ferror@plt+0x1e4e0>
  421cb0:	mov	x27, xzr
  421cb4:	add	x28, x28, #0x8
  421cb8:	b	4220fc <ferror@plt+0x1e85c>
  421cbc:	mov	w8, w22
  421cc0:	mov	x22, x20
  421cc4:	mov	x20, x19
  421cc8:	add	x19, x28, #0x2
  421ccc:	mov	x25, x23
  421cd0:	mov	w23, w21
  421cd4:	mov	w21, w8
  421cd8:	cmp	x19, x24
  421cdc:	b.cs	421dc4 <ferror@plt+0x1e524>  // b.hs, b.nlast
  421ce0:	mov	w1, #0x2                   	// #2
  421ce4:	b	421de4 <ferror@plt+0x1e544>
  421ce8:	mov	w8, w22
  421cec:	mov	x22, x20
  421cf0:	mov	x20, x19
  421cf4:	add	x19, x28, #0x4
  421cf8:	mov	x25, x23
  421cfc:	mov	w23, w21
  421d00:	mov	w21, w8
  421d04:	cmp	x19, x24
  421d08:	b.cs	421dc4 <ferror@plt+0x1e524>  // b.hs, b.nlast
  421d0c:	mov	w1, #0x4                   	// #4
  421d10:	b	421de4 <ferror@plt+0x1e544>
  421d14:	mov	x9, xzr
  421d18:	mov	x27, xzr
  421d1c:	mov	w10, wzr
  421d20:	mov	w8, #0x1                   	// #1
  421d24:	b	421d3c <ferror@plt+0x1e49c>
  421d28:	orr	w13, w8, #0x2
  421d2c:	cmp	w12, #0x0
  421d30:	csel	w8, w8, w13, eq  // eq = none
  421d34:	add	x9, x9, #0x1
  421d38:	tbz	w11, #7, 421d80 <ferror@plt+0x1e4e0>
  421d3c:	add	x11, x28, x9
  421d40:	cmp	x11, x24
  421d44:	b.cs	421d84 <ferror@plt+0x1e4e4>  // b.hs, b.nlast
  421d48:	ldrb	w11, [x11]
  421d4c:	cmp	w10, #0x3f
  421d50:	and	x12, x11, #0x7f
  421d54:	b.hi	421d28 <ferror@plt+0x1e488>  // b.pmore
  421d58:	mov	w13, w10
  421d5c:	lsl	x15, x12, x13
  421d60:	orr	x27, x15, x27
  421d64:	lsr	x13, x27, x13
  421d68:	orr	w14, w8, #0x2
  421d6c:	cmp	x13, x12
  421d70:	csel	w8, w8, w14, eq  // eq = none
  421d74:	add	w10, w10, #0x7
  421d78:	add	x9, x9, #0x1
  421d7c:	tbnz	w11, #7, 421d3c <ferror@plt+0x1e49c>
  421d80:	and	w8, w8, #0xfffffffe
  421d84:	add	x28, x28, w9, uxtw
  421d88:	tbnz	w8, #0, 421da4 <ferror@plt+0x1e504>
  421d8c:	tbz	w8, #1, 4220fc <ferror@plt+0x1e85c>
  421d90:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  421d94:	mov	w2, #0x5                   	// #5
  421d98:	mov	x0, xzr
  421d9c:	add	x1, x1, #0xeca
  421da0:	b	421db4 <ferror@plt+0x1e514>
  421da4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  421da8:	mov	w2, #0x5                   	// #5
  421dac:	mov	x0, xzr
  421db0:	add	x1, x1, #0xeb9
  421db4:	bl	403700 <dcgettext@plt>
  421db8:	bl	43cf70 <error@@Base>
  421dbc:	ldur	x16, [x29, #-8]
  421dc0:	b	4220fc <ferror@plt+0x1e85c>
  421dc4:	cmp	x28, x24
  421dc8:	b.cs	421ddc <ferror@plt+0x1e53c>  // b.hs, b.nlast
  421dcc:	sub	w1, w24, w28
  421dd0:	sub	w8, w1, #0x1
  421dd4:	cmp	w8, #0x7
  421dd8:	b.ls	421de4 <ferror@plt+0x1e544>  // b.plast
  421ddc:	mov	x27, xzr
  421de0:	b	421dfc <ferror@plt+0x1e55c>
  421de4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  421de8:	ldr	x8, [x8, #696]
  421dec:	mov	x0, x28
  421df0:	blr	x8
  421df4:	ldur	x16, [x29, #-8]
  421df8:	mov	x27, x0
  421dfc:	mov	w8, w21
  421e00:	mov	w21, w23
  421e04:	mov	x23, x25
  421e08:	ldr	x25, [sp, #24]
  421e0c:	mov	x28, x19
  421e10:	mov	x19, x20
  421e14:	mov	x20, x22
  421e18:	mov	w22, w8
  421e1c:	b	4220fc <ferror@plt+0x1e85c>
  421e20:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  421e24:	ldr	x8, [x8, #696]
  421e28:	mov	x0, x28
  421e2c:	mov	w1, w27
  421e30:	blr	x8
  421e34:	ldur	x16, [x29, #-8]
  421e38:	mov	x27, x0
  421e3c:	add	x28, x28, x19
  421e40:	b	4220fc <ferror@plt+0x1e85c>
  421e44:	cmp	x28, x24
  421e48:	b.cs	421e5c <ferror@plt+0x1e5bc>  // b.hs, b.nlast
  421e4c:	sub	w1, w24, w28
  421e50:	sub	w8, w1, #0x1
  421e54:	cmp	w8, #0x7
  421e58:	b.ls	421e64 <ferror@plt+0x1e5c4>  // b.plast
  421e5c:	mov	x27, xzr
  421e60:	b	421e7c <ferror@plt+0x1e5dc>
  421e64:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  421e68:	ldr	x8, [x8, #696]
  421e6c:	mov	x0, x28
  421e70:	blr	x8
  421e74:	ldur	x16, [x29, #-8]
  421e78:	mov	x27, x0
  421e7c:	mov	w8, w21
  421e80:	mov	w21, w23
  421e84:	mov	x23, x25
  421e88:	mov	x25, x20
  421e8c:	ldr	x20, [sp, #8]
  421e90:	mov	x28, x19
  421e94:	mov	x19, x22
  421e98:	mov	w22, w8
  421e9c:	b	4220fc <ferror@plt+0x1e85c>
  421ea0:	add	x8, x28, #0x2
  421ea4:	cmp	x8, x24
  421ea8:	b.cs	422034 <ferror@plt+0x1e794>  // b.hs, b.nlast
  421eac:	mov	w1, #0x2                   	// #2
  421eb0:	b	422054 <ferror@plt+0x1e7b4>
  421eb4:	add	x8, x28, #0x4
  421eb8:	cmp	x8, x24
  421ebc:	b.cs	422078 <ferror@plt+0x1e7d8>  // b.hs, b.nlast
  421ec0:	mov	w1, #0x4                   	// #4
  421ec4:	b	422098 <ferror@plt+0x1e7f8>
  421ec8:	sub	x1, x24, x28
  421ecc:	mov	x0, x28
  421ed0:	bl	403020 <strnlen@plt>
  421ed4:	ldur	x16, [x29, #-8]
  421ed8:	add	x8, x0, x28
  421edc:	mov	x27, xzr
  421ee0:	add	x28, x8, #0x1
  421ee4:	b	4220fc <ferror@plt+0x1e85c>
  421ee8:	add	x8, x28, #0x1
  421eec:	cmp	x8, x24
  421ef0:	b.cs	4220bc <ferror@plt+0x1e81c>  // b.hs, b.nlast
  421ef4:	mov	w1, #0x1                   	// #1
  421ef8:	b	4220dc <ferror@plt+0x1e83c>
  421efc:	mov	x9, xzr
  421f00:	mov	x27, xzr
  421f04:	mov	w10, wzr
  421f08:	mov	w8, #0x1                   	// #1
  421f0c:	b	421f24 <ferror@plt+0x1e684>
  421f10:	orr	w13, w8, #0x2
  421f14:	cmp	w12, #0x0
  421f18:	csel	w8, w8, w13, eq  // eq = none
  421f1c:	add	x9, x9, #0x1
  421f20:	tbz	w11, #7, 421f68 <ferror@plt+0x1e6c8>
  421f24:	add	x11, x28, x9
  421f28:	cmp	x11, x24
  421f2c:	b.cs	421d84 <ferror@plt+0x1e4e4>  // b.hs, b.nlast
  421f30:	ldrb	w11, [x11]
  421f34:	cmp	w10, #0x3f
  421f38:	and	x12, x11, #0x7f
  421f3c:	b.hi	421f10 <ferror@plt+0x1e670>  // b.pmore
  421f40:	mov	w13, w10
  421f44:	lsl	x15, x12, x13
  421f48:	orr	x27, x15, x27
  421f4c:	lsr	x13, x27, x13
  421f50:	orr	w14, w8, #0x2
  421f54:	cmp	x13, x12
  421f58:	csel	w8, w8, w14, eq  // eq = none
  421f5c:	add	w10, w10, #0x7
  421f60:	add	x9, x9, #0x1
  421f64:	tbnz	w11, #7, 421f24 <ferror@plt+0x1e684>
  421f68:	and	w8, w8, #0xfffffffe
  421f6c:	tbz	w11, #6, 421d84 <ferror@plt+0x1e4e4>
  421f70:	cmp	w10, #0x40
  421f74:	b.cs	421d84 <ferror@plt+0x1e4e4>  // b.hs, b.nlast
  421f78:	mov	x11, #0xffffffffffffffff    	// #-1
  421f7c:	lsl	x10, x11, x10
  421f80:	orr	x27, x10, x27
  421f84:	b	421d84 <ferror@plt+0x1e4e4>
  421f88:	cmp	w21, #0x2
  421f8c:	b.ne	42217c <ferror@plt+0x1e8dc>  // b.any
  421f90:	ldr	x8, [sp, #16]
  421f94:	mov	w27, w23
  421f98:	cmp	x8, #0x9
  421f9c:	b.cc	421fd4 <ferror@plt+0x1e734>  // b.lo, b.ul, b.last
  421fa0:	ldr	x3, [sp, #16]
  421fa4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  421fa8:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  421fac:	mov	w4, #0x5                   	// #5
  421fb0:	mov	x0, xzr
  421fb4:	add	x1, x1, #0x40d
  421fb8:	add	x2, x2, #0x455
  421fbc:	bl	4035d0 <dcngettext@plt>
  421fc0:	mov	w2, #0x8                   	// #8
  421fc4:	mov	w1, w23
  421fc8:	mov	w27, #0x8                   	// #8
  421fcc:	bl	43cf70 <error@@Base>
  421fd0:	ldur	x16, [x29, #-8]
  421fd4:	add	x8, x28, w27, uxtw
  421fd8:	cmp	x8, x24
  421fdc:	b.cc	421fec <ferror@plt+0x1e74c>  // b.lo, b.ul, b.last
  421fe0:	cmp	x28, x24
  421fe4:	b.cs	421ff8 <ferror@plt+0x1e758>  // b.hs, b.nlast
  421fe8:	sub	w27, w24, w28
  421fec:	sub	w8, w27, #0x1
  421ff0:	cmp	w8, #0x7
  421ff4:	b.ls	422010 <ferror@plt+0x1e770>  // b.plast
  421ff8:	mov	x27, xzr
  421ffc:	add	x28, x28, x23
  422000:	b	4220fc <ferror@plt+0x1e85c>
  422004:	mov	x27, xzr
  422008:	add	x28, x28, #0x10
  42200c:	b	4220fc <ferror@plt+0x1e85c>
  422010:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  422014:	ldr	x8, [x8, #696]
  422018:	mov	x0, x28
  42201c:	mov	w1, w27
  422020:	blr	x8
  422024:	ldur	x16, [x29, #-8]
  422028:	mov	x27, x0
  42202c:	add	x28, x28, x23
  422030:	b	4220fc <ferror@plt+0x1e85c>
  422034:	cmp	x28, x24
  422038:	b.cs	42204c <ferror@plt+0x1e7ac>  // b.hs, b.nlast
  42203c:	sub	w1, w24, w28
  422040:	sub	w8, w1, #0x1
  422044:	cmp	w8, #0x7
  422048:	b.ls	422054 <ferror@plt+0x1e7b4>  // b.plast
  42204c:	mov	x27, xzr
  422050:	b	42206c <ferror@plt+0x1e7cc>
  422054:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  422058:	ldr	x8, [x8, #696]
  42205c:	mov	x0, x28
  422060:	blr	x8
  422064:	ldur	x16, [x29, #-8]
  422068:	mov	x27, x0
  42206c:	add	x8, x27, x28
  422070:	add	x28, x8, #0x2
  422074:	b	4220fc <ferror@plt+0x1e85c>
  422078:	cmp	x28, x24
  42207c:	b.cs	422090 <ferror@plt+0x1e7f0>  // b.hs, b.nlast
  422080:	sub	w1, w24, w28
  422084:	sub	w8, w1, #0x1
  422088:	cmp	w8, #0x7
  42208c:	b.ls	422098 <ferror@plt+0x1e7f8>  // b.plast
  422090:	mov	x27, xzr
  422094:	b	4220b0 <ferror@plt+0x1e810>
  422098:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  42209c:	ldr	x8, [x8, #696]
  4220a0:	mov	x0, x28
  4220a4:	blr	x8
  4220a8:	ldur	x16, [x29, #-8]
  4220ac:	mov	x27, x0
  4220b0:	add	x8, x27, x28
  4220b4:	add	x28, x8, #0x4
  4220b8:	b	4220fc <ferror@plt+0x1e85c>
  4220bc:	cmp	x28, x24
  4220c0:	b.cs	4220d4 <ferror@plt+0x1e834>  // b.hs, b.nlast
  4220c4:	sub	w1, w24, w28
  4220c8:	sub	w8, w1, #0x1
  4220cc:	cmp	w8, #0x7
  4220d0:	b.ls	4220dc <ferror@plt+0x1e83c>  // b.plast
  4220d4:	mov	x27, xzr
  4220d8:	b	4220f4 <ferror@plt+0x1e854>
  4220dc:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4220e0:	ldr	x8, [x8, #696]
  4220e4:	mov	x0, x28
  4220e8:	blr	x8
  4220ec:	ldur	x16, [x29, #-8]
  4220f0:	mov	x27, x0
  4220f4:	add	x8, x27, x28
  4220f8:	add	x28, x8, #0x1
  4220fc:	cmp	x28, x24
  422100:	csel	x28, x24, x28, hi  // hi = pmore
  422104:	cbz	x28, 4221e0 <ferror@plt+0x1e940>
  422108:	ldr	x8, [x26]
  42210c:	cmp	x8, #0x3e
  422110:	b.eq	422158 <ferror@plt+0x1e8b8>  // b.none
  422114:	cmp	x8, #0x49
  422118:	b.ne	421b44 <ferror@plt+0x1e2a4>  // b.any
  42211c:	cbnz	w22, 4221e0 <ferror@plt+0x1e940>
  422120:	ldur	x8, [x29, #-16]
  422124:	cmp	x27, x8
  422128:	b.cs	4221e0 <ferror@plt+0x1e940>  // b.hs, b.nlast
  42212c:	add	x1, x25, x27
  422130:	mov	w7, #0x1                   	// #1
  422134:	mov	x0, x25
  422138:	mov	x2, x24
  42213c:	mov	x3, x23
  422140:	mov	x4, x19
  422144:	mov	w5, w21
  422148:	mov	x6, x20
  42214c:	bl	421a04 <ferror@plt+0x1e164>
  422150:	ldur	x16, [x29, #-8]
  422154:	b	421b44 <ferror@plt+0x1e2a4>
  422158:	cmp	x27, #0xe
  42215c:	b.hi	421b3c <ferror@plt+0x1e29c>  // b.pmore
  422160:	mov	w8, #0x1                   	// #1
  422164:	lsl	x8, x8, x27
  422168:	mov	w9, #0x4186                	// #16774
  42216c:	tst	x8, x9
  422170:	b.eq	421b3c <ferror@plt+0x1e29c>  // b.none
  422174:	str	wzr, [x20]
  422178:	b	421b44 <ferror@plt+0x1e2a4>
  42217c:	ldr	w8, [sp, #4]
  422180:	cmp	w8, #0x1
  422184:	b.hi	4221e0 <ferror@plt+0x1e940>  // b.pmore
  422188:	cmp	x16, #0x9
  42218c:	mov	w27, w19
  422190:	b.cc	4221c8 <ferror@plt+0x1e928>  // b.lo, b.ul, b.last
  422194:	ldur	x3, [x29, #-8]
  422198:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42219c:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  4221a0:	mov	w4, #0x5                   	// #5
  4221a4:	mov	x0, xzr
  4221a8:	add	x1, x1, #0x40d
  4221ac:	add	x2, x2, #0x455
  4221b0:	bl	4035d0 <dcngettext@plt>
  4221b4:	mov	w2, #0x8                   	// #8
  4221b8:	mov	w1, w19
  4221bc:	mov	w27, #0x8                   	// #8
  4221c0:	bl	43cf70 <error@@Base>
  4221c4:	ldur	x16, [x29, #-8]
  4221c8:	add	x8, x28, w27, uxtw
  4221cc:	cmp	x8, x24
  4221d0:	b.cc	421c28 <ferror@plt+0x1e388>  // b.lo, b.ul, b.last
  4221d4:	cmp	x28, x24
  4221d8:	b.cc	421c24 <ferror@plt+0x1e384>  // b.lo, b.ul, b.last
  4221dc:	b	421c34 <ferror@plt+0x1e394>
  4221e0:	ldp	x20, x19, [sp, #128]
  4221e4:	ldp	x22, x21, [sp, #112]
  4221e8:	ldp	x24, x23, [sp, #96]
  4221ec:	ldp	x26, x25, [sp, #80]
  4221f0:	ldp	x28, x27, [sp, #64]
  4221f4:	ldp	x29, x30, [sp, #48]
  4221f8:	add	sp, sp, #0x90
  4221fc:	ret
  422200:	sub	sp, sp, #0xc0
  422204:	stp	x29, x30, [sp, #96]
  422208:	add	x29, sp, #0x60
  42220c:	cmp	x4, #0x1
  422210:	stp	x28, x27, [sp, #112]
  422214:	stp	x26, x25, [sp, #128]
  422218:	stp	x24, x23, [sp, #144]
  42221c:	stp	x22, x21, [sp, #160]
  422220:	stp	x20, x19, [sp, #176]
  422224:	str	x5, [sp, #48]
  422228:	stur	x0, [x29, #-40]
  42222c:	b.lt	424d98 <ferror@plt+0x214f8>  // b.tstop
  422230:	mov	w8, w1
  422234:	str	x8, [sp, #32]
  422238:	mov	w8, w2
  42223c:	str	x8, [sp, #24]
  422240:	cmp	w1, #0x8
  422244:	mov	w8, #0x8                   	// #8
  422248:	mov	w9, #0x10                  	// #16
  42224c:	csel	w8, w1, w8, cc  // cc = lo, ul, last
  422250:	adrp	x21, 444000 <warn@@Base+0x6fcc>
  422254:	mov	x27, x6
  422258:	mov	w22, w3
  42225c:	mov	x25, x0
  422260:	mov	w23, wzr
  422264:	add	x24, x0, x4
  422268:	sub	w8, w9, w8, lsl #1
  42226c:	add	x21, x21, #0x122
  422270:	stp	w2, w1, [sp, #40]
  422274:	str	x8, [sp, #8]
  422278:	add	x28, x25, #0x1
  42227c:	stur	x28, [x29, #-40]
  422280:	ldrb	w26, [x25]
  422284:	sub	w8, w26, #0x3
  422288:	cmp	w8, #0xfa
  42228c:	b.hi	424da0 <ferror@plt+0x21500>  // b.pmore
  422290:	adr	x9, 4222a0 <ferror@plt+0x1ea00>
  422294:	ldrh	w10, [x21, x8, lsl #1]
  422298:	add	x9, x9, x10, lsl #2
  42229c:	br	x9
  4222a0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  4222a4:	sub	w1, w26, #0x30
  4222a8:	add	x0, x0, #0xffe
  4222ac:	bl	4037a0 <printf@plt>
  4222b0:	b	424d7c <ferror@plt+0x214dc>
  4222b4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4222b8:	ldr	x8, [x8, #1288]
  4222bc:	sub	w19, w26, #0x50
  4222c0:	cbz	x8, 4222d4 <ferror@plt+0x1ea34>
  4222c4:	mov	w0, w19
  4222c8:	blr	x8
  4222cc:	mov	x25, x0
  4222d0:	cbnz	x0, 4222f4 <ferror@plt+0x1ea54>
  4222d4:	adrp	x25, 466000 <_bfd_std_section+0x110>
  4222d8:	add	x25, x25, #0xed4
  4222dc:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  4222e0:	add	x2, x2, #0x335
  4222e4:	mov	w1, #0x40                  	// #64
  4222e8:	mov	x0, x25
  4222ec:	mov	w3, w19
  4222f0:	bl	403160 <snprintf@plt>
  4222f4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4222f8:	add	x0, x0, #0xa
  4222fc:	mov	w1, w19
  422300:	mov	x2, x25
  422304:	bl	4037a0 <printf@plt>
  422308:	b	424d7c <ferror@plt+0x214dc>
  42230c:	mov	x9, xzr
  422310:	mov	x25, xzr
  422314:	mov	w10, wzr
  422318:	mov	w8, #0x1                   	// #1
  42231c:	b	422334 <ferror@plt+0x1ea94>
  422320:	orr	w13, w8, #0x2
  422324:	cmp	w12, #0x0
  422328:	csel	w8, w8, w13, eq  // eq = none
  42232c:	add	x9, x9, #0x1
  422330:	tbz	w11, #7, 422378 <ferror@plt+0x1ead8>
  422334:	add	x11, x28, x9
  422338:	cmp	x11, x24
  42233c:	b.cs	422394 <ferror@plt+0x1eaf4>  // b.hs, b.nlast
  422340:	ldrb	w11, [x11]
  422344:	cmp	w10, #0x3f
  422348:	and	x12, x11, #0x7f
  42234c:	b.hi	422320 <ferror@plt+0x1ea80>  // b.pmore
  422350:	mov	w13, w10
  422354:	lsl	x15, x12, x13
  422358:	orr	x25, x15, x25
  42235c:	lsr	x13, x25, x13
  422360:	orr	w14, w8, #0x2
  422364:	cmp	x13, x12
  422368:	csel	w8, w8, w14, eq  // eq = none
  42236c:	add	w10, w10, #0x7
  422370:	add	x9, x9, #0x1
  422374:	tbnz	w11, #7, 422334 <ferror@plt+0x1ea94>
  422378:	and	w8, w8, #0xfffffffe
  42237c:	tbz	w11, #6, 422394 <ferror@plt+0x1eaf4>
  422380:	cmp	w10, #0x40
  422384:	b.cs	422394 <ferror@plt+0x1eaf4>  // b.hs, b.nlast
  422388:	mov	x11, #0xffffffffffffffff    	// #-1
  42238c:	lsl	x10, x11, x10
  422390:	orr	x25, x10, x25
  422394:	add	x9, x28, w9, uxtw
  422398:	stur	x9, [x29, #-40]
  42239c:	tbnz	w8, #0, 4223b0 <ferror@plt+0x1eb10>
  4223a0:	tbz	w8, #1, 4223c8 <ferror@plt+0x1eb28>
  4223a4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4223a8:	add	x1, x1, #0xeca
  4223ac:	b	4223b8 <ferror@plt+0x1eb18>
  4223b0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4223b4:	add	x1, x1, #0xeb9
  4223b8:	mov	w2, #0x5                   	// #5
  4223bc:	mov	x0, xzr
  4223c0:	bl	403700 <dcgettext@plt>
  4223c4:	bl	43cf70 <error@@Base>
  4223c8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4223cc:	ldr	x8, [x8, #1288]
  4223d0:	sub	w19, w26, #0x70
  4223d4:	cbz	x8, 4223e8 <ferror@plt+0x1eb48>
  4223d8:	mov	w0, w19
  4223dc:	blr	x8
  4223e0:	mov	x26, x0
  4223e4:	cbnz	x0, 422408 <ferror@plt+0x1eb68>
  4223e8:	adrp	x26, 466000 <_bfd_std_section+0x110>
  4223ec:	add	x26, x26, #0xed4
  4223f0:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  4223f4:	add	x2, x2, #0x335
  4223f8:	mov	w1, #0x40                  	// #64
  4223fc:	mov	x0, x26
  422400:	mov	w3, w19
  422404:	bl	403160 <snprintf@plt>
  422408:	adrp	x8, 466000 <_bfd_std_section+0x110>
  42240c:	ldrsw	x9, [x8, #1436]
  422410:	adrp	x10, 466000 <_bfd_std_section+0x110>
  422414:	add	x10, x10, #0x5a0
  422418:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42241c:	add	w11, w9, #0x1
  422420:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  422424:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  422428:	add	x28, x10, x9, lsl #6
  42242c:	and	w9, w11, #0xf
  422430:	add	x1, x1, #0xe82
  422434:	add	x2, x2, #0x38
  422438:	add	x3, x3, #0x924
  42243c:	sub	x0, x29, #0x20
  422440:	str	w9, [x8, #1436]
  422444:	bl	4030a0 <sprintf@plt>
  422448:	sub	x2, x29, #0x20
  42244c:	mov	w1, #0x40                  	// #64
  422450:	mov	x0, x28
  422454:	mov	x3, x25
  422458:	bl	403160 <snprintf@plt>
  42245c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  422460:	add	x0, x0, #0x1b
  422464:	mov	w1, w19
  422468:	mov	x2, x26
  42246c:	mov	x3, x28
  422470:	bl	4037a0 <printf@plt>
  422474:	b	424d7c <ferror@plt+0x214dc>
  422478:	adrp	x20, 449000 <warn@@Base+0xbfcc>
  42247c:	adrp	x21, 449000 <warn@@Base+0xbfcc>
  422480:	cmp	w22, #0x2
  422484:	add	x20, x20, #0x238
  422488:	add	x21, x21, #0x221
  42248c:	b.eq	42397c <ferror@plt+0x200dc>  // b.none
  422490:	ldr	w19, [sp, #40]
  422494:	cmn	w22, #0x1
  422498:	b.eq	424df4 <ferror@plt+0x21554>  // b.none
  42249c:	cmp	w19, #0x9
  4224a0:	b.cc	4224d4 <ferror@plt+0x1ec34>  // b.lo, b.ul, b.last
  4224a4:	ldr	x3, [sp, #24]
  4224a8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4224ac:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  4224b0:	add	x1, x1, #0x40d
  4224b4:	add	x2, x2, #0x455
  4224b8:	mov	w4, #0x5                   	// #5
  4224bc:	mov	x0, xzr
  4224c0:	bl	4035d0 <dcngettext@plt>
  4224c4:	ldr	w1, [sp, #40]
  4224c8:	mov	w2, #0x8                   	// #8
  4224cc:	mov	w19, #0x8                   	// #8
  4224d0:	bl	43cf70 <error@@Base>
  4224d4:	add	x8, x28, w19, uxtw
  4224d8:	cmp	x8, x24
  4224dc:	b.cc	4224ec <ferror@plt+0x1ec4c>  // b.lo, b.ul, b.last
  4224e0:	cmp	x28, x24
  4224e4:	b.cs	4224f8 <ferror@plt+0x1ec58>  // b.hs, b.nlast
  4224e8:	sub	w19, w24, w28
  4224ec:	sub	w8, w19, #0x1
  4224f0:	cmp	w8, #0x7
  4224f4:	b.ls	424888 <ferror@plt+0x20fe8>  // b.plast
  4224f8:	mov	x25, xzr
  4224fc:	b	4248a0 <ferror@plt+0x21000>
  422500:	mov	x9, xzr
  422504:	mov	x20, xzr
  422508:	mov	w10, wzr
  42250c:	mov	w8, #0x1                   	// #1
  422510:	b	422528 <ferror@plt+0x1ec88>
  422514:	orr	w13, w8, #0x2
  422518:	cmp	w12, #0x0
  42251c:	csel	w8, w8, w13, eq  // eq = none
  422520:	add	x9, x9, #0x1
  422524:	tbz	w11, #7, 42256c <ferror@plt+0x1eccc>
  422528:	add	x11, x28, x9
  42252c:	cmp	x11, x24
  422530:	b.cs	422570 <ferror@plt+0x1ecd0>  // b.hs, b.nlast
  422534:	ldrb	w11, [x11]
  422538:	cmp	w10, #0x3f
  42253c:	and	x12, x11, #0x7f
  422540:	b.hi	422514 <ferror@plt+0x1ec74>  // b.pmore
  422544:	mov	w13, w10
  422548:	lsl	x15, x12, x13
  42254c:	orr	x20, x15, x20
  422550:	lsr	x13, x20, x13
  422554:	orr	w14, w8, #0x2
  422558:	cmp	x13, x12
  42255c:	csel	w8, w8, w14, eq  // eq = none
  422560:	add	w10, w10, #0x7
  422564:	add	x9, x9, #0x1
  422568:	tbnz	w11, #7, 422528 <ferror@plt+0x1ec88>
  42256c:	and	w8, w8, #0xfffffffe
  422570:	add	x19, x28, w9, uxtw
  422574:	stur	x19, [x29, #-40]
  422578:	tbnz	w8, #0, 4232e8 <ferror@plt+0x1fa48>
  42257c:	tbz	w8, #1, 423300 <ferror@plt+0x1fa60>
  422580:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  422584:	add	x1, x1, #0xeca
  422588:	b	4232f0 <ferror@plt+0x1fa50>
  42258c:	mov	x9, xzr
  422590:	mov	x19, xzr
  422594:	mov	w10, wzr
  422598:	mov	w8, #0x1                   	// #1
  42259c:	b	4225b4 <ferror@plt+0x1ed14>
  4225a0:	orr	w13, w8, #0x2
  4225a4:	cmp	w12, #0x0
  4225a8:	csel	w8, w8, w13, eq  // eq = none
  4225ac:	add	x9, x9, #0x1
  4225b0:	tbz	w11, #7, 4225f8 <ferror@plt+0x1ed58>
  4225b4:	add	x11, x28, x9
  4225b8:	cmp	x11, x24
  4225bc:	b.cs	4225fc <ferror@plt+0x1ed5c>  // b.hs, b.nlast
  4225c0:	ldrb	w11, [x11]
  4225c4:	cmp	w10, #0x3f
  4225c8:	and	x12, x11, #0x7f
  4225cc:	b.hi	4225a0 <ferror@plt+0x1ed00>  // b.pmore
  4225d0:	mov	w13, w10
  4225d4:	lsl	x15, x12, x13
  4225d8:	orr	x19, x15, x19
  4225dc:	lsr	x13, x19, x13
  4225e0:	orr	w14, w8, #0x2
  4225e4:	cmp	x13, x12
  4225e8:	csel	w8, w8, w14, eq  // eq = none
  4225ec:	add	w10, w10, #0x7
  4225f0:	add	x9, x9, #0x1
  4225f4:	tbnz	w11, #7, 4225b4 <ferror@plt+0x1ed14>
  4225f8:	and	w8, w8, #0xfffffffe
  4225fc:	add	x9, x28, w9, uxtw
  422600:	stur	x9, [x29, #-40]
  422604:	tbnz	w8, #0, 423378 <ferror@plt+0x1fad8>
  422608:	tbz	w8, #1, 423390 <ferror@plt+0x1faf0>
  42260c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  422610:	add	x1, x1, #0xeca
  422614:	b	423380 <ferror@plt+0x1fae0>
  422618:	mov	x9, xzr
  42261c:	mov	x19, xzr
  422620:	mov	w10, wzr
  422624:	mov	w8, #0x1                   	// #1
  422628:	b	422640 <ferror@plt+0x1eda0>
  42262c:	orr	w13, w8, #0x2
  422630:	cmp	w12, #0x0
  422634:	csel	w8, w8, w13, eq  // eq = none
  422638:	add	x9, x9, #0x1
  42263c:	tbz	w11, #7, 422684 <ferror@plt+0x1ede4>
  422640:	add	x11, x28, x9
  422644:	cmp	x11, x24
  422648:	b.cs	422688 <ferror@plt+0x1ede8>  // b.hs, b.nlast
  42264c:	ldrb	w11, [x11]
  422650:	cmp	w10, #0x3f
  422654:	and	x12, x11, #0x7f
  422658:	b.hi	42262c <ferror@plt+0x1ed8c>  // b.pmore
  42265c:	mov	w13, w10
  422660:	lsl	x15, x12, x13
  422664:	orr	x19, x15, x19
  422668:	lsr	x13, x19, x13
  42266c:	orr	w14, w8, #0x2
  422670:	cmp	x13, x12
  422674:	csel	w8, w8, w14, eq  // eq = none
  422678:	add	w10, w10, #0x7
  42267c:	add	x9, x9, #0x1
  422680:	tbnz	w11, #7, 422640 <ferror@plt+0x1eda0>
  422684:	and	w8, w8, #0xfffffffe
  422688:	add	x9, x28, w9, uxtw
  42268c:	stur	x9, [x29, #-40]
  422690:	tbnz	w8, #0, 423440 <ferror@plt+0x1fba0>
  422694:	tbz	w8, #1, 423458 <ferror@plt+0x1fbb8>
  422698:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42269c:	add	x1, x1, #0xeca
  4226a0:	b	423448 <ferror@plt+0x1fba8>
  4226a4:	add	x8, x25, #0x2
  4226a8:	cmp	x8, x24
  4226ac:	b.cs	4235b8 <ferror@plt+0x1fd18>  // b.hs, b.nlast
  4226b0:	mov	w1, #0x1                   	// #1
  4226b4:	b	4235d8 <ferror@plt+0x1fd38>
  4226b8:	mov	x9, xzr
  4226bc:	mov	x20, xzr
  4226c0:	mov	w10, wzr
  4226c4:	mov	w8, #0x1                   	// #1
  4226c8:	b	4226e0 <ferror@plt+0x1ee40>
  4226cc:	orr	w13, w8, #0x2
  4226d0:	cmp	w12, #0x0
  4226d4:	csel	w8, w8, w13, eq  // eq = none
  4226d8:	add	x9, x9, #0x1
  4226dc:	tbz	w11, #7, 422724 <ferror@plt+0x1ee84>
  4226e0:	add	x11, x28, x9
  4226e4:	cmp	x11, x24
  4226e8:	b.cs	4227a8 <ferror@plt+0x1ef08>  // b.hs, b.nlast
  4226ec:	ldrb	w11, [x11]
  4226f0:	cmp	w10, #0x3f
  4226f4:	and	x12, x11, #0x7f
  4226f8:	b.hi	4226cc <ferror@plt+0x1ee2c>  // b.pmore
  4226fc:	mov	w13, w10
  422700:	lsl	x15, x12, x13
  422704:	orr	x20, x15, x20
  422708:	lsr	x13, x20, x13
  42270c:	orr	w14, w8, #0x2
  422710:	cmp	x13, x12
  422714:	csel	w8, w8, w14, eq  // eq = none
  422718:	add	w10, w10, #0x7
  42271c:	add	x9, x9, #0x1
  422720:	tbnz	w11, #7, 4226e0 <ferror@plt+0x1ee40>
  422724:	mov	w25, w23
  422728:	and	w8, w8, #0xfffffffe
  42272c:	b	4227ac <ferror@plt+0x1ef0c>
  422730:	mov	x9, xzr
  422734:	mov	x20, xzr
  422738:	mov	w10, wzr
  42273c:	mov	w8, #0x1                   	// #1
  422740:	b	422758 <ferror@plt+0x1eeb8>
  422744:	orr	w13, w8, #0x2
  422748:	cmp	w12, #0x0
  42274c:	csel	w8, w8, w13, eq  // eq = none
  422750:	add	x9, x9, #0x1
  422754:	tbz	w11, #7, 42279c <ferror@plt+0x1eefc>
  422758:	add	x11, x28, x9
  42275c:	cmp	x11, x24
  422760:	b.cs	4227cc <ferror@plt+0x1ef2c>  // b.hs, b.nlast
  422764:	ldrb	w11, [x11]
  422768:	cmp	w10, #0x3f
  42276c:	and	x12, x11, #0x7f
  422770:	b.hi	422744 <ferror@plt+0x1eea4>  // b.pmore
  422774:	mov	w13, w10
  422778:	lsl	x15, x12, x13
  42277c:	orr	x20, x15, x20
  422780:	lsr	x13, x20, x13
  422784:	orr	w14, w8, #0x2
  422788:	cmp	x13, x12
  42278c:	csel	w8, w8, w14, eq  // eq = none
  422790:	add	w10, w10, #0x7
  422794:	add	x9, x9, #0x1
  422798:	tbnz	w11, #7, 422758 <ferror@plt+0x1eeb8>
  42279c:	mov	w25, w23
  4227a0:	and	w8, w8, #0xfffffffe
  4227a4:	b	4227d0 <ferror@plt+0x1ef30>
  4227a8:	mov	w25, w23
  4227ac:	mov	x23, x21
  4227b0:	add	x9, x28, w9, uxtw
  4227b4:	stur	x9, [x29, #-40]
  4227b8:	tbnz	w8, #0, 4236a4 <ferror@plt+0x1fe04>
  4227bc:	tbz	w8, #1, 4236bc <ferror@plt+0x1fe1c>
  4227c0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4227c4:	add	x1, x1, #0xeca
  4227c8:	b	4236ac <ferror@plt+0x1fe0c>
  4227cc:	mov	w25, w23
  4227d0:	mov	x23, x21
  4227d4:	add	x9, x28, w9, uxtw
  4227d8:	stur	x9, [x29, #-40]
  4227dc:	tbnz	w8, #0, 4236d4 <ferror@plt+0x1fe34>
  4227e0:	tbz	w8, #1, 4236ec <ferror@plt+0x1fe4c>
  4227e4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4227e8:	add	x1, x1, #0xeca
  4227ec:	b	4236dc <ferror@plt+0x1fe3c>
  4227f0:	ldr	w19, [sp, #44]
  4227f4:	cmp	w19, #0x9
  4227f8:	b.cc	42282c <ferror@plt+0x1ef8c>  // b.lo, b.ul, b.last
  4227fc:	ldr	x3, [sp, #32]
  422800:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  422804:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  422808:	add	x1, x1, #0x40d
  42280c:	add	x2, x2, #0x455
  422810:	mov	w4, #0x5                   	// #5
  422814:	mov	x0, xzr
  422818:	bl	4035d0 <dcngettext@plt>
  42281c:	ldr	w1, [sp, #44]
  422820:	mov	w2, #0x8                   	// #8
  422824:	mov	w19, #0x8                   	// #8
  422828:	bl	43cf70 <error@@Base>
  42282c:	add	x8, x28, w19, uxtw
  422830:	cmp	x8, x24
  422834:	b.cc	422844 <ferror@plt+0x1efa4>  // b.lo, b.ul, b.last
  422838:	cmp	x28, x24
  42283c:	b.cs	422850 <ferror@plt+0x1efb0>  // b.hs, b.nlast
  422840:	sub	w19, w24, w28
  422844:	sub	w8, w19, #0x1
  422848:	cmp	w8, #0x7
  42284c:	b.ls	4247a8 <ferror@plt+0x20f08>  // b.plast
  422850:	mov	x19, xzr
  422854:	b	4247c0 <ferror@plt+0x20f20>
  422858:	adrp	x0, 448000 <warn@@Base+0xafcc>
  42285c:	add	x0, x0, #0xdea
  422860:	b	42313c <ferror@plt+0x1f89c>
  422864:	add	x8, x25, #0x2
  422868:	cmp	x8, x24
  42286c:	b.cs	4239e8 <ferror@plt+0x20148>  // b.hs, b.nlast
  422870:	mov	w1, #0x1                   	// #1
  422874:	b	423a08 <ferror@plt+0x20168>
  422878:	add	x8, x25, #0x2
  42287c:	cmp	x8, x24
  422880:	b.cs	423a2c <ferror@plt+0x2018c>  // b.hs, b.nlast
  422884:	mov	w1, #0x1                   	// #1
  422888:	b	423a3c <ferror@plt+0x2019c>
  42288c:	add	x8, x25, #0x3
  422890:	cmp	x8, x24
  422894:	b.cs	423a4c <ferror@plt+0x201ac>  // b.hs, b.nlast
  422898:	mov	w1, #0x2                   	// #2
  42289c:	b	423a6c <ferror@plt+0x201cc>
  4228a0:	add	x8, x25, #0x3
  4228a4:	cmp	x8, x24
  4228a8:	b.cs	423a90 <ferror@plt+0x201f0>  // b.hs, b.nlast
  4228ac:	mov	w1, #0x2                   	// #2
  4228b0:	b	423aa0 <ferror@plt+0x20200>
  4228b4:	add	x8, x25, #0x5
  4228b8:	cmp	x8, x24
  4228bc:	b.cs	423ab0 <ferror@plt+0x20210>  // b.hs, b.nlast
  4228c0:	mov	w1, #0x4                   	// #4
  4228c4:	b	423ad0 <ferror@plt+0x20230>
  4228c8:	add	x8, x25, #0x5
  4228cc:	cmp	x8, x24
  4228d0:	b.cs	423af4 <ferror@plt+0x20254>  // b.hs, b.nlast
  4228d4:	mov	w1, #0x4                   	// #4
  4228d8:	b	423b04 <ferror@plt+0x20264>
  4228dc:	add	x8, x25, #0x5
  4228e0:	cmp	x8, x24
  4228e4:	b.cs	423b14 <ferror@plt+0x20274>  // b.hs, b.nlast
  4228e8:	mov	w1, #0x4                   	// #4
  4228ec:	b	423b34 <ferror@plt+0x20294>
  4228f0:	add	x8, x25, #0x5
  4228f4:	cmp	x8, x24
  4228f8:	b.cs	423b70 <ferror@plt+0x202d0>  // b.hs, b.nlast
  4228fc:	mov	w1, #0x4                   	// #4
  422900:	b	423b80 <ferror@plt+0x202e0>
  422904:	mov	x9, xzr
  422908:	mov	x19, xzr
  42290c:	mov	w10, wzr
  422910:	mov	w8, #0x1                   	// #1
  422914:	b	42292c <ferror@plt+0x1f08c>
  422918:	orr	w13, w8, #0x2
  42291c:	cmp	w12, #0x0
  422920:	csel	w8, w8, w13, eq  // eq = none
  422924:	add	x9, x9, #0x1
  422928:	tbz	w11, #7, 422970 <ferror@plt+0x1f0d0>
  42292c:	add	x11, x28, x9
  422930:	cmp	x11, x24
  422934:	b.cs	422974 <ferror@plt+0x1f0d4>  // b.hs, b.nlast
  422938:	ldrb	w11, [x11]
  42293c:	cmp	w10, #0x3f
  422940:	and	x12, x11, #0x7f
  422944:	b.hi	422918 <ferror@plt+0x1f078>  // b.pmore
  422948:	mov	w13, w10
  42294c:	lsl	x15, x12, x13
  422950:	orr	x19, x15, x19
  422954:	lsr	x13, x19, x13
  422958:	orr	w14, w8, #0x2
  42295c:	cmp	x13, x12
  422960:	csel	w8, w8, w14, eq  // eq = none
  422964:	add	w10, w10, #0x7
  422968:	add	x9, x9, #0x1
  42296c:	tbnz	w11, #7, 42292c <ferror@plt+0x1f08c>
  422970:	and	w8, w8, #0xfffffffe
  422974:	add	x9, x28, w9, uxtw
  422978:	stur	x9, [x29, #-40]
  42297c:	tbnz	w8, #0, 423b90 <ferror@plt+0x202f0>
  422980:	tbz	w8, #1, 423ba8 <ferror@plt+0x20308>
  422984:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  422988:	add	x1, x1, #0xeca
  42298c:	b	423b98 <ferror@plt+0x202f8>
  422990:	mov	x9, xzr
  422994:	mov	x19, xzr
  422998:	mov	w10, wzr
  42299c:	mov	w8, #0x1                   	// #1
  4229a0:	b	4229b8 <ferror@plt+0x1f118>
  4229a4:	orr	w13, w8, #0x2
  4229a8:	cmp	w12, #0x0
  4229ac:	csel	w8, w8, w13, eq  // eq = none
  4229b0:	add	x9, x9, #0x1
  4229b4:	tbz	w11, #7, 4229fc <ferror@plt+0x1f15c>
  4229b8:	add	x11, x28, x9
  4229bc:	cmp	x11, x24
  4229c0:	b.cs	422a18 <ferror@plt+0x1f178>  // b.hs, b.nlast
  4229c4:	ldrb	w11, [x11]
  4229c8:	cmp	w10, #0x3f
  4229cc:	and	x12, x11, #0x7f
  4229d0:	b.hi	4229a4 <ferror@plt+0x1f104>  // b.pmore
  4229d4:	mov	w13, w10
  4229d8:	lsl	x15, x12, x13
  4229dc:	orr	x19, x15, x19
  4229e0:	lsr	x13, x19, x13
  4229e4:	orr	w14, w8, #0x2
  4229e8:	cmp	x13, x12
  4229ec:	csel	w8, w8, w14, eq  // eq = none
  4229f0:	add	w10, w10, #0x7
  4229f4:	add	x9, x9, #0x1
  4229f8:	tbnz	w11, #7, 4229b8 <ferror@plt+0x1f118>
  4229fc:	and	w8, w8, #0xfffffffe
  422a00:	tbz	w11, #6, 422a18 <ferror@plt+0x1f178>
  422a04:	cmp	w10, #0x40
  422a08:	b.cs	422a18 <ferror@plt+0x1f178>  // b.hs, b.nlast
  422a0c:	mov	x11, #0xffffffffffffffff    	// #-1
  422a10:	lsl	x10, x11, x10
  422a14:	orr	x19, x10, x19
  422a18:	add	x9, x28, w9, uxtw
  422a1c:	stur	x9, [x29, #-40]
  422a20:	tbnz	w8, #0, 423c08 <ferror@plt+0x20368>
  422a24:	tbz	w8, #1, 423c20 <ferror@plt+0x20380>
  422a28:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  422a2c:	add	x1, x1, #0xeca
  422a30:	b	423c10 <ferror@plt+0x20370>
  422a34:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422a38:	add	x0, x0, #0xeb2
  422a3c:	b	42313c <ferror@plt+0x1f89c>
  422a40:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422a44:	add	x0, x0, #0xebc
  422a48:	b	42313c <ferror@plt+0x1f89c>
  422a4c:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422a50:	add	x0, x0, #0xec7
  422a54:	b	42313c <ferror@plt+0x1f89c>
  422a58:	add	x8, x25, #0x2
  422a5c:	cmp	x8, x24
  422a60:	b.cs	423c80 <ferror@plt+0x203e0>  // b.hs, b.nlast
  422a64:	mov	w1, #0x1                   	// #1
  422a68:	b	423ca0 <ferror@plt+0x20400>
  422a6c:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422a70:	add	x0, x0, #0xee2
  422a74:	b	42313c <ferror@plt+0x1f89c>
  422a78:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422a7c:	add	x0, x0, #0xeed
  422a80:	b	42313c <ferror@plt+0x1f89c>
  422a84:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422a88:	add	x0, x0, #0xef7
  422a8c:	b	42313c <ferror@plt+0x1f89c>
  422a90:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422a94:	add	x0, x0, #0xf04
  422a98:	b	42313c <ferror@plt+0x1f89c>
  422a9c:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422aa0:	add	x0, x0, #0xf0e
  422aa4:	b	42313c <ferror@plt+0x1f89c>
  422aa8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422aac:	add	x0, x0, #0xf18
  422ab0:	b	42313c <ferror@plt+0x1f89c>
  422ab4:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422ab8:	add	x0, x0, #0xf22
  422abc:	b	42313c <ferror@plt+0x1f89c>
  422ac0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422ac4:	add	x0, x0, #0xf2e
  422ac8:	b	42313c <ferror@plt+0x1f89c>
  422acc:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422ad0:	add	x0, x0, #0xf38
  422ad4:	b	42313c <ferror@plt+0x1f89c>
  422ad8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422adc:	add	x0, x0, #0xf42
  422ae0:	b	42313c <ferror@plt+0x1f89c>
  422ae4:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422ae8:	add	x0, x0, #0xf4c
  422aec:	b	42313c <ferror@plt+0x1f89c>
  422af0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422af4:	add	x0, x0, #0xf56
  422af8:	b	42313c <ferror@plt+0x1f89c>
  422afc:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422b00:	add	x0, x0, #0xf5f
  422b04:	b	42313c <ferror@plt+0x1f89c>
  422b08:	mov	x9, xzr
  422b0c:	mov	x19, xzr
  422b10:	mov	w10, wzr
  422b14:	mov	w8, #0x1                   	// #1
  422b18:	b	422b30 <ferror@plt+0x1f290>
  422b1c:	orr	w13, w8, #0x2
  422b20:	cmp	w12, #0x0
  422b24:	csel	w8, w8, w13, eq  // eq = none
  422b28:	add	x9, x9, #0x1
  422b2c:	tbz	w11, #7, 422b74 <ferror@plt+0x1f2d4>
  422b30:	add	x11, x28, x9
  422b34:	cmp	x11, x24
  422b38:	b.cs	422b78 <ferror@plt+0x1f2d8>  // b.hs, b.nlast
  422b3c:	ldrb	w11, [x11]
  422b40:	cmp	w10, #0x3f
  422b44:	and	x12, x11, #0x7f
  422b48:	b.hi	422b1c <ferror@plt+0x1f27c>  // b.pmore
  422b4c:	mov	w13, w10
  422b50:	lsl	x15, x12, x13
  422b54:	orr	x19, x15, x19
  422b58:	lsr	x13, x19, x13
  422b5c:	orr	w14, w8, #0x2
  422b60:	cmp	x13, x12
  422b64:	csel	w8, w8, w14, eq  // eq = none
  422b68:	add	w10, w10, #0x7
  422b6c:	add	x9, x9, #0x1
  422b70:	tbnz	w11, #7, 422b30 <ferror@plt+0x1f290>
  422b74:	and	w8, w8, #0xfffffffe
  422b78:	add	x9, x28, w9, uxtw
  422b7c:	stur	x9, [x29, #-40]
  422b80:	tbnz	w8, #0, 423cc4 <ferror@plt+0x20424>
  422b84:	tbz	w8, #1, 423cdc <ferror@plt+0x2043c>
  422b88:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  422b8c:	add	x1, x1, #0xeca
  422b90:	b	423ccc <ferror@plt+0x2042c>
  422b94:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422b98:	add	x0, x0, #0xf80
  422b9c:	b	42313c <ferror@plt+0x1f89c>
  422ba0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422ba4:	add	x0, x0, #0xf8a
  422ba8:	b	42313c <ferror@plt+0x1f89c>
  422bac:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422bb0:	add	x0, x0, #0xf94
  422bb4:	b	42313c <ferror@plt+0x1f89c>
  422bb8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422bbc:	add	x0, x0, #0xf9f
  422bc0:	b	42313c <ferror@plt+0x1f89c>
  422bc4:	add	x8, x25, #0x3
  422bc8:	cmp	x8, x24
  422bcc:	b.cs	423d3c <ferror@plt+0x2049c>  // b.hs, b.nlast
  422bd0:	mov	w1, #0x2                   	// #2
  422bd4:	b	423d4c <ferror@plt+0x204ac>
  422bd8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422bdc:	add	x0, x0, #0xfb8
  422be0:	b	42313c <ferror@plt+0x1f89c>
  422be4:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422be8:	add	x0, x0, #0xfc1
  422bec:	b	42313c <ferror@plt+0x1f89c>
  422bf0:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422bf4:	add	x0, x0, #0xfca
  422bf8:	b	42313c <ferror@plt+0x1f89c>
  422bfc:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422c00:	add	x0, x0, #0xfd3
  422c04:	b	42313c <ferror@plt+0x1f89c>
  422c08:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422c0c:	add	x0, x0, #0xfdc
  422c10:	b	42313c <ferror@plt+0x1f89c>
  422c14:	adrp	x0, 448000 <warn@@Base+0xafcc>
  422c18:	add	x0, x0, #0xfe5
  422c1c:	b	42313c <ferror@plt+0x1f89c>
  422c20:	add	x8, x25, #0x3
  422c24:	cmp	x8, x24
  422c28:	b.cs	423d5c <ferror@plt+0x204bc>  // b.hs, b.nlast
  422c2c:	mov	w1, #0x2                   	// #2
  422c30:	b	423d6c <ferror@plt+0x204cc>
  422c34:	mov	x9, xzr
  422c38:	mov	x19, xzr
  422c3c:	mov	w10, wzr
  422c40:	mov	w8, #0x1                   	// #1
  422c44:	b	422c5c <ferror@plt+0x1f3bc>
  422c48:	orr	w13, w8, #0x2
  422c4c:	cmp	w12, #0x0
  422c50:	csel	w8, w8, w13, eq  // eq = none
  422c54:	add	x9, x9, #0x1
  422c58:	tbz	w11, #7, 422ca0 <ferror@plt+0x1f400>
  422c5c:	add	x11, x28, x9
  422c60:	cmp	x11, x24
  422c64:	b.cs	422ca4 <ferror@plt+0x1f404>  // b.hs, b.nlast
  422c68:	ldrb	w11, [x11]
  422c6c:	cmp	w10, #0x3f
  422c70:	and	x12, x11, #0x7f
  422c74:	b.hi	422c48 <ferror@plt+0x1f3a8>  // b.pmore
  422c78:	mov	w13, w10
  422c7c:	lsl	x15, x12, x13
  422c80:	orr	x19, x15, x19
  422c84:	lsr	x13, x19, x13
  422c88:	orr	w14, w8, #0x2
  422c8c:	cmp	x13, x12
  422c90:	csel	w8, w8, w14, eq  // eq = none
  422c94:	add	w10, w10, #0x7
  422c98:	add	x9, x9, #0x1
  422c9c:	tbnz	w11, #7, 422c5c <ferror@plt+0x1f3bc>
  422ca0:	and	w8, w8, #0xfffffffe
  422ca4:	add	x9, x28, w9, uxtw
  422ca8:	stur	x9, [x29, #-40]
  422cac:	tbnz	w8, #0, 423d7c <ferror@plt+0x204dc>
  422cb0:	tbz	w8, #1, 423d94 <ferror@plt+0x204f4>
  422cb4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  422cb8:	add	x1, x1, #0xeca
  422cbc:	b	423d84 <ferror@plt+0x204e4>
  422cc0:	mov	x9, xzr
  422cc4:	mov	x19, xzr
  422cc8:	mov	w10, wzr
  422ccc:	mov	w8, #0x1                   	// #1
  422cd0:	b	422ce8 <ferror@plt+0x1f448>
  422cd4:	orr	w13, w8, #0x2
  422cd8:	cmp	w12, #0x0
  422cdc:	csel	w8, w8, w13, eq  // eq = none
  422ce0:	add	x9, x9, #0x1
  422ce4:	tbz	w11, #7, 422d2c <ferror@plt+0x1f48c>
  422ce8:	add	x11, x28, x9
  422cec:	cmp	x11, x24
  422cf0:	b.cs	422d48 <ferror@plt+0x1f4a8>  // b.hs, b.nlast
  422cf4:	ldrb	w11, [x11]
  422cf8:	cmp	w10, #0x3f
  422cfc:	and	x12, x11, #0x7f
  422d00:	b.hi	422cd4 <ferror@plt+0x1f434>  // b.pmore
  422d04:	mov	w13, w10
  422d08:	lsl	x15, x12, x13
  422d0c:	orr	x19, x15, x19
  422d10:	lsr	x13, x19, x13
  422d14:	orr	w14, w8, #0x2
  422d18:	cmp	x13, x12
  422d1c:	csel	w8, w8, w14, eq  // eq = none
  422d20:	add	w10, w10, #0x7
  422d24:	add	x9, x9, #0x1
  422d28:	tbnz	w11, #7, 422ce8 <ferror@plt+0x1f448>
  422d2c:	and	w8, w8, #0xfffffffe
  422d30:	tbz	w11, #6, 422d48 <ferror@plt+0x1f4a8>
  422d34:	cmp	w10, #0x40
  422d38:	b.cs	422d48 <ferror@plt+0x1f4a8>  // b.hs, b.nlast
  422d3c:	mov	x11, #0xffffffffffffffff    	// #-1
  422d40:	lsl	x10, x11, x10
  422d44:	orr	x19, x10, x19
  422d48:	add	x9, x28, w9, uxtw
  422d4c:	stur	x9, [x29, #-40]
  422d50:	tbnz	w8, #0, 423e3c <ferror@plt+0x2059c>
  422d54:	tbz	w8, #1, 423e54 <ferror@plt+0x205b4>
  422d58:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  422d5c:	add	x1, x1, #0xeca
  422d60:	b	423e44 <ferror@plt+0x205a4>
  422d64:	mov	x9, xzr
  422d68:	mov	x25, xzr
  422d6c:	mov	w10, wzr
  422d70:	mov	w8, #0x1                   	// #1
  422d74:	b	422d8c <ferror@plt+0x1f4ec>
  422d78:	orr	w13, w8, #0x2
  422d7c:	cmp	w12, #0x0
  422d80:	csel	w8, w8, w13, eq  // eq = none
  422d84:	add	x9, x9, #0x1
  422d88:	tbz	w11, #7, 422dd0 <ferror@plt+0x1f530>
  422d8c:	add	x11, x28, x9
  422d90:	cmp	x11, x24
  422d94:	b.cs	422dd4 <ferror@plt+0x1f534>  // b.hs, b.nlast
  422d98:	ldrb	w11, [x11]
  422d9c:	cmp	w10, #0x3f
  422da0:	and	x12, x11, #0x7f
  422da4:	b.hi	422d78 <ferror@plt+0x1f4d8>  // b.pmore
  422da8:	mov	w13, w10
  422dac:	lsl	x15, x12, x13
  422db0:	orr	x25, x15, x25
  422db4:	lsr	x13, x25, x13
  422db8:	orr	w14, w8, #0x2
  422dbc:	cmp	x13, x12
  422dc0:	csel	w8, w8, w14, eq  // eq = none
  422dc4:	add	w10, w10, #0x7
  422dc8:	add	x9, x9, #0x1
  422dcc:	tbnz	w11, #7, 422d8c <ferror@plt+0x1f4ec>
  422dd0:	and	w8, w8, #0xfffffffe
  422dd4:	add	x19, x28, w9, uxtw
  422dd8:	stur	x19, [x29, #-40]
  422ddc:	tbnz	w8, #0, 423ec0 <ferror@plt+0x20620>
  422de0:	tbz	w8, #1, 423ed8 <ferror@plt+0x20638>
  422de4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  422de8:	add	x1, x1, #0xeca
  422dec:	b	423ec8 <ferror@plt+0x20628>
  422df0:	mov	x9, xzr
  422df4:	mov	x19, xzr
  422df8:	mov	w10, wzr
  422dfc:	mov	w8, #0x1                   	// #1
  422e00:	b	422e18 <ferror@plt+0x1f578>
  422e04:	orr	w13, w8, #0x2
  422e08:	cmp	w12, #0x0
  422e0c:	csel	w8, w8, w13, eq  // eq = none
  422e10:	add	x9, x9, #0x1
  422e14:	tbz	w11, #7, 422e5c <ferror@plt+0x1f5bc>
  422e18:	add	x11, x28, x9
  422e1c:	cmp	x11, x24
  422e20:	b.cs	422e60 <ferror@plt+0x1f5c0>  // b.hs, b.nlast
  422e24:	ldrb	w11, [x11]
  422e28:	cmp	w10, #0x3f
  422e2c:	and	x12, x11, #0x7f
  422e30:	b.hi	422e04 <ferror@plt+0x1f564>  // b.pmore
  422e34:	mov	w13, w10
  422e38:	lsl	x15, x12, x13
  422e3c:	orr	x19, x15, x19
  422e40:	lsr	x13, x19, x13
  422e44:	orr	w14, w8, #0x2
  422e48:	cmp	x13, x12
  422e4c:	csel	w8, w8, w14, eq  // eq = none
  422e50:	add	w10, w10, #0x7
  422e54:	add	x9, x9, #0x1
  422e58:	tbnz	w11, #7, 422e18 <ferror@plt+0x1f578>
  422e5c:	and	w8, w8, #0xfffffffe
  422e60:	add	x9, x28, w9, uxtw
  422e64:	stur	x9, [x29, #-40]
  422e68:	tbnz	w8, #0, 423f7c <ferror@plt+0x206dc>
  422e6c:	tbz	w8, #1, 423f94 <ferror@plt+0x206f4>
  422e70:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  422e74:	add	x1, x1, #0xeca
  422e78:	b	423f84 <ferror@plt+0x206e4>
  422e7c:	add	x8, x25, #0x2
  422e80:	cmp	x8, x24
  422e84:	b.cs	423ff4 <ferror@plt+0x20754>  // b.hs, b.nlast
  422e88:	mov	w1, #0x1                   	// #1
  422e8c:	b	424014 <ferror@plt+0x20774>
  422e90:	add	x8, x25, #0x2
  422e94:	cmp	x8, x24
  422e98:	b.cs	424038 <ferror@plt+0x20798>  // b.hs, b.nlast
  422e9c:	mov	w1, #0x1                   	// #1
  422ea0:	b	424058 <ferror@plt+0x207b8>
  422ea4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  422ea8:	add	x0, x0, #0xaa
  422eac:	b	42313c <ferror@plt+0x1f89c>
  422eb0:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  422eb4:	add	x0, x0, #0xb4
  422eb8:	b	42313c <ferror@plt+0x1f89c>
  422ebc:	add	x8, x25, #0x3
  422ec0:	cmp	x8, x24
  422ec4:	b.cs	42407c <ferror@plt+0x207dc>  // b.hs, b.nlast
  422ec8:	mov	w1, #0x2                   	// #2
  422ecc:	b	42408c <ferror@plt+0x207ec>
  422ed0:	add	x8, x25, #0x5
  422ed4:	cmp	x8, x24
  422ed8:	b.cs	424098 <ferror@plt+0x207f8>  // b.hs, b.nlast
  422edc:	mov	w1, #0x4                   	// #4
  422ee0:	b	4240a8 <ferror@plt+0x20808>
  422ee4:	cmp	w22, #0x2
  422ee8:	b.eq	4246d0 <ferror@plt+0x20e30>  // b.none
  422eec:	ldr	w19, [sp, #40]
  422ef0:	cmn	w22, #0x1
  422ef4:	b.eq	424e24 <ferror@plt+0x21584>  // b.none
  422ef8:	cmp	w19, #0x9
  422efc:	b.cc	422f30 <ferror@plt+0x1f690>  // b.lo, b.ul, b.last
  422f00:	ldr	x3, [sp, #24]
  422f04:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  422f08:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  422f0c:	add	x1, x1, #0x40d
  422f10:	add	x2, x2, #0x455
  422f14:	mov	w4, #0x5                   	// #5
  422f18:	mov	x0, xzr
  422f1c:	bl	4035d0 <dcngettext@plt>
  422f20:	ldr	w1, [sp, #40]
  422f24:	mov	w2, #0x8                   	// #8
  422f28:	mov	w19, #0x8                   	// #8
  422f2c:	bl	43cf70 <error@@Base>
  422f30:	add	x8, x28, w19, uxtw
  422f34:	cmp	x8, x24
  422f38:	b.cc	422f48 <ferror@plt+0x1f6a8>  // b.lo, b.ul, b.last
  422f3c:	cmp	x28, x24
  422f40:	b.cs	422f54 <ferror@plt+0x1f6b4>  // b.hs, b.nlast
  422f44:	sub	w19, w24, w28
  422f48:	sub	w8, w19, #0x1
  422f4c:	cmp	w8, #0x7
  422f50:	b.ls	424c28 <ferror@plt+0x21388>  // b.plast
  422f54:	mov	x19, xzr
  422f58:	b	424c40 <ferror@plt+0x213a0>
  422f5c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  422f60:	add	x0, x0, #0x12c
  422f64:	b	42313c <ferror@plt+0x1f89c>
  422f68:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  422f6c:	add	x0, x0, #0x143
  422f70:	b	42313c <ferror@plt+0x1f89c>
  422f74:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  422f78:	add	x0, x0, #0x158
  422f7c:	bl	4037a0 <printf@plt>
  422f80:	mov	x9, xzr
  422f84:	mov	x19, xzr
  422f88:	mov	w10, wzr
  422f8c:	mov	w8, #0x1                   	// #1
  422f90:	b	422fa8 <ferror@plt+0x1f708>
  422f94:	orr	w13, w8, #0x2
  422f98:	cmp	w12, #0x0
  422f9c:	csel	w8, w8, w13, eq  // eq = none
  422fa0:	add	x9, x9, #0x1
  422fa4:	tbz	w11, #7, 422fec <ferror@plt+0x1f74c>
  422fa8:	add	x11, x28, x9
  422fac:	cmp	x11, x24
  422fb0:	b.cs	422ff0 <ferror@plt+0x1f750>  // b.hs, b.nlast
  422fb4:	ldrb	w11, [x11]
  422fb8:	cmp	w10, #0x3f
  422fbc:	and	x12, x11, #0x7f
  422fc0:	b.hi	422f94 <ferror@plt+0x1f6f4>  // b.pmore
  422fc4:	mov	w13, w10
  422fc8:	lsl	x15, x12, x13
  422fcc:	orr	x19, x15, x19
  422fd0:	lsr	x13, x19, x13
  422fd4:	orr	w14, w8, #0x2
  422fd8:	cmp	x13, x12
  422fdc:	csel	w8, w8, w14, eq  // eq = none
  422fe0:	add	w10, w10, #0x7
  422fe4:	add	x9, x9, #0x1
  422fe8:	tbnz	w11, #7, 422fa8 <ferror@plt+0x1f708>
  422fec:	and	w8, w8, #0xfffffffe
  422ff0:	add	x9, x28, w9, uxtw
  422ff4:	stur	x9, [x29, #-40]
  422ff8:	tbnz	w8, #0, 4240b4 <ferror@plt+0x20814>
  422ffc:	tbz	w8, #1, 4240cc <ferror@plt+0x2082c>
  423000:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423004:	add	x1, x1, #0xeca
  423008:	b	4240bc <ferror@plt+0x2081c>
  42300c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  423010:	add	x0, x0, #0x192
  423014:	bl	4037a0 <printf@plt>
  423018:	mov	x9, xzr
  42301c:	mov	x19, xzr
  423020:	mov	w10, wzr
  423024:	mov	w8, #0x1                   	// #1
  423028:	b	423040 <ferror@plt+0x1f7a0>
  42302c:	orr	w13, w8, #0x2
  423030:	cmp	w12, #0x0
  423034:	csel	w8, w8, w13, eq  // eq = none
  423038:	add	x9, x9, #0x1
  42303c:	tbz	w11, #7, 423084 <ferror@plt+0x1f7e4>
  423040:	add	x11, x28, x9
  423044:	cmp	x11, x24
  423048:	b.cs	423088 <ferror@plt+0x1f7e8>  // b.hs, b.nlast
  42304c:	ldrb	w11, [x11]
  423050:	cmp	w10, #0x3f
  423054:	and	x12, x11, #0x7f
  423058:	b.hi	42302c <ferror@plt+0x1f78c>  // b.pmore
  42305c:	mov	w13, w10
  423060:	lsl	x15, x12, x13
  423064:	orr	x19, x15, x19
  423068:	lsr	x13, x19, x13
  42306c:	orr	w14, w8, #0x2
  423070:	cmp	x13, x12
  423074:	csel	w8, w8, w14, eq  // eq = none
  423078:	add	w10, w10, #0x7
  42307c:	add	x9, x9, #0x1
  423080:	tbnz	w11, #7, 423040 <ferror@plt+0x1f7a0>
  423084:	and	w8, w8, #0xfffffffe
  423088:	add	x25, x28, w9, uxtw
  42308c:	stur	x25, [x29, #-40]
  423090:	tbnz	w8, #0, 4241e4 <ferror@plt+0x20944>
  423094:	tbz	w8, #1, 4241fc <ferror@plt+0x2095c>
  423098:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42309c:	add	x1, x1, #0xeca
  4230a0:	b	4241ec <ferror@plt+0x2094c>
  4230a4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4230a8:	add	x0, x0, #0x180
  4230ac:	b	42313c <ferror@plt+0x1f89c>
  4230b0:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  4230b4:	add	x1, x1, #0x1a7
  4230b8:	mov	w2, #0x5                   	// #5
  4230bc:	mov	x0, xzr
  4230c0:	bl	403700 <dcgettext@plt>
  4230c4:	b	42313c <ferror@plt+0x1f89c>
  4230c8:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4230cc:	add	x0, x0, #0x418
  4230d0:	b	42313c <ferror@plt+0x1f89c>
  4230d4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4230d8:	add	x0, x0, #0x42a
  4230dc:	b	42313c <ferror@plt+0x1f89c>
  4230e0:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4230e4:	add	x0, x0, #0x43d
  4230e8:	b	42313c <ferror@plt+0x1f89c>
  4230ec:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4230f0:	add	x0, x0, #0x450
  4230f4:	b	42313c <ferror@plt+0x1f89c>
  4230f8:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4230fc:	add	x0, x0, #0x463
  423100:	b	42313c <ferror@plt+0x1f89c>
  423104:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  423108:	add	x0, x0, #0x478
  42310c:	b	42313c <ferror@plt+0x1f89c>
  423110:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  423114:	add	x0, x0, #0x1d6
  423118:	b	42313c <ferror@plt+0x1f89c>
  42311c:	cmp	x28, x24
  423120:	b.cs	4242d0 <ferror@plt+0x20a30>  // b.hs, b.nlast
  423124:	add	x8, x25, #0x2
  423128:	stur	x8, [x29, #-40]
  42312c:	ldrb	w19, [x25, #1]
  423130:	b	4242d4 <ferror@plt+0x20a34>
  423134:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  423138:	add	x0, x0, #0x485
  42313c:	bl	4037a0 <printf@plt>
  423140:	b	424d7c <ferror@plt+0x214dc>
  423144:	add	x8, x25, #0x5
  423148:	cmp	x8, x24
  42314c:	b.cs	424348 <ferror@plt+0x20aa8>  // b.hs, b.nlast
  423150:	mov	w1, #0x4                   	// #4
  423154:	b	424368 <ferror@plt+0x20ac8>
  423158:	mov	x9, xzr
  42315c:	mov	x19, xzr
  423160:	mov	w10, wzr
  423164:	mov	w8, #0x1                   	// #1
  423168:	b	423180 <ferror@plt+0x1f8e0>
  42316c:	orr	w13, w8, #0x2
  423170:	cmp	w12, #0x0
  423174:	csel	w8, w8, w13, eq  // eq = none
  423178:	add	x9, x9, #0x1
  42317c:	tbz	w11, #7, 4231c4 <ferror@plt+0x1f924>
  423180:	add	x11, x28, x9
  423184:	cmp	x11, x24
  423188:	b.cs	4231c8 <ferror@plt+0x1f928>  // b.hs, b.nlast
  42318c:	ldrb	w11, [x11]
  423190:	cmp	w10, #0x3f
  423194:	and	x12, x11, #0x7f
  423198:	b.hi	42316c <ferror@plt+0x1f8cc>  // b.pmore
  42319c:	mov	w13, w10
  4231a0:	lsl	x15, x12, x13
  4231a4:	orr	x19, x15, x19
  4231a8:	lsr	x13, x19, x13
  4231ac:	orr	w14, w8, #0x2
  4231b0:	cmp	x13, x12
  4231b4:	csel	w8, w8, w14, eq  // eq = none
  4231b8:	add	w10, w10, #0x7
  4231bc:	add	x9, x9, #0x1
  4231c0:	tbnz	w11, #7, 423180 <ferror@plt+0x1f8e0>
  4231c4:	and	w8, w8, #0xfffffffe
  4231c8:	add	x9, x28, w9, uxtw
  4231cc:	stur	x9, [x29, #-40]
  4231d0:	tbnz	w8, #0, 4243e8 <ferror@plt+0x20b48>
  4231d4:	tbz	w8, #1, 424400 <ferror@plt+0x20b60>
  4231d8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4231dc:	add	x1, x1, #0xeca
  4231e0:	b	4243f0 <ferror@plt+0x20b50>
  4231e4:	mov	x9, xzr
  4231e8:	mov	x19, xzr
  4231ec:	mov	w10, wzr
  4231f0:	mov	w8, #0x1                   	// #1
  4231f4:	b	42320c <ferror@plt+0x1f96c>
  4231f8:	orr	w13, w8, #0x2
  4231fc:	cmp	w12, #0x0
  423200:	csel	w8, w8, w13, eq  // eq = none
  423204:	add	x9, x9, #0x1
  423208:	tbz	w11, #7, 423250 <ferror@plt+0x1f9b0>
  42320c:	add	x11, x28, x9
  423210:	cmp	x11, x24
  423214:	b.cs	423254 <ferror@plt+0x1f9b4>  // b.hs, b.nlast
  423218:	ldrb	w11, [x11]
  42321c:	cmp	w10, #0x3f
  423220:	and	x12, x11, #0x7f
  423224:	b.hi	4231f8 <ferror@plt+0x1f958>  // b.pmore
  423228:	mov	w13, w10
  42322c:	lsl	x15, x12, x13
  423230:	orr	x19, x15, x19
  423234:	lsr	x13, x19, x13
  423238:	orr	w14, w8, #0x2
  42323c:	cmp	x13, x12
  423240:	csel	w8, w8, w14, eq  // eq = none
  423244:	add	w10, w10, #0x7
  423248:	add	x9, x9, #0x1
  42324c:	tbnz	w11, #7, 42320c <ferror@plt+0x1f96c>
  423250:	and	w8, w8, #0xfffffffe
  423254:	add	x9, x28, w9, uxtw
  423258:	stur	x9, [x29, #-40]
  42325c:	tbnz	w8, #0, 424460 <ferror@plt+0x20bc0>
  423260:	tbz	w8, #1, 424478 <ferror@plt+0x20bd8>
  423264:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423268:	add	x1, x1, #0xeca
  42326c:	b	424468 <ferror@plt+0x20bc8>
  423270:	cmp	w22, #0x2
  423274:	b.eq	42473c <ferror@plt+0x20e9c>  // b.none
  423278:	ldr	w19, [sp, #40]
  42327c:	cmn	w22, #0x1
  423280:	b.eq	424e18 <ferror@plt+0x21578>  // b.none
  423284:	cmp	w19, #0x9
  423288:	b.cc	4232bc <ferror@plt+0x1fa1c>  // b.lo, b.ul, b.last
  42328c:	ldr	x3, [sp, #24]
  423290:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423294:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  423298:	add	x1, x1, #0x40d
  42329c:	add	x2, x2, #0x455
  4232a0:	mov	w4, #0x5                   	// #5
  4232a4:	mov	x0, xzr
  4232a8:	bl	4035d0 <dcngettext@plt>
  4232ac:	ldr	w1, [sp, #40]
  4232b0:	mov	w2, #0x8                   	// #8
  4232b4:	mov	w19, #0x8                   	// #8
  4232b8:	bl	43cf70 <error@@Base>
  4232bc:	add	x8, x28, w19, uxtw
  4232c0:	cmp	x8, x24
  4232c4:	b.cc	4232d4 <ferror@plt+0x1fa34>  // b.lo, b.ul, b.last
  4232c8:	cmp	x28, x24
  4232cc:	b.cs	4232e0 <ferror@plt+0x1fa40>  // b.hs, b.nlast
  4232d0:	sub	w19, w24, w28
  4232d4:	sub	w8, w19, #0x1
  4232d8:	cmp	w8, #0x7
  4232dc:	b.ls	424c48 <ferror@plt+0x213a8>  // b.plast
  4232e0:	mov	x19, xzr
  4232e4:	b	424c60 <ferror@plt+0x213c0>
  4232e8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4232ec:	add	x1, x1, #0xeb9
  4232f0:	mov	w2, #0x5                   	// #5
  4232f4:	mov	x0, xzr
  4232f8:	bl	403700 <dcgettext@plt>
  4232fc:	bl	43cf70 <error@@Base>
  423300:	sub	x8, x24, x19
  423304:	adrp	x9, 449000 <warn@@Base+0xbfcc>
  423308:	adrp	x10, 449000 <warn@@Base+0xbfcc>
  42330c:	cmp	x20, x8
  423310:	add	x9, x9, #0x279
  423314:	add	x10, x10, #0x267
  423318:	csel	x20, x8, x20, hi  // hi = pmore
  42331c:	cmp	w26, #0xa3
  423320:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  423324:	csel	x1, x10, x9, eq  // eq = none
  423328:	add	x0, x0, #0x261
  42332c:	bl	4037a0 <printf@plt>
  423330:	ldp	w2, w1, [sp, #40]
  423334:	ldr	x5, [sp, #48]
  423338:	mov	x0, x19
  42333c:	mov	w3, w22
  423340:	mov	x4, x20
  423344:	mov	x6, x27
  423348:	bl	422200 <ferror@plt+0x1e960>
  42334c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  423350:	ldr	x1, [x8, #3816]
  423354:	cmp	w0, #0x0
  423358:	mov	w0, #0x29                  	// #41
  42335c:	csinc	w23, w23, wzr, eq  // eq = none
  423360:	bl	4030b0 <putc@plt>
  423364:	add	x8, x19, x20
  423368:	cmp	x8, x24
  42336c:	csel	x8, x24, x8, hi  // hi = pmore
  423370:	stur	x8, [x29, #-40]
  423374:	b	424d7c <ferror@plt+0x214dc>
  423378:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42337c:	add	x1, x1, #0xeb9
  423380:	mov	w2, #0x5                   	// #5
  423384:	mov	x0, xzr
  423388:	bl	403700 <dcgettext@plt>
  42338c:	bl	43cf70 <error@@Base>
  423390:	cmp	w26, #0xa4
  423394:	adrp	x26, 466000 <_bfd_std_section+0x110>
  423398:	ldrsw	x10, [x26, #1436]
  42339c:	adrp	x8, 449000 <warn@@Base+0xbfcc>
  4233a0:	adrp	x9, 449000 <warn@@Base+0xbfcc>
  4233a4:	ldr	x11, [sp, #48]
  4233a8:	add	x8, x8, #0x2ac
  4233ac:	add	x9, x9, #0x29b
  4233b0:	adrp	x28, 466000 <_bfd_std_section+0x110>
  4233b4:	csel	x20, x9, x8, eq  // eq = none
  4233b8:	add	w8, w10, #0x1
  4233bc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4233c0:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4233c4:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  4233c8:	add	x28, x28, #0x5a0
  4233cc:	and	w8, w8, #0xf
  4233d0:	add	x1, x1, #0xe82
  4233d4:	add	x2, x2, #0x38
  4233d8:	add	x3, x3, #0xdbb
  4233dc:	sub	x0, x29, #0x20
  4233e0:	str	w22, [sp, #20]
  4233e4:	mov	x22, x27
  4233e8:	mov	w27, w23
  4233ec:	mov	x23, x21
  4233f0:	add	x19, x19, x11
  4233f4:	add	x21, x28, x10, lsl #6
  4233f8:	str	w8, [x26, #1436]
  4233fc:	bl	4030a0 <sprintf@plt>
  423400:	sub	x2, x29, #0x20
  423404:	mov	w1, #0x40                  	// #64
  423408:	mov	x0, x21
  42340c:	mov	x3, x19
  423410:	bl	403160 <snprintf@plt>
  423414:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  423418:	add	x0, x0, #0x28f
  42341c:	mov	x1, x20
  423420:	mov	x2, x21
  423424:	bl	4037a0 <printf@plt>
  423428:	ldur	x0, [x29, #-40]
  42342c:	add	x19, x0, #0x1
  423430:	cmp	x19, x24
  423434:	b.cs	423788 <ferror@plt+0x1fee8>  // b.hs, b.nlast
  423438:	mov	w1, #0x1                   	// #1
  42343c:	b	4237a8 <ferror@plt+0x1ff08>
  423440:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423444:	add	x1, x1, #0xeb9
  423448:	mov	w2, #0x5                   	// #5
  42344c:	mov	x0, xzr
  423450:	bl	403700 <dcgettext@plt>
  423454:	bl	43cf70 <error@@Base>
  423458:	str	w22, [sp, #20]
  42345c:	mov	x22, x27
  423460:	mov	w27, w23
  423464:	mov	x23, x21
  423468:	adrp	x21, 466000 <_bfd_std_section+0x110>
  42346c:	ldrsw	x10, [x21, #1436]
  423470:	adrp	x8, 449000 <warn@@Base+0xbfcc>
  423474:	adrp	x9, 449000 <warn@@Base+0xbfcc>
  423478:	add	x8, x8, #0x2df
  42347c:	add	x9, x9, #0x2cd
  423480:	cmp	w26, #0xa5
  423484:	adrp	x20, 466000 <_bfd_std_section+0x110>
  423488:	csel	x26, x9, x8, eq  // eq = none
  42348c:	add	w8, w10, #0x1
  423490:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423494:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  423498:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42349c:	add	x20, x20, #0x5a0
  4234a0:	and	w8, w8, #0xf
  4234a4:	add	x1, x1, #0xe82
  4234a8:	add	x2, x2, #0x38
  4234ac:	add	x3, x3, #0x79
  4234b0:	sub	x0, x29, #0x20
  4234b4:	add	x25, x20, x10, lsl #6
  4234b8:	str	w8, [x21, #1436]
  4234bc:	bl	4030a0 <sprintf@plt>
  4234c0:	sub	x2, x29, #0x20
  4234c4:	mov	w1, #0x40                  	// #64
  4234c8:	mov	x0, x25
  4234cc:	mov	x3, x19
  4234d0:	bl	403160 <snprintf@plt>
  4234d4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4234d8:	ldr	x8, [x8, #1288]
  4234dc:	cbz	x8, 4234f0 <ferror@plt+0x1fc50>
  4234e0:	mov	w0, w19
  4234e4:	blr	x8
  4234e8:	mov	x28, x0
  4234ec:	cbnz	x0, 423510 <ferror@plt+0x1fc70>
  4234f0:	adrp	x28, 466000 <_bfd_std_section+0x110>
  4234f4:	add	x28, x28, #0xed4
  4234f8:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  4234fc:	add	x2, x2, #0x335
  423500:	mov	w1, #0x40                  	// #64
  423504:	mov	x0, x28
  423508:	mov	w3, w19
  42350c:	bl	403160 <snprintf@plt>
  423510:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  423514:	add	x0, x0, #0x2c1
  423518:	mov	x1, x26
  42351c:	mov	x2, x25
  423520:	mov	x3, x28
  423524:	bl	4037a0 <printf@plt>
  423528:	ldur	x10, [x29, #-40]
  42352c:	mov	x8, xzr
  423530:	mov	x19, xzr
  423534:	mov	w11, wzr
  423538:	mov	w9, #0x1                   	// #1
  42353c:	b	423554 <ferror@plt+0x1fcb4>
  423540:	orr	w14, w9, #0x2
  423544:	cmp	w13, #0x0
  423548:	csel	w9, w9, w14, eq  // eq = none
  42354c:	add	x8, x8, #0x1
  423550:	tbz	w12, #7, 423598 <ferror@plt+0x1fcf8>
  423554:	add	x12, x10, x8
  423558:	cmp	x12, x24
  42355c:	b.cs	42359c <ferror@plt+0x1fcfc>  // b.hs, b.nlast
  423560:	ldrb	w12, [x12]
  423564:	cmp	w11, #0x3f
  423568:	and	x13, x12, #0x7f
  42356c:	b.hi	423540 <ferror@plt+0x1fca0>  // b.pmore
  423570:	mov	w14, w11
  423574:	lsl	x16, x13, x14
  423578:	orr	x19, x16, x19
  42357c:	lsr	x14, x19, x14
  423580:	orr	w15, w9, #0x2
  423584:	cmp	x14, x13
  423588:	csel	w9, w9, w15, eq  // eq = none
  42358c:	add	w11, w11, #0x7
  423590:	add	x8, x8, #0x1
  423594:	tbnz	w12, #7, 423554 <ferror@plt+0x1fcb4>
  423598:	and	w9, w9, #0xfffffffe
  42359c:	add	x8, x10, w8, uxtw
  4235a0:	stur	x8, [x29, #-40]
  4235a4:	tbnz	w9, #0, 423880 <ferror@plt+0x1ffe0>
  4235a8:	tbz	w9, #1, 423898 <ferror@plt+0x1fff8>
  4235ac:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4235b0:	add	x1, x1, #0xeca
  4235b4:	b	423888 <ferror@plt+0x1ffe8>
  4235b8:	cmp	x28, x24
  4235bc:	b.cs	4235d0 <ferror@plt+0x1fd30>  // b.hs, b.nlast
  4235c0:	sub	w1, w24, w28
  4235c4:	sub	w8, w1, #0x1
  4235c8:	cmp	w8, #0x7
  4235cc:	b.ls	4235d8 <ferror@plt+0x1fd38>  // b.plast
  4235d0:	mov	x2, xzr
  4235d4:	b	4235ec <ferror@plt+0x1fd4c>
  4235d8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4235dc:	ldr	x8, [x8, #696]
  4235e0:	mov	x0, x28
  4235e4:	blr	x8
  4235e8:	mov	x2, x0
  4235ec:	adrp	x8, 449000 <warn@@Base+0xbfcc>
  4235f0:	adrp	x9, 449000 <warn@@Base+0xbfcc>
  4235f4:	add	x8, x8, #0x30e
  4235f8:	add	x9, x9, #0x2fd
  4235fc:	cmp	w26, #0xa6
  423600:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  423604:	add	x20, x25, #0x2
  423608:	csel	x1, x9, x8, eq  // eq = none
  42360c:	add	x0, x0, #0x2f5
  423610:	stur	x20, [x29, #-40]
  423614:	bl	4037a0 <printf@plt>
  423618:	mov	x9, xzr
  42361c:	mov	x19, xzr
  423620:	mov	w10, wzr
  423624:	mov	w8, #0x1                   	// #1
  423628:	b	423640 <ferror@plt+0x1fda0>
  42362c:	orr	w13, w8, #0x2
  423630:	cmp	w12, #0x0
  423634:	csel	w8, w8, w13, eq  // eq = none
  423638:	add	x9, x9, #0x1
  42363c:	tbz	w11, #7, 423684 <ferror@plt+0x1fde4>
  423640:	add	x11, x20, x9
  423644:	cmp	x11, x24
  423648:	b.cs	423688 <ferror@plt+0x1fde8>  // b.hs, b.nlast
  42364c:	ldrb	w11, [x11]
  423650:	cmp	w10, #0x3f
  423654:	and	x12, x11, #0x7f
  423658:	b.hi	42362c <ferror@plt+0x1fd8c>  // b.pmore
  42365c:	mov	w13, w10
  423660:	lsl	x15, x12, x13
  423664:	orr	x19, x15, x19
  423668:	lsr	x13, x19, x13
  42366c:	orr	w14, w8, #0x2
  423670:	cmp	x13, x12
  423674:	csel	w8, w8, w14, eq  // eq = none
  423678:	add	w10, w10, #0x7
  42367c:	add	x9, x9, #0x1
  423680:	tbnz	w11, #7, 423640 <ferror@plt+0x1fda0>
  423684:	and	w8, w8, #0xfffffffe
  423688:	add	x9, x20, w9, uxtw
  42368c:	stur	x9, [x29, #-40]
  423690:	tbnz	w8, #0, 4238fc <ferror@plt+0x2005c>
  423694:	tbz	w8, #1, 423914 <ferror@plt+0x20074>
  423698:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42369c:	add	x1, x1, #0xeca
  4236a0:	b	423904 <ferror@plt+0x20064>
  4236a4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4236a8:	add	x1, x1, #0xeb9
  4236ac:	mov	w2, #0x5                   	// #5
  4236b0:	mov	x0, xzr
  4236b4:	bl	403700 <dcgettext@plt>
  4236b8:	bl	43cf70 <error@@Base>
  4236bc:	adrp	x8, 449000 <warn@@Base+0xbfcc>
  4236c0:	adrp	x9, 449000 <warn@@Base+0xbfcc>
  4236c4:	add	x8, x8, #0x33b
  4236c8:	add	x9, x9, #0x32d
  4236cc:	cmp	w26, #0xa8
  4236d0:	b	423700 <ferror@plt+0x1fe60>
  4236d4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4236d8:	add	x1, x1, #0xeb9
  4236dc:	mov	w2, #0x5                   	// #5
  4236e0:	mov	x0, xzr
  4236e4:	bl	403700 <dcgettext@plt>
  4236e8:	bl	43cf70 <error@@Base>
  4236ec:	adrp	x8, 449000 <warn@@Base+0xbfcc>
  4236f0:	adrp	x9, 449000 <warn@@Base+0xbfcc>
  4236f4:	add	x8, x8, #0x35f
  4236f8:	add	x9, x9, #0x34d
  4236fc:	cmp	w26, #0xa9
  423700:	adrp	x11, 466000 <_bfd_std_section+0x110>
  423704:	ldrsw	x13, [x11, #1436]
  423708:	ldr	x10, [sp, #48]
  42370c:	adrp	x12, 466000 <_bfd_std_section+0x110>
  423710:	csel	x19, x9, x8, eq  // eq = none
  423714:	add	w8, w13, #0x1
  423718:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42371c:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  423720:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  423724:	add	x10, x20, x10
  423728:	add	x12, x12, #0x5a0
  42372c:	cmp	x20, #0x0
  423730:	and	w8, w8, #0xf
  423734:	add	x1, x1, #0xe82
  423738:	add	x2, x2, #0x38
  42373c:	add	x3, x3, #0xdbb
  423740:	sub	x0, x29, #0x20
  423744:	csel	x20, xzr, x10, eq  // eq = none
  423748:	add	x21, x12, x13, lsl #6
  42374c:	str	w8, [x11, #1436]
  423750:	bl	4030a0 <sprintf@plt>
  423754:	sub	x2, x29, #0x20
  423758:	mov	w1, #0x40                  	// #64
  42375c:	mov	x0, x21
  423760:	mov	x3, x20
  423764:	bl	403160 <snprintf@plt>
  423768:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  42376c:	add	x0, x0, #0x323
  423770:	mov	x1, x19
  423774:	mov	x2, x21
  423778:	bl	4037a0 <printf@plt>
  42377c:	mov	x21, x23
  423780:	mov	w23, w25
  423784:	b	424d7c <ferror@plt+0x214dc>
  423788:	cmp	x0, x24
  42378c:	b.cs	4237a0 <ferror@plt+0x1ff00>  // b.hs, b.nlast
  423790:	sub	w1, w24, w0
  423794:	sub	w8, w1, #0x1
  423798:	cmp	w8, #0x7
  42379c:	b.ls	4237a8 <ferror@plt+0x1ff08>  // b.plast
  4237a0:	mov	x25, xzr
  4237a4:	b	4237b8 <ferror@plt+0x1ff18>
  4237a8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4237ac:	ldr	x8, [x8, #696]
  4237b0:	blr	x8
  4237b4:	mov	x25, x0
  4237b8:	adrp	x1, 448000 <warn@@Base+0xafcc>
  4237bc:	add	x1, x1, #0x997
  4237c0:	mov	w2, #0x5                   	// #5
  4237c4:	mov	x0, xzr
  4237c8:	stur	x19, [x29, #-40]
  4237cc:	bl	403700 <dcgettext@plt>
  4237d0:	ldrsw	x8, [x26, #1436]
  4237d4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4237d8:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4237dc:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  4237e0:	add	w9, w8, #0x1
  4237e4:	mov	x20, x0
  4237e8:	add	x21, x28, x8, lsl #6
  4237ec:	and	w8, w9, #0xf
  4237f0:	add	x1, x1, #0xe82
  4237f4:	add	x2, x2, #0x38
  4237f8:	add	x3, x3, #0x79
  4237fc:	sub	x0, x29, #0x20
  423800:	str	w8, [x26, #1436]
  423804:	bl	4030a0 <sprintf@plt>
  423808:	sub	x2, x29, #0x20
  42380c:	mov	w1, #0x40                  	// #64
  423810:	mov	x0, x21
  423814:	mov	x3, x25
  423818:	bl	403160 <snprintf@plt>
  42381c:	mov	w1, #0x20                  	// #32
  423820:	mov	x0, x20
  423824:	mov	x2, x21
  423828:	bl	4037a0 <printf@plt>
  42382c:	cmp	x19, x24
  423830:	mov	x21, x24
  423834:	b.hi	424830 <ferror@plt+0x20f90>  // b.pmore
  423838:	sub	x8, x24, x19
  42383c:	cmp	x8, x25
  423840:	csel	x20, x8, x25, cc  // cc = lo, ul, last
  423844:	cbz	x20, 42482c <ferror@plt+0x20f8c>
  423848:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  42384c:	ldr	x8, [x8, #696]
  423850:	mov	w1, #0x1                   	// #1
  423854:	mov	x0, x19
  423858:	sub	x20, x20, #0x1
  42385c:	add	x21, x19, #0x1
  423860:	blr	x8
  423864:	mov	x1, x0
  423868:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  42386c:	add	x0, x0, #0xed7
  423870:	bl	4037a0 <printf@plt>
  423874:	mov	x19, x21
  423878:	cbnz	x20, 423848 <ferror@plt+0x1ffa8>
  42387c:	b	424830 <ferror@plt+0x20f90>
  423880:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423884:	add	x1, x1, #0xeb9
  423888:	mov	w2, #0x5                   	// #5
  42388c:	mov	x0, xzr
  423890:	bl	403700 <dcgettext@plt>
  423894:	bl	43cf70 <error@@Base>
  423898:	ldrsw	x8, [x21, #1436]
  42389c:	ldr	x9, [sp, #48]
  4238a0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4238a4:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4238a8:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  4238ac:	add	x19, x19, x9
  4238b0:	add	w9, w8, #0x1
  4238b4:	add	x20, x20, x8, lsl #6
  4238b8:	and	w8, w9, #0xf
  4238bc:	add	x1, x1, #0xe82
  4238c0:	add	x2, x2, #0x38
  4238c4:	add	x3, x3, #0xdbb
  4238c8:	sub	x0, x29, #0x20
  4238cc:	str	w8, [x21, #1436]
  4238d0:	bl	4030a0 <sprintf@plt>
  4238d4:	sub	x2, x29, #0x20
  4238d8:	mov	w1, #0x40                  	// #64
  4238dc:	mov	x0, x20
  4238e0:	mov	x3, x19
  4238e4:	bl	403160 <snprintf@plt>
  4238e8:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4238ec:	add	x0, x0, #0xda
  4238f0:	mov	x1, x20
  4238f4:	bl	4037a0 <printf@plt>
  4238f8:	b	424834 <ferror@plt+0x20f94>
  4238fc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423900:	add	x1, x1, #0xeb9
  423904:	mov	w2, #0x5                   	// #5
  423908:	mov	x0, xzr
  42390c:	bl	403700 <dcgettext@plt>
  423910:	bl	43cf70 <error@@Base>
  423914:	adrp	x8, 466000 <_bfd_std_section+0x110>
  423918:	ldr	x10, [sp, #48]
  42391c:	ldrsw	x9, [x8, #1436]
  423920:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423924:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  423928:	add	x19, x19, x10
  42392c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  423930:	add	x10, x10, #0x5a0
  423934:	add	w11, w9, #0x1
  423938:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  42393c:	add	x20, x10, x9, lsl #6
  423940:	and	w9, w11, #0xf
  423944:	add	x1, x1, #0xe82
  423948:	add	x2, x2, #0x38
  42394c:	add	x3, x3, #0xdbb
  423950:	sub	x0, x29, #0x20
  423954:	str	w9, [x8, #1436]
  423958:	bl	4030a0 <sprintf@plt>
  42395c:	sub	x2, x29, #0x20
  423960:	mov	w1, #0x40                  	// #64
  423964:	mov	x0, x20
  423968:	mov	x3, x19
  42396c:	bl	403160 <snprintf@plt>
  423970:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  423974:	add	x0, x0, #0xda
  423978:	b	424d74 <ferror@plt+0x214d4>
  42397c:	ldr	w19, [sp, #44]
  423980:	cmp	w19, #0x9
  423984:	b.cc	4239b8 <ferror@plt+0x20118>  // b.lo, b.ul, b.last
  423988:	ldr	x3, [sp, #32]
  42398c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423990:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  423994:	add	x1, x1, #0x40d
  423998:	add	x2, x2, #0x455
  42399c:	mov	w4, #0x5                   	// #5
  4239a0:	mov	x0, xzr
  4239a4:	bl	4035d0 <dcngettext@plt>
  4239a8:	ldr	w1, [sp, #44]
  4239ac:	mov	w2, #0x8                   	// #8
  4239b0:	mov	w19, #0x8                   	// #8
  4239b4:	bl	43cf70 <error@@Base>
  4239b8:	add	x8, x28, w19, uxtw
  4239bc:	cmp	x8, x24
  4239c0:	b.cc	4239d0 <ferror@plt+0x20130>  // b.lo, b.ul, b.last
  4239c4:	cmp	x28, x24
  4239c8:	b.cs	4239dc <ferror@plt+0x2013c>  // b.hs, b.nlast
  4239cc:	sub	w19, w24, w28
  4239d0:	sub	w8, w19, #0x1
  4239d4:	cmp	w8, #0x7
  4239d8:	b.ls	4248a8 <ferror@plt+0x21008>  // b.plast
  4239dc:	ldr	x9, [sp, #32]
  4239e0:	mov	x25, xzr
  4239e4:	b	4248c4 <ferror@plt+0x21024>
  4239e8:	cmp	x28, x24
  4239ec:	b.cs	423a00 <ferror@plt+0x20160>  // b.hs, b.nlast
  4239f0:	sub	w1, w24, w28
  4239f4:	sub	w8, w1, #0x1
  4239f8:	cmp	w8, #0x7
  4239fc:	b.ls	423a08 <ferror@plt+0x20168>  // b.plast
  423a00:	mov	x1, xzr
  423a04:	b	423a1c <ferror@plt+0x2017c>
  423a08:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  423a0c:	ldr	x8, [x8, #696]
  423a10:	mov	x0, x28
  423a14:	blr	x8
  423a18:	mov	x1, x0
  423a1c:	adrp	x0, 448000 <warn@@Base+0xafcc>
  423a20:	add	x8, x25, #0x2
  423a24:	add	x0, x0, #0xdf6
  423a28:	b	424c10 <ferror@plt+0x21370>
  423a2c:	cmp	x28, x24
  423a30:	b.cs	424a68 <ferror@plt+0x211c8>  // b.hs, b.nlast
  423a34:	subs	w1, w24, w28
  423a38:	b.eq	424a68 <ferror@plt+0x211c8>  // b.none
  423a3c:	mov	x0, x28
  423a40:	bl	43d404 <warn@@Base+0x3d0>
  423a44:	mov	x1, x0
  423a48:	b	424a6c <ferror@plt+0x211cc>
  423a4c:	cmp	x28, x24
  423a50:	b.cs	423a64 <ferror@plt+0x201c4>  // b.hs, b.nlast
  423a54:	sub	w1, w24, w28
  423a58:	sub	w8, w1, #0x1
  423a5c:	cmp	w8, #0x7
  423a60:	b.ls	423a6c <ferror@plt+0x201cc>  // b.plast
  423a64:	mov	x1, xzr
  423a68:	b	423a80 <ferror@plt+0x201e0>
  423a6c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  423a70:	ldr	x8, [x8, #696]
  423a74:	mov	x0, x28
  423a78:	blr	x8
  423a7c:	mov	x1, x0
  423a80:	adrp	x0, 448000 <warn@@Base+0xafcc>
  423a84:	add	x8, x25, #0x3
  423a88:	add	x0, x0, #0xe1c
  423a8c:	b	424c10 <ferror@plt+0x21370>
  423a90:	cmp	x28, x24
  423a94:	b.cs	424a7c <ferror@plt+0x211dc>  // b.hs, b.nlast
  423a98:	subs	w1, w24, w28
  423a9c:	b.eq	424a7c <ferror@plt+0x211dc>  // b.none
  423aa0:	mov	x0, x28
  423aa4:	bl	43d404 <warn@@Base+0x3d0>
  423aa8:	mov	x1, x0
  423aac:	b	424a80 <ferror@plt+0x211e0>
  423ab0:	cmp	x28, x24
  423ab4:	b.cs	423ac8 <ferror@plt+0x20228>  // b.hs, b.nlast
  423ab8:	sub	w1, w24, w28
  423abc:	sub	w8, w1, #0x1
  423ac0:	cmp	w8, #0x7
  423ac4:	b.ls	423ad0 <ferror@plt+0x20230>  // b.plast
  423ac8:	mov	x1, xzr
  423acc:	b	423ae4 <ferror@plt+0x20244>
  423ad0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  423ad4:	ldr	x8, [x8, #696]
  423ad8:	mov	x0, x28
  423adc:	blr	x8
  423ae0:	mov	x1, x0
  423ae4:	adrp	x0, 448000 <warn@@Base+0xafcc>
  423ae8:	add	x8, x25, #0x5
  423aec:	add	x0, x0, #0xe42
  423af0:	b	424c10 <ferror@plt+0x21370>
  423af4:	cmp	x28, x24
  423af8:	b.cs	424a90 <ferror@plt+0x211f0>  // b.hs, b.nlast
  423afc:	subs	w1, w24, w28
  423b00:	b.eq	424a90 <ferror@plt+0x211f0>  // b.none
  423b04:	mov	x0, x28
  423b08:	bl	43d404 <warn@@Base+0x3d0>
  423b0c:	mov	x1, x0
  423b10:	b	424a94 <ferror@plt+0x211f4>
  423b14:	cmp	x28, x24
  423b18:	b.cs	423b2c <ferror@plt+0x2028c>  // b.hs, b.nlast
  423b1c:	sub	w1, w24, w28
  423b20:	sub	w8, w1, #0x1
  423b24:	cmp	w8, #0x7
  423b28:	b.ls	423b34 <ferror@plt+0x20294>  // b.plast
  423b2c:	mov	x1, xzr
  423b30:	b	423b48 <ferror@plt+0x202a8>
  423b34:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  423b38:	ldr	x8, [x8, #696]
  423b3c:	mov	x0, x28
  423b40:	blr	x8
  423b44:	mov	x1, x0
  423b48:	adrp	x0, 448000 <warn@@Base+0xafcc>
  423b4c:	add	x19, x25, #0x5
  423b50:	add	x0, x0, #0xe68
  423b54:	stur	x19, [x29, #-40]
  423b58:	bl	4037a0 <printf@plt>
  423b5c:	add	x8, x25, #0x9
  423b60:	cmp	x8, x24
  423b64:	b.cs	4244d8 <ferror@plt+0x20c38>  // b.hs, b.nlast
  423b68:	mov	w1, #0x4                   	// #4
  423b6c:	b	4244f8 <ferror@plt+0x20c58>
  423b70:	cmp	x28, x24
  423b74:	b.cs	424aa4 <ferror@plt+0x21204>  // b.hs, b.nlast
  423b78:	subs	w1, w24, w28
  423b7c:	b.eq	424aa4 <ferror@plt+0x21204>  // b.none
  423b80:	mov	x0, x28
  423b84:	bl	43d404 <warn@@Base+0x3d0>
  423b88:	mov	x1, x0
  423b8c:	b	424aa8 <ferror@plt+0x21208>
  423b90:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423b94:	add	x1, x1, #0xeb9
  423b98:	mov	w2, #0x5                   	// #5
  423b9c:	mov	x0, xzr
  423ba0:	bl	403700 <dcgettext@plt>
  423ba4:	bl	43cf70 <error@@Base>
  423ba8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  423bac:	ldrsw	x9, [x8, #1436]
  423bb0:	adrp	x10, 466000 <_bfd_std_section+0x110>
  423bb4:	add	x10, x10, #0x5a0
  423bb8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423bbc:	add	w11, w9, #0x1
  423bc0:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  423bc4:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  423bc8:	add	x25, x10, x9, lsl #6
  423bcc:	and	w9, w11, #0xf
  423bd0:	add	x1, x1, #0xe82
  423bd4:	add	x2, x2, #0x38
  423bd8:	add	x3, x3, #0x79
  423bdc:	sub	x0, x29, #0x20
  423be0:	str	w9, [x8, #1436]
  423be4:	bl	4030a0 <sprintf@plt>
  423be8:	sub	x2, x29, #0x20
  423bec:	mov	w1, #0x40                  	// #64
  423bf0:	mov	x0, x25
  423bf4:	mov	x3, x19
  423bf8:	bl	403160 <snprintf@plt>
  423bfc:	adrp	x0, 448000 <warn@@Base+0xafcc>
  423c00:	add	x0, x0, #0xe90
  423c04:	b	424ce8 <ferror@plt+0x21448>
  423c08:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423c0c:	add	x1, x1, #0xeb9
  423c10:	mov	w2, #0x5                   	// #5
  423c14:	mov	x0, xzr
  423c18:	bl	403700 <dcgettext@plt>
  423c1c:	bl	43cf70 <error@@Base>
  423c20:	adrp	x8, 466000 <_bfd_std_section+0x110>
  423c24:	ldrsw	x9, [x8, #1436]
  423c28:	adrp	x10, 466000 <_bfd_std_section+0x110>
  423c2c:	add	x10, x10, #0x5a0
  423c30:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423c34:	add	w11, w9, #0x1
  423c38:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  423c3c:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  423c40:	add	x25, x10, x9, lsl #6
  423c44:	and	w9, w11, #0xf
  423c48:	add	x1, x1, #0xe82
  423c4c:	add	x2, x2, #0x38
  423c50:	add	x3, x3, #0x924
  423c54:	sub	x0, x29, #0x20
  423c58:	str	w9, [x8, #1436]
  423c5c:	bl	4030a0 <sprintf@plt>
  423c60:	sub	x2, x29, #0x20
  423c64:	mov	w1, #0x40                  	// #64
  423c68:	mov	x0, x25
  423c6c:	mov	x3, x19
  423c70:	bl	403160 <snprintf@plt>
  423c74:	adrp	x0, 448000 <warn@@Base+0xafcc>
  423c78:	add	x0, x0, #0xea1
  423c7c:	b	424ce8 <ferror@plt+0x21448>
  423c80:	cmp	x28, x24
  423c84:	b.cs	423c98 <ferror@plt+0x203f8>  // b.hs, b.nlast
  423c88:	sub	w1, w24, w28
  423c8c:	sub	w8, w1, #0x1
  423c90:	cmp	w8, #0x7
  423c94:	b.ls	423ca0 <ferror@plt+0x20400>  // b.plast
  423c98:	mov	x1, xzr
  423c9c:	b	423cb4 <ferror@plt+0x20414>
  423ca0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  423ca4:	ldr	x8, [x8, #696]
  423ca8:	mov	x0, x28
  423cac:	blr	x8
  423cb0:	mov	x1, x0
  423cb4:	adrp	x0, 448000 <warn@@Base+0xafcc>
  423cb8:	add	x8, x25, #0x2
  423cbc:	add	x0, x0, #0xed2
  423cc0:	b	424c10 <ferror@plt+0x21370>
  423cc4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423cc8:	add	x1, x1, #0xeb9
  423ccc:	mov	w2, #0x5                   	// #5
  423cd0:	mov	x0, xzr
  423cd4:	bl	403700 <dcgettext@plt>
  423cd8:	bl	43cf70 <error@@Base>
  423cdc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  423ce0:	ldrsw	x9, [x8, #1436]
  423ce4:	adrp	x10, 466000 <_bfd_std_section+0x110>
  423ce8:	add	x10, x10, #0x5a0
  423cec:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423cf0:	add	w11, w9, #0x1
  423cf4:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  423cf8:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  423cfc:	add	x25, x10, x9, lsl #6
  423d00:	and	w9, w11, #0xf
  423d04:	add	x1, x1, #0xe82
  423d08:	add	x2, x2, #0x38
  423d0c:	add	x3, x3, #0x79
  423d10:	sub	x0, x29, #0x20
  423d14:	str	w9, [x8, #1436]
  423d18:	bl	4030a0 <sprintf@plt>
  423d1c:	sub	x2, x29, #0x20
  423d20:	mov	w1, #0x40                  	// #64
  423d24:	mov	x0, x25
  423d28:	mov	x3, x19
  423d2c:	bl	403160 <snprintf@plt>
  423d30:	adrp	x0, 448000 <warn@@Base+0xafcc>
  423d34:	add	x0, x0, #0xf6a
  423d38:	b	424ce8 <ferror@plt+0x21448>
  423d3c:	cmp	x28, x24
  423d40:	b.cs	424af0 <ferror@plt+0x21250>  // b.hs, b.nlast
  423d44:	subs	w1, w24, w28
  423d48:	b.eq	424af0 <ferror@plt+0x21250>  // b.none
  423d4c:	mov	x0, x28
  423d50:	bl	43d404 <warn@@Base+0x3d0>
  423d54:	mov	x1, x0
  423d58:	b	424af4 <ferror@plt+0x21254>
  423d5c:	cmp	x28, x24
  423d60:	b.cs	424b04 <ferror@plt+0x21264>  // b.hs, b.nlast
  423d64:	subs	w1, w24, w28
  423d68:	b.eq	424b04 <ferror@plt+0x21264>  // b.none
  423d6c:	mov	x0, x28
  423d70:	bl	43d404 <warn@@Base+0x3d0>
  423d74:	mov	x1, x0
  423d78:	b	424b08 <ferror@plt+0x21268>
  423d7c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423d80:	add	x1, x1, #0xeb9
  423d84:	mov	w2, #0x5                   	// #5
  423d88:	mov	x0, xzr
  423d8c:	bl	403700 <dcgettext@plt>
  423d90:	bl	43cf70 <error@@Base>
  423d94:	adrp	x8, 466000 <_bfd_std_section+0x110>
  423d98:	ldrsw	x9, [x8, #1436]
  423d9c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  423da0:	add	x10, x10, #0x5a0
  423da4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423da8:	add	w11, w9, #0x1
  423dac:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  423db0:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  423db4:	add	x25, x10, x9, lsl #6
  423db8:	and	w9, w11, #0xf
  423dbc:	add	x1, x1, #0xe82
  423dc0:	add	x2, x2, #0x38
  423dc4:	add	x3, x3, #0x79
  423dc8:	sub	x0, x29, #0x20
  423dcc:	str	w9, [x8, #1436]
  423dd0:	bl	4030a0 <sprintf@plt>
  423dd4:	sub	x2, x29, #0x20
  423dd8:	mov	w1, #0x40                  	// #64
  423ddc:	mov	x0, x25
  423de0:	mov	x3, x19
  423de4:	bl	403160 <snprintf@plt>
  423de8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  423dec:	ldr	x8, [x8, #1288]
  423df0:	cbz	x8, 423e04 <ferror@plt+0x20564>
  423df4:	mov	w0, w19
  423df8:	blr	x8
  423dfc:	mov	x26, x0
  423e00:	cbnz	x0, 423e24 <ferror@plt+0x20584>
  423e04:	adrp	x26, 466000 <_bfd_std_section+0x110>
  423e08:	add	x26, x26, #0xed4
  423e0c:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  423e10:	add	x2, x2, #0x335
  423e14:	mov	w1, #0x40                  	// #64
  423e18:	mov	x0, x26
  423e1c:	mov	w3, w19
  423e20:	bl	403160 <snprintf@plt>
  423e24:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  423e28:	add	x0, x0, #0x31
  423e2c:	mov	x1, x25
  423e30:	mov	x2, x26
  423e34:	bl	4037a0 <printf@plt>
  423e38:	b	424d7c <ferror@plt+0x214dc>
  423e3c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423e40:	add	x1, x1, #0xeb9
  423e44:	mov	w2, #0x5                   	// #5
  423e48:	mov	x0, xzr
  423e4c:	bl	403700 <dcgettext@plt>
  423e50:	bl	43cf70 <error@@Base>
  423e54:	adrp	x8, 466000 <_bfd_std_section+0x110>
  423e58:	ldrsw	x9, [x8, #1436]
  423e5c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  423e60:	add	x10, x10, #0x5a0
  423e64:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423e68:	add	w11, w9, #0x1
  423e6c:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  423e70:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  423e74:	add	x25, x10, x9, lsl #6
  423e78:	and	w9, w11, #0xf
  423e7c:	add	x1, x1, #0xe82
  423e80:	add	x2, x2, #0x38
  423e84:	add	x3, x3, #0x924
  423e88:	sub	x0, x29, #0x20
  423e8c:	str	w9, [x8, #1436]
  423e90:	bl	4030a0 <sprintf@plt>
  423e94:	sub	x2, x29, #0x20
  423e98:	mov	w1, #0x40                  	// #64
  423e9c:	mov	x0, x25
  423ea0:	mov	x3, x19
  423ea4:	bl	403160 <snprintf@plt>
  423ea8:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  423eac:	add	x0, x0, #0x45
  423eb0:	mov	x1, x25
  423eb4:	bl	4037a0 <printf@plt>
  423eb8:	mov	w23, #0x1                   	// #1
  423ebc:	b	424d7c <ferror@plt+0x214dc>
  423ec0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423ec4:	add	x1, x1, #0xeb9
  423ec8:	mov	w2, #0x5                   	// #5
  423ecc:	mov	x0, xzr
  423ed0:	bl	403700 <dcgettext@plt>
  423ed4:	bl	43cf70 <error@@Base>
  423ed8:	mov	x9, xzr
  423edc:	mov	x26, xzr
  423ee0:	mov	w10, wzr
  423ee4:	mov	w8, #0x1                   	// #1
  423ee8:	b	423f00 <ferror@plt+0x20660>
  423eec:	orr	w13, w8, #0x2
  423ef0:	cmp	w12, #0x0
  423ef4:	csel	w8, w8, w13, eq  // eq = none
  423ef8:	add	x9, x9, #0x1
  423efc:	tbz	w11, #7, 423f44 <ferror@plt+0x206a4>
  423f00:	add	x11, x19, x9
  423f04:	cmp	x11, x24
  423f08:	b.cs	423f60 <ferror@plt+0x206c0>  // b.hs, b.nlast
  423f0c:	ldrb	w11, [x11]
  423f10:	cmp	w10, #0x3f
  423f14:	and	x12, x11, #0x7f
  423f18:	b.hi	423eec <ferror@plt+0x2064c>  // b.pmore
  423f1c:	mov	w13, w10
  423f20:	lsl	x15, x12, x13
  423f24:	orr	x26, x15, x26
  423f28:	lsr	x13, x26, x13
  423f2c:	orr	w14, w8, #0x2
  423f30:	cmp	x13, x12
  423f34:	csel	w8, w8, w14, eq  // eq = none
  423f38:	add	w10, w10, #0x7
  423f3c:	add	x9, x9, #0x1
  423f40:	tbnz	w11, #7, 423f00 <ferror@plt+0x20660>
  423f44:	and	w8, w8, #0xfffffffe
  423f48:	tbz	w11, #6, 423f60 <ferror@plt+0x206c0>
  423f4c:	cmp	w10, #0x40
  423f50:	b.cs	423f60 <ferror@plt+0x206c0>  // b.hs, b.nlast
  423f54:	mov	x11, #0xffffffffffffffff    	// #-1
  423f58:	lsl	x10, x11, x10
  423f5c:	orr	x26, x10, x26
  423f60:	add	x9, x19, w9, uxtw
  423f64:	stur	x9, [x29, #-40]
  423f68:	tbnz	w8, #0, 42451c <ferror@plt+0x20c7c>
  423f6c:	tbz	w8, #1, 424534 <ferror@plt+0x20c94>
  423f70:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423f74:	add	x1, x1, #0xeca
  423f78:	b	424524 <ferror@plt+0x20c84>
  423f7c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423f80:	add	x1, x1, #0xeb9
  423f84:	mov	w2, #0x5                   	// #5
  423f88:	mov	x0, xzr
  423f8c:	bl	403700 <dcgettext@plt>
  423f90:	bl	43cf70 <error@@Base>
  423f94:	adrp	x8, 466000 <_bfd_std_section+0x110>
  423f98:	ldrsw	x9, [x8, #1436]
  423f9c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  423fa0:	add	x10, x10, #0x5a0
  423fa4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  423fa8:	add	w11, w9, #0x1
  423fac:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  423fb0:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  423fb4:	add	x25, x10, x9, lsl #6
  423fb8:	and	w9, w11, #0xf
  423fbc:	add	x1, x1, #0xe82
  423fc0:	add	x2, x2, #0x38
  423fc4:	add	x3, x3, #0x79
  423fc8:	sub	x0, x29, #0x20
  423fcc:	str	w9, [x8, #1436]
  423fd0:	bl	4030a0 <sprintf@plt>
  423fd4:	sub	x2, x29, #0x20
  423fd8:	mov	w1, #0x40                  	// #64
  423fdc:	mov	x0, x25
  423fe0:	mov	x3, x19
  423fe4:	bl	403160 <snprintf@plt>
  423fe8:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  423fec:	add	x0, x0, #0x6d
  423ff0:	b	424ce8 <ferror@plt+0x21448>
  423ff4:	cmp	x28, x24
  423ff8:	b.cs	42400c <ferror@plt+0x2076c>  // b.hs, b.nlast
  423ffc:	sub	w1, w24, w28
  424000:	sub	w8, w1, #0x1
  424004:	cmp	w8, #0x7
  424008:	b.ls	424014 <ferror@plt+0x20774>  // b.plast
  42400c:	mov	x1, xzr
  424010:	b	424028 <ferror@plt+0x20788>
  424014:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  424018:	ldr	x8, [x8, #696]
  42401c:	mov	x0, x28
  424020:	blr	x8
  424024:	mov	x1, x0
  424028:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  42402c:	add	x8, x25, #0x2
  424030:	add	x0, x0, #0x7d
  424034:	b	424c10 <ferror@plt+0x21370>
  424038:	cmp	x28, x24
  42403c:	b.cs	424050 <ferror@plt+0x207b0>  // b.hs, b.nlast
  424040:	sub	w1, w24, w28
  424044:	sub	w8, w1, #0x1
  424048:	cmp	w8, #0x7
  42404c:	b.ls	424058 <ferror@plt+0x207b8>  // b.plast
  424050:	mov	x1, xzr
  424054:	b	42406c <ferror@plt+0x207cc>
  424058:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  42405c:	ldr	x8, [x8, #696]
  424060:	mov	x0, x28
  424064:	blr	x8
  424068:	mov	x1, x0
  42406c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  424070:	add	x8, x25, #0x2
  424074:	add	x0, x0, #0x93
  424078:	b	424c10 <ferror@plt+0x21370>
  42407c:	cmp	x28, x24
  424080:	b.cs	424b18 <ferror@plt+0x21278>  // b.hs, b.nlast
  424084:	subs	w1, w24, w28
  424088:	b.eq	424b18 <ferror@plt+0x21278>  // b.none
  42408c:	mov	x0, x28
  424090:	bl	43d404 <warn@@Base+0x3d0>
  424094:	b	424b1c <ferror@plt+0x2127c>
  424098:	cmp	x28, x24
  42409c:	b.cs	424b8c <ferror@plt+0x212ec>  // b.hs, b.nlast
  4240a0:	subs	w1, w24, w28
  4240a4:	b.eq	424b8c <ferror@plt+0x212ec>  // b.none
  4240a8:	mov	x0, x28
  4240ac:	bl	43d404 <warn@@Base+0x3d0>
  4240b0:	b	424b90 <ferror@plt+0x212f0>
  4240b4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4240b8:	add	x1, x1, #0xeb9
  4240bc:	mov	w2, #0x5                   	// #5
  4240c0:	mov	x0, xzr
  4240c4:	bl	403700 <dcgettext@plt>
  4240c8:	bl	43cf70 <error@@Base>
  4240cc:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  4240d0:	add	x1, x1, #0x16a
  4240d4:	mov	w2, #0x5                   	// #5
  4240d8:	mov	x0, xzr
  4240dc:	mov	w28, w22
  4240e0:	mov	x22, x27
  4240e4:	mov	w27, w23
  4240e8:	mov	x23, x21
  4240ec:	bl	403700 <dcgettext@plt>
  4240f0:	adrp	x20, 466000 <_bfd_std_section+0x110>
  4240f4:	ldrsw	x8, [x20, #1436]
  4240f8:	adrp	x21, 466000 <_bfd_std_section+0x110>
  4240fc:	add	x21, x21, #0x5a0
  424100:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  424104:	add	w9, w8, #0x1
  424108:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  42410c:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  424110:	mov	x25, x0
  424114:	add	x26, x21, x8, lsl #6
  424118:	and	w8, w9, #0xf
  42411c:	add	x1, x1, #0xe82
  424120:	add	x2, x2, #0x38
  424124:	add	x3, x3, #0x79
  424128:	sub	x0, x29, #0x20
  42412c:	str	w8, [x20, #1436]
  424130:	bl	4030a0 <sprintf@plt>
  424134:	sub	x2, x29, #0x20
  424138:	mov	w1, #0x40                  	// #64
  42413c:	mov	x0, x26
  424140:	mov	x3, x19
  424144:	bl	403160 <snprintf@plt>
  424148:	mov	x0, x25
  42414c:	mov	x1, x26
  424150:	bl	4037a0 <printf@plt>
  424154:	ldur	x10, [x29, #-40]
  424158:	mov	x8, xzr
  42415c:	mov	x19, xzr
  424160:	mov	w11, wzr
  424164:	mov	w9, #0x1                   	// #1
  424168:	b	424180 <ferror@plt+0x208e0>
  42416c:	orr	w14, w9, #0x2
  424170:	cmp	w13, #0x0
  424174:	csel	w9, w9, w14, eq  // eq = none
  424178:	add	x8, x8, #0x1
  42417c:	tbz	w12, #7, 4241c4 <ferror@plt+0x20924>
  424180:	add	x12, x10, x8
  424184:	cmp	x12, x24
  424188:	b.cs	4241c8 <ferror@plt+0x20928>  // b.hs, b.nlast
  42418c:	ldrb	w12, [x12]
  424190:	cmp	w11, #0x3f
  424194:	and	x13, x12, #0x7f
  424198:	b.hi	42416c <ferror@plt+0x208cc>  // b.pmore
  42419c:	mov	w14, w11
  4241a0:	lsl	x16, x13, x14
  4241a4:	orr	x19, x16, x19
  4241a8:	lsr	x14, x19, x14
  4241ac:	orr	w15, w9, #0x2
  4241b0:	cmp	x14, x13
  4241b4:	csel	w9, w9, w15, eq  // eq = none
  4241b8:	add	w11, w11, #0x7
  4241bc:	add	x8, x8, #0x1
  4241c0:	tbnz	w12, #7, 424180 <ferror@plt+0x208e0>
  4241c4:	and	w9, w9, #0xfffffffe
  4241c8:	add	x8, x10, w8, uxtw
  4241cc:	stur	x8, [x29, #-40]
  4241d0:	tbnz	w9, #0, 424638 <ferror@plt+0x20d98>
  4241d4:	tbz	w9, #1, 424650 <ferror@plt+0x20db0>
  4241d8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4241dc:	add	x1, x1, #0xeca
  4241e0:	b	424640 <ferror@plt+0x20da0>
  4241e4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4241e8:	add	x1, x1, #0xeb9
  4241ec:	mov	w2, #0x5                   	// #5
  4241f0:	mov	x0, xzr
  4241f4:	bl	403700 <dcgettext@plt>
  4241f8:	bl	43cf70 <error@@Base>
  4241fc:	adrp	x1, 448000 <warn@@Base+0xafcc>
  424200:	add	x1, x1, #0x997
  424204:	mov	w2, #0x5                   	// #5
  424208:	mov	x0, xzr
  42420c:	bl	403700 <dcgettext@plt>
  424210:	adrp	x8, 466000 <_bfd_std_section+0x110>
  424214:	ldrsw	x9, [x8, #1436]
  424218:	adrp	x10, 466000 <_bfd_std_section+0x110>
  42421c:	add	x10, x10, #0x5a0
  424220:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  424224:	add	w11, w9, #0x1
  424228:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  42422c:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  424230:	mov	x26, x0
  424234:	add	x28, x10, x9, lsl #6
  424238:	and	w9, w11, #0xf
  42423c:	add	x1, x1, #0xe82
  424240:	add	x2, x2, #0x38
  424244:	add	x3, x3, #0x79
  424248:	sub	x0, x29, #0x20
  42424c:	str	w9, [x8, #1436]
  424250:	bl	4030a0 <sprintf@plt>
  424254:	sub	x2, x29, #0x20
  424258:	mov	w1, #0x40                  	// #64
  42425c:	mov	x0, x28
  424260:	mov	x3, x19
  424264:	bl	403160 <snprintf@plt>
  424268:	mov	w1, #0x20                  	// #32
  42426c:	mov	x0, x26
  424270:	mov	x2, x28
  424274:	bl	4037a0 <printf@plt>
  424278:	cmp	x25, x24
  42427c:	mov	x20, x24
  424280:	b.hi	4242c8 <ferror@plt+0x20a28>  // b.pmore
  424284:	sub	x8, x24, x25
  424288:	cmp	x8, x19
  42428c:	csel	x19, x8, x19, cc  // cc = lo, ul, last
  424290:	cbz	x19, 424c1c <ferror@plt+0x2137c>
  424294:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  424298:	ldr	x8, [x8, #696]
  42429c:	mov	w1, #0x1                   	// #1
  4242a0:	mov	x0, x25
  4242a4:	sub	x19, x19, #0x1
  4242a8:	add	x20, x25, #0x1
  4242ac:	blr	x8
  4242b0:	mov	x1, x0
  4242b4:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  4242b8:	add	x0, x0, #0xed7
  4242bc:	bl	4037a0 <printf@plt>
  4242c0:	mov	x25, x20
  4242c4:	cbnz	x19, 424294 <ferror@plt+0x209f4>
  4242c8:	stur	x20, [x29, #-40]
  4242cc:	b	424d7c <ferror@plt+0x214dc>
  4242d0:	mov	w19, wzr
  4242d4:	sub	x0, x29, #0x28
  4242d8:	mov	w1, w19
  4242dc:	mov	x2, x27
  4242e0:	mov	x3, x24
  4242e4:	bl	424e40 <ferror@plt+0x215a0>
  4242e8:	mov	x25, x0
  4242ec:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4242f0:	add	x0, x0, #0x1e7
  4242f4:	mov	w1, w19
  4242f8:	bl	4037a0 <printf@plt>
  4242fc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  424300:	ldrsw	x9, [x8, #1436]
  424304:	adrp	x10, 466000 <_bfd_std_section+0x110>
  424308:	add	x10, x10, #0x5a0
  42430c:	add	w11, w9, #0x1
  424310:	add	x19, x10, x9, lsl #6
  424314:	and	w9, w11, #0xf
  424318:	str	w9, [x8, #1436]
  42431c:	ldr	w8, [sp, #44]
  424320:	cbz	w8, 424848 <ferror@plt+0x20fa8>
  424324:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  424328:	add	x2, x2, #0xe79
  42432c:	mov	w1, #0x40                  	// #64
  424330:	mov	x0, x19
  424334:	mov	x3, x25
  424338:	bl	403160 <snprintf@plt>
  42433c:	ldr	x8, [sp, #8]
  424340:	add	x19, x19, x8
  424344:	b	424874 <ferror@plt+0x20fd4>
  424348:	cmp	x28, x24
  42434c:	b.cs	424360 <ferror@plt+0x20ac0>  // b.hs, b.nlast
  424350:	sub	w1, w24, w28
  424354:	sub	w8, w1, #0x1
  424358:	cmp	w8, #0x7
  42435c:	b.ls	424368 <ferror@plt+0x20ac8>  // b.plast
  424360:	mov	x0, xzr
  424364:	b	424378 <ferror@plt+0x20ad8>
  424368:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  42436c:	ldr	x8, [x8, #696]
  424370:	mov	x0, x28
  424374:	blr	x8
  424378:	adrp	x9, 466000 <_bfd_std_section+0x110>
  42437c:	ldrsw	x10, [x9, #1436]
  424380:	ldr	x11, [sp, #48]
  424384:	add	x8, x25, #0x5
  424388:	stur	x8, [x29, #-40]
  42438c:	add	w8, w10, #0x1
  424390:	add	x19, x0, x11
  424394:	adrp	x11, 466000 <_bfd_std_section+0x110>
  424398:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42439c:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4243a0:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  4243a4:	add	x11, x11, #0x5a0
  4243a8:	and	w8, w8, #0xf
  4243ac:	add	x1, x1, #0xe82
  4243b0:	add	x2, x2, #0x38
  4243b4:	add	x3, x3, #0xdbb
  4243b8:	sub	x0, x29, #0x20
  4243bc:	add	x20, x11, x10, lsl #6
  4243c0:	str	w8, [x9, #1436]
  4243c4:	bl	4030a0 <sprintf@plt>
  4243c8:	sub	x2, x29, #0x20
  4243cc:	mov	w1, #0x40                  	// #64
  4243d0:	mov	x0, x20
  4243d4:	mov	x3, x19
  4243d8:	bl	403160 <snprintf@plt>
  4243dc:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4243e0:	add	x0, x0, #0x375
  4243e4:	b	424d74 <ferror@plt+0x214d4>
  4243e8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4243ec:	add	x1, x1, #0xeb9
  4243f0:	mov	w2, #0x5                   	// #5
  4243f4:	mov	x0, xzr
  4243f8:	bl	403700 <dcgettext@plt>
  4243fc:	bl	43cf70 <error@@Base>
  424400:	adrp	x8, 466000 <_bfd_std_section+0x110>
  424404:	ldrsw	x9, [x8, #1436]
  424408:	adrp	x10, 466000 <_bfd_std_section+0x110>
  42440c:	add	x10, x10, #0x5a0
  424410:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  424414:	add	w11, w9, #0x1
  424418:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  42441c:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  424420:	add	x20, x10, x9, lsl #6
  424424:	and	w9, w11, #0xf
  424428:	add	x1, x1, #0xe82
  42442c:	add	x2, x2, #0x38
  424430:	add	x3, x3, #0xdbb
  424434:	sub	x0, x29, #0x20
  424438:	str	w9, [x8, #1436]
  42443c:	bl	4030a0 <sprintf@plt>
  424440:	sub	x2, x29, #0x20
  424444:	mov	w1, #0x40                  	// #64
  424448:	mov	x0, x20
  42444c:	mov	x3, x19
  424450:	bl	403160 <snprintf@plt>
  424454:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  424458:	add	x0, x0, #0x395
  42445c:	b	424d74 <ferror@plt+0x214d4>
  424460:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  424464:	add	x1, x1, #0xeb9
  424468:	mov	w2, #0x5                   	// #5
  42446c:	mov	x0, xzr
  424470:	bl	403700 <dcgettext@plt>
  424474:	bl	43cf70 <error@@Base>
  424478:	adrp	x8, 466000 <_bfd_std_section+0x110>
  42447c:	ldrsw	x9, [x8, #1436]
  424480:	adrp	x10, 466000 <_bfd_std_section+0x110>
  424484:	add	x10, x10, #0x5a0
  424488:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42448c:	add	w11, w9, #0x1
  424490:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  424494:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  424498:	add	x20, x10, x9, lsl #6
  42449c:	and	w9, w11, #0xf
  4244a0:	add	x1, x1, #0xe82
  4244a4:	add	x2, x2, #0x38
  4244a8:	add	x3, x3, #0xdbb
  4244ac:	sub	x0, x29, #0x20
  4244b0:	str	w9, [x8, #1436]
  4244b4:	bl	4030a0 <sprintf@plt>
  4244b8:	sub	x2, x29, #0x20
  4244bc:	mov	w1, #0x40                  	// #64
  4244c0:	mov	x0, x20
  4244c4:	mov	x3, x19
  4244c8:	bl	403160 <snprintf@plt>
  4244cc:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  4244d0:	add	x0, x0, #0x3b1
  4244d4:	b	424d74 <ferror@plt+0x214d4>
  4244d8:	cmp	x19, x24
  4244dc:	b.cs	4244f0 <ferror@plt+0x20c50>  // b.hs, b.nlast
  4244e0:	sub	w1, w24, w19
  4244e4:	sub	w8, w1, #0x1
  4244e8:	cmp	w8, #0x7
  4244ec:	b.ls	4244f8 <ferror@plt+0x20c58>  // b.plast
  4244f0:	mov	x1, xzr
  4244f4:	b	42450c <ferror@plt+0x20c6c>
  4244f8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4244fc:	ldr	x8, [x8, #696]
  424500:	mov	x0, x19
  424504:	blr	x8
  424508:	mov	x1, x0
  42450c:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  424510:	add	x8, x25, #0x9
  424514:	add	x0, x0, #0xcce
  424518:	b	424c10 <ferror@plt+0x21370>
  42451c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  424520:	add	x1, x1, #0xeb9
  424524:	mov	w2, #0x5                   	// #5
  424528:	mov	x0, xzr
  42452c:	bl	403700 <dcgettext@plt>
  424530:	bl	43cf70 <error@@Base>
  424534:	adrp	x20, 466000 <_bfd_std_section+0x110>
  424538:	ldrsw	x8, [x20, #1436]
  42453c:	str	w22, [sp, #20]
  424540:	mov	x22, x27
  424544:	mov	w27, w23
  424548:	mov	x23, x21
  42454c:	adrp	x21, 466000 <_bfd_std_section+0x110>
  424550:	add	x21, x21, #0x5a0
  424554:	add	w9, w8, #0x1
  424558:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42455c:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  424560:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  424564:	add	x19, x21, x8, lsl #6
  424568:	and	w8, w9, #0xf
  42456c:	add	x1, x1, #0xe82
  424570:	add	x2, x2, #0x38
  424574:	add	x3, x3, #0x79
  424578:	sub	x0, x29, #0x20
  42457c:	str	w8, [x20, #1436]
  424580:	bl	4030a0 <sprintf@plt>
  424584:	sub	x2, x29, #0x20
  424588:	mov	w1, #0x40                  	// #64
  42458c:	mov	x0, x19
  424590:	mov	x3, x25
  424594:	bl	403160 <snprintf@plt>
  424598:	adrp	x8, 466000 <_bfd_std_section+0x110>
  42459c:	ldr	x8, [x8, #1288]
  4245a0:	cbz	x8, 4245b4 <ferror@plt+0x20d14>
  4245a4:	mov	w0, w25
  4245a8:	blr	x8
  4245ac:	mov	x28, x0
  4245b0:	cbnz	x0, 4245d4 <ferror@plt+0x20d34>
  4245b4:	adrp	x28, 466000 <_bfd_std_section+0x110>
  4245b8:	add	x28, x28, #0xed4
  4245bc:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  4245c0:	add	x2, x2, #0x335
  4245c4:	mov	w1, #0x40                  	// #64
  4245c8:	mov	x0, x28
  4245cc:	mov	w3, w25
  4245d0:	bl	403160 <snprintf@plt>
  4245d4:	ldrsw	x8, [x20, #1436]
  4245d8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4245dc:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4245e0:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  4245e4:	add	w9, w8, #0x1
  4245e8:	add	x25, x21, x8, lsl #6
  4245ec:	and	w8, w9, #0xf
  4245f0:	add	x1, x1, #0xe82
  4245f4:	add	x2, x2, #0x38
  4245f8:	add	x3, x3, #0x924
  4245fc:	sub	x0, x29, #0x20
  424600:	str	w8, [x20, #1436]
  424604:	bl	4030a0 <sprintf@plt>
  424608:	sub	x2, x29, #0x20
  42460c:	mov	w1, #0x40                  	// #64
  424610:	mov	x0, x25
  424614:	mov	x3, x26
  424618:	bl	403160 <snprintf@plt>
  42461c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  424620:	add	x0, x0, #0x55
  424624:	mov	x1, x19
  424628:	mov	x2, x28
  42462c:	mov	x3, x25
  424630:	bl	4037a0 <printf@plt>
  424634:	b	424834 <ferror@plt+0x20f94>
  424638:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42463c:	add	x1, x1, #0xeb9
  424640:	mov	w2, #0x5                   	// #5
  424644:	mov	x0, xzr
  424648:	bl	403700 <dcgettext@plt>
  42464c:	bl	43cf70 <error@@Base>
  424650:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  424654:	add	x1, x1, #0x174
  424658:	mov	w2, #0x5                   	// #5
  42465c:	mov	x0, xzr
  424660:	bl	403700 <dcgettext@plt>
  424664:	ldrsw	x8, [x20, #1436]
  424668:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42466c:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  424670:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  424674:	add	w9, w8, #0x1
  424678:	mov	x25, x0
  42467c:	add	x26, x21, x8, lsl #6
  424680:	and	w8, w9, #0xf
  424684:	add	x1, x1, #0xe82
  424688:	add	x2, x2, #0x38
  42468c:	add	x3, x3, #0x79
  424690:	sub	x0, x29, #0x20
  424694:	str	w8, [x20, #1436]
  424698:	bl	4030a0 <sprintf@plt>
  42469c:	sub	x2, x29, #0x20
  4246a0:	mov	w1, #0x40                  	// #64
  4246a4:	mov	x0, x26
  4246a8:	mov	x3, x19
  4246ac:	bl	403160 <snprintf@plt>
  4246b0:	mov	x0, x25
  4246b4:	mov	x1, x26
  4246b8:	bl	4037a0 <printf@plt>
  4246bc:	mov	x21, x23
  4246c0:	mov	w23, w27
  4246c4:	mov	x27, x22
  4246c8:	mov	w22, w28
  4246cc:	b	424d7c <ferror@plt+0x214dc>
  4246d0:	ldr	w19, [sp, #44]
  4246d4:	cmp	w19, #0x9
  4246d8:	b.cc	42470c <ferror@plt+0x20e6c>  // b.lo, b.ul, b.last
  4246dc:	ldr	x3, [sp, #32]
  4246e0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4246e4:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  4246e8:	add	x1, x1, #0x40d
  4246ec:	add	x2, x2, #0x455
  4246f0:	mov	w4, #0x5                   	// #5
  4246f4:	mov	x0, xzr
  4246f8:	bl	4035d0 <dcngettext@plt>
  4246fc:	ldr	w1, [sp, #44]
  424700:	mov	w2, #0x8                   	// #8
  424704:	mov	w19, #0x8                   	// #8
  424708:	bl	43cf70 <error@@Base>
  42470c:	add	x8, x28, w19, uxtw
  424710:	cmp	x8, x24
  424714:	b.cc	424724 <ferror@plt+0x20e84>  // b.lo, b.ul, b.last
  424718:	cmp	x28, x24
  42471c:	b.cs	424730 <ferror@plt+0x20e90>  // b.hs, b.nlast
  424720:	sub	w19, w24, w28
  424724:	sub	w8, w19, #0x1
  424728:	cmp	w8, #0x7
  42472c:	b.ls	424c68 <ferror@plt+0x213c8>  // b.plast
  424730:	ldr	x8, [sp, #32]
  424734:	mov	x19, xzr
  424738:	b	424c84 <ferror@plt+0x213e4>
  42473c:	ldr	w19, [sp, #44]
  424740:	cmp	w19, #0x9
  424744:	b.cc	424778 <ferror@plt+0x20ed8>  // b.lo, b.ul, b.last
  424748:	ldr	x3, [sp, #32]
  42474c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  424750:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  424754:	add	x1, x1, #0x40d
  424758:	add	x2, x2, #0x455
  42475c:	mov	w4, #0x5                   	// #5
  424760:	mov	x0, xzr
  424764:	bl	4035d0 <dcngettext@plt>
  424768:	ldr	w1, [sp, #44]
  42476c:	mov	w2, #0x8                   	// #8
  424770:	mov	w19, #0x8                   	// #8
  424774:	bl	43cf70 <error@@Base>
  424778:	add	x8, x28, w19, uxtw
  42477c:	cmp	x8, x24
  424780:	b.cc	424790 <ferror@plt+0x20ef0>  // b.lo, b.ul, b.last
  424784:	cmp	x28, x24
  424788:	b.cs	42479c <ferror@plt+0x20efc>  // b.hs, b.nlast
  42478c:	sub	w19, w24, w28
  424790:	sub	w8, w19, #0x1
  424794:	cmp	w8, #0x7
  424798:	b.ls	424cf4 <ferror@plt+0x21454>  // b.plast
  42479c:	ldr	x8, [sp, #32]
  4247a0:	mov	x19, xzr
  4247a4:	b	424d10 <ferror@plt+0x21470>
  4247a8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4247ac:	ldr	x8, [x8, #696]
  4247b0:	mov	x0, x28
  4247b4:	mov	w1, w19
  4247b8:	blr	x8
  4247bc:	mov	x19, x0
  4247c0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4247c4:	ldr	x10, [sp, #32]
  4247c8:	ldrsw	x9, [x8, #1436]
  4247cc:	adrp	x11, 466000 <_bfd_std_section+0x110>
  4247d0:	add	x11, x11, #0x5a0
  4247d4:	add	x10, x28, x10
  4247d8:	stur	x10, [x29, #-40]
  4247dc:	add	w10, w9, #0x1
  4247e0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4247e4:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4247e8:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  4247ec:	add	x25, x11, x9, lsl #6
  4247f0:	and	w9, w10, #0xf
  4247f4:	add	x1, x1, #0xe82
  4247f8:	add	x2, x2, #0x38
  4247fc:	add	x3, x3, #0xdbb
  424800:	sub	x0, x29, #0x20
  424804:	str	w9, [x8, #1436]
  424808:	bl	4030a0 <sprintf@plt>
  42480c:	sub	x2, x29, #0x20
  424810:	mov	w1, #0x40                  	// #64
  424814:	mov	x0, x25
  424818:	mov	x3, x19
  42481c:	bl	403160 <snprintf@plt>
  424820:	adrp	x0, 448000 <warn@@Base+0xafcc>
  424824:	add	x0, x0, #0xddb
  424828:	b	424ce8 <ferror@plt+0x21448>
  42482c:	mov	x21, x19
  424830:	stur	x21, [x29, #-40]
  424834:	mov	x21, x23
  424838:	mov	w23, w27
  42483c:	mov	x27, x22
  424840:	ldr	w22, [sp, #20]
  424844:	b	424d7c <ferror@plt+0x214dc>
  424848:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42484c:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  424850:	add	x1, x1, #0xe89
  424854:	add	x2, x2, #0x38
  424858:	sub	x0, x29, #0x20
  42485c:	bl	4030a0 <sprintf@plt>
  424860:	sub	x2, x29, #0x20
  424864:	mov	w1, #0x40                  	// #64
  424868:	mov	x0, x19
  42486c:	mov	x3, x25
  424870:	bl	403160 <snprintf@plt>
  424874:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  424878:	add	x0, x0, #0x170
  42487c:	mov	x1, x19
  424880:	bl	4037a0 <printf@plt>
  424884:	b	424d7c <ferror@plt+0x214dc>
  424888:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  42488c:	ldr	x8, [x8, #696]
  424890:	mov	x0, x28
  424894:	mov	w1, w19
  424898:	blr	x8
  42489c:	mov	x25, x0
  4248a0:	ldr	x9, [sp, #24]
  4248a4:	b	4248c4 <ferror@plt+0x21024>
  4248a8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4248ac:	ldr	x8, [x8, #696]
  4248b0:	mov	x0, x28
  4248b4:	mov	w1, w19
  4248b8:	blr	x8
  4248bc:	ldr	x9, [sp, #32]
  4248c0:	mov	x25, x0
  4248c4:	mov	x8, xzr
  4248c8:	mov	x19, xzr
  4248cc:	mov	w11, wzr
  4248d0:	add	x10, x28, x9
  4248d4:	mov	w9, #0x1                   	// #1
  4248d8:	stur	x10, [x29, #-40]
  4248dc:	b	4248f4 <ferror@plt+0x21054>
  4248e0:	orr	w14, w9, #0x2
  4248e4:	cmp	w13, #0x0
  4248e8:	csel	w9, w9, w14, eq  // eq = none
  4248ec:	add	x8, x8, #0x1
  4248f0:	tbz	w12, #7, 424938 <ferror@plt+0x21098>
  4248f4:	add	x12, x10, x8
  4248f8:	cmp	x12, x24
  4248fc:	b.cs	424954 <ferror@plt+0x210b4>  // b.hs, b.nlast
  424900:	ldrb	w12, [x12]
  424904:	cmp	w11, #0x3f
  424908:	and	x13, x12, #0x7f
  42490c:	b.hi	4248e0 <ferror@plt+0x21040>  // b.pmore
  424910:	mov	w14, w11
  424914:	lsl	x16, x13, x14
  424918:	orr	x19, x16, x19
  42491c:	lsr	x14, x19, x14
  424920:	orr	w15, w9, #0x2
  424924:	cmp	x14, x13
  424928:	csel	w9, w9, w15, eq  // eq = none
  42492c:	add	w11, w11, #0x7
  424930:	add	x8, x8, #0x1
  424934:	tbnz	w12, #7, 4248f4 <ferror@plt+0x21054>
  424938:	and	w9, w9, #0xfffffffe
  42493c:	tbz	w12, #6, 424954 <ferror@plt+0x210b4>
  424940:	cmp	w11, #0x40
  424944:	b.cs	424954 <ferror@plt+0x210b4>  // b.hs, b.nlast
  424948:	mov	x12, #0xffffffffffffffff    	// #-1
  42494c:	lsl	x11, x12, x11
  424950:	orr	x19, x11, x19
  424954:	str	w22, [sp, #20]
  424958:	mov	x22, x27
  42495c:	add	x8, x10, w8, uxtw
  424960:	str	w23, [sp, #4]
  424964:	stur	x8, [x29, #-40]
  424968:	tbnz	w9, #0, 42497c <ferror@plt+0x210dc>
  42496c:	tbz	w9, #1, 424994 <ferror@plt+0x210f4>
  424970:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  424974:	add	x1, x1, #0xeca
  424978:	b	424984 <ferror@plt+0x210e4>
  42497c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  424980:	add	x1, x1, #0xeb9
  424984:	mov	w2, #0x5                   	// #5
  424988:	mov	x0, xzr
  42498c:	bl	403700 <dcgettext@plt>
  424990:	bl	43cf70 <error@@Base>
  424994:	adrp	x27, 466000 <_bfd_std_section+0x110>
  424998:	ldrsw	x8, [x27, #1436]
  42499c:	cmp	w26, #0xa0
  4249a0:	adrp	x23, 466000 <_bfd_std_section+0x110>
  4249a4:	csel	x26, x21, x20, eq  // eq = none
  4249a8:	adrp	x21, 447000 <warn@@Base+0x9fcc>
  4249ac:	adrp	x20, 44c000 <warn@@Base+0xefcc>
  4249b0:	add	x23, x23, #0x5a0
  4249b4:	add	w9, w8, #0x1
  4249b8:	add	x21, x21, #0xe82
  4249bc:	add	x20, x20, #0x38
  4249c0:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  4249c4:	add	x28, x23, x8, lsl #6
  4249c8:	and	w8, w9, #0xf
  4249cc:	add	x3, x3, #0xdbb
  4249d0:	sub	x0, x29, #0x20
  4249d4:	mov	x1, x21
  4249d8:	mov	x2, x20
  4249dc:	str	w8, [x27, #1436]
  4249e0:	bl	4030a0 <sprintf@plt>
  4249e4:	sub	x2, x29, #0x20
  4249e8:	mov	w1, #0x40                  	// #64
  4249ec:	mov	x0, x28
  4249f0:	mov	x3, x25
  4249f4:	bl	403160 <snprintf@plt>
  4249f8:	ldrsw	x8, [x27, #1436]
  4249fc:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  424a00:	add	x3, x3, #0x924
  424a04:	sub	x0, x29, #0x20
  424a08:	add	w9, w8, #0x1
  424a0c:	add	x25, x23, x8, lsl #6
  424a10:	and	w8, w9, #0xf
  424a14:	mov	x1, x21
  424a18:	mov	x2, x20
  424a1c:	str	w8, [x27, #1436]
  424a20:	bl	4030a0 <sprintf@plt>
  424a24:	sub	x2, x29, #0x20
  424a28:	mov	w1, #0x40                  	// #64
  424a2c:	mov	x0, x25
  424a30:	mov	x3, x19
  424a34:	bl	403160 <snprintf@plt>
  424a38:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  424a3c:	add	x0, x0, #0x253
  424a40:	mov	x1, x26
  424a44:	mov	x2, x28
  424a48:	mov	x3, x25
  424a4c:	bl	4037a0 <printf@plt>
  424a50:	mov	x27, x22
  424a54:	ldr	w22, [sp, #20]
  424a58:	ldr	w23, [sp, #4]
  424a5c:	adrp	x21, 444000 <warn@@Base+0x6fcc>
  424a60:	add	x21, x21, #0x122
  424a64:	b	424d7c <ferror@plt+0x214dc>
  424a68:	mov	x1, xzr
  424a6c:	adrp	x0, 448000 <warn@@Base+0xafcc>
  424a70:	add	x8, x25, #0x2
  424a74:	add	x0, x0, #0xe09
  424a78:	b	424c10 <ferror@plt+0x21370>
  424a7c:	mov	x1, xzr
  424a80:	adrp	x0, 448000 <warn@@Base+0xafcc>
  424a84:	add	x8, x25, #0x3
  424a88:	add	x0, x0, #0xe2f
  424a8c:	b	424c10 <ferror@plt+0x21370>
  424a90:	mov	x1, xzr
  424a94:	adrp	x0, 448000 <warn@@Base+0xafcc>
  424a98:	add	x8, x25, #0x5
  424a9c:	add	x0, x0, #0xe55
  424aa0:	b	424c10 <ferror@plt+0x21370>
  424aa4:	mov	x1, xzr
  424aa8:	adrp	x0, 448000 <warn@@Base+0xafcc>
  424aac:	add	x19, x25, #0x5
  424ab0:	add	x0, x0, #0xe7c
  424ab4:	stur	x19, [x29, #-40]
  424ab8:	bl	4037a0 <printf@plt>
  424abc:	add	x8, x25, #0x9
  424ac0:	cmp	x8, x24
  424ac4:	b.cs	424ad0 <ferror@plt+0x21230>  // b.hs, b.nlast
  424ac8:	mov	w1, #0x4                   	// #4
  424acc:	b	424ae0 <ferror@plt+0x21240>
  424ad0:	cmp	x19, x24
  424ad4:	b.cs	424c00 <ferror@plt+0x21360>  // b.hs, b.nlast
  424ad8:	subs	w1, w24, w19
  424adc:	b.eq	424c00 <ferror@plt+0x21360>  // b.none
  424ae0:	mov	x0, x19
  424ae4:	bl	43d404 <warn@@Base+0x3d0>
  424ae8:	mov	x1, x0
  424aec:	b	424c04 <ferror@plt+0x21364>
  424af0:	mov	x1, xzr
  424af4:	adrp	x0, 448000 <warn@@Base+0xafcc>
  424af8:	add	x8, x25, #0x3
  424afc:	add	x0, x0, #0xfa9
  424b00:	b	424c10 <ferror@plt+0x21370>
  424b04:	mov	x1, xzr
  424b08:	adrp	x0, 448000 <warn@@Base+0xafcc>
  424b0c:	add	x8, x25, #0x3
  424b10:	add	x0, x0, #0xfee
  424b14:	b	424c10 <ferror@plt+0x21370>
  424b18:	mov	x0, xzr
  424b1c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  424b20:	ldrsw	x10, [x9, #1436]
  424b24:	ldr	x11, [sp, #48]
  424b28:	add	x8, x25, #0x3
  424b2c:	stur	x8, [x29, #-40]
  424b30:	add	w8, w10, #0x1
  424b34:	add	x19, x0, x11
  424b38:	adrp	x11, 466000 <_bfd_std_section+0x110>
  424b3c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  424b40:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  424b44:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  424b48:	add	x11, x11, #0x5a0
  424b4c:	and	w8, w8, #0xf
  424b50:	add	x1, x1, #0xe82
  424b54:	add	x2, x2, #0x38
  424b58:	add	x3, x3, #0xdbb
  424b5c:	sub	x0, x29, #0x20
  424b60:	add	x25, x11, x10, lsl #6
  424b64:	str	w8, [x9, #1436]
  424b68:	bl	4030a0 <sprintf@plt>
  424b6c:	sub	x2, x29, #0x20
  424b70:	mov	w1, #0x40                  	// #64
  424b74:	mov	x0, x25
  424b78:	mov	x3, x19
  424b7c:	bl	403160 <snprintf@plt>
  424b80:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  424b84:	add	x0, x0, #0xce
  424b88:	b	424ce8 <ferror@plt+0x21448>
  424b8c:	mov	x0, xzr
  424b90:	adrp	x9, 466000 <_bfd_std_section+0x110>
  424b94:	ldrsw	x10, [x9, #1436]
  424b98:	ldr	x11, [sp, #48]
  424b9c:	add	x8, x25, #0x5
  424ba0:	stur	x8, [x29, #-40]
  424ba4:	add	w8, w10, #0x1
  424ba8:	add	x19, x0, x11
  424bac:	adrp	x11, 466000 <_bfd_std_section+0x110>
  424bb0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  424bb4:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  424bb8:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  424bbc:	add	x11, x11, #0x5a0
  424bc0:	and	w8, w8, #0xf
  424bc4:	add	x1, x1, #0xe82
  424bc8:	add	x2, x2, #0x38
  424bcc:	add	x3, x3, #0xdbb
  424bd0:	sub	x0, x29, #0x20
  424bd4:	add	x25, x11, x10, lsl #6
  424bd8:	str	w8, [x9, #1436]
  424bdc:	bl	4030a0 <sprintf@plt>
  424be0:	sub	x2, x29, #0x20
  424be4:	mov	w1, #0x40                  	// #64
  424be8:	mov	x0, x25
  424bec:	mov	x3, x19
  424bf0:	bl	403160 <snprintf@plt>
  424bf4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  424bf8:	add	x0, x0, #0xe2
  424bfc:	b	424ce8 <ferror@plt+0x21448>
  424c00:	mov	x1, xzr
  424c04:	adrp	x0, 448000 <warn@@Base+0xafcc>
  424c08:	add	x8, x25, #0x9
  424c0c:	add	x0, x0, #0xfb4
  424c10:	stur	x8, [x29, #-40]
  424c14:	bl	4037a0 <printf@plt>
  424c18:	b	424d7c <ferror@plt+0x214dc>
  424c1c:	mov	x20, x25
  424c20:	stur	x25, [x29, #-40]
  424c24:	b	424d7c <ferror@plt+0x214dc>
  424c28:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  424c2c:	ldr	x8, [x8, #696]
  424c30:	mov	x0, x28
  424c34:	mov	w1, w19
  424c38:	blr	x8
  424c3c:	mov	x19, x0
  424c40:	ldr	x8, [sp, #24]
  424c44:	b	424c84 <ferror@plt+0x213e4>
  424c48:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  424c4c:	ldr	x8, [x8, #696]
  424c50:	mov	x0, x28
  424c54:	mov	w1, w19
  424c58:	blr	x8
  424c5c:	mov	x19, x0
  424c60:	ldr	x8, [sp, #24]
  424c64:	b	424d10 <ferror@plt+0x21470>
  424c68:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  424c6c:	ldr	x8, [x8, #696]
  424c70:	mov	x0, x28
  424c74:	mov	w1, w19
  424c78:	blr	x8
  424c7c:	ldr	x8, [sp, #32]
  424c80:	mov	x19, x0
  424c84:	adrp	x9, 466000 <_bfd_std_section+0x110>
  424c88:	ldrsw	x10, [x9, #1436]
  424c8c:	add	x8, x28, x8
  424c90:	adrp	x11, 466000 <_bfd_std_section+0x110>
  424c94:	stur	x8, [x29, #-40]
  424c98:	add	w8, w10, #0x1
  424c9c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  424ca0:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  424ca4:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  424ca8:	add	x11, x11, #0x5a0
  424cac:	and	w8, w8, #0xf
  424cb0:	add	x1, x1, #0xe82
  424cb4:	add	x2, x2, #0x38
  424cb8:	add	x3, x3, #0xdbb
  424cbc:	sub	x0, x29, #0x20
  424cc0:	add	x25, x11, x10, lsl #6
  424cc4:	str	w8, [x9, #1436]
  424cc8:	bl	4030a0 <sprintf@plt>
  424ccc:	sub	x2, x29, #0x20
  424cd0:	mov	w1, #0x40                  	// #64
  424cd4:	mov	x0, x25
  424cd8:	mov	x3, x19
  424cdc:	bl	403160 <snprintf@plt>
  424ce0:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  424ce4:	add	x0, x0, #0x115
  424ce8:	mov	x1, x25
  424cec:	bl	4037a0 <printf@plt>
  424cf0:	b	424d7c <ferror@plt+0x214dc>
  424cf4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  424cf8:	ldr	x8, [x8, #696]
  424cfc:	mov	x0, x28
  424d00:	mov	w1, w19
  424d04:	blr	x8
  424d08:	ldr	x8, [sp, #32]
  424d0c:	mov	x19, x0
  424d10:	adrp	x9, 466000 <_bfd_std_section+0x110>
  424d14:	ldrsw	x10, [x9, #1436]
  424d18:	add	x8, x28, x8
  424d1c:	adrp	x11, 466000 <_bfd_std_section+0x110>
  424d20:	stur	x8, [x29, #-40]
  424d24:	add	w8, w10, #0x1
  424d28:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  424d2c:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  424d30:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  424d34:	add	x11, x11, #0x5a0
  424d38:	and	w8, w8, #0xf
  424d3c:	add	x1, x1, #0xe82
  424d40:	add	x2, x2, #0x38
  424d44:	add	x3, x3, #0xdbb
  424d48:	sub	x0, x29, #0x20
  424d4c:	add	x20, x11, x10, lsl #6
  424d50:	str	w8, [x9, #1436]
  424d54:	bl	4030a0 <sprintf@plt>
  424d58:	sub	x2, x29, #0x20
  424d5c:	mov	w1, #0x40                  	// #64
  424d60:	mov	x0, x20
  424d64:	mov	x3, x19
  424d68:	bl	403160 <snprintf@plt>
  424d6c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  424d70:	add	x0, x0, #0x3f7
  424d74:	mov	x1, x20
  424d78:	bl	4037a0 <printf@plt>
  424d7c:	ldur	x25, [x29, #-40]
  424d80:	cmp	x25, x24
  424d84:	b.cs	424dd0 <ferror@plt+0x21530>  // b.hs, b.nlast
  424d88:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  424d8c:	add	x0, x0, #0x4d9
  424d90:	bl	4037a0 <printf@plt>
  424d94:	b	422278 <ferror@plt+0x1e9d8>
  424d98:	mov	w23, wzr
  424d9c:	b	424dd0 <ferror@plt+0x21530>
  424da0:	cmp	w26, #0xe0
  424da4:	b.cc	424db4 <ferror@plt+0x21514>  // b.lo, b.ul, b.last
  424da8:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  424dac:	add	x1, x1, #0x49e
  424db0:	b	424dbc <ferror@plt+0x2151c>
  424db4:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  424db8:	add	x1, x1, #0x4be
  424dbc:	mov	w2, #0x5                   	// #5
  424dc0:	mov	x0, xzr
  424dc4:	bl	403700 <dcgettext@plt>
  424dc8:	mov	w1, w26
  424dcc:	bl	4037a0 <printf@plt>
  424dd0:	mov	w0, w23
  424dd4:	ldp	x20, x19, [sp, #176]
  424dd8:	ldp	x22, x21, [sp, #160]
  424ddc:	ldp	x24, x23, [sp, #144]
  424de0:	ldp	x26, x25, [sp, #128]
  424de4:	ldp	x28, x27, [sp, #112]
  424de8:	ldp	x29, x30, [sp, #96]
  424dec:	add	sp, sp, #0xc0
  424df0:	ret
  424df4:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  424df8:	add	x1, x1, #0x20e
  424dfc:	mov	w2, #0x5                   	// #5
  424e00:	mov	x0, xzr
  424e04:	bl	403700 <dcgettext@plt>
  424e08:	cmp	w26, #0xa0
  424e0c:	csel	x1, x21, x20, eq  // eq = none
  424e10:	bl	4037a0 <printf@plt>
  424e14:	b	424dd0 <ferror@plt+0x21530>
  424e18:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  424e1c:	add	x1, x1, #0x3ce
  424e20:	b	424e2c <ferror@plt+0x2158c>
  424e24:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  424e28:	add	x1, x1, #0xf6
  424e2c:	mov	w2, #0x5                   	// #5
  424e30:	mov	x0, xzr
  424e34:	bl	403700 <dcgettext@plt>
  424e38:	bl	4037a0 <printf@plt>
  424e3c:	b	424dd0 <ferror@plt+0x21530>
  424e40:	stp	x29, x30, [sp, #-80]!
  424e44:	stp	x22, x21, [sp, #48]
  424e48:	mov	w22, w1
  424e4c:	and	x8, x22, #0x7
  424e50:	adrp	x9, 446000 <warn@@Base+0x8fcc>
  424e54:	add	x9, x9, #0x210
  424e58:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  424e5c:	sub	x8, x8, #0x2
  424e60:	add	x10, x10, #0x27c
  424e64:	add	x9, x9, x8, lsl #2
  424e68:	cmp	w8, #0x3
  424e6c:	stp	x24, x23, [sp, #32]
  424e70:	stp	x20, x19, [sp, #64]
  424e74:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  424e78:	ldr	x21, [x0]
  424e7c:	ldr	w24, [x8]
  424e80:	str	x25, [sp, #16]
  424e84:	mov	x20, x3
  424e88:	mov	x19, x0
  424e8c:	add	x25, x21, x24
  424e90:	cmp	x25, x3
  424e94:	mov	x29, sp
  424e98:	b.cs	424ec4 <ferror@plt+0x21624>  // b.hs, b.nlast
  424e9c:	cmp	w24, #0x9
  424ea0:	b.cc	424efc <ferror@plt+0x2165c>  // b.lo, b.ul, b.last
  424ea4:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  424ea8:	add	x1, x1, #0x510
  424eac:	mov	w2, #0x5                   	// #5
  424eb0:	mov	x0, xzr
  424eb4:	bl	403700 <dcgettext@plt>
  424eb8:	mov	w1, w24
  424ebc:	bl	43d034 <warn@@Base>
  424ec0:	b	424edc <ferror@plt+0x2163c>
  424ec4:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  424ec8:	add	x1, x1, #0x4e5
  424ecc:	mov	w2, #0x5                   	// #5
  424ed0:	mov	x0, xzr
  424ed4:	bl	403700 <dcgettext@plt>
  424ed8:	bl	43d034 <warn@@Base>
  424edc:	mov	x0, xzr
  424ee0:	str	x20, [x19]
  424ee4:	ldp	x20, x19, [sp, #64]
  424ee8:	ldp	x22, x21, [sp, #48]
  424eec:	ldp	x24, x23, [sp, #32]
  424ef0:	ldr	x25, [sp, #16]
  424ef4:	ldp	x29, x30, [sp], #80
  424ef8:	ret
  424efc:	cbz	w24, 424f20 <ferror@plt+0x21680>
  424f00:	mov	x23, x2
  424f04:	tbnz	w22, #3, 424f2c <ferror@plt+0x2168c>
  424f08:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  424f0c:	ldr	x8, [x8, #696]
  424f10:	mov	x0, x21
  424f14:	mov	w1, w24
  424f18:	blr	x8
  424f1c:	b	424f38 <ferror@plt+0x21698>
  424f20:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  424f24:	add	x1, x1, #0x539
  424f28:	b	424ecc <ferror@plt+0x2162c>
  424f2c:	mov	x0, x21
  424f30:	mov	w1, w24
  424f34:	bl	43d404 <warn@@Base+0x3d0>
  424f38:	and	w8, w22, #0x70
  424f3c:	cmp	w8, #0x10
  424f40:	b.ne	424f54 <ferror@plt+0x216b4>  // b.any
  424f44:	ldp	x9, x8, [x23, #32]
  424f48:	add	x10, x0, x21
  424f4c:	add	x8, x10, x8
  424f50:	sub	x0, x8, x9
  424f54:	mov	x20, x25
  424f58:	b	424ee0 <ferror@plt+0x21640>
  424f5c:	stp	x29, x30, [sp, #-48]!
  424f60:	stp	x20, x19, [sp, #32]
  424f64:	adrp	x20, 466000 <_bfd_std_section+0x110>
  424f68:	ldr	w8, [x20, #1328]
  424f6c:	stp	x22, x21, [sp, #16]
  424f70:	mov	x29, sp
  424f74:	cmn	w8, #0x1
  424f78:	b.eq	424fd4 <ferror@plt+0x21734>  // b.none
  424f7c:	cbnz	w8, 425188 <ferror@plt+0x218e8>
  424f80:	adrp	x21, 465000 <_sch_istable+0x1c50>
  424f84:	ldr	w8, [x21, #3784]
  424f88:	mov	x19, x0
  424f8c:	cmn	w8, #0x1
  424f90:	b.ne	425074 <ferror@plt+0x217d4>  // b.any
  424f94:	mov	w8, #0x1                   	// #1
  424f98:	mov	w0, #0x26                  	// #38
  424f9c:	mov	x1, x19
  424fa0:	str	w8, [x21, #3784]
  424fa4:	bl	4039f8 <ferror@plt+0x158>
  424fa8:	cbz	w0, 424fdc <ferror@plt+0x2173c>
  424fac:	adrp	x8, 465000 <_sch_istable+0x1c50>
  424fb0:	ldr	x9, [x8, #3248]
  424fb4:	cbz	x9, 4251c0 <ferror@plt+0x21920>
  424fb8:	adrp	x0, 465000 <_sch_istable+0x1c50>
  424fbc:	add	x0, x0, #0xc98
  424fc0:	mov	w1, wzr
  424fc4:	bl	41d39c <ferror@plt+0x19afc>
  424fc8:	cbnz	w0, 42500c <ferror@plt+0x2176c>
  424fcc:	str	wzr, [x21, #3784]
  424fd0:	b	42500c <ferror@plt+0x2176c>
  424fd4:	mov	w8, wzr
  424fd8:	b	425188 <ferror@plt+0x218e8>
  424fdc:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  424fe0:	ldr	w8, [x8, #620]
  424fe4:	cbz	w8, 42500c <ferror@plt+0x2176c>
  424fe8:	adrp	x8, 466000 <_bfd_std_section+0x110>
  424fec:	ldr	x22, [x8, #1272]
  424ff0:	cbz	x22, 42500c <ferror@plt+0x2176c>
  424ff4:	ldr	x1, [x22]
  424ff8:	mov	w0, #0x26                  	// #38
  424ffc:	bl	4039f8 <ferror@plt+0x158>
  425000:	cbnz	w0, 425240 <ferror@plt+0x219a0>
  425004:	ldr	x22, [x22, #16]
  425008:	cbnz	x22, 424ff4 <ferror@plt+0x21754>
  42500c:	mov	w0, #0x27                  	// #39
  425010:	mov	x1, x19
  425014:	bl	4039f8 <ferror@plt+0x158>
  425018:	cbz	w0, 425044 <ferror@plt+0x217a4>
  42501c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  425020:	ldr	x9, [x8, #3360]
  425024:	cbz	x9, 4251e4 <ferror@plt+0x21944>
  425028:	adrp	x0, 465000 <_sch_istable+0x1c50>
  42502c:	add	x0, x0, #0xd08
  425030:	mov	w1, wzr
  425034:	bl	41d39c <ferror@plt+0x19afc>
  425038:	cbnz	w0, 425074 <ferror@plt+0x217d4>
  42503c:	str	wzr, [x21, #3784]
  425040:	b	425074 <ferror@plt+0x217d4>
  425044:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  425048:	ldr	w8, [x8, #620]
  42504c:	cbz	w8, 425074 <ferror@plt+0x217d4>
  425050:	adrp	x8, 466000 <_bfd_std_section+0x110>
  425054:	ldr	x22, [x8, #1272]
  425058:	cbz	x22, 425074 <ferror@plt+0x217d4>
  42505c:	ldr	x1, [x22]
  425060:	mov	w0, #0x27                  	// #39
  425064:	bl	4039f8 <ferror@plt+0x158>
  425068:	cbnz	w0, 425250 <ferror@plt+0x219b0>
  42506c:	ldr	x22, [x22, #16]
  425070:	cbnz	x22, 42505c <ferror@plt+0x217bc>
  425074:	mov	w0, #0x3                   	// #3
  425078:	mov	x1, x19
  42507c:	bl	4039f8 <ferror@plt+0x158>
  425080:	cbz	w0, 4250b4 <ferror@plt+0x21814>
  425084:	adrp	x8, 464000 <memcpy@GLIBC_2.17>
  425088:	ldr	x9, [x8, #3424]
  42508c:	cbz	x9, 425128 <ferror@plt+0x21888>
  425090:	adrp	x0, 464000 <memcpy@GLIBC_2.17>
  425094:	add	x0, x0, #0xd48
  425098:	mov	w3, #0x1                   	// #1
  42509c:	mov	x1, x19
  4250a0:	mov	w2, wzr
  4250a4:	mov	w4, wzr
  4250a8:	bl	40bff0 <ferror@plt+0x8750>
  4250ac:	cbnz	w0, 425120 <ferror@plt+0x21880>
  4250b0:	b	4250e4 <ferror@plt+0x21844>
  4250b4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4250b8:	ldr	w8, [x8, #620]
  4250bc:	cbz	w8, 4250e4 <ferror@plt+0x21844>
  4250c0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4250c4:	ldr	x21, [x8, #1272]
  4250c8:	cbz	x21, 4250e4 <ferror@plt+0x21844>
  4250cc:	ldr	x1, [x21]
  4250d0:	mov	w0, #0x3                   	// #3
  4250d4:	bl	4039f8 <ferror@plt+0x158>
  4250d8:	cbnz	w0, 425208 <ferror@plt+0x21968>
  4250dc:	ldr	x21, [x21, #16]
  4250e0:	cbnz	x21, 4250cc <ferror@plt+0x2182c>
  4250e4:	mov	w0, #0x1b                  	// #27
  4250e8:	mov	x1, x19
  4250ec:	bl	4039f8 <ferror@plt+0x158>
  4250f0:	cbz	w0, 42514c <ferror@plt+0x218ac>
  4250f4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4250f8:	ldr	x9, [x8, #2016]
  4250fc:	cbz	x9, 42519c <ferror@plt+0x218fc>
  425100:	adrp	x0, 465000 <_sch_istable+0x1c50>
  425104:	add	x0, x0, #0x7c8
  425108:	mov	w2, #0x1c                  	// #28
  42510c:	mov	w3, #0x1                   	// #1
  425110:	mov	x1, x19
  425114:	mov	w4, wzr
  425118:	bl	40bff0 <ferror@plt+0x8750>
  42511c:	cbz	w0, 42517c <ferror@plt+0x218dc>
  425120:	ldr	w8, [x20, #1328]
  425124:	b	425188 <ferror@plt+0x218e8>
  425128:	adrp	x9, 466000 <_bfd_std_section+0x110>
  42512c:	ldr	x9, [x9, #1272]
  425130:	cbz	x9, 425090 <ferror@plt+0x217f0>
  425134:	ldr	x10, [x9]
  425138:	cmp	x10, x19
  42513c:	b.eq	425218 <ferror@plt+0x21978>  // b.none
  425140:	ldr	x9, [x9, #16]
  425144:	cbnz	x9, 425134 <ferror@plt+0x21894>
  425148:	b	425090 <ferror@plt+0x217f0>
  42514c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  425150:	ldr	w8, [x8, #620]
  425154:	cbz	w8, 42517c <ferror@plt+0x218dc>
  425158:	adrp	x8, 466000 <_bfd_std_section+0x110>
  42515c:	ldr	x21, [x8, #1272]
  425160:	cbz	x21, 42517c <ferror@plt+0x218dc>
  425164:	ldr	x1, [x21]
  425168:	mov	w0, #0x1b                  	// #27
  42516c:	bl	4039f8 <ferror@plt+0x158>
  425170:	cbnz	w0, 425224 <ferror@plt+0x21984>
  425174:	ldr	x21, [x21, #16]
  425178:	cbnz	x21, 425164 <ferror@plt+0x218c4>
  42517c:	mov	w8, wzr
  425180:	mov	w9, #0xffffffff            	// #-1
  425184:	str	w9, [x20, #1328]
  425188:	ldp	x20, x19, [sp, #32]
  42518c:	ldp	x22, x21, [sp, #16]
  425190:	mov	w0, w8
  425194:	ldp	x29, x30, [sp], #48
  425198:	ret
  42519c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  4251a0:	ldr	x9, [x9, #1272]
  4251a4:	cbz	x9, 425100 <ferror@plt+0x21860>
  4251a8:	ldr	x10, [x9]
  4251ac:	cmp	x10, x19
  4251b0:	b.eq	425234 <ferror@plt+0x21994>  // b.none
  4251b4:	ldr	x9, [x9, #16]
  4251b8:	cbnz	x9, 4251a8 <ferror@plt+0x21908>
  4251bc:	b	425100 <ferror@plt+0x21860>
  4251c0:	adrp	x9, 466000 <_bfd_std_section+0x110>
  4251c4:	ldr	x9, [x9, #1272]
  4251c8:	cbz	x9, 424fb8 <ferror@plt+0x21718>
  4251cc:	ldr	x10, [x9]
  4251d0:	cmp	x10, x19
  4251d4:	b.eq	425260 <ferror@plt+0x219c0>  // b.none
  4251d8:	ldr	x9, [x9, #16]
  4251dc:	cbnz	x9, 4251cc <ferror@plt+0x2192c>
  4251e0:	b	424fb8 <ferror@plt+0x21718>
  4251e4:	adrp	x9, 466000 <_bfd_std_section+0x110>
  4251e8:	ldr	x9, [x9, #1272]
  4251ec:	cbz	x9, 425028 <ferror@plt+0x21788>
  4251f0:	ldr	x10, [x9]
  4251f4:	cmp	x10, x19
  4251f8:	b.eq	42526c <ferror@plt+0x219cc>  // b.none
  4251fc:	ldr	x9, [x9, #16]
  425200:	cbnz	x9, 4251f0 <ferror@plt+0x21950>
  425204:	b	425028 <ferror@plt+0x21788>
  425208:	ldr	x8, [x21, #8]
  42520c:	adrp	x9, 464000 <memcpy@GLIBC_2.17>
  425210:	str	x8, [x9, #3424]
  425214:	b	425090 <ferror@plt+0x217f0>
  425218:	ldr	x9, [x9, #8]
  42521c:	str	x9, [x8, #3424]
  425220:	b	425090 <ferror@plt+0x217f0>
  425224:	ldr	x8, [x21, #8]
  425228:	adrp	x9, 465000 <_sch_istable+0x1c50>
  42522c:	str	x8, [x9, #2016]
  425230:	b	425100 <ferror@plt+0x21860>
  425234:	ldr	x9, [x9, #8]
  425238:	str	x9, [x8, #2016]
  42523c:	b	425100 <ferror@plt+0x21860>
  425240:	ldr	x8, [x22, #8]
  425244:	adrp	x9, 465000 <_sch_istable+0x1c50>
  425248:	str	x8, [x9, #3248]
  42524c:	b	424fb8 <ferror@plt+0x21718>
  425250:	ldr	x8, [x22, #8]
  425254:	adrp	x9, 465000 <_sch_istable+0x1c50>
  425258:	str	x8, [x9, #3360]
  42525c:	b	425028 <ferror@plt+0x21788>
  425260:	ldr	x9, [x9, #8]
  425264:	str	x9, [x8, #3248]
  425268:	b	424fb8 <ferror@plt+0x21718>
  42526c:	ldr	x9, [x9, #8]
  425270:	str	x9, [x8, #3360]
  425274:	b	425028 <ferror@plt+0x21788>
  425278:	sub	sp, sp, #0x80
  42527c:	stp	x20, x19, [sp, #112]
  425280:	mov	x20, x1
  425284:	cmp	x0, x1
  425288:	stp	x29, x30, [sp, #32]
  42528c:	stp	x28, x27, [sp, #48]
  425290:	stp	x26, x25, [sp, #64]
  425294:	stp	x24, x23, [sp, #80]
  425298:	stp	x22, x21, [sp, #96]
  42529c:	add	x29, sp, #0x20
  4252a0:	str	xzr, [x2]
  4252a4:	b.cs	4253bc <ferror@plt+0x21b1c>  // b.hs, b.nlast
  4252a8:	mov	x25, x0
  4252ac:	mov	w0, #0x60                  	// #96
  4252b0:	mov	x21, x5
  4252b4:	mov	x22, x4
  4252b8:	mov	x23, x3
  4252bc:	mov	x24, x2
  4252c0:	bl	403290 <xmalloc@plt>
  4252c4:	movi	v0.2d, #0x0
  4252c8:	mov	x19, x0
  4252cc:	stp	q0, q0, [x0]
  4252d0:	stp	q0, q0, [x0, #32]
  4252d4:	stp	q0, q0, [x0, #64]
  4252d8:	mov	w0, #0x2                   	// #2
  4252dc:	bl	403290 <xmalloc@plt>
  4252e0:	str	x0, [x19, #24]
  4252e4:	mov	w0, #0x4                   	// #4
  4252e8:	bl	403290 <xmalloc@plt>
  4252ec:	str	x0, [x19, #32]
  4252f0:	ldrb	w27, [x25], #1
  4252f4:	mov	x26, x25
  4252f8:	str	x25, [x19, #40]
  4252fc:	cmp	x26, x20
  425300:	b.cs	42538c <ferror@plt+0x21aec>  // b.hs, b.nlast
  425304:	ldrb	w8, [x26], #1
  425308:	cbnz	w8, 4252fc <ferror@plt+0x21a5c>
  42530c:	cmp	x20, x26
  425310:	b.eq	42538c <ferror@plt+0x21aec>  // b.none
  425314:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  425318:	add	x1, x1, #0xf63
  42531c:	mov	x0, x25
  425320:	bl	4034a0 <strcmp@plt>
  425324:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  425328:	ldr	w8, [x8, #636]
  42532c:	cmp	w0, #0x0
  425330:	add	x9, x26, x8
  425334:	csel	x25, x9, x26, eq  // eq = none
  425338:	cmp	w27, #0x4
  42533c:	b.cc	4253e0 <ferror@plt+0x21b40>  // b.lo, b.ul, b.last
  425340:	add	x26, x25, #0x1
  425344:	cmp	x26, x20
  425348:	b.cs	42561c <ferror@plt+0x21d7c>  // b.hs, b.nlast
  42534c:	mov	w1, #0x1                   	// #1
  425350:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  425354:	ldr	x8, [x8, #696]
  425358:	mov	x0, x25
  42535c:	blr	x8
  425360:	sub	w8, w0, #0x1
  425364:	mov	x28, x19
  425368:	and	w8, w8, #0xff
  42536c:	cmp	w8, #0x8
  425370:	strb	w0, [x28, #94]!
  425374:	b.cs	42563c <ferror@plt+0x21d9c>  // b.hs, b.nlast
  425378:	add	x25, x25, #0x2
  42537c:	cmp	x25, x20
  425380:	b.cs	4258bc <ferror@plt+0x2201c>  // b.hs, b.nlast
  425384:	mov	w1, #0x1                   	// #1
  425388:	b	4258e4 <ferror@plt+0x22044>
  42538c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  425390:	add	x1, x1, #0x45
  425394:	mov	w2, #0x5                   	// #5
  425398:	mov	x0, xzr
  42539c:	bl	403700 <dcgettext@plt>
  4253a0:	bl	43d034 <warn@@Base>
  4253a4:	ldr	x0, [x19, #32]
  4253a8:	bl	403510 <free@plt>
  4253ac:	ldr	x0, [x19, #24]
  4253b0:	bl	403510 <free@plt>
  4253b4:	mov	x0, x19
  4253b8:	bl	403510 <free@plt>
  4253bc:	mov	x0, x20
  4253c0:	ldp	x20, x19, [sp, #112]
  4253c4:	ldp	x22, x21, [sp, #96]
  4253c8:	ldp	x24, x23, [sp, #80]
  4253cc:	ldp	x26, x25, [sp, #64]
  4253d0:	ldp	x28, x27, [sp, #48]
  4253d4:	ldp	x29, x30, [sp, #32]
  4253d8:	add	sp, sp, #0x80
  4253dc:	ret
  4253e0:	strb	w8, [x19, #94]
  4253e4:	strb	wzr, [x19, #95]
  4253e8:	mov	x28, xzr
  4253ec:	mov	x8, xzr
  4253f0:	mov	w10, wzr
  4253f4:	mov	w9, #0x1                   	// #1
  4253f8:	b	425410 <ferror@plt+0x21b70>
  4253fc:	orr	w13, w9, #0x2
  425400:	cmp	w12, #0x0
  425404:	csel	w9, w9, w13, eq  // eq = none
  425408:	add	x28, x28, #0x1
  42540c:	tbz	w11, #7, 425454 <ferror@plt+0x21bb4>
  425410:	add	x11, x25, x28
  425414:	cmp	x11, x20
  425418:	b.cs	425458 <ferror@plt+0x21bb8>  // b.hs, b.nlast
  42541c:	ldrb	w11, [x11]
  425420:	cmp	w10, #0x3f
  425424:	and	x12, x11, #0x7f
  425428:	b.hi	4253fc <ferror@plt+0x21b5c>  // b.pmore
  42542c:	mov	w13, w10
  425430:	lsl	x15, x12, x13
  425434:	orr	x8, x15, x8
  425438:	lsr	x13, x8, x13
  42543c:	orr	w14, w9, #0x2
  425440:	cmp	x13, x12
  425444:	csel	w9, w9, w14, eq  // eq = none
  425448:	add	w10, w10, #0x7
  42544c:	add	x28, x28, #0x1
  425450:	tbnz	w11, #7, 425410 <ferror@plt+0x21b70>
  425454:	and	w9, w9, #0xfffffffe
  425458:	lsr	x11, x8, #32
  42545c:	orr	w10, w9, #0x2
  425460:	cmp	x11, #0x0
  425464:	csel	w9, w10, w9, ne  // ne = any
  425468:	str	w8, [x19, #48]
  42546c:	tbnz	w9, #0, 425480 <ferror@plt+0x21be0>
  425470:	tbz	w9, #1, 425498 <ferror@plt+0x21bf8>
  425474:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  425478:	add	x1, x1, #0xeca
  42547c:	b	425488 <ferror@plt+0x21be8>
  425480:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  425484:	add	x1, x1, #0xeb9
  425488:	mov	w2, #0x5                   	// #5
  42548c:	mov	x0, xzr
  425490:	bl	403700 <dcgettext@plt>
  425494:	bl	43cf70 <error@@Base>
  425498:	mov	x26, xzr
  42549c:	mov	x8, xzr
  4254a0:	mov	w10, wzr
  4254a4:	add	x25, x25, w28, uxtw
  4254a8:	mov	w9, #0x1                   	// #1
  4254ac:	b	4254c4 <ferror@plt+0x21c24>
  4254b0:	orr	w13, w9, #0x2
  4254b4:	cmp	w12, #0x0
  4254b8:	csel	w9, w9, w13, eq  // eq = none
  4254bc:	add	x26, x26, #0x1
  4254c0:	tbz	w11, #7, 425508 <ferror@plt+0x21c68>
  4254c4:	add	x11, x25, x26
  4254c8:	cmp	x11, x20
  4254cc:	b.cs	425524 <ferror@plt+0x21c84>  // b.hs, b.nlast
  4254d0:	ldrb	w11, [x11]
  4254d4:	cmp	w10, #0x3f
  4254d8:	and	x12, x11, #0x7f
  4254dc:	b.hi	4254b0 <ferror@plt+0x21c10>  // b.pmore
  4254e0:	mov	w13, w10
  4254e4:	lsl	x15, x12, x13
  4254e8:	orr	x8, x15, x8
  4254ec:	lsr	x13, x8, x13
  4254f0:	orr	w14, w9, #0x2
  4254f4:	cmp	x13, x12
  4254f8:	csel	w9, w9, w14, eq  // eq = none
  4254fc:	add	w10, w10, #0x7
  425500:	add	x26, x26, #0x1
  425504:	tbnz	w11, #7, 4254c4 <ferror@plt+0x21c24>
  425508:	and	w9, w9, #0xfffffffe
  42550c:	tbz	w11, #6, 425524 <ferror@plt+0x21c84>
  425510:	cmp	w10, #0x40
  425514:	b.cs	425524 <ferror@plt+0x21c84>  // b.hs, b.nlast
  425518:	mov	x11, #0xffffffffffffffff    	// #-1
  42551c:	lsl	x10, x11, x10
  425520:	orr	x8, x10, x8
  425524:	orr	w10, w9, #0x2
  425528:	cmp	x8, w8, sxtw
  42552c:	csel	w9, w10, w9, ne  // ne = any
  425530:	str	w8, [x19, #52]
  425534:	tbnz	w9, #0, 425548 <ferror@plt+0x21ca8>
  425538:	tbz	w9, #1, 425560 <ferror@plt+0x21cc0>
  42553c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  425540:	add	x1, x1, #0xeca
  425544:	b	425550 <ferror@plt+0x21cb0>
  425548:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42554c:	add	x1, x1, #0xeb9
  425550:	mov	w2, #0x5                   	// #5
  425554:	mov	x0, xzr
  425558:	bl	403700 <dcgettext@plt>
  42555c:	bl	43cf70 <error@@Base>
  425560:	cmp	w27, #0x1
  425564:	add	x0, x25, w26, uxtw
  425568:	b.ne	425580 <ferror@plt+0x21ce0>  // b.any
  42556c:	add	x26, x0, #0x1
  425570:	cmp	x26, x20
  425574:	b.cs	42565c <ferror@plt+0x21dbc>  // b.hs, b.nlast
  425578:	mov	w1, #0x1                   	// #1
  42557c:	b	42567c <ferror@plt+0x21ddc>
  425580:	mov	x10, xzr
  425584:	mov	x8, xzr
  425588:	mov	w11, wzr
  42558c:	mov	w9, #0x1                   	// #1
  425590:	b	4255a8 <ferror@plt+0x21d08>
  425594:	orr	w14, w9, #0x2
  425598:	cmp	w13, #0x0
  42559c:	csel	w9, w9, w14, eq  // eq = none
  4255a0:	add	x10, x10, #0x1
  4255a4:	tbz	w12, #7, 4255ec <ferror@plt+0x21d4c>
  4255a8:	add	x12, x0, x10
  4255ac:	cmp	x12, x20
  4255b0:	b.cs	4255f0 <ferror@plt+0x21d50>  // b.hs, b.nlast
  4255b4:	ldrb	w12, [x12]
  4255b8:	cmp	w11, #0x3f
  4255bc:	and	x13, x12, #0x7f
  4255c0:	b.hi	425594 <ferror@plt+0x21cf4>  // b.pmore
  4255c4:	mov	w14, w11
  4255c8:	lsl	x16, x13, x14
  4255cc:	orr	x8, x16, x8
  4255d0:	lsr	x14, x8, x14
  4255d4:	orr	w15, w9, #0x2
  4255d8:	cmp	x14, x13
  4255dc:	csel	w9, w9, w15, eq  // eq = none
  4255e0:	add	w11, w11, #0x7
  4255e4:	add	x10, x10, #0x1
  4255e8:	tbnz	w12, #7, 4255a8 <ferror@plt+0x21d08>
  4255ec:	and	w9, w9, #0xfffffffe
  4255f0:	lsr	x11, x8, #32
  4255f4:	add	x26, x0, w10, uxtw
  4255f8:	orr	w10, w9, #0x2
  4255fc:	cmp	x11, #0x0
  425600:	csel	w9, w10, w9, ne  // ne = any
  425604:	str	w8, [x19, #88]
  425608:	tbnz	w9, #0, 425690 <ferror@plt+0x21df0>
  42560c:	tbz	w9, #1, 4256a8 <ferror@plt+0x21e08>
  425610:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  425614:	add	x1, x1, #0xeca
  425618:	b	425698 <ferror@plt+0x21df8>
  42561c:	cmp	x25, x20
  425620:	b.cs	425634 <ferror@plt+0x21d94>  // b.hs, b.nlast
  425624:	sub	w1, w20, w25
  425628:	sub	w8, w1, #0x1
  42562c:	cmp	w8, #0x8
  425630:	b.cc	425350 <ferror@plt+0x21ab0>  // b.lo, b.ul, b.last
  425634:	mov	x28, x19
  425638:	strb	wzr, [x28, #94]!
  42563c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  425640:	add	x1, x1, #0x6a
  425644:	mov	w2, #0x5                   	// #5
  425648:	mov	x0, xzr
  42564c:	bl	403700 <dcgettext@plt>
  425650:	ldrb	w1, [x28]
  425654:	bl	43d034 <warn@@Base>
  425658:	b	4253a4 <ferror@plt+0x21b04>
  42565c:	cmp	x0, x20
  425660:	b.cs	425674 <ferror@plt+0x21dd4>  // b.hs, b.nlast
  425664:	sub	w1, w20, w0
  425668:	sub	w8, w1, #0x1
  42566c:	cmp	w8, #0x8
  425670:	b.cc	42567c <ferror@plt+0x21ddc>  // b.lo, b.ul, b.last
  425674:	str	wzr, [x19, #88]
  425678:	b	4256a8 <ferror@plt+0x21e08>
  42567c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  425680:	ldr	x8, [x8, #696]
  425684:	blr	x8
  425688:	str	w0, [x19, #88]
  42568c:	b	4256a8 <ferror@plt+0x21e08>
  425690:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  425694:	add	x1, x1, #0xeb9
  425698:	mov	w2, #0x5                   	// #5
  42569c:	mov	x0, xzr
  4256a0:	bl	403700 <dcgettext@plt>
  4256a4:	bl	43cf70 <error@@Base>
  4256a8:	ldr	x8, [x19, #40]
  4256ac:	ldrb	w8, [x8]
  4256b0:	cmp	w8, #0x7a
  4256b4:	b.ne	425740 <ferror@plt+0x21ea0>  // b.any
  4256b8:	mov	x9, xzr
  4256bc:	mov	x25, xzr
  4256c0:	mov	w10, wzr
  4256c4:	mov	w8, #0x1                   	// #1
  4256c8:	b	4256e0 <ferror@plt+0x21e40>
  4256cc:	orr	w13, w8, #0x2
  4256d0:	cmp	w12, #0x0
  4256d4:	csel	w8, w8, w13, eq  // eq = none
  4256d8:	add	x9, x9, #0x1
  4256dc:	tbz	w11, #7, 425724 <ferror@plt+0x21e84>
  4256e0:	add	x11, x26, x9
  4256e4:	cmp	x11, x20
  4256e8:	b.cs	425728 <ferror@plt+0x21e88>  // b.hs, b.nlast
  4256ec:	ldrb	w11, [x11]
  4256f0:	cmp	w10, #0x3f
  4256f4:	and	x12, x11, #0x7f
  4256f8:	b.hi	4256cc <ferror@plt+0x21e2c>  // b.pmore
  4256fc:	mov	w13, w10
  425700:	lsl	x15, x12, x13
  425704:	orr	x25, x15, x25
  425708:	lsr	x13, x25, x13
  42570c:	orr	w14, w8, #0x2
  425710:	cmp	x13, x12
  425714:	csel	w8, w8, w14, eq  // eq = none
  425718:	add	w10, w10, #0x7
  42571c:	add	x9, x9, #0x1
  425720:	tbnz	w11, #7, 4256e0 <ferror@plt+0x21e40>
  425724:	and	w8, w8, #0xfffffffe
  425728:	add	x28, x26, w9, uxtw
  42572c:	tbnz	w8, #0, 425768 <ferror@plt+0x21ec8>
  425730:	tbz	w8, #1, 425780 <ferror@plt+0x21ee0>
  425734:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  425738:	add	x1, x1, #0xeca
  42573c:	b	425770 <ferror@plt+0x21ed0>
  425740:	mov	x28, xzr
  425744:	mov	x25, xzr
  425748:	str	x19, [x24]
  42574c:	cbz	x23, 425754 <ferror@plt+0x21eb4>
  425750:	str	w27, [x23]
  425754:	cbz	x22, 425760 <ferror@plt+0x21ec0>
  425758:	str	x25, [x22]
  42575c:	str	x28, [x21]
  425760:	mov	x20, x26
  425764:	b	4253bc <ferror@plt+0x21b1c>
  425768:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42576c:	add	x1, x1, #0xeb9
  425770:	mov	w2, #0x5                   	// #5
  425774:	mov	x0, xzr
  425778:	bl	403700 <dcgettext@plt>
  42577c:	bl	43cf70 <error@@Base>
  425780:	sub	x26, x20, x28
  425784:	cmp	x25, x26
  425788:	b.ls	42580c <ferror@plt+0x21f6c>  // b.plast
  42578c:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  425790:	add	x1, x1, #0xb14
  425794:	mov	w2, #0x5                   	// #5
  425798:	mov	x0, xzr
  42579c:	bl	403700 <dcgettext@plt>
  4257a0:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4257a4:	ldrsw	x9, [x8, #1436]
  4257a8:	adrp	x10, 466000 <_bfd_std_section+0x110>
  4257ac:	add	x10, x10, #0x5a0
  4257b0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4257b4:	add	w11, w9, #0x1
  4257b8:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4257bc:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  4257c0:	mov	x21, x0
  4257c4:	add	x22, x10, x9, lsl #6
  4257c8:	and	w9, w11, #0xf
  4257cc:	add	x1, x1, #0xe82
  4257d0:	add	x2, x2, #0x38
  4257d4:	add	x3, x3, #0xdbb
  4257d8:	mov	x0, sp
  4257dc:	str	w9, [x8, #1436]
  4257e0:	bl	4030a0 <sprintf@plt>
  4257e4:	mov	x2, sp
  4257e8:	mov	w1, #0x40                  	// #64
  4257ec:	mov	x0, x22
  4257f0:	mov	x3, x25
  4257f4:	bl	403160 <snprintf@plt>
  4257f8:	mov	x0, x21
  4257fc:	mov	x1, x22
  425800:	mov	x2, x26
  425804:	bl	43d034 <warn@@Base>
  425808:	b	4253a4 <ferror@plt+0x21b04>
  42580c:	add	x26, x28, x25
  425810:	cbz	x25, 425748 <ferror@plt+0x21ea8>
  425814:	ldr	x9, [x19, #40]
  425818:	add	x8, x9, #0x1
  42581c:	cmp	x8, x20
  425820:	b.cs	425748 <ferror@plt+0x21ea8>  // b.hs, b.nlast
  425824:	cmp	x25, #0x1
  425828:	b.lt	425748 <ferror@plt+0x21ea8>  // b.tstop
  42582c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  425830:	ldr	w8, [x8, #636]
  425834:	adrp	x10, 444000 <warn@@Base+0x6fcc>
  425838:	adrp	x11, 446000 <warn@@Base+0x8fcc>
  42583c:	add	x9, x9, #0x2
  425840:	add	x10, x10, #0x318
  425844:	add	x11, x11, #0x210
  425848:	mov	x12, x28
  42584c:	ldurb	w13, [x9, #-1]
  425850:	sub	w13, w13, #0x42
  425854:	cmp	w13, #0x11
  425858:	b.hi	425748 <ferror@plt+0x21ea8>  // b.pmore
  42585c:	adr	x14, 425748 <ferror@plt+0x21ea8>
  425860:	ldrb	w15, [x10, x13]
  425864:	add	x14, x14, x15, lsl #2
  425868:	br	x14
  42586c:	add	x12, x12, #0x1
  425870:	b	4258a4 <ferror@plt+0x22004>
  425874:	ldrb	w13, [x12]
  425878:	and	x13, x13, #0x7
  42587c:	sub	x14, x13, #0x2
  425880:	cmp	w14, #0x2
  425884:	mov	w13, w8
  425888:	b.hi	425890 <ferror@plt+0x21ff0>  // b.pmore
  42588c:	ldr	w13, [x11, x14, lsl #2]
  425890:	add	w13, w13, #0x1
  425894:	add	x12, x12, x13
  425898:	b	4258a4 <ferror@plt+0x22004>
  42589c:	ldrb	w13, [x12], #1
  4258a0:	strb	w13, [x19, #92]
  4258a4:	cmp	x9, x20
  4258a8:	b.cs	425748 <ferror@plt+0x21ea8>  // b.hs, b.nlast
  4258ac:	cmp	x12, x26
  4258b0:	add	x9, x9, #0x1
  4258b4:	b.cc	42584c <ferror@plt+0x21fac>  // b.lo, b.ul, b.last
  4258b8:	b	425748 <ferror@plt+0x21ea8>
  4258bc:	cmp	x26, x20
  4258c0:	b.cs	4258d4 <ferror@plt+0x22034>  // b.hs, b.nlast
  4258c4:	sub	w1, w20, w26
  4258c8:	sub	w8, w1, #0x1
  4258cc:	cmp	w8, #0x8
  4258d0:	b.cc	4258e4 <ferror@plt+0x22044>  // b.lo, b.ul, b.last
  4258d4:	mov	x26, x19
  4258d8:	mov	w0, wzr
  4258dc:	strb	wzr, [x26, #95]!
  4258e0:	b	425908 <ferror@plt+0x22068>
  4258e4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4258e8:	ldr	x8, [x8, #696]
  4258ec:	mov	x0, x26
  4258f0:	blr	x8
  4258f4:	and	w8, w0, #0xff
  4258f8:	mov	x26, x19
  4258fc:	cmp	w8, #0x8
  425900:	strb	w0, [x26, #95]!
  425904:	b.hi	425918 <ferror@plt+0x22078>  // b.pmore
  425908:	ldrb	w8, [x28]
  42590c:	add	w9, w8, w0, uxtb
  425910:	cmp	w9, #0x9
  425914:	b.cc	425938 <ferror@plt+0x22098>  // b.lo, b.ul, b.last
  425918:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42591c:	add	x1, x1, #0x91
  425920:	mov	w2, #0x5                   	// #5
  425924:	mov	x0, xzr
  425928:	bl	403700 <dcgettext@plt>
  42592c:	ldrb	w1, [x26]
  425930:	bl	43d034 <warn@@Base>
  425934:	b	4253a4 <ferror@plt+0x21b04>
  425938:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  42593c:	str	w8, [x9, #636]
  425940:	b	4253e8 <ferror@plt+0x21b48>
  425944:	stp	x29, x30, [sp, #-48]!
  425948:	stp	x20, x19, [sp, #32]
  42594c:	str	x21, [sp, #16]
  425950:	ldr	w21, [x0, #16]
  425954:	mov	x29, sp
  425958:	cmp	w21, w1
  42595c:	b.ls	425968 <ferror@plt+0x220c8>  // b.plast
  425960:	mov	w8, wzr
  425964:	b	425a44 <ferror@plt+0x221a4>
  425968:	adrp	x8, 466000 <_bfd_std_section+0x110>
  42596c:	ldr	w8, [x8, #1344]
  425970:	mov	x19, x0
  425974:	mov	w20, w1
  425978:	cbz	w8, 425984 <ferror@plt+0x220e4>
  42597c:	cmp	w8, w20
  425980:	b.cc	425a40 <ferror@plt+0x221a0>  // b.lo, b.ul, b.last
  425984:	adds	w9, w20, #0x1
  425988:	str	w9, [x19, #16]
  42598c:	b.cs	425a40 <ferror@plt+0x221a0>  // b.hs, b.nlast
  425990:	cmp	w9, #0x401
  425994:	b.cc	4259b8 <ferror@plt+0x22118>  // b.lo, b.ul, b.last
  425998:	cbnz	w8, 4259b8 <ferror@plt+0x22118>
  42599c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4259a0:	add	x1, x1, #0xb8
  4259a4:	mov	w2, #0x5                   	// #5
  4259a8:	mov	x0, xzr
  4259ac:	bl	403700 <dcgettext@plt>
  4259b0:	mov	w1, w20
  4259b4:	b	425a38 <ferror@plt+0x22198>
  4259b8:	ldr	x0, [x19, #24]
  4259bc:	mov	w8, w9
  4259c0:	lsl	x1, x8, #1
  4259c4:	bl	4031e0 <xrealloc@plt>
  4259c8:	ldr	w9, [x19, #16]
  4259cc:	ldr	x8, [x19, #32]
  4259d0:	str	x0, [x19, #24]
  4259d4:	lsl	x1, x9, #2
  4259d8:	mov	x0, x8
  4259dc:	bl	4031e0 <xrealloc@plt>
  4259e0:	str	x0, [x19, #32]
  4259e4:	cbz	x0, 425a20 <ferror@plt+0x22180>
  4259e8:	ldr	x9, [x19, #24]
  4259ec:	cbz	x9, 425a20 <ferror@plt+0x22180>
  4259f0:	ldr	w8, [x19, #16]
  4259f4:	cmp	w21, w8
  4259f8:	b.cs	425a58 <ferror@plt+0x221b8>  // b.hs, b.nlast
  4259fc:	mov	w10, #0xffff                	// #65535
  425a00:	strh	w10, [x9, x21, lsl #1]
  425a04:	str	wzr, [x0, x21, lsl #2]
  425a08:	ldr	w8, [x19, #16]
  425a0c:	add	x21, x21, #0x1
  425a10:	cmp	x21, x8
  425a14:	mov	w8, #0x1                   	// #1
  425a18:	b.cc	425a00 <ferror@plt+0x22160>  // b.lo, b.ul, b.last
  425a1c:	b	425a44 <ferror@plt+0x221a4>
  425a20:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  425a24:	add	x1, x1, #0xde
  425a28:	mov	w2, #0x5                   	// #5
  425a2c:	mov	x0, xzr
  425a30:	bl	403700 <dcgettext@plt>
  425a34:	ldr	w1, [x19, #16]
  425a38:	bl	43cf70 <error@@Base>
  425a3c:	str	wzr, [x19, #16]
  425a40:	mov	w8, #0xffffffff            	// #-1
  425a44:	ldp	x20, x19, [sp, #32]
  425a48:	ldr	x21, [sp, #16]
  425a4c:	mov	w0, w8
  425a50:	ldp	x29, x30, [sp], #48
  425a54:	ret
  425a58:	mov	w8, #0x1                   	// #1
  425a5c:	b	425a44 <ferror@plt+0x221a4>
  425a60:	stp	x29, x30, [sp, #-80]!
  425a64:	stp	x20, x19, [sp, #64]
  425a68:	mov	x19, x1
  425a6c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  425a70:	mov	x20, x0
  425a74:	add	x1, x1, #0x119
  425a78:	mov	w2, #0x5                   	// #5
  425a7c:	mov	x0, xzr
  425a80:	stp	x26, x25, [sp, #16]
  425a84:	stp	x24, x23, [sp, #32]
  425a88:	stp	x22, x21, [sp, #48]
  425a8c:	mov	x29, sp
  425a90:	bl	403700 <dcgettext@plt>
  425a94:	bl	4037a0 <printf@plt>
  425a98:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  425a9c:	ldr	w8, [x8, #632]
  425aa0:	cbnz	w8, 425ac0 <ferror@plt+0x22220>
  425aa4:	mov	w8, #0x50                  	// #80
  425aa8:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  425aac:	sub	x8, x8, w0, sxtw
  425ab0:	movk	x9, #0xaaab
  425ab4:	umulh	x8, x8, x9
  425ab8:	cmp	x19, x8, lsr #1
  425abc:	b.cs	425af8 <ferror@plt+0x22258>  // b.hs, b.nlast
  425ac0:	cbz	x19, 425ae0 <ferror@plt+0x22240>
  425ac4:	adrp	x21, 449000 <warn@@Base+0xbfcc>
  425ac8:	add	x21, x21, #0x561
  425acc:	ldrb	w1, [x20], #1
  425ad0:	mov	x0, x21
  425ad4:	bl	4037a0 <printf@plt>
  425ad8:	subs	x19, x19, #0x1
  425adc:	b.ne	425acc <ferror@plt+0x2222c>  // b.any
  425ae0:	ldp	x20, x19, [sp, #64]
  425ae4:	ldp	x22, x21, [sp, #48]
  425ae8:	ldp	x24, x23, [sp, #32]
  425aec:	ldp	x26, x25, [sp, #16]
  425af0:	ldp	x29, x30, [sp], #80
  425af4:	ret
  425af8:	cbz	x19, 425ae0 <ferror@plt+0x22240>
  425afc:	mov	x24, #0x4ec5                	// #20165
  425b00:	movk	x24, #0xc4ec, lsl #16
  425b04:	movk	x24, #0xec4e, lsl #32
  425b08:	adrp	x21, 449000 <warn@@Base+0xbfcc>
  425b0c:	mov	x22, xzr
  425b10:	mov	x23, xzr
  425b14:	movk	x24, #0x4ec4, lsl #48
  425b18:	mov	w25, #0x1a                  	// #26
  425b1c:	adrp	x26, 465000 <_sch_istable+0x1c50>
  425b20:	add	x21, x21, #0x561
  425b24:	b	425b44 <ferror@plt+0x222a4>
  425b28:	ldrb	w1, [x20], #1
  425b2c:	mov	x0, x21
  425b30:	bl	4037a0 <printf@plt>
  425b34:	add	x23, x23, #0x1
  425b38:	sub	x19, x19, #0x1
  425b3c:	sub	x22, x22, #0x1
  425b40:	cbz	x19, 425ae0 <ferror@plt+0x22240>
  425b44:	umulh	x8, x23, x24
  425b48:	lsr	x8, x8, #3
  425b4c:	madd	x8, x8, x25, x22
  425b50:	cbnz	x8, 425b28 <ferror@plt+0x22288>
  425b54:	ldr	x1, [x26, #3816]
  425b58:	mov	w0, #0xa                   	// #10
  425b5c:	bl	4030b0 <putc@plt>
  425b60:	b	425b28 <ferror@plt+0x22288>
  425b64:	sub	sp, sp, #0xd0
  425b68:	stp	x29, x30, [sp, #112]
  425b6c:	stp	x28, x27, [sp, #128]
  425b70:	stp	x26, x25, [sp, #144]
  425b74:	stp	x24, x23, [sp, #160]
  425b78:	stp	x22, x21, [sp, #176]
  425b7c:	stp	x20, x19, [sp, #192]
  425b80:	ldr	w9, [x2]
  425b84:	ldr	w8, [x0, #16]
  425b88:	mov	x20, x2
  425b8c:	mov	x19, x0
  425b90:	add	x29, sp, #0x70
  425b94:	cmp	w9, w8
  425b98:	b.eq	425ba0 <ferror@plt+0x22300>  // b.none
  425b9c:	str	w8, [x20]
  425ba0:	ldr	w8, [x1]
  425ba4:	adrp	x26, 469000 <_bfd_std_section+0x3110>
  425ba8:	adrp	x28, 465000 <_sch_istable+0x1c50>
  425bac:	cbz	w8, 425c80 <ferror@plt+0x223e0>
  425bb0:	str	wzr, [x1]
  425bb4:	ldr	w8, [x26, #636]
  425bb8:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  425bbc:	adrp	x2, 44a000 <warn@@Base+0xcfcc>
  425bc0:	add	x0, x0, #0x139
  425bc4:	lsl	w1, w8, #1
  425bc8:	add	x2, x2, #0x132
  425bcc:	bl	4037a0 <printf@plt>
  425bd0:	ldr	w8, [x20]
  425bd4:	cbz	w8, 425c74 <ferror@plt+0x223d4>
  425bd8:	adrp	x22, 44a000 <warn@@Base+0xcfcc>
  425bdc:	adrp	x23, 466000 <_bfd_std_section+0x110>
  425be0:	adrp	x24, 447000 <warn@@Base+0x9fcc>
  425be4:	adrp	x25, 44a000 <warn@@Base+0xcfcc>
  425be8:	mov	x21, xzr
  425bec:	add	x22, x22, #0x148
  425bf0:	adrp	x27, 466000 <_bfd_std_section+0x110>
  425bf4:	add	x23, x23, #0xed4
  425bf8:	add	x24, x24, #0x335
  425bfc:	add	x25, x25, #0x14f
  425c00:	b	425c1c <ferror@plt+0x2237c>
  425c04:	mov	x0, x22
  425c08:	bl	4037a0 <printf@plt>
  425c0c:	ldr	w8, [x20]
  425c10:	add	x21, x21, #0x1
  425c14:	cmp	x21, x8
  425c18:	b.cs	425c74 <ferror@plt+0x223d4>  // b.hs, b.nlast
  425c1c:	ldr	x8, [x19, #24]
  425c20:	ldrsh	w8, [x8, x21, lsl #1]
  425c24:	cmn	w8, #0x1
  425c28:	b.eq	425c0c <ferror@plt+0x2236c>  // b.none
  425c2c:	ldr	w8, [x19, #88]
  425c30:	cmp	x21, x8
  425c34:	b.eq	425c04 <ferror@plt+0x22364>  // b.none
  425c38:	ldr	x8, [x27, #1288]
  425c3c:	cbz	x8, 425c50 <ferror@plt+0x223b0>
  425c40:	mov	w0, w21
  425c44:	blr	x8
  425c48:	mov	x1, x0
  425c4c:	cbnz	x0, 425c68 <ferror@plt+0x223c8>
  425c50:	mov	w1, #0x40                  	// #64
  425c54:	mov	x0, x23
  425c58:	mov	x2, x24
  425c5c:	mov	w3, w21
  425c60:	bl	403160 <snprintf@plt>
  425c64:	mov	x1, x23
  425c68:	mov	x0, x25
  425c6c:	bl	4037a0 <printf@plt>
  425c70:	b	425c0c <ferror@plt+0x2236c>
  425c74:	ldr	x1, [x28, #3816]
  425c78:	mov	w0, #0xa                   	// #10
  425c7c:	bl	4030b0 <putc@plt>
  425c80:	adrp	x8, 466000 <_bfd_std_section+0x110>
  425c84:	ldrsw	x9, [x8, #1436]
  425c88:	ldr	x21, [x19, #56]
  425c8c:	ldr	w22, [x26, #636]
  425c90:	adrp	x10, 466000 <_bfd_std_section+0x110>
  425c94:	add	x10, x10, #0x5a0
  425c98:	add	w11, w9, #0x1
  425c9c:	add	x20, x10, x9, lsl #6
  425ca0:	and	w9, w11, #0xf
  425ca4:	str	w9, [x8, #1436]
  425ca8:	cbz	w22, 425ce0 <ferror@plt+0x22440>
  425cac:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  425cb0:	add	x2, x2, #0xe79
  425cb4:	mov	w1, #0x40                  	// #64
  425cb8:	mov	x0, x20
  425cbc:	mov	x3, x21
  425cc0:	bl	403160 <snprintf@plt>
  425cc4:	cmp	w22, #0x8
  425cc8:	mov	w8, #0x8                   	// #8
  425ccc:	csel	w8, w22, w8, cc  // cc = lo, ul, last
  425cd0:	mov	w9, #0x10                  	// #16
  425cd4:	sub	w8, w9, w8, lsl #1
  425cd8:	add	x20, x20, x8
  425cdc:	b	425d0c <ferror@plt+0x2246c>
  425ce0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  425ce4:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  425ce8:	add	x1, x1, #0xe89
  425cec:	add	x2, x2, #0x38
  425cf0:	add	x0, sp, #0xc
  425cf4:	bl	4030a0 <sprintf@plt>
  425cf8:	add	x2, sp, #0xc
  425cfc:	mov	w1, #0x40                  	// #64
  425d00:	mov	x0, x20
  425d04:	mov	x3, x21
  425d08:	bl	403160 <snprintf@plt>
  425d0c:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  425d10:	mov	w26, #0x7865                	// #30821
  425d14:	add	x0, x0, #0x170
  425d18:	mov	x1, x20
  425d1c:	movk	w26, #0x70, lsl #16
  425d20:	bl	4037a0 <printf@plt>
  425d24:	ldrb	w8, [x19, #93]
  425d28:	cbz	w8, 425d34 <ferror@plt+0x22494>
  425d2c:	str	w26, [sp, #12]
  425d30:	b	425d8c <ferror@plt+0x224ec>
  425d34:	adrp	x8, 466000 <_bfd_std_section+0x110>
  425d38:	ldr	x8, [x8, #1288]
  425d3c:	ldr	w21, [x19, #72]
  425d40:	cbz	x8, 425d54 <ferror@plt+0x224b4>
  425d44:	mov	w0, w21
  425d48:	blr	x8
  425d4c:	mov	x20, x0
  425d50:	cbnz	x0, 425d74 <ferror@plt+0x224d4>
  425d54:	adrp	x20, 466000 <_bfd_std_section+0x110>
  425d58:	add	x20, x20, #0xed4
  425d5c:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  425d60:	add	x2, x2, #0x335
  425d64:	mov	w1, #0x40                  	// #64
  425d68:	mov	x0, x20
  425d6c:	mov	w3, w21
  425d70:	bl	403160 <snprintf@plt>
  425d74:	ldr	w3, [x19, #80]
  425d78:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  425d7c:	add	x1, x1, #0x155
  425d80:	add	x0, sp, #0xc
  425d84:	mov	x2, x20
  425d88:	bl	4030a0 <sprintf@plt>
  425d8c:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  425d90:	add	x0, x0, #0x15b
  425d94:	add	x1, sp, #0xc
  425d98:	bl	4037a0 <printf@plt>
  425d9c:	ldr	w8, [x19, #16]
  425da0:	cbz	w8, 425f04 <ferror@plt+0x22664>
  425da4:	adrp	x21, 44a000 <warn@@Base+0xcfcc>
  425da8:	mov	w24, #0x2f6e                	// #12142
  425dac:	adrp	x23, 444000 <warn@@Base+0x6fcc>
  425db0:	adrp	x22, 466000 <_bfd_std_section+0x110>
  425db4:	adrp	x25, 44a000 <warn@@Base+0xcfcc>
  425db8:	mov	w20, #0x6576                	// #25974
  425dbc:	mov	x27, xzr
  425dc0:	add	x21, x21, #0x14f
  425dc4:	movk	w24, #0x61, lsl #16
  425dc8:	add	x23, x23, #0x32a
  425dcc:	add	x22, x22, #0xed4
  425dd0:	add	x25, x25, #0x166
  425dd4:	movk	w20, #0x7078, lsl #16
  425dd8:	b	425dfc <ferror@plt+0x2255c>
  425ddc:	str	w24, [sp, #12]
  425de0:	add	x1, sp, #0xc
  425de4:	mov	x0, x21
  425de8:	bl	4037a0 <printf@plt>
  425dec:	ldr	w8, [x19, #16]
  425df0:	add	x27, x27, #0x1
  425df4:	cmp	x27, w8, uxtw
  425df8:	b.cs	425f04 <ferror@plt+0x22664>  // b.hs, b.nlast
  425dfc:	ldr	x9, [x19, #24]
  425e00:	ldrsh	w9, [x9, x27, lsl #1]
  425e04:	cmn	w9, #0x1
  425e08:	b.eq	425df0 <ferror@plt+0x22550>  // b.none
  425e0c:	sub	w8, w9, #0x7
  425e10:	cmp	w8, #0xf
  425e14:	b.hi	425e34 <ferror@plt+0x22594>  // b.pmore
  425e18:	adr	x9, 425ddc <ferror@plt+0x2253c>
  425e1c:	ldrb	w10, [x23, x8]
  425e20:	add	x9, x9, x10, lsl #2
  425e24:	br	x9
  425e28:	mov	w8, #0x75                  	// #117
  425e2c:	strh	w8, [sp, #12]
  425e30:	b	425de0 <ferror@plt+0x22540>
  425e34:	cmp	w9, #0x80
  425e38:	b.ne	425ddc <ferror@plt+0x2253c>  // b.any
  425e3c:	ldr	x8, [x19, #32]
  425e40:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  425e44:	add	x0, sp, #0xc
  425e48:	add	x1, x1, #0x161
  425e4c:	b	425eb0 <ferror@plt+0x22610>
  425e50:	mov	w8, #0x73                  	// #115
  425e54:	strh	w8, [sp, #12]
  425e58:	b	425de0 <ferror@plt+0x22540>
  425e5c:	ldr	x9, [x19, #32]
  425e60:	adrp	x8, 466000 <_bfd_std_section+0x110>
  425e64:	ldr	x8, [x8, #1288]
  425e68:	ldr	w26, [x9, x27, lsl #2]
  425e6c:	cbz	x8, 425ec8 <ferror@plt+0x22628>
  425e70:	mov	w0, w26
  425e74:	blr	x8
  425e78:	cbz	x0, 425ec8 <ferror@plt+0x22628>
  425e7c:	adrp	x2, 449000 <warn@@Base+0xbfcc>
  425e80:	mov	x4, x0
  425e84:	mov	w1, #0x40                  	// #64
  425e88:	mov	x0, x22
  425e8c:	add	x2, x2, #0x4dc
  425e90:	mov	w3, w26
  425e94:	bl	403160 <snprintf@plt>
  425e98:	b	425ee0 <ferror@plt+0x22640>
  425e9c:	str	w26, [sp, #12]
  425ea0:	b	425de0 <ferror@plt+0x22540>
  425ea4:	ldr	x8, [x19, #32]
  425ea8:	add	x0, sp, #0xc
  425eac:	mov	x1, x25
  425eb0:	ldr	w2, [x8, x27, lsl #2]
  425eb4:	bl	4030a0 <sprintf@plt>
  425eb8:	b	425de0 <ferror@plt+0x22540>
  425ebc:	strb	wzr, [sp, #16]
  425ec0:	str	w20, [sp, #12]
  425ec4:	b	425de0 <ferror@plt+0x22540>
  425ec8:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  425ecc:	mov	w1, #0x40                  	// #64
  425ed0:	mov	x0, x22
  425ed4:	add	x2, x2, #0x335
  425ed8:	mov	w3, w26
  425edc:	bl	403160 <snprintf@plt>
  425ee0:	mov	w26, #0x7865                	// #30821
  425ee4:	mov	x0, x22
  425ee8:	movk	w26, #0x70, lsl #16
  425eec:	bl	402fd0 <strlen@plt>
  425ef0:	add	x2, x0, #0x1
  425ef4:	add	x0, sp, #0xc
  425ef8:	mov	x1, x22
  425efc:	bl	402f70 <memcpy@plt>
  425f00:	b	425de0 <ferror@plt+0x22540>
  425f04:	ldr	x1, [x28, #3816]
  425f08:	mov	w0, #0xa                   	// #10
  425f0c:	bl	4030b0 <putc@plt>
  425f10:	ldp	x20, x19, [sp, #192]
  425f14:	ldp	x22, x21, [sp, #176]
  425f18:	ldp	x24, x23, [sp, #160]
  425f1c:	ldp	x26, x25, [sp, #144]
  425f20:	ldp	x28, x27, [sp, #128]
  425f24:	ldp	x29, x30, [sp, #112]
  425f28:	add	sp, sp, #0xd0
  425f2c:	ret
  425f30:	sub	sp, sp, #0x100
  425f34:	stp	x29, x30, [sp, #160]
  425f38:	stp	x28, x27, [sp, #176]
  425f3c:	stp	x26, x25, [sp, #192]
  425f40:	stp	x24, x23, [sp, #208]
  425f44:	stp	x22, x21, [sp, #224]
  425f48:	stp	x20, x19, [sp, #240]
  425f4c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  425f50:	ldr	w8, [x8, #620]
  425f54:	ldr	x26, [x0, #32]
  425f58:	mov	x20, x2
  425f5c:	mov	x22, x0
  425f60:	mov	x23, x1
  425f64:	add	x29, sp, #0xa0
  425f68:	str	x3, [sp, #32]
  425f6c:	cbz	w8, 425f98 <ferror@plt+0x226f8>
  425f70:	ldr	x8, [x22, #24]
  425f74:	cbz	x8, 425f98 <ferror@plt+0x226f8>
  425f78:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  425f7c:	add	x1, x1, #0x720
  425f80:	mov	w2, #0x5                   	// #5
  425f84:	mov	x0, xzr
  425f88:	bl	403700 <dcgettext@plt>
  425f8c:	ldp	x1, x2, [x22, #16]
  425f90:	bl	4037a0 <printf@plt>
  425f94:	b	425fb4 <ferror@plt+0x22714>
  425f98:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  425f9c:	add	x1, x1, #0x75d
  425fa0:	mov	w2, #0x5                   	// #5
  425fa4:	mov	x0, xzr
  425fa8:	bl	403700 <dcgettext@plt>
  425fac:	ldr	x1, [x22, #16]
  425fb0:	bl	4037a0 <printf@plt>
  425fb4:	cmp	x23, x20
  425fb8:	mov	w21, #0x1                   	// #1
  425fbc:	b.cs	428578 <ferror@plt+0x24cd8>  // b.hs, b.nlast
  425fc0:	adrp	x28, 44c000 <warn@@Base+0xefcc>
  425fc4:	sub	x8, x20, #0x1
  425fc8:	adrp	x25, 469000 <_bfd_std_section+0x3110>
  425fcc:	adrp	x27, 466000 <_bfd_std_section+0x110>
  425fd0:	add	x28, x28, #0x38
  425fd4:	stp	x8, x22, [sp, #16]
  425fd8:	stp	x20, x26, [sp, #48]
  425fdc:	b	426004 <ferror@plt+0x22764>
  425fe0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  425fe4:	ldr	x1, [x8, #3816]
  425fe8:	mov	w0, #0xa                   	// #10
  425fec:	bl	4030b0 <putc@plt>
  425ff0:	ldr	x22, [sp, #24]
  425ff4:	cmp	x23, x20
  425ff8:	mov	w21, #0x1                   	// #1
  425ffc:	adrp	x25, 469000 <_bfd_std_section+0x3110>
  426000:	b.cs	428548 <ferror@plt+0x24ca8>  // b.hs, b.nlast
  426004:	ldr	x19, [x22, #16]
  426008:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42600c:	mov	w2, #0xc                   	// #12
  426010:	add	x1, x1, #0x170
  426014:	mov	x0, x19
  426018:	bl	403210 <strncmp@plt>
  42601c:	cbz	w0, 4262cc <ferror@plt+0x22a2c>
  426020:	add	x3, sp, #0x50
  426024:	add	x4, sp, #0x48
  426028:	mov	x0, x22
  42602c:	mov	x1, x23
  426030:	mov	x2, x20
  426034:	bl	42859c <ferror@plt+0x24cfc>
  426038:	str	x0, [sp, #40]
  42603c:	cbz	x0, 428574 <ferror@plt+0x24cd4>
  426040:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  426044:	mov	w2, #0x5                   	// #5
  426048:	mov	x0, xzr
  42604c:	add	x1, x1, #0x1d0
  426050:	bl	403700 <dcgettext@plt>
  426054:	sub	x1, x23, x26
  426058:	bl	4037a0 <printf@plt>
  42605c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  426060:	mov	w2, #0x5                   	// #5
  426064:	mov	x0, xzr
  426068:	add	x1, x1, #0x1f6
  42606c:	bl	403700 <dcgettext@plt>
  426070:	ldr	x1, [sp, #80]
  426074:	bl	4037a0 <printf@plt>
  426078:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42607c:	mov	w2, #0x5                   	// #5
  426080:	mov	x0, xzr
  426084:	add	x1, x1, #0x21a
  426088:	bl	403700 <dcgettext@plt>
  42608c:	ldrh	w1, [sp, #88]
  426090:	bl	4037a0 <printf@plt>
  426094:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  426098:	mov	w2, #0x5                   	// #5
  42609c:	mov	x0, xzr
  4260a0:	add	x1, x1, #0x23d
  4260a4:	bl	403700 <dcgettext@plt>
  4260a8:	ldr	w1, [sp, #96]
  4260ac:	bl	4037a0 <printf@plt>
  4260b0:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4260b4:	mov	w2, #0x5                   	// #5
  4260b8:	mov	x0, xzr
  4260bc:	add	x1, x1, #0x260
  4260c0:	bl	403700 <dcgettext@plt>
  4260c4:	ldrb	w1, [sp, #104]
  4260c8:	bl	4037a0 <printf@plt>
  4260cc:	ldrh	w8, [sp, #88]
  4260d0:	cmp	w8, #0x4
  4260d4:	b.cc	4260f4 <ferror@plt+0x22854>  // b.lo, b.ul, b.last
  4260d8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4260dc:	mov	w2, #0x5                   	// #5
  4260e0:	mov	x0, xzr
  4260e4:	add	x1, x1, #0x283
  4260e8:	bl	403700 <dcgettext@plt>
  4260ec:	ldrb	w1, [sp, #105]
  4260f0:	bl	4037a0 <printf@plt>
  4260f4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4260f8:	mov	w2, #0x5                   	// #5
  4260fc:	mov	x0, xzr
  426100:	add	x1, x1, #0x2a6
  426104:	bl	403700 <dcgettext@plt>
  426108:	ldrb	w1, [sp, #106]
  42610c:	bl	4037a0 <printf@plt>
  426110:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  426114:	mov	w2, #0x5                   	// #5
  426118:	mov	x0, xzr
  42611c:	add	x1, x1, #0x2c9
  426120:	bl	403700 <dcgettext@plt>
  426124:	ldr	w1, [sp, #108]
  426128:	bl	4037a0 <printf@plt>
  42612c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  426130:	mov	w2, #0x5                   	// #5
  426134:	mov	x0, xzr
  426138:	add	x1, x1, #0x2ec
  42613c:	bl	403700 <dcgettext@plt>
  426140:	ldrb	w1, [sp, #112]
  426144:	bl	4037a0 <printf@plt>
  426148:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42614c:	mov	w2, #0x5                   	// #5
  426150:	mov	x0, xzr
  426154:	add	x1, x1, #0x30f
  426158:	bl	403700 <dcgettext@plt>
  42615c:	ldrb	w1, [sp, #113]
  426160:	bl	4037a0 <printf@plt>
  426164:	ldrb	w8, [sp, #112]
  426168:	adrp	x23, 44a000 <warn@@Base+0xcfcc>
  42616c:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  426170:	add	x23, x23, #0x394
  426174:	cbnz	w8, 426194 <ferror@plt+0x228f4>
  426178:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42617c:	mov	w2, #0x5                   	// #5
  426180:	mov	x0, xzr
  426184:	add	x1, x1, #0x332
  426188:	bl	403700 <dcgettext@plt>
  42618c:	bl	43d034 <warn@@Base>
  426190:	strb	w21, [sp, #112]
  426194:	ldrb	w8, [sp, #106]
  426198:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  42619c:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  4261a0:	str	w21, [x10, #104]
  4261a4:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  4261a8:	str	xzr, [x9, #88]
  4261ac:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  4261b0:	str	w21, [x10, #112]
  4261b4:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  4261b8:	strb	wzr, [x9, #128]
  4261bc:	ldrb	w9, [sp, #113]
  4261c0:	str	w8, [x10, #120]
  4261c4:	ldr	x8, [sp, #40]
  4261c8:	str	wzr, [x19, #96]
  4261cc:	str	wzr, [x25, #136]
  4261d0:	add	x8, x8, x9
  4261d4:	cmp	x8, x20
  4261d8:	b.cs	428550 <ferror@plt+0x24cb0>  // b.hs, b.nlast
  4261dc:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4261e0:	mov	w2, #0x5                   	// #5
  4261e4:	mov	x0, xzr
  4261e8:	add	x1, x1, #0x388
  4261ec:	bl	403700 <dcgettext@plt>
  4261f0:	bl	4037a0 <printf@plt>
  4261f4:	ldrb	w8, [sp, #113]
  4261f8:	cmp	w8, #0x2
  4261fc:	b.cc	426268 <ferror@plt+0x229c8>  // b.lo, b.ul, b.last
  426200:	mov	x22, x26
  426204:	mov	x26, x25
  426208:	mov	x25, x28
  42620c:	ldr	x28, [sp, #40]
  426210:	adrp	x24, 44a000 <warn@@Base+0xcfcc>
  426214:	mov	x21, xzr
  426218:	add	x24, x24, #0x3ac
  42621c:	ldrb	w3, [x28, x21]
  426220:	mov	w4, #0x5                   	// #5
  426224:	mov	x0, xzr
  426228:	mov	x1, x23
  42622c:	mov	x2, x24
  426230:	bl	4035d0 <dcngettext@plt>
  426234:	ldrb	w2, [x28, x21]
  426238:	add	x19, x21, #0x1
  42623c:	mov	w1, w19
  426240:	bl	4037a0 <printf@plt>
  426244:	ldrb	w8, [sp, #113]
  426248:	add	x9, x21, #0x2
  42624c:	mov	x21, x19
  426250:	cmp	x9, x8
  426254:	b.cc	42621c <ferror@plt+0x2297c>  // b.lo, b.ul, b.last
  426258:	mov	x28, x25
  42625c:	mov	x25, x26
  426260:	mov	x26, x22
  426264:	ldr	x22, [sp, #24]
  426268:	ldr	x10, [sp, #40]
  42626c:	ldrh	w9, [sp, #88]
  426270:	add	x8, x10, x8
  426274:	cmp	w9, #0x5
  426278:	sub	x23, x8, #0x1
  42627c:	b.cc	426350 <ferror@plt+0x22ab0>  // b.lo, b.ul, b.last
  426280:	ldr	x1, [sp, #32]
  426284:	mov	w0, #0xb                   	// #11
  426288:	bl	4039f8 <ferror@plt+0x158>
  42628c:	cbz	w0, 42675c <ferror@plt+0x22ebc>
  426290:	adrp	x8, 465000 <_sch_istable+0x1c50>
  426294:	ldr	x8, [x8, #224]
  426298:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  42629c:	add	x25, x25, #0xe82
  4262a0:	cbnz	x8, 426814 <ferror@plt+0x22f74>
  4262a4:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4262a8:	ldr	x8, [x8, #1272]
  4262ac:	cbz	x8, 426814 <ferror@plt+0x22f74>
  4262b0:	ldr	x9, [x8]
  4262b4:	ldr	x10, [sp, #32]
  4262b8:	cmp	x9, x10
  4262bc:	b.eq	426800 <ferror@plt+0x22f60>  // b.none
  4262c0:	ldr	x8, [x8, #16]
  4262c4:	cbnz	x8, 4262b0 <ferror@plt+0x22a10>
  4262c8:	b	426814 <ferror@plt+0x22f74>
  4262cc:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  4262d0:	mov	x0, x19
  4262d4:	add	x1, x1, #0x731
  4262d8:	bl	4034a0 <strcmp@plt>
  4262dc:	cbz	w0, 426020 <ferror@plt+0x22780>
  4262e0:	adrp	x8, 468000 <_bfd_std_section+0x2110>
  4262e4:	add	x8, x8, #0xf78
  4262e8:	ldp	q0, q1, [x8]
  4262ec:	ldr	x8, [x8, #32]
  4262f0:	str	x20, [sp, #72]
  4262f4:	stp	q0, q1, [sp, #80]
  4262f8:	tst	w8, #0xff
  4262fc:	str	x8, [sp, #112]
  426300:	b.eq	42855c <ferror@plt+0x24cbc>  // b.none
  426304:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  426308:	str	xzr, [x9, #88]
  42630c:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  426310:	ldrb	w8, [sp, #106]
  426314:	str	wzr, [x9, #96]
  426318:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  42631c:	strb	wzr, [x9, #128]
  426320:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  426324:	str	w21, [x9, #104]
  426328:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  42632c:	str	w21, [x9, #112]
  426330:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  426334:	str	wzr, [x25, #136]
  426338:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  42633c:	str	xzr, [sp, #40]
  426340:	str	w8, [x9, #120]
  426344:	mov	x21, x20
  426348:	add	x25, x25, #0xe82
  42634c:	b	426878 <ferror@plt+0x22fd8>
  426350:	ldrb	w8, [x23]
  426354:	cbz	w8, 426798 <ferror@plt+0x22ef8>
  426358:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42635c:	mov	w2, #0x5                   	// #5
  426360:	mov	x0, xzr
  426364:	add	x1, x1, #0x3e6
  426368:	bl	403700 <dcgettext@plt>
  42636c:	sub	x1, x23, x26
  426370:	bl	4037a0 <printf@plt>
  426374:	cmp	x23, x20
  426378:	b.cs	4263c4 <ferror@plt+0x22b24>  // b.hs, b.nlast
  42637c:	mov	w19, #0x1                   	// #1
  426380:	ldrb	w8, [x23]
  426384:	cbz	w8, 4263c4 <ferror@plt+0x22b24>
  426388:	sub	x24, x20, x23
  42638c:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  426390:	add	x0, x0, #0x40d
  426394:	mov	w1, w19
  426398:	mov	w2, w24
  42639c:	mov	x3, x23
  4263a0:	bl	4037a0 <printf@plt>
  4263a4:	mov	x0, x23
  4263a8:	mov	x1, x24
  4263ac:	bl	403020 <strnlen@plt>
  4263b0:	add	x8, x0, x23
  4263b4:	add	x23, x8, #0x1
  4263b8:	cmp	x23, x20
  4263bc:	add	w19, w19, #0x1
  4263c0:	b.cc	426380 <ferror@plt+0x22ae0>  // b.lo, b.ul, b.last
  4263c4:	ldr	x8, [sp, #16]
  4263c8:	cmp	x23, x8
  4263cc:	b.cs	428548 <ferror@plt+0x24ca8>  // b.hs, b.nlast
  4263d0:	ldrb	w8, [x23, #1]!
  4263d4:	cbz	w8, 4267b8 <ferror@plt+0x22f18>
  4263d8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4263dc:	mov	w2, #0x5                   	// #5
  4263e0:	mov	x0, xzr
  4263e4:	add	x1, x1, #0x439
  4263e8:	bl	403700 <dcgettext@plt>
  4263ec:	sub	x1, x23, x26
  4263f0:	bl	4037a0 <printf@plt>
  4263f4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4263f8:	mov	w2, #0x5                   	// #5
  4263fc:	mov	x0, xzr
  426400:	add	x1, x1, #0x460
  426404:	bl	403700 <dcgettext@plt>
  426408:	bl	4037a0 <printf@plt>
  42640c:	b	42649c <ferror@plt+0x22bfc>
  426410:	mov	w2, #0x5                   	// #5
  426414:	mov	x0, xzr
  426418:	bl	403700 <dcgettext@plt>
  42641c:	bl	43cf70 <error@@Base>
  426420:	ldrsw	x8, [x27, #1436]
  426424:	adrp	x10, 466000 <_bfd_std_section+0x110>
  426428:	add	x10, x10, #0x5a0
  42642c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  426430:	add	w9, w8, #0x1
  426434:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  426438:	add	x21, x10, x8, lsl #6
  42643c:	and	w8, w9, #0xf
  426440:	sub	x0, x29, #0x20
  426444:	add	x1, x1, #0xe82
  426448:	mov	x2, x28
  42644c:	add	x3, x3, #0x79
  426450:	str	w8, [x27, #1436]
  426454:	bl	4030a0 <sprintf@plt>
  426458:	sub	x2, x29, #0x20
  42645c:	mov	w1, #0x40                  	// #64
  426460:	mov	x0, x21
  426464:	mov	x3, x19
  426468:	bl	403160 <snprintf@plt>
  42646c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  426470:	add	x0, x0, #0xfd1
  426474:	mov	x1, x21
  426478:	bl	4037a0 <printf@plt>
  42647c:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  426480:	add	x0, x0, #0x412
  426484:	mov	w1, w24
  426488:	mov	x2, x23
  42648c:	bl	4037a0 <printf@plt>
  426490:	cmp	x22, x20
  426494:	mov	x23, x22
  426498:	b.eq	4267d4 <ferror@plt+0x22f34>  // b.none
  42649c:	cmp	x23, x20
  4264a0:	b.cs	4267f0 <ferror@plt+0x22f50>  // b.hs, b.nlast
  4264a4:	ldrb	w8, [x23]
  4264a8:	cbz	w8, 4267f0 <ferror@plt+0x22f50>
  4264ac:	ldr	w8, [x25, #136]
  4264b0:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  4264b4:	add	x0, x0, #0xa21
  4264b8:	add	w1, w8, #0x1
  4264bc:	str	w1, [x25, #136]
  4264c0:	bl	4037a0 <printf@plt>
  4264c4:	sub	x24, x20, x23
  4264c8:	mov	x0, x23
  4264cc:	mov	x1, x24
  4264d0:	bl	403020 <strnlen@plt>
  4264d4:	add	x8, x0, x23
  4264d8:	mov	x21, xzr
  4264dc:	mov	x19, xzr
  4264e0:	mov	w9, wzr
  4264e4:	add	x22, x8, #0x1
  4264e8:	mov	w8, #0x1                   	// #1
  4264ec:	b	426504 <ferror@plt+0x22c64>
  4264f0:	orr	w12, w8, #0x2
  4264f4:	cmp	w11, #0x0
  4264f8:	csel	w8, w8, w12, eq  // eq = none
  4264fc:	add	x21, x21, #0x1
  426500:	tbz	w10, #7, 426548 <ferror@plt+0x22ca8>
  426504:	add	x10, x22, x21
  426508:	cmp	x10, x20
  42650c:	b.cs	42654c <ferror@plt+0x22cac>  // b.hs, b.nlast
  426510:	ldrb	w10, [x10]
  426514:	cmp	w9, #0x3f
  426518:	and	x11, x10, #0x7f
  42651c:	b.hi	4264f0 <ferror@plt+0x22c50>  // b.pmore
  426520:	mov	w12, w9
  426524:	lsl	x14, x11, x12
  426528:	orr	x19, x14, x19
  42652c:	lsr	x12, x19, x12
  426530:	orr	w13, w8, #0x2
  426534:	cmp	x12, x11
  426538:	csel	w8, w8, w13, eq  // eq = none
  42653c:	add	w9, w9, #0x7
  426540:	add	x21, x21, #0x1
  426544:	tbnz	w10, #7, 426504 <ferror@plt+0x22c64>
  426548:	and	w8, w8, #0xfffffffe
  42654c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  426550:	add	x1, x1, #0xeb9
  426554:	tbnz	w8, #0, 426564 <ferror@plt+0x22cc4>
  426558:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42655c:	add	x1, x1, #0xeca
  426560:	tbz	w8, #1, 426574 <ferror@plt+0x22cd4>
  426564:	mov	w2, #0x5                   	// #5
  426568:	mov	x0, xzr
  42656c:	bl	403700 <dcgettext@plt>
  426570:	bl	43cf70 <error@@Base>
  426574:	ldrsw	x8, [x27, #1436]
  426578:	adrp	x10, 466000 <_bfd_std_section+0x110>
  42657c:	add	x10, x10, #0x5a0
  426580:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  426584:	add	w9, w8, #0x1
  426588:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42658c:	add	x22, x22, w21, uxtw
  426590:	add	x21, x10, x8, lsl #6
  426594:	and	w8, w9, #0xf
  426598:	sub	x0, x29, #0x20
  42659c:	add	x1, x1, #0xe82
  4265a0:	mov	x2, x28
  4265a4:	add	x3, x3, #0x79
  4265a8:	str	w8, [x27, #1436]
  4265ac:	bl	4030a0 <sprintf@plt>
  4265b0:	sub	x2, x29, #0x20
  4265b4:	mov	w1, #0x40                  	// #64
  4265b8:	mov	x0, x21
  4265bc:	mov	x3, x19
  4265c0:	bl	403160 <snprintf@plt>
  4265c4:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  4265c8:	add	x0, x0, #0xfd1
  4265cc:	mov	x1, x21
  4265d0:	bl	4037a0 <printf@plt>
  4265d4:	mov	x21, xzr
  4265d8:	mov	x19, xzr
  4265dc:	mov	w9, wzr
  4265e0:	mov	w8, #0x1                   	// #1
  4265e4:	b	4265fc <ferror@plt+0x22d5c>
  4265e8:	orr	w12, w8, #0x2
  4265ec:	cmp	w11, #0x0
  4265f0:	csel	w8, w8, w12, eq  // eq = none
  4265f4:	add	x21, x21, #0x1
  4265f8:	tbz	w10, #7, 426640 <ferror@plt+0x22da0>
  4265fc:	add	x10, x22, x21
  426600:	cmp	x10, x20
  426604:	b.cs	426644 <ferror@plt+0x22da4>  // b.hs, b.nlast
  426608:	ldrb	w10, [x10]
  42660c:	cmp	w9, #0x3f
  426610:	and	x11, x10, #0x7f
  426614:	b.hi	4265e8 <ferror@plt+0x22d48>  // b.pmore
  426618:	mov	w12, w9
  42661c:	lsl	x14, x11, x12
  426620:	orr	x19, x14, x19
  426624:	lsr	x12, x19, x12
  426628:	orr	w13, w8, #0x2
  42662c:	cmp	x12, x11
  426630:	csel	w8, w8, w13, eq  // eq = none
  426634:	add	w9, w9, #0x7
  426638:	add	x21, x21, #0x1
  42663c:	tbnz	w10, #7, 4265fc <ferror@plt+0x22d5c>
  426640:	and	w8, w8, #0xfffffffe
  426644:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  426648:	add	x1, x1, #0xeb9
  42664c:	tbnz	w8, #0, 42665c <ferror@plt+0x22dbc>
  426650:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  426654:	add	x1, x1, #0xeca
  426658:	tbz	w8, #1, 42666c <ferror@plt+0x22dcc>
  42665c:	mov	w2, #0x5                   	// #5
  426660:	mov	x0, xzr
  426664:	bl	403700 <dcgettext@plt>
  426668:	bl	43cf70 <error@@Base>
  42666c:	ldrsw	x8, [x27, #1436]
  426670:	adrp	x10, 466000 <_bfd_std_section+0x110>
  426674:	add	x10, x10, #0x5a0
  426678:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42667c:	add	w9, w8, #0x1
  426680:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  426684:	add	x22, x22, w21, uxtw
  426688:	add	x21, x10, x8, lsl #6
  42668c:	and	w8, w9, #0xf
  426690:	sub	x0, x29, #0x20
  426694:	add	x1, x1, #0xe82
  426698:	mov	x2, x28
  42669c:	add	x3, x3, #0x79
  4266a0:	str	w8, [x27, #1436]
  4266a4:	bl	4030a0 <sprintf@plt>
  4266a8:	sub	x2, x29, #0x20
  4266ac:	mov	w1, #0x40                  	// #64
  4266b0:	mov	x0, x21
  4266b4:	mov	x3, x19
  4266b8:	bl	403160 <snprintf@plt>
  4266bc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  4266c0:	add	x0, x0, #0xfd1
  4266c4:	mov	x1, x21
  4266c8:	bl	4037a0 <printf@plt>
  4266cc:	mov	x9, xzr
  4266d0:	mov	x19, xzr
  4266d4:	mov	w10, wzr
  4266d8:	mov	w8, #0x1                   	// #1
  4266dc:	b	4266f4 <ferror@plt+0x22e54>
  4266e0:	orr	w13, w8, #0x2
  4266e4:	cmp	w12, #0x0
  4266e8:	csel	w8, w8, w13, eq  // eq = none
  4266ec:	add	x9, x9, #0x1
  4266f0:	tbz	w11, #7, 426738 <ferror@plt+0x22e98>
  4266f4:	add	x11, x22, x9
  4266f8:	cmp	x11, x20
  4266fc:	b.cs	42673c <ferror@plt+0x22e9c>  // b.hs, b.nlast
  426700:	ldrb	w11, [x11]
  426704:	cmp	w10, #0x3f
  426708:	and	x12, x11, #0x7f
  42670c:	b.hi	4266e0 <ferror@plt+0x22e40>  // b.pmore
  426710:	mov	w13, w10
  426714:	lsl	x15, x12, x13
  426718:	orr	x19, x15, x19
  42671c:	lsr	x13, x19, x13
  426720:	orr	w14, w8, #0x2
  426724:	cmp	x13, x12
  426728:	csel	w8, w8, w14, eq  // eq = none
  42672c:	add	w10, w10, #0x7
  426730:	add	x9, x9, #0x1
  426734:	tbnz	w11, #7, 4266f4 <ferror@plt+0x22e54>
  426738:	and	w8, w8, #0xfffffffe
  42673c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  426740:	add	x22, x22, w9, uxtw
  426744:	add	x1, x1, #0xeb9
  426748:	tbnz	w8, #0, 426410 <ferror@plt+0x22b70>
  42674c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  426750:	add	x1, x1, #0xeca
  426754:	tbnz	w8, #1, 426410 <ferror@plt+0x22b70>
  426758:	b	426420 <ferror@plt+0x22b80>
  42675c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  426760:	ldr	w8, [x8, #620]
  426764:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  426768:	add	x25, x25, #0xe82
  42676c:	cbz	w8, 426814 <ferror@plt+0x22f74>
  426770:	adrp	x8, 466000 <_bfd_std_section+0x110>
  426774:	ldr	x19, [x8, #1272]
  426778:	cbz	x19, 426814 <ferror@plt+0x22f74>
  42677c:	ldr	x1, [x19]
  426780:	mov	w0, #0xb                   	// #11
  426784:	bl	4039f8 <ferror@plt+0x158>
  426788:	cbnz	w0, 426808 <ferror@plt+0x22f68>
  42678c:	ldr	x19, [x19, #16]
  426790:	cbnz	x19, 42677c <ferror@plt+0x22edc>
  426794:	b	426814 <ferror@plt+0x22f74>
  426798:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42679c:	mov	w2, #0x5                   	// #5
  4267a0:	mov	x0, xzr
  4267a4:	add	x1, x1, #0x3c5
  4267a8:	bl	403700 <dcgettext@plt>
  4267ac:	bl	4037a0 <printf@plt>
  4267b0:	ldrb	w8, [x23, #1]!
  4267b4:	cbnz	w8, 4263d8 <ferror@plt+0x22b38>
  4267b8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4267bc:	mov	w2, #0x5                   	// #5
  4267c0:	mov	x0, xzr
  4267c4:	add	x1, x1, #0x418
  4267c8:	bl	403700 <dcgettext@plt>
  4267cc:	bl	4037a0 <printf@plt>
  4267d0:	b	4267f0 <ferror@plt+0x22f50>
  4267d4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4267d8:	mov	w2, #0x5                   	// #5
  4267dc:	mov	x0, xzr
  4267e0:	add	x1, x1, #0x47c
  4267e4:	bl	403700 <dcgettext@plt>
  4267e8:	bl	43d034 <warn@@Base>
  4267ec:	mov	x23, x20
  4267f0:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  4267f4:	add	x25, x25, #0xe82
  4267f8:	add	x23, x23, #0x1
  4267fc:	b	42684c <ferror@plt+0x22fac>
  426800:	ldr	x8, [x8, #8]
  426804:	b	42680c <ferror@plt+0x22f6c>
  426808:	ldr	x8, [x19, #8]
  42680c:	adrp	x9, 465000 <_sch_istable+0x1c50>
  426810:	str	x8, [x9, #224]
  426814:	add	x3, sp, #0x50
  426818:	mov	w5, #0x1                   	// #1
  42681c:	mov	x0, x23
  426820:	mov	x1, x26
  426824:	mov	x2, x20
  426828:	mov	x4, x22
  42682c:	bl	428ae8 <ferror@plt+0x25248>
  426830:	add	x3, sp, #0x50
  426834:	mov	x1, x26
  426838:	mov	x2, x20
  42683c:	mov	x4, x22
  426840:	mov	w5, wzr
  426844:	bl	428ae8 <ferror@plt+0x25248>
  426848:	mov	x23, x0
  42684c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  426850:	ldr	x1, [x8, #3816]
  426854:	mov	w0, #0xa                   	// #10
  426858:	bl	4030b0 <putc@plt>
  42685c:	ldp	q0, q1, [sp, #80]
  426860:	ldr	x8, [sp, #112]
  426864:	ldr	x21, [sp, #72]
  426868:	adrp	x9, 468000 <_bfd_std_section+0x2110>
  42686c:	add	x9, x9, #0xf78
  426870:	stp	q0, q1, [x9]
  426874:	str	x8, [x9, #32]
  426878:	mov	w2, #0x5                   	// #5
  42687c:	cmp	x23, x21
  426880:	b.cs	4268a0 <ferror@plt+0x23000>  // b.hs, b.nlast
  426884:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  426888:	mov	x0, xzr
  42688c:	add	x1, x1, #0x4b8
  426890:	bl	403700 <dcgettext@plt>
  426894:	bl	4037a0 <printf@plt>
  426898:	str	x21, [sp, #64]
  42689c:	b	426940 <ferror@plt+0x230a0>
  4268a0:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4268a4:	mov	x0, xzr
  4268a8:	add	x1, x1, #0x49b
  4268ac:	bl	403700 <dcgettext@plt>
  4268b0:	bl	4037a0 <printf@plt>
  4268b4:	b	425ff0 <ferror@plt+0x22750>
  4268b8:	mov	w2, #0x5                   	// #5
  4268bc:	mov	x0, xzr
  4268c0:	bl	403700 <dcgettext@plt>
  4268c4:	bl	43cf70 <error@@Base>
  4268c8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4268cc:	mov	w2, #0x5                   	// #5
  4268d0:	mov	x0, xzr
  4268d4:	add	x1, x1, #0x605
  4268d8:	bl	403700 <dcgettext@plt>
  4268dc:	ldrsw	x8, [x27, #1436]
  4268e0:	adrp	x10, 466000 <_bfd_std_section+0x110>
  4268e4:	add	x10, x10, #0x5a0
  4268e8:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  4268ec:	add	w9, w8, #0x1
  4268f0:	mov	x21, x0
  4268f4:	add	x22, x10, x8, lsl #6
  4268f8:	and	w8, w9, #0xf
  4268fc:	sub	x0, x29, #0x20
  426900:	mov	x1, x25
  426904:	mov	x2, x28
  426908:	add	x3, x3, #0x79
  42690c:	str	w8, [x27, #1436]
  426910:	bl	4030a0 <sprintf@plt>
  426914:	sub	x2, x29, #0x20
  426918:	mov	w1, #0x40                  	// #64
  42691c:	mov	x0, x22
  426920:	mov	x3, x19
  426924:	bl	403160 <snprintf@plt>
  426928:	mov	x0, x21
  42692c:	mov	x1, x22
  426930:	bl	4037a0 <printf@plt>
  426934:	ldr	x21, [sp, #64]
  426938:	cmp	x23, x21
  42693c:	b.cs	425fe0 <ferror@plt+0x22740>  // b.hs, b.nlast
  426940:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  426944:	sub	x1, x23, x26
  426948:	add	x0, x0, #0x4d2
  42694c:	bl	4037a0 <printf@plt>
  426950:	mov	x24, x23
  426954:	ldrb	w19, [x24], #1
  426958:	ldrb	w8, [sp, #113]
  42695c:	subs	w9, w19, w8
  426960:	b.cs	42699c <ferror@plt+0x230fc>  // b.hs, b.nlast
  426964:	cmp	w19, #0xc
  426968:	b.hi	427308 <ferror@plt+0x23a68>  // b.pmore
  42696c:	adrp	x11, 444000 <warn@@Base+0x6fcc>
  426970:	add	x11, x11, #0x33a
  426974:	adr	x9, 426984 <ferror@plt+0x230e4>
  426978:	ldrh	w10, [x11, x19, lsl #1]
  42697c:	add	x9, x9, x10, lsl #2
  426980:	br	x9
  426984:	ldrb	w21, [sp, #106]
  426988:	mov	x9, xzr
  42698c:	mov	x26, xzr
  426990:	mov	w10, wzr
  426994:	mov	w8, #0x1                   	// #1
  426998:	b	426ac4 <ferror@plt+0x23224>
  42699c:	ldrb	w8, [sp, #105]
  4269a0:	ldrb	w10, [sp, #112]
  4269a4:	and	w19, w9, #0xff
  4269a8:	cmp	w8, #0x1
  4269ac:	udiv	w23, w19, w10
  4269b0:	b.ne	426b70 <ferror@plt+0x232d0>  // b.any
  4269b4:	ldrb	w8, [sp, #104]
  4269b8:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  4269bc:	ldr	x9, [x10, #88]
  4269c0:	mul	x23, x8, x23
  4269c4:	add	x8, x23, x9
  4269c8:	str	x8, [x10, #88]
  4269cc:	cbz	x23, 4269d8 <ferror@plt+0x23138>
  4269d0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4269d4:	str	wzr, [x8, #96]
  4269d8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4269dc:	mov	w2, #0x5                   	// #5
  4269e0:	mov	x0, xzr
  4269e4:	add	x1, x1, #0x4de
  4269e8:	bl	403700 <dcgettext@plt>
  4269ec:	ldrsw	x8, [x27, #1436]
  4269f0:	adrp	x20, 466000 <_bfd_std_section+0x110>
  4269f4:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  4269f8:	adrp	x28, 44c000 <warn@@Base+0xefcc>
  4269fc:	add	w9, w8, #0x1
  426a00:	add	x20, x20, #0x5a0
  426a04:	add	x25, x25, #0xe82
  426a08:	add	x28, x28, #0x38
  426a0c:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  426a10:	mov	x21, x0
  426a14:	add	x26, x20, x8, lsl #6
  426a18:	and	w8, w9, #0xf
  426a1c:	sub	x0, x29, #0x20
  426a20:	mov	x1, x25
  426a24:	mov	x2, x28
  426a28:	add	x3, x3, #0x79
  426a2c:	str	w8, [x27, #1436]
  426a30:	bl	4030a0 <sprintf@plt>
  426a34:	sub	x2, x29, #0x20
  426a38:	mov	w1, #0x40                  	// #64
  426a3c:	mov	x0, x26
  426a40:	mov	x3, x23
  426a44:	bl	403160 <snprintf@plt>
  426a48:	ldrsw	x8, [x27, #1436]
  426a4c:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  426a50:	ldr	x23, [x9, #88]
  426a54:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  426a58:	add	w9, w8, #0x1
  426a5c:	add	x22, x20, x8, lsl #6
  426a60:	and	w8, w9, #0xf
  426a64:	sub	x0, x29, #0x20
  426a68:	mov	x1, x25
  426a6c:	mov	x2, x28
  426a70:	add	x3, x3, #0xdbb
  426a74:	str	w8, [x27, #1436]
  426a78:	bl	4030a0 <sprintf@plt>
  426a7c:	sub	x2, x29, #0x20
  426a80:	mov	w1, #0x40                  	// #64
  426a84:	mov	x0, x22
  426a88:	mov	x3, x23
  426a8c:	bl	403160 <snprintf@plt>
  426a90:	adrp	x4, 442000 <warn@@Base+0x4fcc>
  426a94:	mov	x0, x21
  426a98:	mov	w1, w19
  426a9c:	mov	x2, x26
  426aa0:	mov	x3, x22
  426aa4:	add	x4, x4, #0x620
  426aa8:	bl	4037a0 <printf@plt>
  426aac:	b	426c88 <ferror@plt+0x233e8>
  426ab0:	orr	w13, w8, #0x2
  426ab4:	cmp	w12, #0x0
  426ab8:	csel	w8, w8, w13, eq  // eq = none
  426abc:	add	x9, x9, #0x1
  426ac0:	tbz	w11, #7, 426b08 <ferror@plt+0x23268>
  426ac4:	add	x11, x24, x9
  426ac8:	cmp	x11, x20
  426acc:	b.cs	426b0c <ferror@plt+0x2326c>  // b.hs, b.nlast
  426ad0:	ldrb	w11, [x11]
  426ad4:	cmp	w10, #0x3f
  426ad8:	and	x12, x11, #0x7f
  426adc:	b.hi	426ab0 <ferror@plt+0x23210>  // b.pmore
  426ae0:	mov	w13, w10
  426ae4:	lsl	x15, x12, x13
  426ae8:	orr	x26, x15, x26
  426aec:	lsr	x13, x26, x13
  426af0:	orr	w14, w8, #0x2
  426af4:	cmp	x13, x12
  426af8:	csel	w8, w8, w14, eq  // eq = none
  426afc:	add	w10, w10, #0x7
  426b00:	add	x9, x9, #0x1
  426b04:	tbnz	w11, #7, 426ac4 <ferror@plt+0x23224>
  426b08:	and	w8, w8, #0xfffffffe
  426b0c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  426b10:	mov	w19, w9
  426b14:	add	x1, x1, #0xeb9
  426b18:	tbnz	w8, #0, 426b28 <ferror@plt+0x23288>
  426b1c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  426b20:	add	x1, x1, #0xeca
  426b24:	tbz	w8, #1, 426b38 <ferror@plt+0x23298>
  426b28:	mov	w2, #0x5                   	// #5
  426b2c:	mov	x0, xzr
  426b30:	bl	403700 <dcgettext@plt>
  426b34:	bl	43cf70 <error@@Base>
  426b38:	cbz	x26, 426b54 <ferror@plt+0x232b4>
  426b3c:	add	x22, x24, x19
  426b40:	cmp	x22, x20
  426b44:	b.eq	426b54 <ferror@plt+0x232b4>  // b.none
  426b48:	sub	x8, x20, x22
  426b4c:	cmp	x26, x8
  426b50:	b.ls	427928 <ferror@plt+0x24088>  // b.plast
  426b54:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  426b58:	mov	w2, #0x5                   	// #5
  426b5c:	mov	x0, xzr
  426b60:	add	x1, x1, #0x966
  426b64:	bl	403700 <dcgettext@plt>
  426b68:	bl	43d034 <warn@@Base>
  426b6c:	b	427f74 <ferror@plt+0x246d4>
  426b70:	adrp	x14, 469000 <_bfd_std_section+0x3110>
  426b74:	ldrb	w9, [x14, #128]
  426b78:	ldrb	w10, [sp, #104]
  426b7c:	adrp	x13, 469000 <_bfd_std_section+0x3110>
  426b80:	ldr	x11, [x13, #88]
  426b84:	add	w9, w9, w23
  426b88:	udiv	w12, w9, w8
  426b8c:	mul	x10, x10, x12
  426b90:	msub	w8, w12, w8, w9
  426b94:	add	x9, x10, x11
  426b98:	str	x9, [x13, #88]
  426b9c:	strb	w8, [x14, #128]
  426ba0:	cbz	x10, 426bac <ferror@plt+0x2330c>
  426ba4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  426ba8:	str	wzr, [x8, #96]
  426bac:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  426bb0:	mov	w2, #0x5                   	// #5
  426bb4:	mov	x0, xzr
  426bb8:	add	x1, x1, #0x513
  426bbc:	bl	403700 <dcgettext@plt>
  426bc0:	ldrsw	x8, [x27, #1436]
  426bc4:	adrp	x20, 466000 <_bfd_std_section+0x110>
  426bc8:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  426bcc:	adrp	x28, 44c000 <warn@@Base+0xefcc>
  426bd0:	add	w9, w8, #0x1
  426bd4:	add	x20, x20, #0x5a0
  426bd8:	add	x25, x25, #0xe82
  426bdc:	add	x28, x28, #0x38
  426be0:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  426be4:	mov	x21, x0
  426be8:	add	x22, x20, x8, lsl #6
  426bec:	and	w8, w9, #0xf
  426bf0:	sub	x0, x29, #0x20
  426bf4:	mov	x1, x25
  426bf8:	mov	x2, x28
  426bfc:	add	x3, x3, #0x79
  426c00:	str	w8, [x27, #1436]
  426c04:	bl	4030a0 <sprintf@plt>
  426c08:	sub	x2, x29, #0x20
  426c0c:	mov	w1, #0x40                  	// #64
  426c10:	mov	x0, x22
  426c14:	mov	x3, x23
  426c18:	bl	403160 <snprintf@plt>
  426c1c:	ldrsw	x8, [x27, #1436]
  426c20:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  426c24:	ldr	x23, [x9, #88]
  426c28:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  426c2c:	add	w9, w8, #0x1
  426c30:	add	x26, x20, x8, lsl #6
  426c34:	and	w8, w9, #0xf
  426c38:	sub	x0, x29, #0x20
  426c3c:	mov	x1, x25
  426c40:	mov	x2, x28
  426c44:	add	x3, x3, #0xdbb
  426c48:	str	w8, [x27, #1436]
  426c4c:	bl	4030a0 <sprintf@plt>
  426c50:	sub	x2, x29, #0x20
  426c54:	mov	w1, #0x40                  	// #64
  426c58:	mov	x0, x26
  426c5c:	mov	x3, x23
  426c60:	bl	403160 <snprintf@plt>
  426c64:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  426c68:	ldrb	w4, [x8, #128]
  426c6c:	adrp	x5, 442000 <warn@@Base+0x4fcc>
  426c70:	mov	x0, x21
  426c74:	mov	w1, w19
  426c78:	mov	x2, x22
  426c7c:	mov	x3, x26
  426c80:	add	x5, x5, #0x620
  426c84:	bl	4037a0 <printf@plt>
  426c88:	ldrb	w8, [sp, #112]
  426c8c:	ldrsw	x9, [sp, #108]
  426c90:	adrp	x23, 469000 <_bfd_std_section+0x3110>
  426c94:	ldr	w10, [x23, #112]
  426c98:	udiv	w11, w19, w8
  426c9c:	msub	w8, w11, w8, w19
  426ca0:	add	x19, x9, x8
  426ca4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  426ca8:	add	w8, w10, w19
  426cac:	mov	w2, #0x5                   	// #5
  426cb0:	mov	x0, xzr
  426cb4:	add	x1, x1, #0x54c
  426cb8:	str	w8, [x23, #112]
  426cbc:	bl	403700 <dcgettext@plt>
  426cc0:	ldrsw	x8, [x27, #1436]
  426cc4:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  426cc8:	mov	x21, x0
  426ccc:	sub	x0, x29, #0x20
  426cd0:	add	w9, w8, #0x1
  426cd4:	add	x22, x20, x8, lsl #6
  426cd8:	and	w8, w9, #0xf
  426cdc:	mov	x1, x25
  426ce0:	mov	x2, x28
  426ce4:	add	x3, x3, #0x924
  426ce8:	str	w8, [x27, #1436]
  426cec:	bl	4030a0 <sprintf@plt>
  426cf0:	sub	x2, x29, #0x20
  426cf4:	mov	w1, #0x40                  	// #64
  426cf8:	mov	x0, x22
  426cfc:	mov	x3, x19
  426d00:	bl	403160 <snprintf@plt>
  426d04:	ldr	w2, [x23, #112]
  426d08:	mov	x0, x21
  426d0c:	mov	x1, x22
  426d10:	bl	4037a0 <printf@plt>
  426d14:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  426d18:	ldr	w8, [x19, #96]
  426d1c:	cbz	w8, 426d40 <ferror@plt+0x234a0>
  426d20:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  426d24:	mov	w2, #0x5                   	// #5
  426d28:	mov	x0, xzr
  426d2c:	add	x1, x1, #0x562
  426d30:	bl	403700 <dcgettext@plt>
  426d34:	ldr	w1, [x19, #96]
  426d38:	bl	4037a0 <printf@plt>
  426d3c:	b	426d50 <ferror@plt+0x234b0>
  426d40:	adrp	x8, 465000 <_sch_istable+0x1c50>
  426d44:	ldr	x1, [x8, #3816]
  426d48:	mov	w0, #0xa                   	// #10
  426d4c:	bl	4030b0 <putc@plt>
  426d50:	ldp	x20, x26, [sp, #48]
  426d54:	ldr	x21, [sp, #64]
  426d58:	ldr	w8, [x19, #96]
  426d5c:	mov	x23, x24
  426d60:	add	w8, w8, #0x1
  426d64:	str	w8, [x19, #96]
  426d68:	b	426938 <ferror@plt+0x23098>
  426d6c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  426d70:	mov	w2, #0x5                   	// #5
  426d74:	mov	x0, xzr
  426d78:	add	x1, x1, #0x56e
  426d7c:	bl	403700 <dcgettext@plt>
  426d80:	bl	4037a0 <printf@plt>
  426d84:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  426d88:	ldr	w8, [x19, #96]
  426d8c:	cbz	w8, 427840 <ferror@plt+0x23fa0>
  426d90:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  426d94:	mov	w2, #0x5                   	// #5
  426d98:	mov	x0, xzr
  426d9c:	add	x1, x1, #0x562
  426da0:	bl	403700 <dcgettext@plt>
  426da4:	ldr	w1, [x19, #96]
  426da8:	bl	4037a0 <printf@plt>
  426dac:	b	426d58 <ferror@plt+0x234b8>
  426db0:	mov	x9, xzr
  426db4:	mov	x19, xzr
  426db8:	mov	w10, wzr
  426dbc:	mov	w8, #0x1                   	// #1
  426dc0:	b	426dd8 <ferror@plt+0x23538>
  426dc4:	orr	w13, w8, #0x2
  426dc8:	cmp	w12, #0x0
  426dcc:	csel	w8, w8, w13, eq  // eq = none
  426dd0:	add	x9, x9, #0x1
  426dd4:	tbz	w11, #7, 426e1c <ferror@plt+0x2357c>
  426dd8:	add	x11, x24, x9
  426ddc:	cmp	x11, x20
  426de0:	b.cs	426e20 <ferror@plt+0x23580>  // b.hs, b.nlast
  426de4:	ldrb	w11, [x11]
  426de8:	cmp	w10, #0x3f
  426dec:	and	x12, x11, #0x7f
  426df0:	b.hi	426dc4 <ferror@plt+0x23524>  // b.pmore
  426df4:	mov	w13, w10
  426df8:	lsl	x15, x12, x13
  426dfc:	orr	x19, x15, x19
  426e00:	lsr	x13, x19, x13
  426e04:	orr	w14, w8, #0x2
  426e08:	cmp	x13, x12
  426e0c:	csel	w8, w8, w14, eq  // eq = none
  426e10:	add	w10, w10, #0x7
  426e14:	add	x9, x9, #0x1
  426e18:	tbnz	w11, #7, 426dd8 <ferror@plt+0x23538>
  426e1c:	and	w8, w8, #0xfffffffe
  426e20:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  426e24:	add	x23, x24, w9, uxtw
  426e28:	add	x1, x1, #0xeb9
  426e2c:	tbnz	w8, #0, 426e3c <ferror@plt+0x2359c>
  426e30:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  426e34:	add	x1, x1, #0xeca
  426e38:	tbz	w8, #1, 426e4c <ferror@plt+0x235ac>
  426e3c:	mov	w2, #0x5                   	// #5
  426e40:	mov	x0, xzr
  426e44:	bl	403700 <dcgettext@plt>
  426e48:	bl	43cf70 <error@@Base>
  426e4c:	ldrb	w8, [sp, #105]
  426e50:	cmp	x8, #0x1
  426e54:	b.ne	427614 <ferror@plt+0x23d74>  // b.any
  426e58:	ldrb	w8, [sp, #104]
  426e5c:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  426e60:	ldr	x9, [x10, #88]
  426e64:	mul	x19, x19, x8
  426e68:	add	x8, x19, x9
  426e6c:	str	x8, [x10, #88]
  426e70:	cbz	x19, 426e7c <ferror@plt+0x235dc>
  426e74:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  426e78:	str	wzr, [x8, #96]
  426e7c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  426e80:	mov	w2, #0x5                   	// #5
  426e84:	mov	x0, xzr
  426e88:	add	x1, x1, #0x575
  426e8c:	bl	403700 <dcgettext@plt>
  426e90:	ldrsw	x8, [x27, #1436]
  426e94:	adrp	x24, 466000 <_bfd_std_section+0x110>
  426e98:	add	x24, x24, #0x5a0
  426e9c:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  426ea0:	add	w9, w8, #0x1
  426ea4:	mov	x21, x0
  426ea8:	add	x22, x24, x8, lsl #6
  426eac:	and	w8, w9, #0xf
  426eb0:	sub	x0, x29, #0x20
  426eb4:	mov	x1, x25
  426eb8:	mov	x2, x28
  426ebc:	add	x3, x3, #0x79
  426ec0:	str	w8, [x27, #1436]
  426ec4:	bl	4030a0 <sprintf@plt>
  426ec8:	sub	x2, x29, #0x20
  426ecc:	mov	w1, #0x40                  	// #64
  426ed0:	mov	x0, x22
  426ed4:	mov	x3, x19
  426ed8:	bl	403160 <snprintf@plt>
  426edc:	ldrsw	x8, [x27, #1436]
  426ee0:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  426ee4:	ldr	x19, [x9, #88]
  426ee8:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  426eec:	add	w9, w8, #0x1
  426ef0:	add	x24, x24, x8, lsl #6
  426ef4:	and	w8, w9, #0xf
  426ef8:	sub	x0, x29, #0x20
  426efc:	mov	x1, x25
  426f00:	mov	x2, x28
  426f04:	add	x3, x3, #0xdbb
  426f08:	str	w8, [x27, #1436]
  426f0c:	bl	4030a0 <sprintf@plt>
  426f10:	sub	x2, x29, #0x20
  426f14:	mov	w1, #0x40                  	// #64
  426f18:	mov	x0, x24
  426f1c:	mov	x3, x19
  426f20:	bl	403160 <snprintf@plt>
  426f24:	adrp	x3, 442000 <warn@@Base+0x4fcc>
  426f28:	mov	x0, x21
  426f2c:	mov	x1, x22
  426f30:	mov	x2, x24
  426f34:	add	x3, x3, #0x620
  426f38:	bl	4037a0 <printf@plt>
  426f3c:	b	426934 <ferror@plt+0x23094>
  426f40:	mov	x9, xzr
  426f44:	mov	x19, xzr
  426f48:	mov	w10, wzr
  426f4c:	mov	w8, #0x1                   	// #1
  426f50:	b	426f68 <ferror@plt+0x236c8>
  426f54:	orr	w13, w8, #0x2
  426f58:	cmp	w12, #0x0
  426f5c:	csel	w8, w8, w13, eq  // eq = none
  426f60:	add	x9, x9, #0x1
  426f64:	tbz	w11, #7, 426fac <ferror@plt+0x2370c>
  426f68:	add	x11, x24, x9
  426f6c:	cmp	x11, x20
  426f70:	b.cs	426fc8 <ferror@plt+0x23728>  // b.hs, b.nlast
  426f74:	ldrb	w11, [x11]
  426f78:	cmp	w10, #0x3f
  426f7c:	and	x12, x11, #0x7f
  426f80:	b.hi	426f54 <ferror@plt+0x236b4>  // b.pmore
  426f84:	mov	w13, w10
  426f88:	lsl	x15, x12, x13
  426f8c:	orr	x19, x15, x19
  426f90:	lsr	x13, x19, x13
  426f94:	orr	w14, w8, #0x2
  426f98:	cmp	x13, x12
  426f9c:	csel	w8, w8, w14, eq  // eq = none
  426fa0:	add	w10, w10, #0x7
  426fa4:	add	x9, x9, #0x1
  426fa8:	tbnz	w11, #7, 426f68 <ferror@plt+0x236c8>
  426fac:	and	w8, w8, #0xfffffffe
  426fb0:	tbz	w11, #6, 426fc8 <ferror@plt+0x23728>
  426fb4:	cmp	w10, #0x40
  426fb8:	b.cs	426fc8 <ferror@plt+0x23728>  // b.hs, b.nlast
  426fbc:	mov	x11, #0xffffffffffffffff    	// #-1
  426fc0:	lsl	x10, x11, x10
  426fc4:	orr	x19, x10, x19
  426fc8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  426fcc:	add	x23, x24, w9, uxtw
  426fd0:	add	x1, x1, #0xeb9
  426fd4:	tbnz	w8, #0, 426fe4 <ferror@plt+0x23744>
  426fd8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  426fdc:	add	x1, x1, #0xeca
  426fe0:	tbz	w8, #1, 426ff4 <ferror@plt+0x23754>
  426fe4:	mov	w2, #0x5                   	// #5
  426fe8:	mov	x0, xzr
  426fec:	bl	403700 <dcgettext@plt>
  426ff0:	bl	43cf70 <error@@Base>
  426ff4:	adrp	x24, 469000 <_bfd_std_section+0x3110>
  426ff8:	ldr	w8, [x24, #112]
  426ffc:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  427000:	mov	w2, #0x5                   	// #5
  427004:	mov	x0, xzr
  427008:	add	w8, w8, w19
  42700c:	add	x1, x1, #0x5b5
  427010:	str	w8, [x24, #112]
  427014:	bl	403700 <dcgettext@plt>
  427018:	ldrsw	x8, [x27, #1436]
  42701c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  427020:	add	x10, x10, #0x5a0
  427024:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  427028:	add	w9, w8, #0x1
  42702c:	mov	x21, x0
  427030:	add	x22, x10, x8, lsl #6
  427034:	and	w8, w9, #0xf
  427038:	sub	x0, x29, #0x20
  42703c:	mov	x1, x25
  427040:	mov	x2, x28
  427044:	add	x3, x3, #0x924
  427048:	str	w8, [x27, #1436]
  42704c:	bl	4030a0 <sprintf@plt>
  427050:	sub	x2, x29, #0x20
  427054:	mov	w1, #0x40                  	// #64
  427058:	mov	x0, x22
  42705c:	mov	x3, x19
  427060:	bl	403160 <snprintf@plt>
  427064:	ldr	w2, [x24, #112]
  427068:	mov	x0, x21
  42706c:	mov	x1, x22
  427070:	bl	4037a0 <printf@plt>
  427074:	b	426934 <ferror@plt+0x23094>
  427078:	mov	x9, xzr
  42707c:	mov	x19, xzr
  427080:	mov	w10, wzr
  427084:	mov	w8, #0x1                   	// #1
  427088:	b	4270a0 <ferror@plt+0x23800>
  42708c:	orr	w13, w8, #0x2
  427090:	cmp	w12, #0x0
  427094:	csel	w8, w8, w13, eq  // eq = none
  427098:	add	x9, x9, #0x1
  42709c:	tbz	w11, #7, 4270e4 <ferror@plt+0x23844>
  4270a0:	add	x11, x24, x9
  4270a4:	cmp	x11, x20
  4270a8:	b.cs	4270e8 <ferror@plt+0x23848>  // b.hs, b.nlast
  4270ac:	ldrb	w11, [x11]
  4270b0:	cmp	w10, #0x3f
  4270b4:	and	x12, x11, #0x7f
  4270b8:	b.hi	42708c <ferror@plt+0x237ec>  // b.pmore
  4270bc:	mov	w13, w10
  4270c0:	lsl	x15, x12, x13
  4270c4:	orr	x19, x15, x19
  4270c8:	lsr	x13, x19, x13
  4270cc:	orr	w14, w8, #0x2
  4270d0:	cmp	x13, x12
  4270d4:	csel	w8, w8, w14, eq  // eq = none
  4270d8:	add	w10, w10, #0x7
  4270dc:	add	x9, x9, #0x1
  4270e0:	tbnz	w11, #7, 4270a0 <ferror@plt+0x23800>
  4270e4:	and	w8, w8, #0xfffffffe
  4270e8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4270ec:	add	x23, x24, w9, uxtw
  4270f0:	add	x1, x1, #0xeb9
  4270f4:	tbnz	w8, #0, 427104 <ferror@plt+0x23864>
  4270f8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4270fc:	add	x1, x1, #0xeca
  427100:	tbz	w8, #1, 427114 <ferror@plt+0x23874>
  427104:	mov	w2, #0x5                   	// #5
  427108:	mov	x0, xzr
  42710c:	bl	403700 <dcgettext@plt>
  427110:	bl	43cf70 <error@@Base>
  427114:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  427118:	mov	w2, #0x5                   	// #5
  42711c:	mov	x0, xzr
  427120:	add	x1, x1, #0x5d1
  427124:	bl	403700 <dcgettext@plt>
  427128:	ldrsw	x8, [x27, #1436]
  42712c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  427130:	add	x10, x10, #0x5a0
  427134:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  427138:	add	w9, w8, #0x1
  42713c:	mov	x21, x0
  427140:	add	x22, x10, x8, lsl #6
  427144:	and	w8, w9, #0xf
  427148:	sub	x0, x29, #0x20
  42714c:	mov	x1, x25
  427150:	mov	x2, x28
  427154:	add	x3, x3, #0x79
  427158:	str	w8, [x27, #1436]
  42715c:	bl	4030a0 <sprintf@plt>
  427160:	sub	x2, x29, #0x20
  427164:	mov	w1, #0x40                  	// #64
  427168:	mov	x0, x22
  42716c:	mov	x3, x19
  427170:	bl	403160 <snprintf@plt>
  427174:	mov	x0, x21
  427178:	mov	x1, x22
  42717c:	bl	4037a0 <printf@plt>
  427180:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  427184:	str	w19, [x8, #104]
  427188:	b	426934 <ferror@plt+0x23094>
  42718c:	mov	x9, xzr
  427190:	mov	x19, xzr
  427194:	mov	w10, wzr
  427198:	mov	w8, #0x1                   	// #1
  42719c:	b	4271b4 <ferror@plt+0x23914>
  4271a0:	orr	w13, w8, #0x2
  4271a4:	cmp	w12, #0x0
  4271a8:	csel	w8, w8, w13, eq  // eq = none
  4271ac:	add	x9, x9, #0x1
  4271b0:	tbz	w11, #7, 4271f8 <ferror@plt+0x23958>
  4271b4:	add	x11, x24, x9
  4271b8:	cmp	x11, x20
  4271bc:	b.cs	4271fc <ferror@plt+0x2395c>  // b.hs, b.nlast
  4271c0:	ldrb	w11, [x11]
  4271c4:	cmp	w10, #0x3f
  4271c8:	and	x12, x11, #0x7f
  4271cc:	b.hi	4271a0 <ferror@plt+0x23900>  // b.pmore
  4271d0:	mov	w13, w10
  4271d4:	lsl	x15, x12, x13
  4271d8:	orr	x19, x15, x19
  4271dc:	lsr	x13, x19, x13
  4271e0:	orr	w14, w8, #0x2
  4271e4:	cmp	x13, x12
  4271e8:	csel	w8, w8, w14, eq  // eq = none
  4271ec:	add	w10, w10, #0x7
  4271f0:	add	x9, x9, #0x1
  4271f4:	tbnz	w11, #7, 4271b4 <ferror@plt+0x23914>
  4271f8:	and	w8, w8, #0xfffffffe
  4271fc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  427200:	add	x23, x24, w9, uxtw
  427204:	add	x1, x1, #0xeb9
  427208:	tbnz	w8, #0, 4268b8 <ferror@plt+0x23018>
  42720c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  427210:	add	x1, x1, #0xeca
  427214:	tbnz	w8, #1, 4268b8 <ferror@plt+0x23018>
  427218:	b	4268c8 <ferror@plt+0x23028>
  42721c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  427220:	mov	w2, #0x5                   	// #5
  427224:	mov	x0, xzr
  427228:	add	x1, x1, #0x62e
  42722c:	b	4275ec <ferror@plt+0x23d4c>
  427230:	add	x23, x23, #0x3
  427234:	cmp	x23, x20
  427238:	b.cs	42771c <ferror@plt+0x23e7c>  // b.hs, b.nlast
  42723c:	mov	w1, #0x2                   	// #2
  427240:	b	42773c <ferror@plt+0x23e9c>
  427244:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  427248:	mov	w2, #0x5                   	// #5
  42724c:	mov	x0, xzr
  427250:	add	x1, x1, #0x6dd
  427254:	b	4275ec <ferror@plt+0x23d4c>
  427258:	mov	x9, xzr
  42725c:	mov	x19, xzr
  427260:	mov	w10, wzr
  427264:	mov	w8, #0x1                   	// #1
  427268:	b	427280 <ferror@plt+0x239e0>
  42726c:	orr	w13, w8, #0x2
  427270:	cmp	w12, #0x0
  427274:	csel	w8, w8, w13, eq  // eq = none
  427278:	add	x9, x9, #0x1
  42727c:	tbz	w11, #7, 4272c4 <ferror@plt+0x23a24>
  427280:	add	x11, x24, x9
  427284:	cmp	x11, x20
  427288:	b.cs	4272c8 <ferror@plt+0x23a28>  // b.hs, b.nlast
  42728c:	ldrb	w11, [x11]
  427290:	cmp	w10, #0x3f
  427294:	and	x12, x11, #0x7f
  427298:	b.hi	42726c <ferror@plt+0x239cc>  // b.pmore
  42729c:	mov	w13, w10
  4272a0:	lsl	x15, x12, x13
  4272a4:	orr	x19, x15, x19
  4272a8:	lsr	x13, x19, x13
  4272ac:	orr	w14, w8, #0x2
  4272b0:	cmp	x13, x12
  4272b4:	csel	w8, w8, w14, eq  // eq = none
  4272b8:	add	w10, w10, #0x7
  4272bc:	add	x9, x9, #0x1
  4272c0:	tbnz	w11, #7, 427280 <ferror@plt+0x239e0>
  4272c4:	and	w8, w8, #0xfffffffe
  4272c8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4272cc:	add	x23, x24, w9, uxtw
  4272d0:	add	x1, x1, #0xeb9
  4272d4:	tbnz	w8, #0, 4272e4 <ferror@plt+0x23a44>
  4272d8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4272dc:	add	x1, x1, #0xeca
  4272e0:	tbz	w8, #1, 4272f4 <ferror@plt+0x23a54>
  4272e4:	mov	w2, #0x5                   	// #5
  4272e8:	mov	x0, xzr
  4272ec:	bl	403700 <dcgettext@plt>
  4272f0:	bl	43cf70 <error@@Base>
  4272f4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4272f8:	mov	w2, #0x5                   	// #5
  4272fc:	mov	x0, xzr
  427300:	add	x1, x1, #0x6fb
  427304:	b	4268d8 <ferror@plt+0x23038>
  427308:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42730c:	mov	w2, #0x5                   	// #5
  427310:	mov	x0, xzr
  427314:	add	x1, x1, #0x70c
  427318:	bl	403700 <dcgettext@plt>
  42731c:	mov	w1, w19
  427320:	bl	4037a0 <printf@plt>
  427324:	ldr	x8, [sp, #40]
  427328:	cbz	x8, 4275fc <ferror@plt+0x23d5c>
  42732c:	add	x8, x19, x8
  427330:	ldurb	w22, [x8, #-1]
  427334:	cbz	w22, 4275fc <ferror@plt+0x23d5c>
  427338:	adrp	x23, 466000 <_bfd_std_section+0x110>
  42733c:	add	x23, x23, #0x5a0
  427340:	b	4273c4 <ferror@plt+0x23b24>
  427344:	mov	w2, #0x5                   	// #5
  427348:	mov	x0, xzr
  42734c:	bl	403700 <dcgettext@plt>
  427350:	bl	43cf70 <error@@Base>
  427354:	ldrsw	x8, [x27, #1436]
  427358:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  42735c:	sub	x0, x29, #0x20
  427360:	mov	x1, x25
  427364:	add	w9, w8, #0x1
  427368:	add	x21, x23, x8, lsl #6
  42736c:	and	w8, w9, #0xf
  427370:	mov	x2, x28
  427374:	add	x3, x3, #0xdbb
  427378:	str	w8, [x27, #1436]
  42737c:	bl	4030a0 <sprintf@plt>
  427380:	sub	x2, x29, #0x20
  427384:	mov	w1, #0x40                  	// #64
  427388:	mov	x0, x21
  42738c:	mov	x3, x19
  427390:	bl	403160 <snprintf@plt>
  427394:	adrp	x8, 441000 <warn@@Base+0x3fcc>
  427398:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  42739c:	cmp	w22, #0x1
  4273a0:	add	x8, x8, #0xe65
  4273a4:	add	x9, x9, #0x620
  4273a8:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  4273ac:	csel	x2, x9, x8, eq  // eq = none
  4273b0:	add	x0, x0, #0x50c
  4273b4:	mov	x1, x21
  4273b8:	bl	4037a0 <printf@plt>
  4273bc:	subs	w22, w22, #0x1
  4273c0:	b.le	4275fc <ferror@plt+0x23d5c>
  4273c4:	mov	x9, xzr
  4273c8:	mov	x19, xzr
  4273cc:	mov	w10, wzr
  4273d0:	mov	w8, #0x1                   	// #1
  4273d4:	b	4273ec <ferror@plt+0x23b4c>
  4273d8:	orr	w13, w8, #0x2
  4273dc:	cmp	w12, #0x0
  4273e0:	csel	w8, w8, w13, eq  // eq = none
  4273e4:	add	x9, x9, #0x1
  4273e8:	tbz	w11, #7, 427430 <ferror@plt+0x23b90>
  4273ec:	add	x11, x24, x9
  4273f0:	cmp	x11, x20
  4273f4:	b.cs	427434 <ferror@plt+0x23b94>  // b.hs, b.nlast
  4273f8:	ldrb	w11, [x11]
  4273fc:	cmp	w10, #0x3f
  427400:	and	x12, x11, #0x7f
  427404:	b.hi	4273d8 <ferror@plt+0x23b38>  // b.pmore
  427408:	mov	w13, w10
  42740c:	lsl	x15, x12, x13
  427410:	orr	x19, x15, x19
  427414:	lsr	x13, x19, x13
  427418:	orr	w14, w8, #0x2
  42741c:	cmp	x13, x12
  427420:	csel	w8, w8, w14, eq  // eq = none
  427424:	add	w10, w10, #0x7
  427428:	add	x9, x9, #0x1
  42742c:	tbnz	w11, #7, 4273ec <ferror@plt+0x23b4c>
  427430:	and	w8, w8, #0xfffffffe
  427434:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  427438:	add	x24, x24, w9, uxtw
  42743c:	add	x1, x1, #0xeb9
  427440:	tbnz	w8, #0, 427344 <ferror@plt+0x23aa4>
  427444:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  427448:	add	x1, x1, #0xeca
  42744c:	tbnz	w8, #1, 427344 <ferror@plt+0x23aa4>
  427450:	b	427354 <ferror@plt+0x23ab4>
  427454:	adrp	x23, 469000 <_bfd_std_section+0x3110>
  427458:	ldr	w8, [x23, #120]
  42745c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  427460:	mov	w2, #0x5                   	// #5
  427464:	mov	x0, xzr
  427468:	cmp	w8, #0x0
  42746c:	add	x1, x1, #0x619
  427470:	cset	w19, eq  // eq = none
  427474:	bl	403700 <dcgettext@plt>
  427478:	ldrsw	x8, [x27, #1436]
  42747c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  427480:	add	x10, x10, #0x5a0
  427484:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  427488:	add	w9, w8, #0x1
  42748c:	mov	x21, x0
  427490:	add	x22, x10, x8, lsl #6
  427494:	and	w8, w9, #0xf
  427498:	sub	x0, x29, #0x20
  42749c:	mov	x1, x25
  4274a0:	mov	x2, x28
  4274a4:	add	x3, x3, #0x924
  4274a8:	str	w8, [x27, #1436]
  4274ac:	bl	4030a0 <sprintf@plt>
  4274b0:	sub	x2, x29, #0x20
  4274b4:	mov	w1, #0x40                  	// #64
  4274b8:	mov	x0, x22
  4274bc:	mov	x3, x19
  4274c0:	bl	403160 <snprintf@plt>
  4274c4:	mov	x0, x21
  4274c8:	ldr	x21, [sp, #64]
  4274cc:	mov	x1, x22
  4274d0:	bl	4037a0 <printf@plt>
  4274d4:	str	w19, [x23, #120]
  4274d8:	mov	x23, x24
  4274dc:	b	426938 <ferror@plt+0x23098>
  4274e0:	ldrb	w9, [sp, #112]
  4274e4:	ldrb	w10, [sp, #105]
  4274e8:	eor	w8, w8, #0xff
  4274ec:	udiv	w19, w8, w9
  4274f0:	cbz	w10, 427854 <ferror@plt+0x23fb4>
  4274f4:	ldrb	w8, [sp, #104]
  4274f8:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  4274fc:	ldr	x9, [x10, #88]
  427500:	mul	x19, x8, x19
  427504:	add	x8, x19, x9
  427508:	str	x8, [x10, #88]
  42750c:	cbz	x19, 427518 <ferror@plt+0x23c78>
  427510:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  427514:	str	wzr, [x8, #96]
  427518:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42751c:	mov	w2, #0x5                   	// #5
  427520:	mov	x0, xzr
  427524:	add	x1, x1, #0x641
  427528:	bl	403700 <dcgettext@plt>
  42752c:	ldrsw	x8, [x27, #1436]
  427530:	adrp	x23, 466000 <_bfd_std_section+0x110>
  427534:	add	x23, x23, #0x5a0
  427538:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42753c:	add	w9, w8, #0x1
  427540:	mov	x21, x0
  427544:	add	x22, x23, x8, lsl #6
  427548:	and	w8, w9, #0xf
  42754c:	sub	x0, x29, #0x20
  427550:	mov	x1, x25
  427554:	mov	x2, x28
  427558:	add	x3, x3, #0x79
  42755c:	str	w8, [x27, #1436]
  427560:	bl	4030a0 <sprintf@plt>
  427564:	sub	x2, x29, #0x20
  427568:	mov	w1, #0x40                  	// #64
  42756c:	mov	x0, x22
  427570:	mov	x3, x19
  427574:	bl	403160 <snprintf@plt>
  427578:	ldrsw	x8, [x27, #1436]
  42757c:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  427580:	ldr	x19, [x9, #88]
  427584:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  427588:	add	w9, w8, #0x1
  42758c:	add	x23, x23, x8, lsl #6
  427590:	and	w8, w9, #0xf
  427594:	sub	x0, x29, #0x20
  427598:	mov	x1, x25
  42759c:	mov	x2, x28
  4275a0:	add	x3, x3, #0xdbb
  4275a4:	str	w8, [x27, #1436]
  4275a8:	bl	4030a0 <sprintf@plt>
  4275ac:	sub	x2, x29, #0x20
  4275b0:	mov	w1, #0x40                  	// #64
  4275b4:	mov	x0, x23
  4275b8:	mov	x3, x19
  4275bc:	bl	403160 <snprintf@plt>
  4275c0:	adrp	x3, 442000 <warn@@Base+0x4fcc>
  4275c4:	mov	x0, x21
  4275c8:	mov	x1, x22
  4275cc:	mov	x2, x23
  4275d0:	add	x3, x3, #0x620
  4275d4:	bl	4037a0 <printf@plt>
  4275d8:	b	42760c <ferror@plt+0x23d6c>
  4275dc:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4275e0:	mov	w2, #0x5                   	// #5
  4275e4:	mov	x0, xzr
  4275e8:	add	x1, x1, #0x6c1
  4275ec:	bl	403700 <dcgettext@plt>
  4275f0:	bl	4037a0 <printf@plt>
  4275f4:	mov	x23, x24
  4275f8:	b	426938 <ferror@plt+0x23098>
  4275fc:	adrp	x8, 465000 <_sch_istable+0x1c50>
  427600:	ldr	x1, [x8, #3816]
  427604:	mov	w0, #0xa                   	// #10
  427608:	bl	4030b0 <putc@plt>
  42760c:	mov	x23, x24
  427610:	b	426934 <ferror@plt+0x23094>
  427614:	adrp	x14, 469000 <_bfd_std_section+0x3110>
  427618:	ldrb	w9, [x14, #128]
  42761c:	ldrb	w10, [sp, #104]
  427620:	adrp	x13, 469000 <_bfd_std_section+0x3110>
  427624:	ldr	x11, [x13, #88]
  427628:	add	x9, x19, x9
  42762c:	udiv	x12, x9, x8
  427630:	mul	x10, x12, x10
  427634:	msub	w8, w12, w8, w9
  427638:	add	x9, x11, w10, uxtw
  42763c:	str	x9, [x13, #88]
  427640:	strb	w8, [x14, #128]
  427644:	cbz	w10, 427650 <ferror@plt+0x23db0>
  427648:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  42764c:	str	wzr, [x8, #96]
  427650:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  427654:	mov	w2, #0x5                   	// #5
  427658:	mov	x0, xzr
  42765c:	add	x1, x1, #0x593
  427660:	bl	403700 <dcgettext@plt>
  427664:	ldrsw	x8, [x27, #1436]
  427668:	adrp	x24, 466000 <_bfd_std_section+0x110>
  42766c:	add	x24, x24, #0x5a0
  427670:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  427674:	add	w9, w8, #0x1
  427678:	mov	x21, x0
  42767c:	add	x22, x24, x8, lsl #6
  427680:	and	w8, w9, #0xf
  427684:	sub	x0, x29, #0x20
  427688:	mov	x1, x25
  42768c:	mov	x2, x28
  427690:	add	x3, x3, #0x79
  427694:	str	w8, [x27, #1436]
  427698:	bl	4030a0 <sprintf@plt>
  42769c:	sub	x2, x29, #0x20
  4276a0:	mov	w1, #0x40                  	// #64
  4276a4:	mov	x0, x22
  4276a8:	mov	x3, x19
  4276ac:	bl	403160 <snprintf@plt>
  4276b0:	ldrsw	x8, [x27, #1436]
  4276b4:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  4276b8:	ldr	x19, [x9, #88]
  4276bc:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  4276c0:	add	w9, w8, #0x1
  4276c4:	add	x24, x24, x8, lsl #6
  4276c8:	and	w8, w9, #0xf
  4276cc:	sub	x0, x29, #0x20
  4276d0:	mov	x1, x25
  4276d4:	mov	x2, x28
  4276d8:	add	x3, x3, #0xdbb
  4276dc:	str	w8, [x27, #1436]
  4276e0:	bl	4030a0 <sprintf@plt>
  4276e4:	sub	x2, x29, #0x20
  4276e8:	mov	w1, #0x40                  	// #64
  4276ec:	mov	x0, x24
  4276f0:	mov	x3, x19
  4276f4:	bl	403160 <snprintf@plt>
  4276f8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4276fc:	ldrb	w3, [x8, #128]
  427700:	adrp	x4, 442000 <warn@@Base+0x4fcc>
  427704:	mov	x0, x21
  427708:	mov	x1, x22
  42770c:	mov	x2, x24
  427710:	add	x4, x4, #0x620
  427714:	bl	4037a0 <printf@plt>
  427718:	b	426934 <ferror@plt+0x23094>
  42771c:	cmp	x24, x20
  427720:	b.cs	427734 <ferror@plt+0x23e94>  // b.hs, b.nlast
  427724:	sub	w1, w20, w24
  427728:	sub	w8, w1, #0x1
  42772c:	cmp	w8, #0x7
  427730:	b.ls	42773c <ferror@plt+0x23e9c>  // b.plast
  427734:	mov	x19, xzr
  427738:	b	427750 <ferror@plt+0x23eb0>
  42773c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  427740:	ldr	x8, [x8, #696]
  427744:	mov	x0, x24
  427748:	blr	x8
  42774c:	mov	x19, x0
  427750:	adrp	x24, 469000 <_bfd_std_section+0x3110>
  427754:	ldr	x8, [x24, #88]
  427758:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42775c:	mov	w2, #0x5                   	// #5
  427760:	mov	x0, xzr
  427764:	add	x8, x8, x19
  427768:	str	x8, [x24, #88]
  42776c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  427770:	add	x1, x1, #0x693
  427774:	strb	wzr, [x8, #128]
  427778:	bl	403700 <dcgettext@plt>
  42777c:	ldrsw	x8, [x27, #1436]
  427780:	adrp	x10, 466000 <_bfd_std_section+0x110>
  427784:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  427788:	adrp	x28, 44c000 <warn@@Base+0xefcc>
  42778c:	add	w9, w8, #0x1
  427790:	add	x10, x10, #0x5a0
  427794:	add	x25, x25, #0xe82
  427798:	add	x28, x28, #0x38
  42779c:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  4277a0:	mov	x21, x0
  4277a4:	mov	x20, x27
  4277a8:	add	x22, x10, x8, lsl #6
  4277ac:	and	w8, w9, #0xf
  4277b0:	sub	x0, x29, #0x20
  4277b4:	mov	x1, x25
  4277b8:	mov	x2, x28
  4277bc:	add	x3, x3, #0x79
  4277c0:	mov	x27, x10
  4277c4:	str	w8, [x20, #1436]
  4277c8:	bl	4030a0 <sprintf@plt>
  4277cc:	sub	x2, x29, #0x20
  4277d0:	mov	w1, #0x40                  	// #64
  4277d4:	mov	x0, x22
  4277d8:	mov	x3, x19
  4277dc:	bl	403160 <snprintf@plt>
  4277e0:	ldrsw	x8, [x20, #1436]
  4277e4:	ldr	x19, [x24, #88]
  4277e8:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  4277ec:	sub	x0, x29, #0x20
  4277f0:	add	w9, w8, #0x1
  4277f4:	add	x24, x27, x8, lsl #6
  4277f8:	and	w8, w9, #0xf
  4277fc:	mov	x1, x25
  427800:	mov	x2, x28
  427804:	add	x3, x3, #0xdbb
  427808:	mov	x27, x20
  42780c:	str	w8, [x20, #1436]
  427810:	bl	4030a0 <sprintf@plt>
  427814:	sub	x2, x29, #0x20
  427818:	mov	w1, #0x40                  	// #64
  42781c:	mov	x0, x24
  427820:	mov	x3, x19
  427824:	bl	403160 <snprintf@plt>
  427828:	mov	x0, x21
  42782c:	mov	x1, x22
  427830:	mov	x2, x24
  427834:	bl	4037a0 <printf@plt>
  427838:	ldr	x20, [sp, #48]
  42783c:	b	426934 <ferror@plt+0x23094>
  427840:	adrp	x8, 465000 <_sch_istable+0x1c50>
  427844:	ldr	x1, [x8, #3816]
  427848:	mov	w0, #0xa                   	// #10
  42784c:	bl	4030b0 <putc@plt>
  427850:	b	426d58 <ferror@plt+0x234b8>
  427854:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  427858:	mov	w2, #0x5                   	// #5
  42785c:	mov	x0, xzr
  427860:	add	x1, x1, #0x668
  427864:	bl	403700 <dcgettext@plt>
  427868:	ldrsw	x8, [x27, #1436]
  42786c:	adrp	x23, 466000 <_bfd_std_section+0x110>
  427870:	add	x23, x23, #0x5a0
  427874:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  427878:	add	w9, w8, #0x1
  42787c:	mov	x21, x0
  427880:	add	x22, x23, x8, lsl #6
  427884:	and	w8, w9, #0xf
  427888:	sub	x0, x29, #0x20
  42788c:	mov	x1, x25
  427890:	mov	x2, x28
  427894:	add	x3, x3, #0x79
  427898:	str	w8, [x27, #1436]
  42789c:	bl	4030a0 <sprintf@plt>
  4278a0:	sub	x2, x29, #0x20
  4278a4:	mov	w1, #0x40                  	// #64
  4278a8:	mov	x0, x22
  4278ac:	mov	x3, x19
  4278b0:	bl	403160 <snprintf@plt>
  4278b4:	ldrsw	x8, [x27, #1436]
  4278b8:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  4278bc:	ldr	x19, [x9, #88]
  4278c0:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  4278c4:	add	w9, w8, #0x1
  4278c8:	add	x23, x23, x8, lsl #6
  4278cc:	and	w8, w9, #0xf
  4278d0:	sub	x0, x29, #0x20
  4278d4:	mov	x1, x25
  4278d8:	mov	x2, x28
  4278dc:	add	x3, x3, #0xdbb
  4278e0:	str	w8, [x27, #1436]
  4278e4:	bl	4030a0 <sprintf@plt>
  4278e8:	sub	x2, x29, #0x20
  4278ec:	mov	w1, #0x40                  	// #64
  4278f0:	mov	x0, x23
  4278f4:	mov	x3, x19
  4278f8:	bl	403160 <snprintf@plt>
  4278fc:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  427900:	ldrb	w3, [x8, #128]
  427904:	mov	x0, x21
  427908:	ldr	x21, [sp, #64]
  42790c:	adrp	x4, 442000 <warn@@Base+0x4fcc>
  427910:	mov	x1, x22
  427914:	mov	x2, x23
  427918:	add	x4, x4, #0x620
  42791c:	bl	4037a0 <printf@plt>
  427920:	mov	x23, x24
  427924:	b	426938 <ferror@plt+0x23098>
  427928:	str	x19, [sp, #8]
  42792c:	mov	x23, x22
  427930:	ldrb	w19, [x23], #1
  427934:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  427938:	mov	w2, #0x5                   	// #5
  42793c:	mov	x0, xzr
  427940:	add	x1, x1, #0x992
  427944:	bl	403700 <dcgettext@plt>
  427948:	mov	w1, w19
  42794c:	bl	4037a0 <printf@plt>
  427950:	sub	w8, w19, #0x1
  427954:	cmp	w8, #0x7f
  427958:	b.hi	427d58 <ferror@plt+0x244b8>  // b.pmore
  42795c:	adrp	x11, 444000 <warn@@Base+0x6fcc>
  427960:	add	x11, x11, #0x354
  427964:	adr	x9, 427974 <ferror@plt+0x240d4>
  427968:	ldrh	w10, [x11, x8, lsl #1]
  42796c:	add	x9, x9, x10, lsl #2
  427970:	br	x9
  427974:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  427978:	mov	w2, #0x5                   	// #5
  42797c:	mov	x0, xzr
  427980:	add	x1, x1, #0x9a9
  427984:	bl	403700 <dcgettext@plt>
  427988:	bl	4037a0 <printf@plt>
  42798c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  427990:	str	xzr, [x8, #88]
  427994:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  427998:	str	wzr, [x8, #96]
  42799c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4279a0:	strb	wzr, [x8, #128]
  4279a4:	mov	w8, #0x1                   	// #1
  4279a8:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  4279ac:	str	w8, [x9, #104]
  4279b0:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  4279b4:	str	w8, [x9, #112]
  4279b8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4279bc:	str	w21, [x8, #120]
  4279c0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4279c4:	str	wzr, [x8, #136]
  4279c8:	b	427f6c <ferror@plt+0x246cc>
  4279cc:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4279d0:	mov	w2, #0x5                   	// #5
  4279d4:	mov	x0, xzr
  4279d8:	add	x1, x1, #0xa03
  4279dc:	bl	403700 <dcgettext@plt>
  4279e0:	bl	4037a0 <printf@plt>
  4279e4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4279e8:	mov	w2, #0x5                   	// #5
  4279ec:	mov	x0, xzr
  4279f0:	add	x1, x1, #0x460
  4279f4:	bl	403700 <dcgettext@plt>
  4279f8:	bl	4037a0 <printf@plt>
  4279fc:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  427a00:	ldr	w8, [x9, #136]
  427a04:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  427a08:	add	x0, x0, #0xa20
  427a0c:	add	w1, w8, #0x1
  427a10:	str	w1, [x9, #136]
  427a14:	bl	4037a0 <printf@plt>
  427a18:	sub	x1, x20, x23
  427a1c:	mov	x0, x23
  427a20:	bl	403020 <strnlen@plt>
  427a24:	add	x8, x0, x23
  427a28:	mov	x21, xzr
  427a2c:	mov	x19, xzr
  427a30:	mov	w9, wzr
  427a34:	add	x22, x8, #0x1
  427a38:	mov	w8, #0x1                   	// #1
  427a3c:	str	x0, [sp]
  427a40:	b	427a58 <ferror@plt+0x241b8>
  427a44:	orr	w12, w8, #0x2
  427a48:	cmp	w11, #0x0
  427a4c:	csel	w8, w8, w12, eq  // eq = none
  427a50:	add	x21, x21, #0x1
  427a54:	tbz	w10, #7, 427a9c <ferror@plt+0x241fc>
  427a58:	add	x10, x22, x21
  427a5c:	cmp	x10, x20
  427a60:	b.cs	427aa0 <ferror@plt+0x24200>  // b.hs, b.nlast
  427a64:	ldrb	w10, [x10]
  427a68:	cmp	w9, #0x3f
  427a6c:	and	x11, x10, #0x7f
  427a70:	b.hi	427a44 <ferror@plt+0x241a4>  // b.pmore
  427a74:	mov	w12, w9
  427a78:	lsl	x14, x11, x12
  427a7c:	orr	x19, x14, x19
  427a80:	lsr	x12, x19, x12
  427a84:	orr	w13, w8, #0x2
  427a88:	cmp	x12, x11
  427a8c:	csel	w8, w8, w13, eq  // eq = none
  427a90:	add	w9, w9, #0x7
  427a94:	add	x21, x21, #0x1
  427a98:	tbnz	w10, #7, 427a58 <ferror@plt+0x241b8>
  427a9c:	and	w8, w8, #0xfffffffe
  427aa0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  427aa4:	add	x1, x1, #0xeb9
  427aa8:	tbnz	w8, #0, 427ab8 <ferror@plt+0x24218>
  427aac:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  427ab0:	add	x1, x1, #0xeca
  427ab4:	tbz	w8, #1, 427ac8 <ferror@plt+0x24228>
  427ab8:	mov	w2, #0x5                   	// #5
  427abc:	mov	x0, xzr
  427ac0:	bl	403700 <dcgettext@plt>
  427ac4:	bl	43cf70 <error@@Base>
  427ac8:	ldrsw	x8, [x27, #1436]
  427acc:	adrp	x10, 466000 <_bfd_std_section+0x110>
  427ad0:	add	x10, x10, #0x5a0
  427ad4:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  427ad8:	add	w9, w8, #0x1
  427adc:	add	x22, x22, w21, uxtw
  427ae0:	add	x21, x10, x8, lsl #6
  427ae4:	and	w8, w9, #0xf
  427ae8:	sub	x0, x29, #0x20
  427aec:	mov	x1, x25
  427af0:	mov	x2, x28
  427af4:	add	x3, x3, #0x79
  427af8:	str	w8, [x27, #1436]
  427afc:	bl	4030a0 <sprintf@plt>
  427b00:	sub	x2, x29, #0x20
  427b04:	mov	w1, #0x40                  	// #64
  427b08:	mov	x0, x21
  427b0c:	mov	x3, x19
  427b10:	bl	403160 <snprintf@plt>
  427b14:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427b18:	add	x0, x0, #0xfd1
  427b1c:	mov	x1, x21
  427b20:	bl	4037a0 <printf@plt>
  427b24:	mov	x21, xzr
  427b28:	mov	x19, xzr
  427b2c:	mov	w9, wzr
  427b30:	mov	w8, #0x1                   	// #1
  427b34:	b	427b4c <ferror@plt+0x242ac>
  427b38:	orr	w12, w8, #0x2
  427b3c:	cmp	w11, #0x0
  427b40:	csel	w8, w8, w12, eq  // eq = none
  427b44:	add	x21, x21, #0x1
  427b48:	tbz	w10, #7, 427b90 <ferror@plt+0x242f0>
  427b4c:	add	x10, x22, x21
  427b50:	cmp	x10, x20
  427b54:	b.cs	427b94 <ferror@plt+0x242f4>  // b.hs, b.nlast
  427b58:	ldrb	w10, [x10]
  427b5c:	cmp	w9, #0x3f
  427b60:	and	x11, x10, #0x7f
  427b64:	b.hi	427b38 <ferror@plt+0x24298>  // b.pmore
  427b68:	mov	w12, w9
  427b6c:	lsl	x14, x11, x12
  427b70:	orr	x19, x14, x19
  427b74:	lsr	x12, x19, x12
  427b78:	orr	w13, w8, #0x2
  427b7c:	cmp	x12, x11
  427b80:	csel	w8, w8, w13, eq  // eq = none
  427b84:	add	w9, w9, #0x7
  427b88:	add	x21, x21, #0x1
  427b8c:	tbnz	w10, #7, 427b4c <ferror@plt+0x242ac>
  427b90:	and	w8, w8, #0xfffffffe
  427b94:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  427b98:	add	x1, x1, #0xeb9
  427b9c:	tbnz	w8, #0, 427bac <ferror@plt+0x2430c>
  427ba0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  427ba4:	add	x1, x1, #0xeca
  427ba8:	tbz	w8, #1, 427bbc <ferror@plt+0x2431c>
  427bac:	mov	w2, #0x5                   	// #5
  427bb0:	mov	x0, xzr
  427bb4:	bl	403700 <dcgettext@plt>
  427bb8:	bl	43cf70 <error@@Base>
  427bbc:	ldrsw	x8, [x27, #1436]
  427bc0:	adrp	x10, 466000 <_bfd_std_section+0x110>
  427bc4:	add	x10, x10, #0x5a0
  427bc8:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  427bcc:	add	w9, w8, #0x1
  427bd0:	add	x22, x22, w21, uxtw
  427bd4:	add	x21, x10, x8, lsl #6
  427bd8:	and	w8, w9, #0xf
  427bdc:	sub	x0, x29, #0x20
  427be0:	mov	x1, x25
  427be4:	mov	x2, x28
  427be8:	add	x3, x3, #0x79
  427bec:	str	w8, [x27, #1436]
  427bf0:	bl	4030a0 <sprintf@plt>
  427bf4:	sub	x2, x29, #0x20
  427bf8:	mov	w1, #0x40                  	// #64
  427bfc:	mov	x0, x21
  427c00:	mov	x3, x19
  427c04:	bl	403160 <snprintf@plt>
  427c08:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427c0c:	add	x0, x0, #0xfd1
  427c10:	mov	x1, x21
  427c14:	bl	4037a0 <printf@plt>
  427c18:	mov	x9, xzr
  427c1c:	mov	x19, xzr
  427c20:	mov	w10, wzr
  427c24:	mov	w8, #0x1                   	// #1
  427c28:	b	427c40 <ferror@plt+0x243a0>
  427c2c:	orr	w13, w8, #0x2
  427c30:	cmp	w12, #0x0
  427c34:	csel	w8, w8, w13, eq  // eq = none
  427c38:	add	x9, x9, #0x1
  427c3c:	tbz	w11, #7, 427c84 <ferror@plt+0x243e4>
  427c40:	add	x11, x22, x9
  427c44:	cmp	x11, x20
  427c48:	b.cs	427c88 <ferror@plt+0x243e8>  // b.hs, b.nlast
  427c4c:	ldrb	w11, [x11]
  427c50:	cmp	w10, #0x3f
  427c54:	and	x12, x11, #0x7f
  427c58:	b.hi	427c2c <ferror@plt+0x2438c>  // b.pmore
  427c5c:	mov	w13, w10
  427c60:	lsl	x15, x12, x13
  427c64:	orr	x19, x15, x19
  427c68:	lsr	x13, x19, x13
  427c6c:	orr	w14, w8, #0x2
  427c70:	cmp	x13, x12
  427c74:	csel	w8, w8, w14, eq  // eq = none
  427c78:	add	w10, w10, #0x7
  427c7c:	add	x9, x9, #0x1
  427c80:	tbnz	w11, #7, 427c40 <ferror@plt+0x243a0>
  427c84:	and	w8, w8, #0xfffffffe
  427c88:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  427c8c:	add	x22, x22, w9, uxtw
  427c90:	add	x1, x1, #0xeb9
  427c94:	tbnz	w8, #0, 427ca4 <ferror@plt+0x24404>
  427c98:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  427c9c:	add	x1, x1, #0xeca
  427ca0:	tbz	w8, #1, 427cb4 <ferror@plt+0x24414>
  427ca4:	mov	w2, #0x5                   	// #5
  427ca8:	mov	x0, xzr
  427cac:	bl	403700 <dcgettext@plt>
  427cb0:	bl	43cf70 <error@@Base>
  427cb4:	ldrsw	x8, [x27, #1436]
  427cb8:	adrp	x10, 466000 <_bfd_std_section+0x110>
  427cbc:	add	x10, x10, #0x5a0
  427cc0:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  427cc4:	add	w9, w8, #0x1
  427cc8:	add	x21, x10, x8, lsl #6
  427ccc:	and	w8, w9, #0xf
  427cd0:	sub	x0, x29, #0x20
  427cd4:	mov	x1, x25
  427cd8:	mov	x2, x28
  427cdc:	add	x3, x3, #0x79
  427ce0:	str	w8, [x27, #1436]
  427ce4:	bl	4030a0 <sprintf@plt>
  427ce8:	sub	x2, x29, #0x20
  427cec:	mov	w1, #0x40                  	// #64
  427cf0:	mov	x0, x21
  427cf4:	mov	x3, x19
  427cf8:	bl	403160 <snprintf@plt>
  427cfc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427d00:	add	x0, x0, #0xfd1
  427d04:	mov	x1, x21
  427d08:	bl	4037a0 <printf@plt>
  427d0c:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  427d10:	add	x0, x0, #0xa27
  427d14:	ldr	x1, [sp]
  427d18:	mov	x2, x23
  427d1c:	bl	4037a0 <printf@plt>
  427d20:	cmp	x22, x20
  427d24:	b.eq	427d3c <ferror@plt+0x2449c>  // b.none
  427d28:	ldr	x9, [sp, #8]
  427d2c:	sub	x8, x22, x24
  427d30:	add	x9, x26, x9
  427d34:	cmp	x8, x9
  427d38:	b.eq	427f6c <ferror@plt+0x246cc>  // b.none
  427d3c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  427d40:	mov	w2, #0x5                   	// #5
  427d44:	mov	x0, xzr
  427d48:	add	x1, x1, #0xa2e
  427d4c:	bl	403700 <dcgettext@plt>
  427d50:	bl	43d034 <warn@@Base>
  427d54:	b	427f6c <ferror@plt+0x246cc>
  427d58:	sxtb	w8, w19
  427d5c:	cmp	w8, #0x0
  427d60:	adrp	x8, 44a000 <warn@@Base+0xcfcc>
  427d64:	adrp	x9, 44a000 <warn@@Base+0xcfcc>
  427d68:	add	x8, x8, #0xaf8
  427d6c:	add	x9, x9, #0xae9
  427d70:	csel	x1, x9, x8, lt  // lt = tstop
  427d74:	mov	w2, #0x5                   	// #5
  427d78:	mov	x0, xzr
  427d7c:	sub	w19, w26, #0x1
  427d80:	bl	403700 <dcgettext@plt>
  427d84:	bl	4037a0 <printf@plt>
  427d88:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  427d8c:	mov	w2, #0x5                   	// #5
  427d90:	mov	x0, xzr
  427d94:	add	x1, x1, #0xb02
  427d98:	bl	403700 <dcgettext@plt>
  427d9c:	mov	w1, w19
  427da0:	bl	4037a0 <printf@plt>
  427da4:	adrp	x21, 449000 <warn@@Base+0xbfcc>
  427da8:	add	x21, x21, #0x561
  427dac:	cbz	w19, 427dc4 <ferror@plt+0x24524>
  427db0:	ldrb	w1, [x23], #1
  427db4:	mov	x0, x21
  427db8:	bl	4037a0 <printf@plt>
  427dbc:	subs	w19, w19, #0x1
  427dc0:	b.ne	427db0 <ferror@plt+0x24510>  // b.any
  427dc4:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  427dc8:	add	x0, x0, #0x1a5
  427dcc:	b	427f68 <ferror@plt+0x246c8>
  427dd0:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427dd4:	add	x0, x0, #0x6a8
  427dd8:	b	427f68 <ferror@plt+0x246c8>
  427ddc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427de0:	add	x0, x0, #0x621
  427de4:	b	427f68 <ferror@plt+0x246c8>
  427de8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427dec:	add	x0, x0, #0x602
  427df0:	b	427f68 <ferror@plt+0x246c8>
  427df4:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427df8:	add	x0, x0, #0x5df
  427dfc:	b	427f68 <ferror@plt+0x246c8>
  427e00:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427e04:	add	x0, x0, #0x5c9
  427e08:	b	427f68 <ferror@plt+0x246c8>
  427e0c:	sub	x19, x26, #0x1
  427e10:	cmp	x19, #0x9
  427e14:	b.cc	42845c <ferror@plt+0x24bbc>  // b.lo, b.ul, b.last
  427e18:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  427e1c:	mov	w2, #0x5                   	// #5
  427e20:	mov	x0, xzr
  427e24:	add	x1, x1, #0x9bb
  427e28:	bl	403700 <dcgettext@plt>
  427e2c:	mov	x1, x19
  427e30:	bl	43d034 <warn@@Base>
  427e34:	b	428480 <ferror@plt+0x24be0>
  427e38:	mov	x19, xzr
  427e3c:	mov	w9, wzr
  427e40:	mov	w8, #0x1                   	// #1
  427e44:	b	427e58 <ferror@plt+0x245b8>
  427e48:	orr	w12, w8, #0x2
  427e4c:	cmp	w11, #0x0
  427e50:	csel	w8, w8, w12, eq  // eq = none
  427e54:	tbz	w10, #7, 427e94 <ferror@plt+0x245f4>
  427e58:	cmp	x23, x20
  427e5c:	b.cs	427e98 <ferror@plt+0x245f8>  // b.hs, b.nlast
  427e60:	ldrb	w10, [x23], #1
  427e64:	cmp	w9, #0x3f
  427e68:	and	x11, x10, #0x7f
  427e6c:	b.hi	427e48 <ferror@plt+0x245a8>  // b.pmore
  427e70:	mov	w12, w9
  427e74:	lsl	x14, x11, x12
  427e78:	orr	x19, x14, x19
  427e7c:	lsr	x12, x19, x12
  427e80:	orr	w13, w8, #0x2
  427e84:	cmp	x12, x11
  427e88:	csel	w8, w8, w13, eq  // eq = none
  427e8c:	add	w9, w9, #0x7
  427e90:	tbnz	w10, #7, 427e58 <ferror@plt+0x245b8>
  427e94:	and	w8, w8, #0xfffffffe
  427e98:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  427e9c:	adrp	x22, 466000 <_bfd_std_section+0x110>
  427ea0:	add	x1, x1, #0xeb9
  427ea4:	add	x22, x22, #0x5a0
  427ea8:	tbnz	w8, #0, 427eb8 <ferror@plt+0x24618>
  427eac:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  427eb0:	add	x1, x1, #0xeca
  427eb4:	tbz	w8, #1, 427ec8 <ferror@plt+0x24628>
  427eb8:	mov	w2, #0x5                   	// #5
  427ebc:	mov	x0, xzr
  427ec0:	bl	403700 <dcgettext@plt>
  427ec4:	bl	43cf70 <error@@Base>
  427ec8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  427ecc:	mov	w2, #0x5                   	// #5
  427ed0:	mov	x0, xzr
  427ed4:	add	x1, x1, #0xa55
  427ed8:	bl	403700 <dcgettext@plt>
  427edc:	ldrsw	x8, [x27, #1436]
  427ee0:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  427ee4:	mov	x21, x0
  427ee8:	sub	x0, x29, #0x20
  427eec:	add	w9, w8, #0x1
  427ef0:	add	x23, x22, x8, lsl #6
  427ef4:	and	w8, w9, #0xf
  427ef8:	mov	x1, x25
  427efc:	mov	x2, x28
  427f00:	add	x3, x3, #0x79
  427f04:	str	w8, [x27, #1436]
  427f08:	bl	4030a0 <sprintf@plt>
  427f0c:	sub	x2, x29, #0x20
  427f10:	mov	w1, #0x40                  	// #64
  427f14:	mov	x0, x23
  427f18:	mov	x3, x19
  427f1c:	bl	403160 <snprintf@plt>
  427f20:	mov	x0, x21
  427f24:	mov	x1, x23
  427f28:	bl	4037a0 <printf@plt>
  427f2c:	b	427f6c <ferror@plt+0x246cc>
  427f30:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427f34:	add	x0, x0, #0x6bf
  427f38:	b	427f68 <ferror@plt+0x246c8>
  427f3c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427f40:	add	x0, x0, #0x692
  427f44:	b	427f68 <ferror@plt+0x246c8>
  427f48:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427f4c:	add	x0, x0, #0x673
  427f50:	b	427f68 <ferror@plt+0x246c8>
  427f54:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427f58:	add	x0, x0, #0x658
  427f5c:	b	427f68 <ferror@plt+0x246c8>
  427f60:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427f64:	add	x0, x0, #0x641
  427f68:	bl	403440 <puts@plt>
  427f6c:	ldr	x19, [sp, #8]
  427f70:	add	x19, x26, x19
  427f74:	ldr	x26, [sp, #56]
  427f78:	add	x23, x24, x19
  427f7c:	b	426934 <ferror@plt+0x23094>
  427f80:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  427f84:	add	x0, x0, #0x58c
  427f88:	bl	403440 <puts@plt>
  427f8c:	cmp	x26, #0x2
  427f90:	b.lt	427f6c <ferror@plt+0x246cc>  // b.tstop
  427f94:	add	x22, x22, x26
  427f98:	b	42800c <ferror@plt+0x2476c>
  427f9c:	mov	w2, #0x5                   	// #5
  427fa0:	mov	x0, xzr
  427fa4:	bl	403700 <dcgettext@plt>
  427fa8:	bl	43cf70 <error@@Base>
  427fac:	ldrsw	x8, [x27, #1436]
  427fb0:	adrp	x10, 466000 <_bfd_std_section+0x110>
  427fb4:	add	x10, x10, #0x5a0
  427fb8:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  427fbc:	add	w9, w8, #0x1
  427fc0:	add	x21, x10, x8, lsl #6
  427fc4:	and	w8, w9, #0xf
  427fc8:	sub	x0, x29, #0x20
  427fcc:	mov	x1, x25
  427fd0:	mov	x2, x28
  427fd4:	add	x3, x3, #0x79
  427fd8:	str	w8, [x27, #1436]
  427fdc:	bl	4030a0 <sprintf@plt>
  427fe0:	sub	x2, x29, #0x20
  427fe4:	mov	w1, #0x40                  	// #64
  427fe8:	mov	x0, x21
  427fec:	mov	x3, x19
  427ff0:	bl	403160 <snprintf@plt>
  427ff4:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  427ff8:	add	x0, x0, #0xa6e
  427ffc:	mov	x1, x21
  428000:	bl	4037a0 <printf@plt>
  428004:	cmp	x23, x22
  428008:	b.cs	427f6c <ferror@plt+0x246cc>  // b.hs, b.nlast
  42800c:	mov	x21, xzr
  428010:	mov	x19, xzr
  428014:	mov	w9, wzr
  428018:	mov	w8, #0x1                   	// #1
  42801c:	b	428034 <ferror@plt+0x24794>
  428020:	orr	w12, w8, #0x2
  428024:	cmp	w11, #0x0
  428028:	csel	w8, w8, w12, eq  // eq = none
  42802c:	add	x21, x21, #0x1
  428030:	tbz	w10, #7, 428078 <ferror@plt+0x247d8>
  428034:	add	x10, x23, x21
  428038:	cmp	x10, x22
  42803c:	b.cs	42807c <ferror@plt+0x247dc>  // b.hs, b.nlast
  428040:	ldrb	w10, [x10]
  428044:	cmp	w9, #0x3f
  428048:	and	x11, x10, #0x7f
  42804c:	b.hi	428020 <ferror@plt+0x24780>  // b.pmore
  428050:	mov	w12, w9
  428054:	lsl	x14, x11, x12
  428058:	orr	x19, x14, x19
  42805c:	lsr	x12, x19, x12
  428060:	orr	w13, w8, #0x2
  428064:	cmp	x12, x11
  428068:	csel	w8, w8, w13, eq  // eq = none
  42806c:	add	w9, w9, #0x7
  428070:	add	x21, x21, #0x1
  428074:	tbnz	w10, #7, 428034 <ferror@plt+0x24794>
  428078:	and	w8, w8, #0xfffffffe
  42807c:	lsr	x10, x19, #32
  428080:	orr	w9, w8, #0x2
  428084:	cmp	x10, #0x0
  428088:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42808c:	csel	w8, w9, w8, ne  // ne = any
  428090:	add	x1, x1, #0xeb9
  428094:	tbnz	w8, #0, 4280a4 <ferror@plt+0x24804>
  428098:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42809c:	add	x1, x1, #0xeca
  4280a0:	tbz	w8, #1, 4280b4 <ferror@plt+0x24814>
  4280a4:	mov	w2, #0x5                   	// #5
  4280a8:	mov	x0, xzr
  4280ac:	bl	403700 <dcgettext@plt>
  4280b0:	bl	43cf70 <error@@Base>
  4280b4:	cmp	w19, #0x1
  4280b8:	add	x23, x23, w21, uxtw
  4280bc:	b.eq	428160 <ferror@plt+0x248c0>  // b.none
  4280c0:	cmp	w19, #0x3
  4280c4:	b.eq	428178 <ferror@plt+0x248d8>  // b.none
  4280c8:	cmp	w19, #0x2
  4280cc:	b.ne	42850c <ferror@plt+0x24c6c>  // b.any
  4280d0:	mov	x9, xzr
  4280d4:	mov	x19, xzr
  4280d8:	mov	w10, wzr
  4280dc:	mov	w8, #0x1                   	// #1
  4280e0:	b	4280f8 <ferror@plt+0x24858>
  4280e4:	orr	w13, w8, #0x2
  4280e8:	cmp	w12, #0x0
  4280ec:	csel	w8, w8, w13, eq  // eq = none
  4280f0:	add	x9, x9, #0x1
  4280f4:	tbz	w11, #7, 42813c <ferror@plt+0x2489c>
  4280f8:	add	x11, x23, x9
  4280fc:	cmp	x11, x22
  428100:	b.cs	428140 <ferror@plt+0x248a0>  // b.hs, b.nlast
  428104:	ldrb	w11, [x11]
  428108:	cmp	w10, #0x3f
  42810c:	and	x12, x11, #0x7f
  428110:	b.hi	4280e4 <ferror@plt+0x24844>  // b.pmore
  428114:	mov	w13, w10
  428118:	lsl	x15, x12, x13
  42811c:	orr	x19, x15, x19
  428120:	lsr	x13, x19, x13
  428124:	orr	w14, w8, #0x2
  428128:	cmp	x13, x12
  42812c:	csel	w8, w8, w14, eq  // eq = none
  428130:	add	w10, w10, #0x7
  428134:	add	x9, x9, #0x1
  428138:	tbnz	w11, #7, 4280f8 <ferror@plt+0x24858>
  42813c:	and	w8, w8, #0xfffffffe
  428140:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  428144:	add	x23, x23, w9, uxtw
  428148:	add	x1, x1, #0xeb9
  42814c:	tbnz	w8, #0, 427f9c <ferror@plt+0x246fc>
  428150:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  428154:	add	x1, x1, #0xeca
  428158:	tbnz	w8, #1, 427f9c <ferror@plt+0x246fc>
  42815c:	b	427fac <ferror@plt+0x2470c>
  428160:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  428164:	add	x0, x0, #0x5ae
  428168:	bl	403440 <puts@plt>
  42816c:	cmp	x23, x22
  428170:	b.cc	42800c <ferror@plt+0x2476c>  // b.lo, b.ul, b.last
  428174:	b	427f6c <ferror@plt+0x246cc>
  428178:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  42817c:	add	x0, x0, #0xa97
  428180:	bl	4037a0 <printf@plt>
  428184:	mov	x21, xzr
  428188:	mov	x19, xzr
  42818c:	mov	w9, wzr
  428190:	mov	w8, #0x1                   	// #1
  428194:	b	4281ac <ferror@plt+0x2490c>
  428198:	orr	w12, w8, #0x2
  42819c:	cmp	w11, #0x0
  4281a0:	csel	w8, w8, w12, eq  // eq = none
  4281a4:	add	x21, x21, #0x1
  4281a8:	tbz	w10, #7, 4281f0 <ferror@plt+0x24950>
  4281ac:	add	x10, x23, x21
  4281b0:	cmp	x10, x22
  4281b4:	b.cs	4281f4 <ferror@plt+0x24954>  // b.hs, b.nlast
  4281b8:	ldrb	w10, [x10]
  4281bc:	cmp	w9, #0x3f
  4281c0:	and	x11, x10, #0x7f
  4281c4:	b.hi	428198 <ferror@plt+0x248f8>  // b.pmore
  4281c8:	mov	w12, w9
  4281cc:	lsl	x14, x11, x12
  4281d0:	orr	x19, x14, x19
  4281d4:	lsr	x12, x19, x12
  4281d8:	orr	w13, w8, #0x2
  4281dc:	cmp	x12, x11
  4281e0:	csel	w8, w8, w13, eq  // eq = none
  4281e4:	add	w9, w9, #0x7
  4281e8:	add	x21, x21, #0x1
  4281ec:	tbnz	w10, #7, 4281ac <ferror@plt+0x2490c>
  4281f0:	and	w8, w8, #0xfffffffe
  4281f4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4281f8:	add	x1, x1, #0xeb9
  4281fc:	tbnz	w8, #0, 42820c <ferror@plt+0x2496c>
  428200:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  428204:	add	x1, x1, #0xeca
  428208:	tbz	w8, #1, 42821c <ferror@plt+0x2497c>
  42820c:	mov	w2, #0x5                   	// #5
  428210:	mov	x0, xzr
  428214:	bl	403700 <dcgettext@plt>
  428218:	bl	43cf70 <error@@Base>
  42821c:	ldrsw	x8, [x27, #1436]
  428220:	adrp	x10, 466000 <_bfd_std_section+0x110>
  428224:	add	x10, x10, #0x5a0
  428228:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42822c:	add	w9, w8, #0x1
  428230:	add	x23, x23, w21, uxtw
  428234:	add	x21, x10, x8, lsl #6
  428238:	and	w8, w9, #0xf
  42823c:	sub	x0, x29, #0x20
  428240:	mov	x1, x25
  428244:	mov	x2, x28
  428248:	add	x3, x3, #0x79
  42824c:	str	w8, [x27, #1436]
  428250:	bl	4030a0 <sprintf@plt>
  428254:	sub	x2, x29, #0x20
  428258:	mov	w1, #0x40                  	// #64
  42825c:	mov	x0, x21
  428260:	mov	x3, x19
  428264:	bl	403160 <snprintf@plt>
  428268:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  42826c:	add	x0, x0, #0xab4
  428270:	mov	x1, x21
  428274:	bl	4037a0 <printf@plt>
  428278:	mov	x21, xzr
  42827c:	mov	x19, xzr
  428280:	mov	w9, wzr
  428284:	mov	w8, #0x1                   	// #1
  428288:	b	4282a0 <ferror@plt+0x24a00>
  42828c:	orr	w12, w8, #0x2
  428290:	cmp	w11, #0x0
  428294:	csel	w8, w8, w12, eq  // eq = none
  428298:	add	x21, x21, #0x1
  42829c:	tbz	w10, #7, 4282e4 <ferror@plt+0x24a44>
  4282a0:	add	x10, x23, x21
  4282a4:	cmp	x10, x22
  4282a8:	b.cs	4282e8 <ferror@plt+0x24a48>  // b.hs, b.nlast
  4282ac:	ldrb	w10, [x10]
  4282b0:	cmp	w9, #0x3f
  4282b4:	and	x11, x10, #0x7f
  4282b8:	b.hi	42828c <ferror@plt+0x249ec>  // b.pmore
  4282bc:	mov	w12, w9
  4282c0:	lsl	x14, x11, x12
  4282c4:	orr	x19, x14, x19
  4282c8:	lsr	x12, x19, x12
  4282cc:	orr	w13, w8, #0x2
  4282d0:	cmp	x12, x11
  4282d4:	csel	w8, w8, w13, eq  // eq = none
  4282d8:	add	w9, w9, #0x7
  4282dc:	add	x21, x21, #0x1
  4282e0:	tbnz	w10, #7, 4282a0 <ferror@plt+0x24a00>
  4282e4:	and	w8, w8, #0xfffffffe
  4282e8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4282ec:	add	x1, x1, #0xeb9
  4282f0:	tbnz	w8, #0, 428300 <ferror@plt+0x24a60>
  4282f4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4282f8:	add	x1, x1, #0xeca
  4282fc:	tbz	w8, #1, 428310 <ferror@plt+0x24a70>
  428300:	mov	w2, #0x5                   	// #5
  428304:	mov	x0, xzr
  428308:	bl	403700 <dcgettext@plt>
  42830c:	bl	43cf70 <error@@Base>
  428310:	ldrsw	x8, [x27, #1436]
  428314:	adrp	x10, 466000 <_bfd_std_section+0x110>
  428318:	add	x10, x10, #0x5a0
  42831c:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  428320:	add	w9, w8, #0x1
  428324:	add	x23, x23, w21, uxtw
  428328:	add	x21, x10, x8, lsl #6
  42832c:	and	w8, w9, #0xf
  428330:	sub	x0, x29, #0x20
  428334:	mov	x1, x25
  428338:	mov	x2, x28
  42833c:	add	x3, x3, #0x79
  428340:	str	w8, [x27, #1436]
  428344:	bl	4030a0 <sprintf@plt>
  428348:	sub	x2, x29, #0x20
  42834c:	mov	w1, #0x40                  	// #64
  428350:	mov	x0, x21
  428354:	mov	x3, x19
  428358:	bl	403160 <snprintf@plt>
  42835c:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  428360:	add	x0, x0, #0xab8
  428364:	mov	x1, x21
  428368:	bl	4037a0 <printf@plt>
  42836c:	mov	x9, xzr
  428370:	mov	x19, xzr
  428374:	mov	w10, wzr
  428378:	mov	w8, #0x1                   	// #1
  42837c:	b	428394 <ferror@plt+0x24af4>
  428380:	orr	w13, w8, #0x2
  428384:	cmp	w12, #0x0
  428388:	csel	w8, w8, w13, eq  // eq = none
  42838c:	add	x9, x9, #0x1
  428390:	tbz	w11, #7, 4283d8 <ferror@plt+0x24b38>
  428394:	add	x11, x23, x9
  428398:	cmp	x11, x22
  42839c:	b.cs	4283dc <ferror@plt+0x24b3c>  // b.hs, b.nlast
  4283a0:	ldrb	w11, [x11]
  4283a4:	cmp	w10, #0x3f
  4283a8:	and	x12, x11, #0x7f
  4283ac:	b.hi	428380 <ferror@plt+0x24ae0>  // b.pmore
  4283b0:	mov	w13, w10
  4283b4:	lsl	x15, x12, x13
  4283b8:	orr	x19, x15, x19
  4283bc:	lsr	x13, x19, x13
  4283c0:	orr	w14, w8, #0x2
  4283c4:	cmp	x13, x12
  4283c8:	csel	w8, w8, w14, eq  // eq = none
  4283cc:	add	w10, w10, #0x7
  4283d0:	add	x9, x9, #0x1
  4283d4:	tbnz	w11, #7, 428394 <ferror@plt+0x24af4>
  4283d8:	and	w8, w8, #0xfffffffe
  4283dc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4283e0:	add	x23, x23, w9, uxtw
  4283e4:	add	x1, x1, #0xeb9
  4283e8:	tbnz	w8, #0, 4283f8 <ferror@plt+0x24b58>
  4283ec:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4283f0:	add	x1, x1, #0xeca
  4283f4:	tbz	w8, #1, 428408 <ferror@plt+0x24b68>
  4283f8:	mov	w2, #0x5                   	// #5
  4283fc:	mov	x0, xzr
  428400:	bl	403700 <dcgettext@plt>
  428404:	bl	43cf70 <error@@Base>
  428408:	ldrsw	x8, [x27, #1436]
  42840c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  428410:	add	x10, x10, #0x5a0
  428414:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  428418:	add	w9, w8, #0x1
  42841c:	add	x21, x10, x8, lsl #6
  428420:	and	w8, w9, #0xf
  428424:	sub	x0, x29, #0x20
  428428:	mov	x1, x25
  42842c:	mov	x2, x28
  428430:	add	x3, x3, #0x79
  428434:	str	w8, [x27, #1436]
  428438:	bl	4030a0 <sprintf@plt>
  42843c:	sub	x2, x29, #0x20
  428440:	mov	w1, #0x40                  	// #64
  428444:	mov	x0, x21
  428448:	mov	x3, x19
  42844c:	bl	403160 <snprintf@plt>
  428450:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  428454:	add	x0, x0, #0xabc
  428458:	b	427ffc <ferror@plt+0x2475c>
  42845c:	add	x8, x23, x19
  428460:	cmp	x8, x20
  428464:	b.cc	428474 <ferror@plt+0x24bd4>  // b.lo, b.ul, b.last
  428468:	cmp	x23, x20
  42846c:	b.cs	428480 <ferror@plt+0x24be0>  // b.hs, b.nlast
  428470:	sub	x19, x20, x23
  428474:	sub	w8, w19, #0x1
  428478:	cmp	w8, #0x7
  42847c:	b.ls	42852c <ferror@plt+0x24c8c>  // b.plast
  428480:	mov	x19, xzr
  428484:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428488:	mov	w2, #0x5                   	// #5
  42848c:	mov	x0, xzr
  428490:	add	x1, x1, #0x9ee
  428494:	bl	403700 <dcgettext@plt>
  428498:	ldrsw	x8, [x27, #1436]
  42849c:	adrp	x10, 466000 <_bfd_std_section+0x110>
  4284a0:	add	x10, x10, #0x5a0
  4284a4:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  4284a8:	add	w9, w8, #0x1
  4284ac:	mov	x21, x0
  4284b0:	add	x23, x10, x8, lsl #6
  4284b4:	and	w8, w9, #0xf
  4284b8:	sub	x0, x29, #0x20
  4284bc:	mov	x1, x25
  4284c0:	mov	x2, x28
  4284c4:	add	x3, x3, #0xdbb
  4284c8:	str	w8, [x27, #1436]
  4284cc:	bl	4030a0 <sprintf@plt>
  4284d0:	sub	x2, x29, #0x20
  4284d4:	mov	w1, #0x40                  	// #64
  4284d8:	mov	x0, x23
  4284dc:	mov	x3, x19
  4284e0:	bl	403160 <snprintf@plt>
  4284e4:	mov	x0, x21
  4284e8:	mov	x1, x23
  4284ec:	bl	4037a0 <printf@plt>
  4284f0:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4284f4:	str	x19, [x8, #88]
  4284f8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4284fc:	str	wzr, [x8, #96]
  428500:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  428504:	strb	wzr, [x8, #128]
  428508:	b	427f6c <ferror@plt+0x246cc>
  42850c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428510:	mov	w2, #0x5                   	// #5
  428514:	mov	x0, xzr
  428518:	add	x1, x1, #0xac2
  42851c:	bl	403700 <dcgettext@plt>
  428520:	mov	w1, w19
  428524:	bl	4037a0 <printf@plt>
  428528:	b	427f6c <ferror@plt+0x246cc>
  42852c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  428530:	ldr	x8, [x8, #696]
  428534:	mov	x0, x23
  428538:	mov	w1, w19
  42853c:	blr	x8
  428540:	mov	x19, x0
  428544:	b	428484 <ferror@plt+0x24be4>
  428548:	mov	w21, #0x1                   	// #1
  42854c:	b	428578 <ferror@plt+0x24cd8>
  428550:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428554:	add	x1, x1, #0x35f
  428558:	b	428564 <ferror@plt+0x24cc4>
  42855c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428560:	add	x1, x1, #0x17d
  428564:	mov	w2, #0x5                   	// #5
  428568:	mov	x0, xzr
  42856c:	bl	403700 <dcgettext@plt>
  428570:	bl	43d034 <warn@@Base>
  428574:	mov	w21, wzr
  428578:	mov	w0, w21
  42857c:	ldp	x20, x19, [sp, #240]
  428580:	ldp	x22, x21, [sp, #224]
  428584:	ldp	x24, x23, [sp, #208]
  428588:	ldp	x26, x25, [sp, #192]
  42858c:	ldp	x28, x27, [sp, #176]
  428590:	ldp	x29, x30, [sp, #160]
  428594:	add	sp, sp, #0x100
  428598:	ret
  42859c:	sub	sp, sp, #0x80
  4285a0:	stp	x24, x23, [sp, #80]
  4285a4:	add	x24, x1, #0x4
  4285a8:	stp	x28, x27, [sp, #48]
  4285ac:	stp	x22, x21, [sp, #96]
  4285b0:	stp	x20, x19, [sp, #112]
  4285b4:	mov	x19, x4
  4285b8:	mov	x21, x3
  4285bc:	mov	x20, x2
  4285c0:	mov	x22, x1
  4285c4:	mov	x23, x0
  4285c8:	cmp	x24, x2
  4285cc:	adrp	x27, 469000 <_bfd_std_section+0x3110>
  4285d0:	stp	x29, x30, [sp, #32]
  4285d4:	stp	x26, x25, [sp, #64]
  4285d8:	add	x29, sp, #0x20
  4285dc:	b.cs	4285e8 <ferror@plt+0x24d48>  // b.hs, b.nlast
  4285e0:	mov	w1, #0x4                   	// #4
  4285e4:	b	42860c <ferror@plt+0x24d6c>
  4285e8:	cmp	x22, x20
  4285ec:	b.cs	428600 <ferror@plt+0x24d60>  // b.hs, b.nlast
  4285f0:	sub	w1, w20, w22
  4285f4:	sub	w8, w1, #0x1
  4285f8:	cmp	w8, #0x8
  4285fc:	b.cc	42860c <ferror@plt+0x24d6c>  // b.lo, b.ul, b.last
  428600:	mov	x0, xzr
  428604:	str	xzr, [x21]
  428608:	b	42863c <ferror@plt+0x24d9c>
  42860c:	ldr	x8, [x27, #696]
  428610:	mov	x0, x22
  428614:	blr	x8
  428618:	mov	w8, #0xffffffff            	// #-1
  42861c:	cmp	x0, x8
  428620:	str	x0, [x21]
  428624:	b.ne	42863c <ferror@plt+0x24d9c>  // b.any
  428628:	add	x25, x22, #0xc
  42862c:	cmp	x25, x20
  428630:	b.cs	42864c <ferror@plt+0x24dac>  // b.hs, b.nlast
  428634:	mov	w1, #0x8                   	// #8
  428638:	b	42866c <ferror@plt+0x24dcc>
  42863c:	mov	w8, #0x4                   	// #4
  428640:	mov	w9, #0x4                   	// #4
  428644:	mov	w28, #0x4                   	// #4
  428648:	b	42868c <ferror@plt+0x24dec>
  42864c:	cmp	x24, x20
  428650:	b.cs	428664 <ferror@plt+0x24dc4>  // b.hs, b.nlast
  428654:	sub	w1, w20, w24
  428658:	sub	w8, w1, #0x1
  42865c:	cmp	w8, #0x7
  428660:	b.ls	42866c <ferror@plt+0x24dcc>  // b.plast
  428664:	mov	x0, xzr
  428668:	b	428678 <ferror@plt+0x24dd8>
  42866c:	ldr	x8, [x27, #696]
  428670:	mov	x0, x24
  428674:	blr	x8
  428678:	mov	w8, #0x8                   	// #8
  42867c:	mov	w28, #0xc                   	// #12
  428680:	mov	w9, #0x8                   	// #8
  428684:	mov	x24, x25
  428688:	str	x0, [x21]
  42868c:	str	w8, [x21, #36]
  428690:	ldr	x8, [x23, #48]
  428694:	add	x10, x0, x28
  428698:	cmp	x10, x8
  42869c:	b.ls	4286c4 <ferror@plt+0x24e24>  // b.plast
  4286a0:	ldr	x8, [x23, #32]
  4286a4:	mov	x0, x23
  4286a8:	sub	x8, x24, x8
  4286ac:	sub	x1, x8, x9
  4286b0:	bl	4039bc <ferror@plt+0x11c>
  4286b4:	cbz	w0, 428750 <ferror@plt+0x24eb0>
  4286b8:	sub	x8, x20, x22
  4286bc:	sub	x8, x8, x28
  4286c0:	str	x8, [x21]
  4286c4:	add	x25, x24, #0x2
  4286c8:	cmp	x25, x20
  4286cc:	b.cs	428714 <ferror@plt+0x24e74>  // b.hs, b.nlast
  4286d0:	mov	w1, #0x2                   	// #2
  4286d4:	ldr	x8, [x27, #696]
  4286d8:	mov	x0, x24
  4286dc:	blr	x8
  4286e0:	sub	w8, w0, #0x2
  4286e4:	and	w8, w8, #0xffff
  4286e8:	cmp	w8, #0x4
  4286ec:	strh	w0, [x21, #8]
  4286f0:	b.cs	428730 <ferror@plt+0x24e90>  // b.hs, b.nlast
  4286f4:	and	w8, w0, #0xffff
  4286f8:	cmp	w8, #0x5
  4286fc:	b.cc	428800 <ferror@plt+0x24f60>  // b.lo, b.ul, b.last
  428700:	add	x26, x24, #0x3
  428704:	cmp	x26, x20
  428708:	b.cs	428774 <ferror@plt+0x24ed4>  // b.hs, b.nlast
  42870c:	mov	w1, #0x1                   	// #1
  428710:	b	42878c <ferror@plt+0x24eec>
  428714:	cmp	x24, x20
  428718:	b.cs	42872c <ferror@plt+0x24e8c>  // b.hs, b.nlast
  42871c:	sub	w1, w20, w24
  428720:	sub	w8, w1, #0x1
  428724:	cmp	w8, #0x8
  428728:	b.cc	4286d4 <ferror@plt+0x24e34>  // b.lo, b.ul, b.last
  42872c:	strh	wzr, [x21, #8]
  428730:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428734:	add	x1, x1, #0x787
  428738:	mov	w2, #0x5                   	// #5
  42873c:	mov	x0, xzr
  428740:	bl	403700 <dcgettext@plt>
  428744:	bl	43d034 <warn@@Base>
  428748:	mov	x23, xzr
  42874c:	b	428ac4 <ferror@plt+0x25224>
  428750:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428754:	add	x1, x1, #0x730
  428758:	mov	w2, #0x5                   	// #5
  42875c:	mov	x0, xzr
  428760:	bl	403700 <dcgettext@plt>
  428764:	ldr	x1, [x21]
  428768:	bl	43d034 <warn@@Base>
  42876c:	mov	x23, xzr
  428770:	b	428ac4 <ferror@plt+0x25224>
  428774:	cmp	x25, x20
  428778:	b.cs	428798 <ferror@plt+0x24ef8>  // b.hs, b.nlast
  42877c:	sub	w1, w20, w25
  428780:	sub	w8, w1, #0x1
  428784:	cmp	w8, #0x7
  428788:	b.hi	428798 <ferror@plt+0x24ef8>  // b.pmore
  42878c:	ldr	x8, [x27, #696]
  428790:	mov	x0, x25
  428794:	blr	x8
  428798:	add	x25, x24, #0x4
  42879c:	cmp	x25, x20
  4287a0:	b.cs	4287ac <ferror@plt+0x24f0c>  // b.hs, b.nlast
  4287a4:	mov	w1, #0x1                   	// #1
  4287a8:	b	4287c4 <ferror@plt+0x24f24>
  4287ac:	cmp	x26, x20
  4287b0:	b.cs	428800 <ferror@plt+0x24f60>  // b.hs, b.nlast
  4287b4:	sub	w1, w20, w26
  4287b8:	sub	w8, w1, #0x1
  4287bc:	cmp	w8, #0x7
  4287c0:	b.hi	428800 <ferror@plt+0x24f60>  // b.pmore
  4287c4:	ldr	x8, [x27, #696]
  4287c8:	mov	x0, x26
  4287cc:	blr	x8
  4287d0:	ands	w24, w0, #0xff
  4287d4:	b.eq	428800 <ferror@plt+0x24f60>  // b.none
  4287d8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4287dc:	add	x1, x1, #0x7cb
  4287e0:	mov	w2, #0x5                   	// #5
  4287e4:	mov	x0, xzr
  4287e8:	bl	403700 <dcgettext@plt>
  4287ec:	ldr	x1, [x23, #16]
  4287f0:	mov	w2, w24
  4287f4:	bl	43d034 <warn@@Base>
  4287f8:	mov	x23, xzr
  4287fc:	b	428ac4 <ferror@plt+0x25224>
  428800:	ldr	w23, [x21, #36]
  428804:	cmp	w23, #0x9
  428808:	b.cc	42883c <ferror@plt+0x24f9c>  // b.lo, b.ul, b.last
  42880c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  428810:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  428814:	add	x1, x1, #0x40d
  428818:	add	x2, x2, #0x455
  42881c:	mov	w4, #0x5                   	// #5
  428820:	mov	x0, xzr
  428824:	mov	x3, x23
  428828:	bl	4035d0 <dcngettext@plt>
  42882c:	mov	w2, #0x8                   	// #8
  428830:	mov	w1, w23
  428834:	bl	43cf70 <error@@Base>
  428838:	mov	w23, #0x8                   	// #8
  42883c:	add	x8, x25, w23, uxtw
  428840:	cmp	x8, x20
  428844:	b.cc	428854 <ferror@plt+0x24fb4>  // b.lo, b.ul, b.last
  428848:	cmp	x25, x20
  42884c:	b.cs	428860 <ferror@plt+0x24fc0>  // b.hs, b.nlast
  428850:	sub	w23, w20, w25
  428854:	sub	w8, w23, #0x1
  428858:	cmp	w8, #0x7
  42885c:	b.ls	428868 <ferror@plt+0x24fc8>  // b.plast
  428860:	mov	x8, xzr
  428864:	b	42887c <ferror@plt+0x24fdc>
  428868:	ldr	x8, [x27, #696]
  42886c:	mov	x0, x25
  428870:	mov	w1, w23
  428874:	blr	x8
  428878:	mov	x8, x0
  42887c:	ldr	w9, [x21, #36]
  428880:	str	x8, [x21, #16]
  428884:	add	x0, x25, x9
  428888:	add	x23, x0, #0x1
  42888c:	cmp	x23, x20
  428890:	b.cs	4288a4 <ferror@plt+0x25004>  // b.hs, b.nlast
  428894:	mov	w1, #0x1                   	// #1
  428898:	ldr	x8, [x27, #696]
  42889c:	blr	x8
  4288a0:	b	4288c0 <ferror@plt+0x25020>
  4288a4:	cmp	x0, x20
  4288a8:	b.cs	4288bc <ferror@plt+0x2501c>  // b.hs, b.nlast
  4288ac:	sub	w1, w20, w0
  4288b0:	sub	w8, w1, #0x1
  4288b4:	cmp	w8, #0x7
  4288b8:	b.ls	428898 <ferror@plt+0x24ff8>  // b.plast
  4288bc:	mov	w0, wzr
  4288c0:	ldrh	w8, [x21, #8]
  4288c4:	strb	w0, [x21, #24]
  4288c8:	cmp	w8, #0x4
  4288cc:	b.cc	428900 <ferror@plt+0x25060>  // b.lo, b.ul, b.last
  4288d0:	add	x24, x23, #0x1
  4288d4:	cmp	x24, x20
  4288d8:	b.cs	428978 <ferror@plt+0x250d8>  // b.hs, b.nlast
  4288dc:	mov	w1, #0x1                   	// #1
  4288e0:	ldr	x8, [x27, #696]
  4288e4:	mov	x0, x23
  4288e8:	blr	x8
  4288ec:	tst	w0, #0xff
  4288f0:	mov	x23, x24
  4288f4:	strb	w0, [x21, #25]
  4288f8:	b.ne	428908 <ferror@plt+0x25068>  // b.any
  4288fc:	b	428994 <ferror@plt+0x250f4>
  428900:	mov	w8, #0x1                   	// #1
  428904:	strb	w8, [x21, #25]
  428908:	add	x24, x23, #0x1
  42890c:	cmp	x24, x20
  428910:	b.cs	428928 <ferror@plt+0x25088>  // b.hs, b.nlast
  428914:	mov	w1, #0x1                   	// #1
  428918:	ldr	x8, [x27, #696]
  42891c:	mov	x0, x23
  428920:	blr	x8
  428924:	b	428944 <ferror@plt+0x250a4>
  428928:	cmp	x23, x20
  42892c:	b.cs	428940 <ferror@plt+0x250a0>  // b.hs, b.nlast
  428930:	sub	w1, w20, w23
  428934:	sub	w8, w1, #0x1
  428938:	cmp	w8, #0x7
  42893c:	b.ls	428918 <ferror@plt+0x25078>  // b.plast
  428940:	mov	w0, wzr
  428944:	add	x25, x23, #0x2
  428948:	cmp	x25, x20
  42894c:	strb	w0, [x21, #26]
  428950:	b.cs	42895c <ferror@plt+0x250bc>  // b.hs, b.nlast
  428954:	mov	w1, #0x1                   	// #1
  428958:	b	42896c <ferror@plt+0x250cc>
  42895c:	cmp	x24, x20
  428960:	b.cs	4289a0 <ferror@plt+0x25100>  // b.hs, b.nlast
  428964:	subs	w1, w20, w24
  428968:	b.eq	4289a0 <ferror@plt+0x25100>  // b.none
  42896c:	mov	x0, x24
  428970:	bl	43d404 <warn@@Base+0x3d0>
  428974:	b	4289a4 <ferror@plt+0x25104>
  428978:	cmp	x23, x20
  42897c:	b.cs	428990 <ferror@plt+0x250f0>  // b.hs, b.nlast
  428980:	sub	w1, w20, w23
  428984:	sub	w8, w1, #0x1
  428988:	cmp	w8, #0x8
  42898c:	b.cc	4288e0 <ferror@plt+0x25040>  // b.lo, b.ul, b.last
  428990:	strb	wzr, [x21, #25]
  428994:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428998:	add	x1, x1, #0x80b
  42899c:	b	428738 <ferror@plt+0x24e98>
  4289a0:	mov	w0, wzr
  4289a4:	add	x24, x23, #0x3
  4289a8:	cmp	x24, x20
  4289ac:	str	w0, [x21, #28]
  4289b0:	b.cs	4289c8 <ferror@plt+0x25128>  // b.hs, b.nlast
  4289b4:	mov	w1, #0x1                   	// #1
  4289b8:	ldr	x8, [x27, #696]
  4289bc:	mov	x0, x25
  4289c0:	blr	x8
  4289c4:	b	4289e4 <ferror@plt+0x25144>
  4289c8:	cmp	x25, x20
  4289cc:	b.cs	4289e0 <ferror@plt+0x25140>  // b.hs, b.nlast
  4289d0:	sub	w1, w20, w25
  4289d4:	sub	w8, w1, #0x1
  4289d8:	cmp	w8, #0x7
  4289dc:	b.ls	4289b8 <ferror@plt+0x25118>  // b.plast
  4289e0:	mov	w0, wzr
  4289e4:	add	x23, x23, #0x4
  4289e8:	cmp	x23, x20
  4289ec:	strb	w0, [x21, #32]
  4289f0:	b.cs	428a08 <ferror@plt+0x25168>  // b.hs, b.nlast
  4289f4:	mov	w1, #0x1                   	// #1
  4289f8:	ldr	x8, [x27, #696]
  4289fc:	mov	x0, x24
  428a00:	blr	x8
  428a04:	b	428a24 <ferror@plt+0x25184>
  428a08:	cmp	x24, x20
  428a0c:	b.cs	428a20 <ferror@plt+0x25180>  // b.hs, b.nlast
  428a10:	sub	w1, w20, w24
  428a14:	sub	w8, w1, #0x1
  428a18:	cmp	w8, #0x7
  428a1c:	b.ls	4289f8 <ferror@plt+0x25158>  // b.plast
  428a20:	mov	w0, wzr
  428a24:	ldr	x8, [x21]
  428a28:	strb	w0, [x21, #33]
  428a2c:	add	x8, x22, x8
  428a30:	add	x8, x8, x28
  428a34:	cmp	x8, x20
  428a38:	str	x8, [x19]
  428a3c:	b.ls	428ac4 <ferror@plt+0x25224>  // b.plast
  428a40:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428a44:	add	x1, x1, #0x831
  428a48:	mov	w2, #0x5                   	// #5
  428a4c:	mov	x0, xzr
  428a50:	bl	403700 <dcgettext@plt>
  428a54:	adrp	x8, 466000 <_bfd_std_section+0x110>
  428a58:	ldrsw	x9, [x8, #1436]
  428a5c:	ldr	x21, [x21]
  428a60:	adrp	x10, 466000 <_bfd_std_section+0x110>
  428a64:	add	x10, x10, #0x5a0
  428a68:	add	w11, w9, #0x1
  428a6c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  428a70:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  428a74:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  428a78:	mov	x22, x0
  428a7c:	add	x23, x10, x9, lsl #6
  428a80:	and	w9, w11, #0xf
  428a84:	add	x1, x1, #0xe82
  428a88:	add	x2, x2, #0x38
  428a8c:	add	x3, x3, #0x79
  428a90:	mov	x0, sp
  428a94:	str	w9, [x8, #1436]
  428a98:	bl	4030a0 <sprintf@plt>
  428a9c:	mov	x2, sp
  428aa0:	mov	w1, #0x40                  	// #64
  428aa4:	mov	x0, x23
  428aa8:	mov	x3, x21
  428aac:	bl	403160 <snprintf@plt>
  428ab0:	mov	x0, x22
  428ab4:	mov	x1, x23
  428ab8:	bl	43d034 <warn@@Base>
  428abc:	mov	x23, xzr
  428ac0:	str	x20, [x19]
  428ac4:	mov	x0, x23
  428ac8:	ldp	x20, x19, [sp, #112]
  428acc:	ldp	x22, x21, [sp, #96]
  428ad0:	ldp	x24, x23, [sp, #80]
  428ad4:	ldp	x26, x25, [sp, #64]
  428ad8:	ldp	x28, x27, [sp, #48]
  428adc:	ldp	x29, x30, [sp, #32]
  428ae0:	add	sp, sp, #0x80
  428ae4:	ret
  428ae8:	sub	sp, sp, #0x110
  428aec:	add	x8, x0, #0x1
  428af0:	stp	x29, x30, [sp, #176]
  428af4:	stp	x22, x21, [sp, #240]
  428af8:	stp	x20, x19, [sp, #256]
  428afc:	add	x29, sp, #0xb0
  428b00:	mov	w20, w5
  428b04:	mov	x22, x3
  428b08:	mov	x19, x2
  428b0c:	cmp	x8, x2
  428b10:	stp	x28, x27, [sp, #192]
  428b14:	stp	x26, x25, [sp, #208]
  428b18:	stp	x24, x23, [sp, #224]
  428b1c:	stur	x4, [x29, #-64]
  428b20:	str	x8, [sp, #88]
  428b24:	stur	x1, [x29, #-56]
  428b28:	b.cs	428bb8 <ferror@plt+0x25318>  // b.hs, b.nlast
  428b2c:	mov	w1, #0x1                   	// #1
  428b30:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  428b34:	ldr	x8, [x8, #696]
  428b38:	blr	x8
  428b3c:	tst	w0, #0xff
  428b40:	and	w8, w0, #0xff
  428b44:	cset	w9, eq  // eq = none
  428b48:	stur	w9, [x29, #-76]
  428b4c:	stur	w8, [x29, #-44]
  428b50:	cbz	w8, 428bd0 <ferror@plt+0x25330>
  428b54:	ldr	x8, [sp, #88]
  428b58:	mov	w9, wzr
  428b5c:	mov	x11, xzr
  428b60:	add	x10, x8, x11
  428b64:	cmp	x10, x19
  428b68:	b.cs	428b78 <ferror@plt+0x252d8>  // b.hs, b.nlast
  428b6c:	ldrsb	w10, [x10]
  428b70:	add	x11, x11, #0x1
  428b74:	tbnz	w10, #31, 428b60 <ferror@plt+0x252c0>
  428b78:	mov	x10, xzr
  428b7c:	add	x8, x8, w11, uxtw
  428b80:	add	x11, x8, x10
  428b84:	cmp	x11, x19
  428b88:	b.cs	428b98 <ferror@plt+0x252f8>  // b.hs, b.nlast
  428b8c:	ldrsb	w11, [x11]
  428b90:	add	x10, x10, #0x1
  428b94:	tbnz	w11, #31, 428b80 <ferror@plt+0x252e0>
  428b98:	add	x8, x8, w10, uxtw
  428b9c:	cmp	x8, x19
  428ba0:	b.eq	429164 <ferror@plt+0x258c4>  // b.none
  428ba4:	ldur	w10, [x29, #-44]
  428ba8:	add	w9, w9, #0x1
  428bac:	cmp	w10, w9, uxtb
  428bb0:	b.hi	428b5c <ferror@plt+0x252bc>  // b.pmore
  428bb4:	b	428be0 <ferror@plt+0x25340>
  428bb8:	cmp	x0, x19
  428bbc:	b.cs	428bd0 <ferror@plt+0x25330>  // b.hs, b.nlast
  428bc0:	sub	w1, w19, w0
  428bc4:	sub	w8, w1, #0x1
  428bc8:	cmp	w8, #0x7
  428bcc:	b.ls	428b30 <ferror@plt+0x25290>  // b.plast
  428bd0:	mov	w8, #0x1                   	// #1
  428bd4:	stur	w8, [x29, #-76]
  428bd8:	ldr	x8, [sp, #88]
  428bdc:	stur	wzr, [x29, #-44]
  428be0:	mov	x9, xzr
  428be4:	mov	x21, xzr
  428be8:	mov	w11, wzr
  428bec:	mov	w10, #0x1                   	// #1
  428bf0:	b	428c08 <ferror@plt+0x25368>
  428bf4:	orr	w14, w10, #0x2
  428bf8:	cmp	w13, #0x0
  428bfc:	csel	w10, w10, w14, eq  // eq = none
  428c00:	add	x9, x9, #0x1
  428c04:	tbz	w12, #7, 428c4c <ferror@plt+0x253ac>
  428c08:	add	x12, x8, x9
  428c0c:	cmp	x12, x19
  428c10:	b.cs	428c50 <ferror@plt+0x253b0>  // b.hs, b.nlast
  428c14:	ldrb	w12, [x12]
  428c18:	cmp	w11, #0x3f
  428c1c:	and	x13, x12, #0x7f
  428c20:	b.hi	428bf4 <ferror@plt+0x25354>  // b.pmore
  428c24:	mov	w14, w11
  428c28:	lsl	x16, x13, x14
  428c2c:	orr	x21, x16, x21
  428c30:	lsr	x14, x21, x14
  428c34:	orr	w15, w10, #0x2
  428c38:	cmp	x14, x13
  428c3c:	csel	w10, w10, w15, eq  // eq = none
  428c40:	add	w11, w11, #0x7
  428c44:	add	x9, x9, #0x1
  428c48:	tbnz	w12, #7, 428c08 <ferror@plt+0x25368>
  428c4c:	and	w10, w10, #0xfffffffe
  428c50:	add	x24, x8, w9, uxtw
  428c54:	tbnz	w10, #0, 428c68 <ferror@plt+0x253c8>
  428c58:	tbz	w10, #1, 428c80 <ferror@plt+0x253e0>
  428c5c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  428c60:	add	x1, x1, #0xeca
  428c64:	b	428c70 <ferror@plt+0x253d0>
  428c68:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  428c6c:	add	x1, x1, #0xeb9
  428c70:	mov	w2, #0x5                   	// #5
  428c74:	mov	x0, xzr
  428c78:	bl	403700 <dcgettext@plt>
  428c7c:	bl	43cf70 <error@@Base>
  428c80:	cmp	x24, x19
  428c84:	b.eq	429154 <ferror@plt+0x258b4>  // b.none
  428c88:	cbz	x21, 429174 <ferror@plt+0x258d4>
  428c8c:	adrp	x8, 44a000 <warn@@Base+0xcfcc>
  428c90:	adrp	x9, 44a000 <warn@@Base+0xcfcc>
  428c94:	add	x8, x8, #0x439
  428c98:	add	x9, x9, #0x3e6
  428c9c:	cmp	w20, #0x0
  428ca0:	csel	x1, x9, x8, ne  // ne = any
  428ca4:	mov	w2, #0x5                   	// #5
  428ca8:	mov	x0, xzr
  428cac:	str	x21, [sp, #72]
  428cb0:	str	w20, [sp, #68]
  428cb4:	bl	403700 <dcgettext@plt>
  428cb8:	ldur	x8, [x29, #-56]
  428cbc:	sub	x1, x24, x8
  428cc0:	bl	4037a0 <printf@plt>
  428cc4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428cc8:	add	x1, x1, #0x8db
  428ccc:	mov	w2, #0x5                   	// #5
  428cd0:	mov	x0, xzr
  428cd4:	bl	403700 <dcgettext@plt>
  428cd8:	bl	4037a0 <printf@plt>
  428cdc:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  428ce0:	adrp	x26, 447000 <warn@@Base+0x9fcc>
  428ce4:	mov	w21, wzr
  428ce8:	add	x25, x25, #0xeb9
  428cec:	add	x26, x26, #0xeca
  428cf0:	b	428d00 <ferror@plt+0x25460>
  428cf4:	add	w21, w21, #0x1
  428cf8:	cmp	w21, #0x2
  428cfc:	b.eq	428f08 <ferror@plt+0x25668>  // b.none
  428d00:	ldur	w8, [x29, #-76]
  428d04:	tbnz	w8, #0, 428cf4 <ferror@plt+0x25454>
  428d08:	ldr	x28, [sp, #88]
  428d0c:	mov	w23, wzr
  428d10:	b	428d28 <ferror@plt+0x25488>
  428d14:	ldur	w10, [x29, #-44]
  428d18:	add	w23, w23, #0x1
  428d1c:	add	x28, x9, w8, uxtw
  428d20:	cmp	w10, w23, uxtb
  428d24:	b.ls	428cf4 <ferror@plt+0x25454>  // b.plast
  428d28:	mov	x27, xzr
  428d2c:	mov	x20, xzr
  428d30:	mov	w9, wzr
  428d34:	mov	w8, #0x1                   	// #1
  428d38:	b	428d50 <ferror@plt+0x254b0>
  428d3c:	orr	w12, w8, #0x2
  428d40:	cmp	w11, #0x0
  428d44:	csel	w8, w8, w12, eq  // eq = none
  428d48:	add	x27, x27, #0x1
  428d4c:	tbz	w10, #7, 428d94 <ferror@plt+0x254f4>
  428d50:	add	x10, x28, x27
  428d54:	cmp	x10, x19
  428d58:	b.cs	428d98 <ferror@plt+0x254f8>  // b.hs, b.nlast
  428d5c:	ldrb	w10, [x10]
  428d60:	cmp	w9, #0x3f
  428d64:	and	x11, x10, #0x7f
  428d68:	b.hi	428d3c <ferror@plt+0x2549c>  // b.pmore
  428d6c:	mov	w12, w9
  428d70:	lsl	x14, x11, x12
  428d74:	orr	x20, x14, x20
  428d78:	lsr	x12, x20, x12
  428d7c:	orr	w13, w8, #0x2
  428d80:	cmp	x12, x11
  428d84:	csel	w8, w8, w13, eq  // eq = none
  428d88:	add	w9, w9, #0x7
  428d8c:	add	x27, x27, #0x1
  428d90:	tbnz	w10, #7, 428d50 <ferror@plt+0x254b0>
  428d94:	and	w8, w8, #0xfffffffe
  428d98:	mov	x1, x25
  428d9c:	tbnz	w8, #0, 428da8 <ferror@plt+0x25508>
  428da0:	mov	x1, x26
  428da4:	tbz	w8, #1, 428db8 <ferror@plt+0x25518>
  428da8:	mov	w2, #0x5                   	// #5
  428dac:	mov	x0, xzr
  428db0:	bl	403700 <dcgettext@plt>
  428db4:	bl	43cf70 <error@@Base>
  428db8:	cmp	w21, #0x1
  428dbc:	cset	w9, eq  // eq = none
  428dc0:	subs	x8, x20, #0x1
  428dc4:	cset	w10, ne  // ne = any
  428dc8:	cmp	w9, w10
  428dcc:	b.eq	428ee4 <ferror@plt+0x25644>  // b.none
  428dd0:	cmp	x8, #0x4
  428dd4:	b.hi	428e2c <ferror@plt+0x2558c>  // b.pmore
  428dd8:	adrp	x11, 444000 <warn@@Base+0x6fcc>
  428ddc:	add	x11, x11, #0x454
  428de0:	adr	x9, 428df0 <ferror@plt+0x25550>
  428de4:	ldrb	w10, [x11, x8]
  428de8:	add	x9, x9, x10, lsl #2
  428dec:	br	x9
  428df0:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428df4:	mov	w2, #0x5                   	// #5
  428df8:	mov	x0, xzr
  428dfc:	add	x1, x1, #0x8e3
  428e00:	b	428edc <ferror@plt+0x2563c>
  428e04:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428e08:	mov	w2, #0x5                   	// #5
  428e0c:	mov	x0, xzr
  428e10:	add	x1, x1, #0x8ee
  428e14:	b	428edc <ferror@plt+0x2563c>
  428e18:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428e1c:	mov	w2, #0x5                   	// #5
  428e20:	mov	x0, xzr
  428e24:	add	x1, x1, #0x8fa
  428e28:	b	428edc <ferror@plt+0x2563c>
  428e2c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428e30:	mov	w2, #0x5                   	// #5
  428e34:	mov	x0, xzr
  428e38:	add	x1, x1, #0x8ff
  428e3c:	bl	403700 <dcgettext@plt>
  428e40:	adrp	x10, 466000 <_bfd_std_section+0x110>
  428e44:	ldrsw	x8, [x10, #1436]
  428e48:	adrp	x11, 466000 <_bfd_std_section+0x110>
  428e4c:	add	x11, x11, #0x5a0
  428e50:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  428e54:	add	w9, w8, #0x1
  428e58:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  428e5c:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  428e60:	mov	x25, x0
  428e64:	add	x26, x11, x8, lsl #6
  428e68:	and	w8, w9, #0xf
  428e6c:	sub	x0, x29, #0x28
  428e70:	add	x1, x1, #0xe82
  428e74:	add	x2, x2, #0x38
  428e78:	add	x3, x3, #0x79
  428e7c:	str	w8, [x10, #1436]
  428e80:	bl	4030a0 <sprintf@plt>
  428e84:	sub	x2, x29, #0x28
  428e88:	mov	w1, #0x40                  	// #64
  428e8c:	mov	x0, x26
  428e90:	mov	x3, x20
  428e94:	bl	403160 <snprintf@plt>
  428e98:	mov	x0, x25
  428e9c:	adrp	x25, 447000 <warn@@Base+0x9fcc>
  428ea0:	mov	x1, x26
  428ea4:	adrp	x26, 447000 <warn@@Base+0x9fcc>
  428ea8:	add	x25, x25, #0xeb9
  428eac:	add	x26, x26, #0xeca
  428eb0:	bl	4037a0 <printf@plt>
  428eb4:	b	428ee4 <ferror@plt+0x25644>
  428eb8:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428ebc:	mov	w2, #0x5                   	// #5
  428ec0:	mov	x0, xzr
  428ec4:	add	x1, x1, #0x8e9
  428ec8:	b	428edc <ferror@plt+0x2563c>
  428ecc:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  428ed0:	mov	w2, #0x5                   	// #5
  428ed4:	mov	x0, xzr
  428ed8:	add	x1, x1, #0x8f4
  428edc:	bl	403700 <dcgettext@plt>
  428ee0:	bl	4037a0 <printf@plt>
  428ee4:	mov	x8, xzr
  428ee8:	add	x9, x28, w27, uxtw
  428eec:	add	x10, x9, x8
  428ef0:	cmp	x10, x19
  428ef4:	b.cs	428d14 <ferror@plt+0x25474>  // b.hs, b.nlast
  428ef8:	ldrsb	w10, [x10]
  428efc:	add	x8, x8, #0x1
  428f00:	tbnz	w10, #31, 428eec <ferror@plt+0x2564c>
  428f04:	b	428d14 <ferror@plt+0x25474>
  428f08:	adrp	x8, 465000 <_sch_istable+0x1c50>
  428f0c:	ldr	x1, [x8, #3816]
  428f10:	mov	w0, #0xa                   	// #10
  428f14:	bl	4030b0 <putc@plt>
  428f18:	adrp	x26, 447000 <warn@@Base+0x9fcc>
  428f1c:	mov	x20, xzr
  428f20:	add	x26, x26, #0xeb9
  428f24:	stur	x24, [x29, #-72]
  428f28:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  428f2c:	add	x0, x0, #0x921
  428f30:	mov	w1, w20
  428f34:	str	x20, [sp, #80]
  428f38:	bl	4037a0 <printf@plt>
  428f3c:	mov	w23, wzr
  428f40:	b	428f50 <ferror@plt+0x256b0>
  428f44:	add	w23, w23, #0x1
  428f48:	cmp	w23, #0x2
  428f4c:	b.eq	429120 <ferror@plt+0x25880>  // b.none
  428f50:	ldur	x24, [x29, #-72]
  428f54:	ldur	w8, [x29, #-76]
  428f58:	tbnz	w8, #0, 428f44 <ferror@plt+0x256a4>
  428f5c:	ldur	x24, [x29, #-72]
  428f60:	ldr	x21, [sp, #88]
  428f64:	mov	w28, wzr
  428f68:	b	428ffc <ferror@plt+0x2575c>
  428f6c:	mov	w2, #0x5                   	// #5
  428f70:	mov	x0, xzr
  428f74:	bl	403700 <dcgettext@plt>
  428f78:	bl	43cf70 <error@@Base>
  428f7c:	cmp	w23, #0x1
  428f80:	cset	w10, eq  // eq = none
  428f84:	cmp	x27, #0x1
  428f88:	cset	w11, eq  // eq = none
  428f8c:	eor	w10, w10, w11
  428f90:	mov	w11, #0xffffffff            	// #-1
  428f94:	ldr	w8, [x22, #36]
  428f98:	ldrh	w9, [x22, #8]
  428f9c:	str	w11, [sp, #56]
  428fa0:	mov	w11, #0x9                   	// #9
  428fa4:	strb	w11, [sp, #48]
  428fa8:	ldur	x11, [x29, #-64]
  428fac:	ldur	x3, [x29, #-56]
  428fb0:	mov	x0, xzr
  428fb4:	mov	x1, x20
  428fb8:	mov	x2, xzr
  428fbc:	mov	x4, x24
  428fc0:	mov	x5, x19
  428fc4:	mov	x6, xzr
  428fc8:	mov	x7, xzr
  428fcc:	str	xzr, [sp, #40]
  428fd0:	str	x11, [sp, #32]
  428fd4:	str	w10, [sp, #24]
  428fd8:	str	xzr, [sp, #16]
  428fdc:	str	w9, [sp, #8]
  428fe0:	str	x8, [sp]
  428fe4:	bl	41e5d8 <ferror@plt+0x1ad38>
  428fe8:	ldur	w8, [x29, #-44]
  428fec:	add	w28, w28, #0x1
  428ff0:	mov	x24, x0
  428ff4:	cmp	w8, w28, uxtb
  428ff8:	b.ls	428f44 <ferror@plt+0x256a4>  // b.plast
  428ffc:	mov	x25, xzr
  429000:	mov	x27, xzr
  429004:	mov	w9, wzr
  429008:	mov	w8, #0x1                   	// #1
  42900c:	b	429024 <ferror@plt+0x25784>
  429010:	orr	w12, w8, #0x2
  429014:	cmp	w11, #0x0
  429018:	csel	w8, w8, w12, eq  // eq = none
  42901c:	add	x25, x25, #0x1
  429020:	tbz	w10, #7, 429068 <ferror@plt+0x257c8>
  429024:	add	x10, x21, x25
  429028:	cmp	x10, x19
  42902c:	b.cs	42906c <ferror@plt+0x257cc>  // b.hs, b.nlast
  429030:	ldrb	w10, [x10]
  429034:	cmp	w9, #0x3f
  429038:	and	x11, x10, #0x7f
  42903c:	b.hi	429010 <ferror@plt+0x25770>  // b.pmore
  429040:	mov	w12, w9
  429044:	lsl	x14, x11, x12
  429048:	orr	x27, x14, x27
  42904c:	lsr	x12, x27, x12
  429050:	orr	w13, w8, #0x2
  429054:	cmp	x12, x11
  429058:	csel	w8, w8, w13, eq  // eq = none
  42905c:	add	w9, w9, #0x7
  429060:	add	x25, x25, #0x1
  429064:	tbnz	w10, #7, 429024 <ferror@plt+0x25784>
  429068:	and	w8, w8, #0xfffffffe
  42906c:	mov	x1, x26
  429070:	tbnz	w8, #0, 429080 <ferror@plt+0x257e0>
  429074:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429078:	add	x1, x1, #0xeca
  42907c:	tbz	w8, #1, 429090 <ferror@plt+0x257f0>
  429080:	mov	w2, #0x5                   	// #5
  429084:	mov	x0, xzr
  429088:	bl	403700 <dcgettext@plt>
  42908c:	bl	43cf70 <error@@Base>
  429090:	mov	x9, xzr
  429094:	mov	x20, xzr
  429098:	mov	w11, wzr
  42909c:	add	x10, x21, w25, uxtw
  4290a0:	mov	w8, #0x1                   	// #1
  4290a4:	b	4290bc <ferror@plt+0x2581c>
  4290a8:	orr	w14, w8, #0x2
  4290ac:	cmp	w13, #0x0
  4290b0:	csel	w8, w8, w14, eq  // eq = none
  4290b4:	add	x9, x9, #0x1
  4290b8:	tbz	w12, #7, 429100 <ferror@plt+0x25860>
  4290bc:	add	x12, x10, x9
  4290c0:	cmp	x12, x19
  4290c4:	b.cs	429104 <ferror@plt+0x25864>  // b.hs, b.nlast
  4290c8:	ldrb	w12, [x12]
  4290cc:	cmp	w11, #0x3f
  4290d0:	and	x13, x12, #0x7f
  4290d4:	b.hi	4290a8 <ferror@plt+0x25808>  // b.pmore
  4290d8:	mov	w14, w11
  4290dc:	lsl	x16, x13, x14
  4290e0:	orr	x20, x16, x20
  4290e4:	lsr	x14, x20, x14
  4290e8:	orr	w15, w8, #0x2
  4290ec:	cmp	x14, x13
  4290f0:	csel	w8, w8, w15, eq  // eq = none
  4290f4:	add	w11, w11, #0x7
  4290f8:	add	x9, x9, #0x1
  4290fc:	tbnz	w12, #7, 4290bc <ferror@plt+0x2581c>
  429100:	and	w8, w8, #0xfffffffe
  429104:	add	x21, x10, w9, uxtw
  429108:	mov	x1, x26
  42910c:	tbnz	w8, #0, 428f6c <ferror@plt+0x256cc>
  429110:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429114:	add	x1, x1, #0xeca
  429118:	tbnz	w8, #1, 428f6c <ferror@plt+0x256cc>
  42911c:	b	428f7c <ferror@plt+0x256dc>
  429120:	cmp	x24, x19
  429124:	b.eq	429184 <ferror@plt+0x258e4>  // b.none
  429128:	adrp	x8, 465000 <_sch_istable+0x1c50>
  42912c:	ldr	x1, [x8, #3816]
  429130:	ldr	x20, [sp, #80]
  429134:	mov	w0, #0xa                   	// #10
  429138:	add	x20, x20, #0x1
  42913c:	bl	4030b0 <putc@plt>
  429140:	ldr	x8, [sp, #72]
  429144:	stur	x24, [x29, #-72]
  429148:	cmp	x20, x8
  42914c:	b.cc	428f28 <ferror@plt+0x25688>  // b.lo, b.ul, b.last
  429150:	b	4291e8 <ferror@plt+0x25948>
  429154:	cbz	w20, 429198 <ferror@plt+0x258f8>
  429158:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42915c:	add	x1, x1, #0x8ab
  429160:	b	4291d4 <ferror@plt+0x25934>
  429164:	cbz	w20, 4291a4 <ferror@plt+0x25904>
  429168:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42916c:	add	x1, x1, #0x85f
  429170:	b	4291d4 <ferror@plt+0x25934>
  429174:	cbz	w20, 4291b0 <ferror@plt+0x25910>
  429178:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42917c:	add	x1, x1, #0x3c5
  429180:	b	4291b8 <ferror@plt+0x25918>
  429184:	ldr	w8, [sp, #68]
  429188:	cbz	w8, 4291cc <ferror@plt+0x2592c>
  42918c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  429190:	add	x1, x1, #0x926
  429194:	b	4291d4 <ferror@plt+0x25934>
  429198:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  42919c:	add	x1, x1, #0x8c3
  4291a0:	b	4291d4 <ferror@plt+0x25934>
  4291a4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4291a8:	add	x1, x1, #0x885
  4291ac:	b	4291d4 <ferror@plt+0x25934>
  4291b0:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4291b4:	add	x1, x1, #0x418
  4291b8:	mov	w2, #0x5                   	// #5
  4291bc:	mov	x0, xzr
  4291c0:	bl	403700 <dcgettext@plt>
  4291c4:	bl	4037a0 <printf@plt>
  4291c8:	b	4291e8 <ferror@plt+0x25948>
  4291cc:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4291d0:	add	x1, x1, #0x946
  4291d4:	mov	w2, #0x5                   	// #5
  4291d8:	mov	x0, xzr
  4291dc:	bl	403700 <dcgettext@plt>
  4291e0:	bl	43d034 <warn@@Base>
  4291e4:	mov	x24, x19
  4291e8:	mov	x0, x24
  4291ec:	ldp	x20, x19, [sp, #256]
  4291f0:	ldp	x22, x21, [sp, #240]
  4291f4:	ldp	x24, x23, [sp, #224]
  4291f8:	ldp	x26, x25, [sp, #208]
  4291fc:	ldp	x28, x27, [sp, #192]
  429200:	ldp	x29, x30, [sp, #176]
  429204:	add	sp, sp, #0x110
  429208:	ret
  42920c:	sub	sp, sp, #0x90
  429210:	stp	x29, x30, [sp, #48]
  429214:	stp	x28, x27, [sp, #64]
  429218:	stp	x26, x25, [sp, #80]
  42921c:	stp	x24, x23, [sp, #96]
  429220:	stp	x22, x21, [sp, #112]
  429224:	stp	x20, x19, [sp, #128]
  429228:	ldr	x28, [x0, #32]
  42922c:	ldr	x19, [x0, #48]
  429230:	mov	x21, x0
  429234:	mov	x0, x1
  429238:	add	x29, sp, #0x30
  42923c:	mov	w20, w2
  429240:	bl	424f5c <ferror@plt+0x216bc>
  429244:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  429248:	ldr	w8, [x8, #620]
  42924c:	str	x21, [sp, #8]
  429250:	cbz	w8, 429284 <ferror@plt+0x259e4>
  429254:	ldr	x8, [x21, #24]
  429258:	cbz	x8, 429284 <ferror@plt+0x259e4>
  42925c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429260:	add	x1, x1, #0x789
  429264:	mov	w2, #0x5                   	// #5
  429268:	mov	x0, xzr
  42926c:	bl	403700 <dcgettext@plt>
  429270:	ldp	x1, x2, [x21, #16]
  429274:	bl	4037a0 <printf@plt>
  429278:	cmp	x19, #0x1
  42927c:	b.ge	4292a8 <ferror@plt+0x25a08>  // b.tcont
  429280:	b	429730 <ferror@plt+0x25e90>
  429284:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429288:	add	x1, x1, #0x7b8
  42928c:	mov	w2, #0x5                   	// #5
  429290:	mov	x0, xzr
  429294:	bl	403700 <dcgettext@plt>
  429298:	ldr	x1, [x21, #16]
  42929c:	bl	4037a0 <printf@plt>
  4292a0:	cmp	x19, #0x1
  4292a4:	b.lt	429730 <ferror@plt+0x25e90>  // b.tstop
  4292a8:	adrp	x8, 44a000 <warn@@Base+0xcfcc>
  4292ac:	adrp	x9, 44a000 <warn@@Base+0xcfcc>
  4292b0:	add	x8, x8, #0xec4
  4292b4:	add	x9, x9, #0xea3
  4292b8:	cmp	w20, #0x0
  4292bc:	add	x27, x28, x19
  4292c0:	adrp	x26, 469000 <_bfd_std_section+0x3110>
  4292c4:	csel	x8, x9, x8, ne  // ne = any
  4292c8:	str	x8, [sp]
  4292cc:	b	4292d8 <ferror@plt+0x25a38>
  4292d0:	cmp	x28, x27
  4292d4:	b.cs	429730 <ferror@plt+0x25e90>  // b.hs, b.nlast
  4292d8:	add	x21, x28, #0x4
  4292dc:	sub	w8, w27, w28
  4292e0:	cmp	x21, x27
  4292e4:	mov	w19, #0x4                   	// #4
  4292e8:	csel	w1, w19, w8, cc  // cc = lo, ul, last
  4292ec:	sub	w8, w1, #0x1
  4292f0:	cmp	w8, #0x7
  4292f4:	b.ls	429300 <ferror@plt+0x25a60>  // b.plast
  4292f8:	mov	x22, xzr
  4292fc:	b	429334 <ferror@plt+0x25a94>
  429300:	ldr	x8, [x26, #696]
  429304:	mov	x0, x28
  429308:	blr	x8
  42930c:	mov	w8, #0xffffffff            	// #-1
  429310:	cmp	x0, x8
  429314:	b.ne	42932c <ferror@plt+0x25a8c>  // b.any
  429318:	add	x28, x28, #0xc
  42931c:	cmp	x28, x27
  429320:	b.cs	429340 <ferror@plt+0x25aa0>  // b.hs, b.nlast
  429324:	mov	w1, #0x8                   	// #8
  429328:	b	429360 <ferror@plt+0x25ac0>
  42932c:	mov	x22, x0
  429330:	mov	w19, #0x4                   	// #4
  429334:	mov	x28, x21
  429338:	mov	w21, #0x4                   	// #4
  42933c:	b	429378 <ferror@plt+0x25ad8>
  429340:	cmp	x21, x27
  429344:	b.cs	429358 <ferror@plt+0x25ab8>  // b.hs, b.nlast
  429348:	sub	w1, w27, w21
  42934c:	sub	w8, w1, #0x1
  429350:	cmp	w8, #0x7
  429354:	b.ls	429360 <ferror@plt+0x25ac0>  // b.plast
  429358:	mov	x22, xzr
  42935c:	b	429370 <ferror@plt+0x25ad0>
  429360:	ldr	x8, [x26, #696]
  429364:	mov	x0, x21
  429368:	blr	x8
  42936c:	mov	x22, x0
  429370:	mov	w19, #0x8                   	// #8
  429374:	mov	w21, #0xc                   	// #12
  429378:	ldr	x10, [sp, #8]
  42937c:	ldr	x8, [x10, #32]
  429380:	sub	x23, x28, x8
  429384:	adds	x8, x23, x22
  429388:	b.cs	4296a4 <ferror@plt+0x25e04>  // b.hs, b.nlast
  42938c:	ldr	x9, [x10, #48]
  429390:	cmp	x8, x9
  429394:	b.hi	4296a4 <ferror@plt+0x25e04>  // b.pmore
  429398:	add	x24, x28, #0x2
  42939c:	cmp	x24, x27
  4293a0:	b.cs	4293bc <ferror@plt+0x25b1c>  // b.hs, b.nlast
  4293a4:	mov	w1, #0x2                   	// #2
  4293a8:	ldr	x8, [x26, #696]
  4293ac:	mov	x0, x28
  4293b0:	blr	x8
  4293b4:	mov	x23, x0
  4293b8:	b	4293d8 <ferror@plt+0x25b38>
  4293bc:	cmp	x28, x27
  4293c0:	b.cs	4293d4 <ferror@plt+0x25b34>  // b.hs, b.nlast
  4293c4:	sub	w1, w27, w28
  4293c8:	sub	w8, w1, #0x1
  4293cc:	cmp	w8, #0x7
  4293d0:	b.ls	4293a8 <ferror@plt+0x25b08>  // b.plast
  4293d4:	mov	w23, wzr
  4293d8:	add	x21, x24, x19
  4293dc:	cmp	x21, x27
  4293e0:	mov	w1, w19
  4293e4:	b.cc	4293f4 <ferror@plt+0x25b54>  // b.lo, b.ul, b.last
  4293e8:	cmp	x24, x27
  4293ec:	b.cs	429400 <ferror@plt+0x25b60>  // b.hs, b.nlast
  4293f0:	sub	w1, w27, w24
  4293f4:	sub	w8, w1, #0x1
  4293f8:	cmp	w8, #0x7
  4293fc:	b.ls	429408 <ferror@plt+0x25b68>  // b.plast
  429400:	mov	x25, xzr
  429404:	b	429418 <ferror@plt+0x25b78>
  429408:	ldr	x8, [x26, #696]
  42940c:	mov	x0, x24
  429410:	blr	x8
  429414:	mov	x25, x0
  429418:	adrp	x8, 466000 <_bfd_std_section+0x110>
  42941c:	ldr	w8, [x8, #1328]
  429420:	add	w9, w8, #0x1
  429424:	cmp	w9, #0x2
  429428:	b.cc	429474 <ferror@plt+0x25bd4>  // b.lo, b.ul, b.last
  42942c:	adrp	x9, 466000 <_bfd_std_section+0x110>
  429430:	ldr	x9, [x9, #1320]
  429434:	add	x9, x9, #0x10
  429438:	ldr	x10, [x9]
  42943c:	cmp	x10, x25
  429440:	b.eq	429474 <ferror@plt+0x25bd4>  // b.none
  429444:	subs	x8, x8, #0x1
  429448:	add	x9, x9, #0x68
  42944c:	b.ne	429438 <ferror@plt+0x25b98>  // b.any
  429450:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  429454:	mov	w2, #0x5                   	// #5
  429458:	mov	x0, xzr
  42945c:	add	x1, x1, #0x78b
  429460:	bl	403700 <dcgettext@plt>
  429464:	ldr	x8, [sp, #8]
  429468:	mov	x1, x25
  42946c:	ldr	x2, [x8, #16]
  429470:	bl	43d034 <warn@@Base>
  429474:	add	x24, x21, x19
  429478:	cmp	x24, x27
  42947c:	mov	w1, w19
  429480:	b.cc	429490 <ferror@plt+0x25bf0>  // b.lo, b.ul, b.last
  429484:	cmp	x21, x27
  429488:	b.cs	42949c <ferror@plt+0x25bfc>  // b.hs, b.nlast
  42948c:	sub	w1, w27, w21
  429490:	sub	w8, w1, #0x1
  429494:	cmp	w8, #0x7
  429498:	b.ls	4294a4 <ferror@plt+0x25c04>  // b.plast
  42949c:	mov	x21, xzr
  4294a0:	b	4294b4 <ferror@plt+0x25c14>
  4294a4:	ldr	x8, [x26, #696]
  4294a8:	mov	x0, x21
  4294ac:	blr	x8
  4294b0:	mov	x21, x0
  4294b4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4294b8:	mov	w2, #0x5                   	// #5
  4294bc:	mov	x0, xzr
  4294c0:	add	x1, x1, #0xdbd
  4294c4:	add	x28, x28, x22
  4294c8:	bl	403700 <dcgettext@plt>
  4294cc:	mov	x1, x22
  4294d0:	bl	4037a0 <printf@plt>
  4294d4:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4294d8:	mov	w2, #0x5                   	// #5
  4294dc:	mov	x0, xzr
  4294e0:	add	x1, x1, #0xde9
  4294e4:	bl	403700 <dcgettext@plt>
  4294e8:	and	w1, w23, #0xffff
  4294ec:	bl	4037a0 <printf@plt>
  4294f0:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  4294f4:	mov	w2, #0x5                   	// #5
  4294f8:	mov	x0, xzr
  4294fc:	add	x1, x1, #0xe14
  429500:	bl	403700 <dcgettext@plt>
  429504:	mov	x1, x25
  429508:	bl	4037a0 <printf@plt>
  42950c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  429510:	mov	w2, #0x5                   	// #5
  429514:	mov	x0, xzr
  429518:	add	x1, x1, #0xe42
  42951c:	bl	403700 <dcgettext@plt>
  429520:	mov	x1, x21
  429524:	bl	4037a0 <printf@plt>
  429528:	and	w8, w23, #0xfffe
  42952c:	cmp	w8, #0x2
  429530:	b.ne	429670 <ferror@plt+0x25dd0>  // b.any
  429534:	ldr	x1, [sp]
  429538:	mov	w2, #0x5                   	// #5
  42953c:	mov	x0, xzr
  429540:	bl	403700 <dcgettext@plt>
  429544:	bl	4037a0 <printf@plt>
  429548:	b	429588 <ferror@plt+0x25ce8>
  42954c:	sub	x24, x24, #0x1
  429550:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  429554:	add	x0, x0, #0xef1
  429558:	mov	x1, x21
  42955c:	mov	w2, w24
  429560:	mov	x3, x23
  429564:	bl	4037a0 <printf@plt>
  429568:	mov	x22, x23
  42956c:	mov	x0, x22
  429570:	mov	x1, x24
  429574:	bl	403020 <strnlen@plt>
  429578:	add	x8, x0, x22
  42957c:	add	x24, x8, #0x1
  429580:	cmp	x24, x27
  429584:	b.cs	4292d0 <ferror@plt+0x25a30>  // b.hs, b.nlast
  429588:	add	x23, x24, x19
  42958c:	cmp	x23, x27
  429590:	mov	w1, w19
  429594:	b.cc	4295a4 <ferror@plt+0x25d04>  // b.lo, b.ul, b.last
  429598:	cmp	x24, x27
  42959c:	b.cs	4292d0 <ferror@plt+0x25a30>  // b.hs, b.nlast
  4295a0:	sub	w1, w27, w24
  4295a4:	sub	w8, w1, #0x1
  4295a8:	cmp	w8, #0x7
  4295ac:	b.hi	4292d0 <ferror@plt+0x25a30>  // b.pmore
  4295b0:	ldr	x8, [x26, #696]
  4295b4:	mov	x0, x24
  4295b8:	blr	x8
  4295bc:	cbz	x0, 4292d0 <ferror@plt+0x25a30>
  4295c0:	cmp	x23, x27
  4295c4:	b.cs	4292d0 <ferror@plt+0x25a30>  // b.hs, b.nlast
  4295c8:	mov	x21, x0
  4295cc:	sub	x24, x27, x23
  4295d0:	cbz	w20, 42954c <ferror@plt+0x25cac>
  4295d4:	add	x22, x23, #0x1
  4295d8:	cmp	x22, x27
  4295dc:	csinc	w1, w24, wzr, cs  // cs = hs, nlast
  4295e0:	sub	w8, w1, #0x1
  4295e4:	cmp	w8, #0x7
  4295e8:	b.ls	4295f4 <ferror@plt+0x25d54>  // b.plast
  4295ec:	mov	w23, wzr
  4295f0:	b	429604 <ferror@plt+0x25d64>
  4295f4:	ldr	x8, [x26, #696]
  4295f8:	mov	x0, x23
  4295fc:	blr	x8
  429600:	mov	x23, x0
  429604:	adrp	x9, 446000 <warn@@Base+0x8fcc>
  429608:	ubfx	w8, w23, #4, #3
  42960c:	add	x9, x9, #0x190
  429610:	ldr	x1, [x9, w8, uxtw #3]
  429614:	mov	w2, #0x5                   	// #5
  429618:	mov	x0, xzr
  42961c:	sub	x24, x24, #0x2
  429620:	bl	403700 <dcgettext@plt>
  429624:	adrp	x8, 449000 <warn@@Base+0xbfcc>
  429628:	adrp	x9, 450000 <warn@@Base+0x12fcc>
  42962c:	tst	w23, #0x80
  429630:	add	x8, x8, #0x6b
  429634:	add	x9, x9, #0x552
  429638:	mov	x25, x0
  42963c:	csel	x1, x9, x8, eq  // eq = none
  429640:	mov	w2, #0x5                   	// #5
  429644:	mov	x0, xzr
  429648:	bl	403700 <dcgettext@plt>
  42964c:	mov	x2, x0
  429650:	adrp	x0, 44a000 <warn@@Base+0xcfcc>
  429654:	add	x0, x0, #0xed6
  429658:	mov	x1, x21
  42965c:	mov	x3, x25
  429660:	mov	w4, w24
  429664:	mov	x5, x22
  429668:	bl	4037a0 <printf@plt>
  42966c:	b	42956c <ferror@plt+0x25ccc>
  429670:	adrp	x8, 468000 <_bfd_std_section+0x2110>
  429674:	ldrb	w8, [x8, #4040]
  429678:	tbnz	w8, #0, 4292d0 <ferror@plt+0x25a30>
  42967c:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  429680:	mov	w2, #0x5                   	// #5
  429684:	mov	x0, xzr
  429688:	add	x1, x1, #0xe6e
  42968c:	bl	403700 <dcgettext@plt>
  429690:	bl	43d034 <warn@@Base>
  429694:	adrp	x8, 468000 <_bfd_std_section+0x2110>
  429698:	mov	w9, #0x1                   	// #1
  42969c:	strb	w9, [x8, #4040]
  4296a0:	b	4292d0 <ferror@plt+0x25a30>
  4296a4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4296a8:	add	x1, x1, #0xaa7
  4296ac:	mov	w2, #0x5                   	// #5
  4296b0:	mov	x0, xzr
  4296b4:	mov	x19, x10
  4296b8:	bl	403700 <dcgettext@plt>
  4296bc:	adrp	x8, 466000 <_bfd_std_section+0x110>
  4296c0:	ldrsw	x9, [x8, #1436]
  4296c4:	ldr	x19, [x19, #16]
  4296c8:	adrp	x10, 466000 <_bfd_std_section+0x110>
  4296cc:	add	x10, x10, #0x5a0
  4296d0:	add	w11, w9, #0x1
  4296d4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  4296d8:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  4296dc:	adrp	x3, 44a000 <warn@@Base+0xcfcc>
  4296e0:	mov	x20, x0
  4296e4:	sub	x21, x23, x21
  4296e8:	add	x23, x10, x9, lsl #6
  4296ec:	and	w9, w11, #0xf
  4296f0:	add	x1, x1, #0xe82
  4296f4:	add	x2, x2, #0x38
  4296f8:	add	x3, x3, #0xdbb
  4296fc:	add	x0, sp, #0x10
  429700:	str	w9, [x8, #1436]
  429704:	bl	4030a0 <sprintf@plt>
  429708:	add	x2, sp, #0x10
  42970c:	mov	w1, #0x40                  	// #64
  429710:	mov	x0, x23
  429714:	mov	x3, x22
  429718:	bl	403160 <snprintf@plt>
  42971c:	mov	x0, x20
  429720:	mov	x1, x19
  429724:	mov	x2, x21
  429728:	mov	x3, x23
  42972c:	bl	43d034 <warn@@Base>
  429730:	adrp	x8, 465000 <_sch_istable+0x1c50>
  429734:	ldr	x1, [x8, #3816]
  429738:	ldp	x20, x19, [sp, #128]
  42973c:	ldp	x22, x21, [sp, #112]
  429740:	ldp	x24, x23, [sp, #96]
  429744:	ldp	x26, x25, [sp, #80]
  429748:	ldp	x28, x27, [sp, #64]
  42974c:	ldp	x29, x30, [sp, #48]
  429750:	mov	w0, #0xa                   	// #10
  429754:	add	sp, sp, #0x90
  429758:	b	4030b0 <putc@plt>
  42975c:	adrp	x9, 468000 <_bfd_std_section+0x2110>
  429760:	ldr	w8, [x0]
  429764:	ldr	x10, [x9, #4048]
  429768:	ldr	w9, [x1]
  42976c:	ldr	x11, [x10, x8, lsl #3]
  429770:	ldr	x10, [x10, x9, lsl #3]
  429774:	cmp	x11, x10
  429778:	cset	w12, hi  // hi = pmore
  42977c:	cmp	x10, x11
  429780:	cset	w10, hi  // hi = pmore
  429784:	subs	w0, w12, w10
  429788:	b.eq	429790 <ferror@plt+0x25ef0>  // b.none
  42978c:	ret
  429790:	adrp	x10, 468000 <_bfd_std_section+0x2110>
  429794:	ldr	x10, [x10, #4056]
  429798:	ldr	x8, [x10, x8, lsl #3]
  42979c:	ldr	x9, [x10, x9, lsl #3]
  4297a0:	cmp	x8, x9
  4297a4:	cset	w10, hi  // hi = pmore
  4297a8:	cmp	x9, x8
  4297ac:	cset	w8, hi  // hi = pmore
  4297b0:	sub	w0, w10, w8
  4297b4:	ret
  4297b8:	sub	sp, sp, #0x70
  4297bc:	adrp	x10, 466000 <_bfd_std_section+0x110>
  4297c0:	stp	x29, x30, [sp, #16]
  4297c4:	stp	x28, x27, [sp, #32]
  4297c8:	stp	x26, x25, [sp, #48]
  4297cc:	stp	x24, x23, [sp, #64]
  4297d0:	stp	x22, x21, [sp, #80]
  4297d4:	stp	x20, x19, [sp, #96]
  4297d8:	ldr	x10, [x10, #1320]
  4297dc:	ldr	x8, [x0, #32]
  4297e0:	ldr	x9, [x0, #48]
  4297e4:	mov	w11, #0x68                  	// #104
  4297e8:	adrp	x12, 465000 <_sch_istable+0x1c50>
  4297ec:	mov	x21, x1
  4297f0:	ldr	x24, [x1]
  4297f4:	umull	x11, w2, w11
  4297f8:	ldr	x1, [x12, #3816]
  4297fc:	ldr	w19, [x10, x11]
  429800:	add	x8, x8, x9
  429804:	mov	x20, x0
  429808:	cmp	x8, x3
  42980c:	mov	w0, #0xa                   	// #10
  429810:	add	x29, sp, #0x10
  429814:	csel	x28, x3, x8, hi  // hi = pmore
  429818:	bl	4030b0 <putc@plt>
  42981c:	cmp	x24, x28
  429820:	str	x21, [sp, #8]
  429824:	b.cs	4299e8 <ferror@plt+0x26148>  // b.hs, b.nlast
  429828:	lsl	w8, w19, #1
  42982c:	cmp	w19, #0x0
  429830:	mov	w9, #0x3                   	// #3
  429834:	adrp	x19, 447000 <warn@@Base+0x9fcc>
  429838:	adrp	x21, 447000 <warn@@Base+0x9fcc>
  42983c:	adrp	x22, 44b000 <warn@@Base+0xdfcc>
  429840:	sub	w8, w8, #0x1
  429844:	add	x19, x19, #0xeb9
  429848:	add	x21, x21, #0xeca
  42984c:	add	x22, x22, #0x749
  429850:	csel	w23, w9, w8, eq  // eq = none
  429854:	b	4298b8 <ferror@plt+0x26018>
  429858:	mov	w2, #0x5                   	// #5
  42985c:	mov	x0, xzr
  429860:	bl	403700 <dcgettext@plt>
  429864:	bl	43cf70 <error@@Base>
  429868:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  42986c:	add	x0, x0, #0x729
  429870:	mov	x1, x26
  429874:	bl	4037a0 <printf@plt>
  429878:	mov	x0, x22
  42987c:	mov	w1, w23
  429880:	mov	x2, x25
  429884:	bl	4037a0 <printf@plt>
  429888:	mov	x0, x22
  42988c:	mov	w1, w23
  429890:	mov	x2, x27
  429894:	bl	4037a0 <printf@plt>
  429898:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  42989c:	mov	w2, #0x5                   	// #5
  4298a0:	mov	x0, xzr
  4298a4:	add	x1, x1, #0x735
  4298a8:	bl	403700 <dcgettext@plt>
  4298ac:	bl	4037a0 <printf@plt>
  4298b0:	cmp	x24, x28
  4298b4:	b.cs	4299e8 <ferror@plt+0x26148>  // b.hs, b.nlast
  4298b8:	ldr	x8, [x20, #32]
  4298bc:	mov	x9, xzr
  4298c0:	mov	x25, xzr
  4298c4:	mov	w10, wzr
  4298c8:	sub	x26, x24, x8
  4298cc:	mov	w8, #0x1                   	// #1
  4298d0:	b	4298e8 <ferror@plt+0x26048>
  4298d4:	orr	w13, w8, #0x2
  4298d8:	cmp	w12, #0x0
  4298dc:	csel	w8, w8, w13, eq  // eq = none
  4298e0:	add	x9, x9, #0x1
  4298e4:	tbz	w11, #7, 42992c <ferror@plt+0x2608c>
  4298e8:	add	x11, x24, x9
  4298ec:	cmp	x11, x28
  4298f0:	b.cs	429930 <ferror@plt+0x26090>  // b.hs, b.nlast
  4298f4:	ldrb	w11, [x11]
  4298f8:	cmp	w10, #0x3f
  4298fc:	and	x12, x11, #0x7f
  429900:	b.hi	4298d4 <ferror@plt+0x26034>  // b.pmore
  429904:	mov	w13, w10
  429908:	lsl	x15, x12, x13
  42990c:	orr	x25, x15, x25
  429910:	lsr	x13, x25, x13
  429914:	orr	w14, w8, #0x2
  429918:	cmp	x13, x12
  42991c:	csel	w8, w8, w14, eq  // eq = none
  429920:	add	w10, w10, #0x7
  429924:	add	x9, x9, #0x1
  429928:	tbnz	w11, #7, 4298e8 <ferror@plt+0x26048>
  42992c:	and	w8, w8, #0xfffffffe
  429930:	add	x24, x24, w9, uxtw
  429934:	mov	x1, x19
  429938:	tbnz	w8, #0, 429944 <ferror@plt+0x260a4>
  42993c:	mov	x1, x21
  429940:	tbz	w8, #1, 429954 <ferror@plt+0x260b4>
  429944:	mov	w2, #0x5                   	// #5
  429948:	mov	x0, xzr
  42994c:	bl	403700 <dcgettext@plt>
  429950:	bl	43cf70 <error@@Base>
  429954:	cmp	x24, x28
  429958:	b.eq	4299e4 <ferror@plt+0x26144>  // b.none
  42995c:	mov	x9, xzr
  429960:	mov	x27, xzr
  429964:	mov	w10, wzr
  429968:	mov	w8, #0x1                   	// #1
  42996c:	b	429984 <ferror@plt+0x260e4>
  429970:	orr	w13, w8, #0x2
  429974:	cmp	w12, #0x0
  429978:	csel	w8, w8, w13, eq  // eq = none
  42997c:	add	x9, x9, #0x1
  429980:	tbz	w11, #7, 4299c8 <ferror@plt+0x26128>
  429984:	add	x11, x24, x9
  429988:	cmp	x11, x28
  42998c:	b.cs	4299cc <ferror@plt+0x2612c>  // b.hs, b.nlast
  429990:	ldrb	w11, [x11]
  429994:	cmp	w10, #0x3f
  429998:	and	x12, x11, #0x7f
  42999c:	b.hi	429970 <ferror@plt+0x260d0>  // b.pmore
  4299a0:	mov	w13, w10
  4299a4:	lsl	x15, x12, x13
  4299a8:	orr	x27, x15, x27
  4299ac:	lsr	x13, x27, x13
  4299b0:	orr	w14, w8, #0x2
  4299b4:	cmp	x13, x12
  4299b8:	csel	w8, w8, w14, eq  // eq = none
  4299bc:	add	w10, w10, #0x7
  4299c0:	add	x9, x9, #0x1
  4299c4:	tbnz	w11, #7, 429984 <ferror@plt+0x260e4>
  4299c8:	and	w8, w8, #0xfffffffe
  4299cc:	add	x24, x24, w9, uxtw
  4299d0:	mov	x1, x19
  4299d4:	tbnz	w8, #0, 429858 <ferror@plt+0x25fb8>
  4299d8:	mov	x1, x21
  4299dc:	tbnz	w8, #1, 429858 <ferror@plt+0x25fb8>
  4299e0:	b	429868 <ferror@plt+0x25fc8>
  4299e4:	mov	x24, x28
  4299e8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4299ec:	ldr	x1, [x8, #3816]
  4299f0:	mov	w0, #0xa                   	// #10
  4299f4:	bl	4030b0 <putc@plt>
  4299f8:	ldr	x8, [sp, #8]
  4299fc:	str	x24, [x8]
  429a00:	ldp	x20, x19, [sp, #96]
  429a04:	ldp	x22, x21, [sp, #80]
  429a08:	ldp	x24, x23, [sp, #64]
  429a0c:	ldp	x26, x25, [sp, #48]
  429a10:	ldp	x28, x27, [sp, #32]
  429a14:	ldp	x29, x30, [sp, #16]
  429a18:	add	sp, sp, #0x70
  429a1c:	ret
  429a20:	ldr	x8, [x0]
  429a24:	ldr	x9, [x1]
  429a28:	cmp	x8, x9
  429a2c:	cset	w10, hi  // hi = pmore
  429a30:	cmp	x9, x8
  429a34:	cset	w8, hi  // hi = pmore
  429a38:	sub	w0, w10, w8
  429a3c:	ret
  429a40:	sub	sp, sp, #0xa0
  429a44:	stp	x26, x25, [sp, #96]
  429a48:	add	x25, x0, #0x1
  429a4c:	cmp	x25, x1
  429a50:	stp	x29, x30, [sp, #64]
  429a54:	stp	x28, x27, [sp, #80]
  429a58:	stp	x24, x23, [sp, #112]
  429a5c:	stp	x22, x21, [sp, #128]
  429a60:	stp	x20, x19, [sp, #144]
  429a64:	add	x29, sp, #0x40
  429a68:	str	x3, [sp, #8]
  429a6c:	b.ls	429aa8 <ferror@plt+0x26208>  // b.plast
  429a70:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  429a74:	add	x1, x1, #0xbb6
  429a78:	mov	w2, #0x5                   	// #5
  429a7c:	mov	x0, xzr
  429a80:	bl	403700 <dcgettext@plt>
  429a84:	ldr	x1, [sp, #8]
  429a88:	ldp	x20, x19, [sp, #144]
  429a8c:	ldp	x22, x21, [sp, #128]
  429a90:	ldp	x24, x23, [sp, #112]
  429a94:	ldp	x26, x25, [sp, #96]
  429a98:	ldp	x28, x27, [sp, #80]
  429a9c:	ldp	x29, x30, [sp, #64]
  429aa0:	add	sp, sp, #0xa0
  429aa4:	b	43d034 <warn@@Base>
  429aa8:	ldr	x8, [sp, #8]
  429aac:	cmp	w2, #0x8
  429ab0:	mov	w9, #0x10                  	// #16
  429ab4:	mov	x26, x4
  429ab8:	sub	x8, x8, x0
  429abc:	str	x8, [sp, #24]
  429ac0:	mov	w8, #0x8                   	// #8
  429ac4:	csel	w8, w2, w8, cc  // cc = lo, ul, last
  429ac8:	mov	x20, x1
  429acc:	mov	x19, x0
  429ad0:	mov	w21, w2
  429ad4:	mov	w22, w2
  429ad8:	adrp	x28, 466000 <_bfd_std_section+0x110>
  429adc:	sub	w8, w9, w8, lsl #1
  429ae0:	str	x8, [sp, #16]
  429ae4:	b	429b1c <ferror@plt+0x2627c>
  429ae8:	mov	w2, #0x5                   	// #5
  429aec:	mov	x0, xzr
  429af0:	bl	403700 <dcgettext@plt>
  429af4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  429af8:	ldr	x1, [x8, #3816]
  429afc:	bl	402fe0 <fputs@plt>
  429b00:	adrp	x8, 465000 <_sch_istable+0x1c50>
  429b04:	ldr	x1, [x8, #3816]
  429b08:	mov	w0, #0xa                   	// #10
  429b0c:	bl	4030b0 <putc@plt>
  429b10:	add	x25, x19, #0x1
  429b14:	cmp	x25, x20
  429b18:	b.hi	429a70 <ferror@plt+0x261d0>  // b.pmore
  429b1c:	ldr	x8, [sp, #24]
  429b20:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  429b24:	add	x0, x0, #0x729
  429b28:	add	x1, x8, x19
  429b2c:	bl	4037a0 <printf@plt>
  429b30:	cmp	x25, x20
  429b34:	b.cs	429b40 <ferror@plt+0x262a0>  // b.hs, b.nlast
  429b38:	mov	w1, #0x1                   	// #1
  429b3c:	b	429b58 <ferror@plt+0x262b8>
  429b40:	cmp	x19, x20
  429b44:	b.cs	42a164 <ferror@plt+0x268c4>  // b.hs, b.nlast
  429b48:	sub	w1, w20, w19
  429b4c:	sub	w8, w1, #0x1
  429b50:	cmp	w8, #0x7
  429b54:	b.hi	42a164 <ferror@plt+0x268c4>  // b.pmore
  429b58:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  429b5c:	ldr	x8, [x8, #696]
  429b60:	mov	x0, x19
  429b64:	blr	x8
  429b68:	mov	x24, x0
  429b6c:	cmp	w24, #0x7
  429b70:	b.hi	42a198 <ferror@plt+0x268f8>  // b.pmore
  429b74:	adrp	x11, 444000 <warn@@Base+0x6fcc>
  429b78:	and	x8, x24, #0xffffffff
  429b7c:	add	x11, x11, #0x45a
  429b80:	adr	x9, 429b90 <ferror@plt+0x262f0>
  429b84:	ldrh	w10, [x11, x8, lsl #1]
  429b88:	add	x9, x9, x10, lsl #2
  429b8c:	br	x9
  429b90:	mov	x19, xzr
  429b94:	mov	x27, xzr
  429b98:	mov	w9, wzr
  429b9c:	mov	w8, #0x1                   	// #1
  429ba0:	b	429bb8 <ferror@plt+0x26318>
  429ba4:	orr	w12, w8, #0x2
  429ba8:	cmp	w11, #0x0
  429bac:	csel	w8, w8, w12, eq  // eq = none
  429bb0:	add	x19, x19, #0x1
  429bb4:	tbz	w10, #7, 429bfc <ferror@plt+0x2635c>
  429bb8:	add	x10, x25, x19
  429bbc:	cmp	x10, x20
  429bc0:	b.cs	429c00 <ferror@plt+0x26360>  // b.hs, b.nlast
  429bc4:	ldrb	w10, [x10]
  429bc8:	cmp	w9, #0x3f
  429bcc:	and	x11, x10, #0x7f
  429bd0:	b.hi	429ba4 <ferror@plt+0x26304>  // b.pmore
  429bd4:	mov	w12, w9
  429bd8:	lsl	x14, x11, x12
  429bdc:	orr	x27, x14, x27
  429be0:	lsr	x12, x27, x12
  429be4:	orr	w13, w8, #0x2
  429be8:	cmp	x12, x11
  429bec:	csel	w8, w8, w13, eq  // eq = none
  429bf0:	add	w9, w9, #0x7
  429bf4:	add	x19, x19, #0x1
  429bf8:	tbnz	w10, #7, 429bb8 <ferror@plt+0x26318>
  429bfc:	and	w8, w8, #0xfffffffe
  429c00:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429c04:	add	x1, x1, #0xeb9
  429c08:	tbnz	w8, #0, 429c18 <ferror@plt+0x26378>
  429c0c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429c10:	add	x1, x1, #0xeca
  429c14:	tbz	w8, #1, 429c28 <ferror@plt+0x26388>
  429c18:	mov	w2, #0x5                   	// #5
  429c1c:	mov	x0, xzr
  429c20:	bl	403700 <dcgettext@plt>
  429c24:	bl	43cf70 <error@@Base>
  429c28:	mov	x9, xzr
  429c2c:	mov	x23, xzr
  429c30:	mov	w11, wzr
  429c34:	add	x10, x25, w19, uxtw
  429c38:	mov	w8, #0x1                   	// #1
  429c3c:	b	429c54 <ferror@plt+0x263b4>
  429c40:	orr	w14, w8, #0x2
  429c44:	cmp	w13, #0x0
  429c48:	csel	w8, w8, w14, eq  // eq = none
  429c4c:	add	x9, x9, #0x1
  429c50:	tbz	w12, #7, 429c98 <ferror@plt+0x263f8>
  429c54:	add	x12, x10, x9
  429c58:	cmp	x12, x20
  429c5c:	b.cs	429c9c <ferror@plt+0x263fc>  // b.hs, b.nlast
  429c60:	ldrb	w12, [x12]
  429c64:	cmp	w11, #0x3f
  429c68:	and	x13, x12, #0x7f
  429c6c:	b.hi	429c40 <ferror@plt+0x263a0>  // b.pmore
  429c70:	mov	w14, w11
  429c74:	lsl	x16, x13, x14
  429c78:	orr	x23, x16, x23
  429c7c:	lsr	x14, x23, x14
  429c80:	orr	w15, w8, #0x2
  429c84:	cmp	x14, x13
  429c88:	csel	w8, w8, w15, eq  // eq = none
  429c8c:	add	w11, w11, #0x7
  429c90:	add	x9, x9, #0x1
  429c94:	tbnz	w12, #7, 429c54 <ferror@plt+0x263b4>
  429c98:	and	w8, w8, #0xfffffffe
  429c9c:	add	x19, x10, w9, uxtw
  429ca0:	tbnz	w8, #0, 429df4 <ferror@plt+0x26554>
  429ca4:	tbz	w8, #1, 429e0c <ferror@plt+0x2656c>
  429ca8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429cac:	mov	w2, #0x5                   	// #5
  429cb0:	mov	x0, xzr
  429cb4:	add	x1, x1, #0xeca
  429cb8:	b	429e04 <ferror@plt+0x26564>
  429cbc:	cmp	w21, #0x9
  429cc0:	mov	w19, w21
  429cc4:	b.cc	429cf8 <ferror@plt+0x26458>  // b.lo, b.ul, b.last
  429cc8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429ccc:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  429cd0:	mov	w4, #0x5                   	// #5
  429cd4:	mov	x0, xzr
  429cd8:	add	x1, x1, #0x40d
  429cdc:	add	x2, x2, #0x455
  429ce0:	mov	x3, x22
  429ce4:	bl	4035d0 <dcngettext@plt>
  429ce8:	mov	w2, #0x8                   	// #8
  429cec:	mov	w1, w21
  429cf0:	mov	w19, #0x8                   	// #8
  429cf4:	bl	43cf70 <error@@Base>
  429cf8:	add	x8, x25, w19, uxtw
  429cfc:	cmp	x8, x20
  429d00:	b.cc	429d10 <ferror@plt+0x26470>  // b.lo, b.ul, b.last
  429d04:	cmp	x25, x20
  429d08:	b.cs	429d1c <ferror@plt+0x2647c>  // b.hs, b.nlast
  429d0c:	sub	w19, w20, w25
  429d10:	sub	w8, w19, #0x1
  429d14:	cmp	w8, #0x7
  429d18:	b.ls	429e18 <ferror@plt+0x26578>  // b.plast
  429d1c:	mov	x26, xzr
  429d20:	b	429e30 <ferror@plt+0x26590>
  429d24:	cmp	w21, #0x9
  429d28:	mov	w19, w21
  429d2c:	b.cc	429d60 <ferror@plt+0x264c0>  // b.lo, b.ul, b.last
  429d30:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429d34:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  429d38:	mov	w4, #0x5                   	// #5
  429d3c:	mov	x0, xzr
  429d40:	add	x1, x1, #0x40d
  429d44:	add	x2, x2, #0x455
  429d48:	mov	x3, x22
  429d4c:	bl	4035d0 <dcngettext@plt>
  429d50:	mov	w2, #0x8                   	// #8
  429d54:	mov	w1, w21
  429d58:	mov	w19, #0x8                   	// #8
  429d5c:	bl	43cf70 <error@@Base>
  429d60:	add	x8, x25, w19, uxtw
  429d64:	cmp	x8, x20
  429d68:	b.cc	429d78 <ferror@plt+0x264d8>  // b.lo, b.ul, b.last
  429d6c:	cmp	x25, x20
  429d70:	b.cs	429d84 <ferror@plt+0x264e4>  // b.hs, b.nlast
  429d74:	sub	w19, w20, w25
  429d78:	sub	w8, w19, #0x1
  429d7c:	cmp	w8, #0x7
  429d80:	b.ls	429e78 <ferror@plt+0x265d8>  // b.plast
  429d84:	mov	x27, xzr
  429d88:	b	429e90 <ferror@plt+0x265f0>
  429d8c:	cmp	w21, #0x9
  429d90:	mov	w19, w21
  429d94:	b.cc	429dc8 <ferror@plt+0x26528>  // b.lo, b.ul, b.last
  429d98:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429d9c:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  429da0:	mov	w4, #0x5                   	// #5
  429da4:	mov	x0, xzr
  429da8:	add	x1, x1, #0x40d
  429dac:	add	x2, x2, #0x455
  429db0:	mov	x3, x22
  429db4:	bl	4035d0 <dcngettext@plt>
  429db8:	mov	w2, #0x8                   	// #8
  429dbc:	mov	w1, w21
  429dc0:	mov	w19, #0x8                   	// #8
  429dc4:	bl	43cf70 <error@@Base>
  429dc8:	add	x8, x25, w19, uxtw
  429dcc:	cmp	x8, x20
  429dd0:	b.cc	429de0 <ferror@plt+0x26540>  // b.lo, b.ul, b.last
  429dd4:	cmp	x25, x20
  429dd8:	b.cs	429dec <ferror@plt+0x2654c>  // b.hs, b.nlast
  429ddc:	sub	w19, w20, w25
  429de0:	sub	w8, w19, #0x1
  429de4:	cmp	w8, #0x7
  429de8:	b.ls	429efc <ferror@plt+0x2665c>  // b.plast
  429dec:	mov	x27, xzr
  429df0:	b	429f14 <ferror@plt+0x26674>
  429df4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429df8:	mov	w2, #0x5                   	// #5
  429dfc:	mov	x0, xzr
  429e00:	add	x1, x1, #0xeb9
  429e04:	bl	403700 <dcgettext@plt>
  429e08:	bl	43cf70 <error@@Base>
  429e0c:	cmp	w24, #0x5
  429e10:	b.ne	429fc0 <ferror@plt+0x26720>  // b.any
  429e14:	b	429b10 <ferror@plt+0x26270>
  429e18:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  429e1c:	ldr	x8, [x8, #696]
  429e20:	mov	x0, x25
  429e24:	mov	w1, w19
  429e28:	blr	x8
  429e2c:	mov	x26, x0
  429e30:	ldrsw	x8, [x28, #1436]
  429e34:	adrp	x10, 466000 <_bfd_std_section+0x110>
  429e38:	add	x10, x10, #0x5a0
  429e3c:	add	x19, x25, x22
  429e40:	add	w9, w8, #0x1
  429e44:	add	x23, x10, x8, lsl #6
  429e48:	and	w8, w9, #0xf
  429e4c:	str	w8, [x28, #1436]
  429e50:	cbz	w21, 429fc8 <ferror@plt+0x26728>
  429e54:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  429e58:	mov	w1, #0x40                  	// #64
  429e5c:	mov	x0, x23
  429e60:	add	x2, x2, #0xe79
  429e64:	mov	x3, x26
  429e68:	bl	403160 <snprintf@plt>
  429e6c:	ldr	x8, [sp, #16]
  429e70:	add	x23, x23, x8
  429e74:	b	429ff4 <ferror@plt+0x26754>
  429e78:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  429e7c:	ldr	x8, [x8, #696]
  429e80:	mov	x0, x25
  429e84:	mov	w1, w19
  429e88:	blr	x8
  429e8c:	mov	x27, x0
  429e90:	cmp	w21, #0x9
  429e94:	add	x19, x25, x22
  429e98:	mov	w23, w21
  429e9c:	b.cc	429ed0 <ferror@plt+0x26630>  // b.lo, b.ul, b.last
  429ea0:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429ea4:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  429ea8:	mov	w4, #0x5                   	// #5
  429eac:	mov	x0, xzr
  429eb0:	add	x1, x1, #0x40d
  429eb4:	add	x2, x2, #0x455
  429eb8:	mov	x3, x22
  429ebc:	bl	4035d0 <dcngettext@plt>
  429ec0:	mov	w2, #0x8                   	// #8
  429ec4:	mov	w1, w21
  429ec8:	mov	w23, #0x8                   	// #8
  429ecc:	bl	43cf70 <error@@Base>
  429ed0:	add	x8, x19, w23, uxtw
  429ed4:	cmp	x8, x20
  429ed8:	b.cc	429ee8 <ferror@plt+0x26648>  // b.lo, b.ul, b.last
  429edc:	cmp	x19, x20
  429ee0:	b.cs	429ef4 <ferror@plt+0x26654>  // b.hs, b.nlast
  429ee4:	sub	w23, w20, w19
  429ee8:	sub	w8, w23, #0x1
  429eec:	cmp	w8, #0x7
  429ef0:	b.ls	42a020 <ferror@plt+0x26780>  // b.plast
  429ef4:	mov	x23, xzr
  429ef8:	b	42a038 <ferror@plt+0x26798>
  429efc:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  429f00:	ldr	x8, [x8, #696]
  429f04:	mov	x0, x25
  429f08:	mov	w1, w19
  429f0c:	blr	x8
  429f10:	mov	x27, x0
  429f14:	mov	x9, xzr
  429f18:	mov	x23, xzr
  429f1c:	mov	w11, wzr
  429f20:	add	x10, x25, x22
  429f24:	mov	w8, #0x1                   	// #1
  429f28:	b	429f40 <ferror@plt+0x266a0>
  429f2c:	orr	w14, w8, #0x2
  429f30:	cmp	w13, #0x0
  429f34:	csel	w8, w8, w14, eq  // eq = none
  429f38:	add	x9, x9, #0x1
  429f3c:	tbz	w12, #7, 429f84 <ferror@plt+0x266e4>
  429f40:	add	x12, x10, x9
  429f44:	cmp	x12, x20
  429f48:	b.cs	429f88 <ferror@plt+0x266e8>  // b.hs, b.nlast
  429f4c:	ldrb	w12, [x12]
  429f50:	cmp	w11, #0x3f
  429f54:	and	x13, x12, #0x7f
  429f58:	b.hi	429f2c <ferror@plt+0x2668c>  // b.pmore
  429f5c:	mov	w14, w11
  429f60:	lsl	x16, x13, x14
  429f64:	orr	x23, x16, x23
  429f68:	lsr	x14, x23, x14
  429f6c:	orr	w15, w8, #0x2
  429f70:	cmp	x14, x13
  429f74:	csel	w8, w8, w15, eq  // eq = none
  429f78:	add	w11, w11, #0x7
  429f7c:	add	x9, x9, #0x1
  429f80:	tbnz	w12, #7, 429f40 <ferror@plt+0x266a0>
  429f84:	and	w8, w8, #0xfffffffe
  429f88:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429f8c:	add	x19, x10, w9, uxtw
  429f90:	add	x1, x1, #0xeb9
  429f94:	tbnz	w8, #0, 429fa4 <ferror@plt+0x26704>
  429f98:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429f9c:	add	x1, x1, #0xeca
  429fa0:	tbz	w8, #1, 429fb4 <ferror@plt+0x26714>
  429fa4:	mov	w2, #0x5                   	// #5
  429fa8:	mov	x0, xzr
  429fac:	bl	403700 <dcgettext@plt>
  429fb0:	bl	43cf70 <error@@Base>
  429fb4:	add	x23, x23, x27
  429fb8:	cmp	w24, #0x5
  429fbc:	b.eq	429b10 <ferror@plt+0x26270>  // b.none
  429fc0:	cbnz	w24, 42a03c <ferror@plt+0x2679c>
  429fc4:	b	42a1d0 <ferror@plt+0x26930>
  429fc8:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  429fcc:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  429fd0:	add	x0, sp, #0x20
  429fd4:	add	x1, x1, #0xe89
  429fd8:	add	x2, x2, #0x38
  429fdc:	bl	4030a0 <sprintf@plt>
  429fe0:	add	x2, sp, #0x20
  429fe4:	mov	w1, #0x40                  	// #64
  429fe8:	mov	x0, x23
  429fec:	mov	x3, x26
  429ff0:	bl	403160 <snprintf@plt>
  429ff4:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  429ff8:	add	x0, x0, #0x170
  429ffc:	mov	x1, x23
  42a000:	bl	4037a0 <printf@plt>
  42a004:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  42a008:	mov	w2, #0x5                   	// #5
  42a00c:	mov	x0, xzr
  42a010:	add	x1, x1, #0x8a9
  42a014:	bl	403700 <dcgettext@plt>
  42a018:	bl	4037a0 <printf@plt>
  42a01c:	b	429b10 <ferror@plt+0x26270>
  42a020:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  42a024:	ldr	x8, [x8, #696]
  42a028:	mov	x0, x19
  42a02c:	mov	w1, w23
  42a030:	blr	x8
  42a034:	mov	x23, x0
  42a038:	add	x19, x19, x22
  42a03c:	ldrsw	x8, [x28, #1436]
  42a040:	adrp	x10, 466000 <_bfd_std_section+0x110>
  42a044:	add	x10, x10, #0x5a0
  42a048:	add	x25, x27, x26
  42a04c:	add	w9, w8, #0x1
  42a050:	add	x24, x10, x8, lsl #6
  42a054:	and	w8, w9, #0xf
  42a058:	str	w8, [x28, #1436]
  42a05c:	cbz	w21, 42a084 <ferror@plt+0x267e4>
  42a060:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  42a064:	mov	w1, #0x40                  	// #64
  42a068:	mov	x0, x24
  42a06c:	add	x2, x2, #0xe79
  42a070:	mov	x3, x25
  42a074:	bl	403160 <snprintf@plt>
  42a078:	ldr	x8, [sp, #16]
  42a07c:	add	x24, x24, x8
  42a080:	b	42a0b0 <ferror@plt+0x26810>
  42a084:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42a088:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  42a08c:	add	x0, sp, #0x20
  42a090:	add	x1, x1, #0xe89
  42a094:	add	x2, x2, #0x38
  42a098:	bl	4030a0 <sprintf@plt>
  42a09c:	add	x2, sp, #0x20
  42a0a0:	mov	w1, #0x40                  	// #64
  42a0a4:	mov	x0, x24
  42a0a8:	mov	x3, x25
  42a0ac:	bl	403160 <snprintf@plt>
  42a0b0:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  42a0b4:	add	x0, x0, #0x170
  42a0b8:	mov	x1, x24
  42a0bc:	bl	4037a0 <printf@plt>
  42a0c0:	ldrsw	x8, [x28, #1436]
  42a0c4:	adrp	x10, 466000 <_bfd_std_section+0x110>
  42a0c8:	add	x10, x10, #0x5a0
  42a0cc:	add	x25, x23, x26
  42a0d0:	add	w9, w8, #0x1
  42a0d4:	add	x24, x10, x8, lsl #6
  42a0d8:	and	w8, w9, #0xf
  42a0dc:	str	w8, [x28, #1436]
  42a0e0:	cbz	w21, 42a108 <ferror@plt+0x26868>
  42a0e4:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  42a0e8:	mov	w1, #0x40                  	// #64
  42a0ec:	mov	x0, x24
  42a0f0:	add	x2, x2, #0xe79
  42a0f4:	mov	x3, x25
  42a0f8:	bl	403160 <snprintf@plt>
  42a0fc:	ldr	x8, [sp, #16]
  42a100:	add	x24, x24, x8
  42a104:	b	42a134 <ferror@plt+0x26894>
  42a108:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42a10c:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  42a110:	add	x0, sp, #0x20
  42a114:	add	x1, x1, #0xe89
  42a118:	add	x2, x2, #0x38
  42a11c:	bl	4030a0 <sprintf@plt>
  42a120:	add	x2, sp, #0x20
  42a124:	mov	w1, #0x40                  	// #64
  42a128:	mov	x0, x24
  42a12c:	mov	x3, x25
  42a130:	bl	403160 <snprintf@plt>
  42a134:	adrp	x0, 449000 <warn@@Base+0xbfcc>
  42a138:	add	x0, x0, #0x170
  42a13c:	mov	x1, x24
  42a140:	bl	4037a0 <printf@plt>
  42a144:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  42a148:	cmp	x27, x23
  42a14c:	add	x1, x1, #0x8ba
  42a150:	b.eq	429ae8 <ferror@plt+0x26248>  // b.none
  42a154:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  42a158:	add	x1, x1, #0x8ca
  42a15c:	b.hi	429ae8 <ferror@plt+0x26248>  // b.pmore
  42a160:	b	429b00 <ferror@plt+0x26260>
  42a164:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  42a168:	add	x1, x1, #0x811
  42a16c:	mov	w2, #0x5                   	// #5
  42a170:	mov	x0, xzr
  42a174:	bl	403700 <dcgettext@plt>
  42a178:	ldp	x20, x19, [sp, #144]
  42a17c:	ldp	x22, x21, [sp, #128]
  42a180:	ldp	x24, x23, [sp, #112]
  42a184:	ldp	x26, x25, [sp, #96]
  42a188:	ldp	x28, x27, [sp, #80]
  42a18c:	ldp	x29, x30, [sp, #64]
  42a190:	add	sp, sp, #0xa0
  42a194:	b	4037a0 <printf@plt>
  42a198:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  42a19c:	add	x1, x1, #0xbee
  42a1a0:	mov	w2, #0x5                   	// #5
  42a1a4:	mov	x0, xzr
  42a1a8:	bl	403700 <dcgettext@plt>
  42a1ac:	mov	w1, w24
  42a1b0:	ldp	x20, x19, [sp, #144]
  42a1b4:	ldp	x22, x21, [sp, #128]
  42a1b8:	ldp	x24, x23, [sp, #112]
  42a1bc:	ldp	x26, x25, [sp, #96]
  42a1c0:	ldp	x28, x27, [sp, #80]
  42a1c4:	ldp	x29, x30, [sp, #64]
  42a1c8:	add	sp, sp, #0xa0
  42a1cc:	b	43cf70 <error@@Base>
  42a1d0:	ldp	x20, x19, [sp, #144]
  42a1d4:	ldp	x22, x21, [sp, #128]
  42a1d8:	ldp	x24, x23, [sp, #112]
  42a1dc:	ldp	x26, x25, [sp, #96]
  42a1e0:	ldp	x28, x27, [sp, #80]
  42a1e4:	ldp	x29, x30, [sp, #64]
  42a1e8:	add	sp, sp, #0xa0
  42a1ec:	ret
  42a1f0:	sub	sp, sp, #0xb0
  42a1f4:	cmp	x0, x1
  42a1f8:	stp	x29, x30, [sp, #80]
  42a1fc:	stp	x28, x27, [sp, #96]
  42a200:	stp	x26, x25, [sp, #112]
  42a204:	stp	x24, x23, [sp, #128]
  42a208:	stp	x22, x21, [sp, #144]
  42a20c:	stp	x20, x19, [sp, #160]
  42a210:	add	x29, sp, #0x50
  42a214:	str	x4, [sp, #40]
  42a218:	b.cs	42a5e4 <ferror@plt+0x26d44>  // b.hs, b.nlast
  42a21c:	lsl	w8, w2, #3
  42a220:	mov	x9, #0xfffffffffffffffe    	// #-2
  42a224:	cmp	w2, #0x8
  42a228:	mov	w10, #0x8                   	// #8
  42a22c:	sub	w8, w8, #0x1
  42a230:	mov	w22, w2
  42a234:	mov	w11, #0x10                  	// #16
  42a238:	adrp	x27, 44b000 <warn@@Base+0xdfcc>
  42a23c:	adrp	x19, 449000 <warn@@Base+0xbfcc>
  42a240:	csel	w10, w2, w10, cc  // cc = lo, ul, last
  42a244:	lsl	x8, x9, x8
  42a248:	mov	x28, x3
  42a24c:	mov	x20, x1
  42a250:	mov	x23, x0
  42a254:	mov	w21, w2
  42a258:	add	x27, x27, #0x729
  42a25c:	add	x19, x19, #0x170
  42a260:	lsl	x12, x22, #1
  42a264:	sub	w9, w11, w10, lsl #1
  42a268:	mvn	x8, x8
  42a26c:	stp	x12, x10, [sp, #16]
  42a270:	str	x9, [sp, #32]
  42a274:	stp	x22, x8, [sp]
  42a278:	b	42a2c0 <ferror@plt+0x26a20>
  42a27c:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  42a280:	mov	w1, #0x40                  	// #64
  42a284:	mov	x0, x24
  42a288:	add	x2, x2, #0xe79
  42a28c:	mov	x3, x26
  42a290:	bl	403160 <snprintf@plt>
  42a294:	ldr	x8, [sp, #32]
  42a298:	add	x24, x24, x8
  42a29c:	mov	x0, x19
  42a2a0:	mov	x1, x24
  42a2a4:	bl	4037a0 <printf@plt>
  42a2a8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42a2ac:	add	x0, x0, #0x6dd
  42a2b0:	bl	403440 <puts@plt>
  42a2b4:	str	x26, [sp, #40]
  42a2b8:	cmp	x23, x20
  42a2bc:	b.cs	42a5e4 <ferror@plt+0x26d44>  // b.hs, b.nlast
  42a2c0:	cmp	w21, #0x9
  42a2c4:	mov	w24, w21
  42a2c8:	b.cc	42a2fc <ferror@plt+0x26a5c>  // b.lo, b.ul, b.last
  42a2cc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42a2d0:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  42a2d4:	mov	w4, #0x5                   	// #5
  42a2d8:	mov	x0, xzr
  42a2dc:	add	x1, x1, #0x40d
  42a2e0:	add	x2, x2, #0x455
  42a2e4:	mov	x3, x22
  42a2e8:	bl	4035d0 <dcngettext@plt>
  42a2ec:	mov	w2, #0x8                   	// #8
  42a2f0:	mov	w1, w21
  42a2f4:	mov	w24, #0x8                   	// #8
  42a2f8:	bl	43cf70 <error@@Base>
  42a2fc:	ldr	x8, [sp, #24]
  42a300:	sub	w9, w20, w23
  42a304:	add	x8, x23, x8
  42a308:	cmp	x8, x20
  42a30c:	csel	w1, w24, w9, cc  // cc = lo, ul, last
  42a310:	sub	w8, w1, #0x1
  42a314:	cmp	w8, #0x7
  42a318:	b.ls	42a324 <ferror@plt+0x26a84>  // b.plast
  42a31c:	mov	x25, xzr
  42a320:	b	42a338 <ferror@plt+0x26a98>
  42a324:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  42a328:	ldr	x8, [x8, #696]
  42a32c:	mov	x0, x23
  42a330:	blr	x8
  42a334:	mov	x25, x0
  42a338:	add	x24, x23, x22
  42a33c:	cmp	x24, x20
  42a340:	b.cs	42a5e4 <ferror@plt+0x26d44>  // b.hs, b.nlast
  42a344:	ldr	x8, [sp, #16]
  42a348:	sub	w9, w20, w24
  42a34c:	add	x8, x23, x8
  42a350:	cmp	x8, x20
  42a354:	csel	w1, w21, w9, cc  // cc = lo, ul, last
  42a358:	cbz	w1, 42a36c <ferror@plt+0x26acc>
  42a35c:	mov	x0, x24
  42a360:	bl	43d404 <warn@@Base+0x3d0>
  42a364:	mov	x26, x0
  42a368:	b	42a370 <ferror@plt+0x26ad0>
  42a36c:	mov	x26, xzr
  42a370:	mov	x0, x27
  42a374:	mov	x1, x28
  42a378:	bl	4037a0 <printf@plt>
  42a37c:	orr	x8, x26, x25
  42a380:	cbz	x8, 42a604 <ferror@plt+0x26d64>
  42a384:	ldr	x9, [sp, #8]
  42a388:	add	x23, x24, x22
  42a38c:	bics	xzr, x9, x25
  42a390:	b.ne	42a3e8 <ferror@plt+0x26b48>  // b.any
  42a394:	and	x8, x26, x9
  42a398:	cmp	x8, x9
  42a39c:	b.eq	42a3e8 <ferror@plt+0x26b48>  // b.none
  42a3a0:	adrp	x10, 466000 <_bfd_std_section+0x110>
  42a3a4:	ldrsw	x8, [x10, #1436]
  42a3a8:	adrp	x11, 466000 <_bfd_std_section+0x110>
  42a3ac:	add	x11, x11, #0x5a0
  42a3b0:	add	w9, w8, #0x1
  42a3b4:	add	x24, x11, x8, lsl #6
  42a3b8:	and	w8, w9, #0xf
  42a3bc:	str	w8, [x10, #1436]
  42a3c0:	cbz	w21, 42a440 <ferror@plt+0x26ba0>
  42a3c4:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  42a3c8:	mov	w1, #0x40                  	// #64
  42a3cc:	mov	x0, x24
  42a3d0:	add	x2, x2, #0xe79
  42a3d4:	mov	x3, x25
  42a3d8:	bl	403160 <snprintf@plt>
  42a3dc:	ldr	x8, [sp, #32]
  42a3e0:	add	x24, x24, x8
  42a3e4:	b	42a46c <ferror@plt+0x26bcc>
  42a3e8:	adrp	x10, 466000 <_bfd_std_section+0x110>
  42a3ec:	ldrsw	x8, [x10, #1436]
  42a3f0:	ldr	x9, [sp, #40]
  42a3f4:	adrp	x11, 466000 <_bfd_std_section+0x110>
  42a3f8:	mov	x22, x27
  42a3fc:	mov	x27, x28
  42a400:	add	x28, x25, x9
  42a404:	add	w9, w8, #0x1
  42a408:	add	x11, x11, #0x5a0
  42a40c:	add	x24, x11, x8, lsl #6
  42a410:	and	w8, w9, #0xf
  42a414:	str	w8, [x10, #1436]
  42a418:	cbz	w21, 42a4cc <ferror@plt+0x26c2c>
  42a41c:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  42a420:	mov	w1, #0x40                  	// #64
  42a424:	mov	x0, x24
  42a428:	add	x2, x2, #0xe79
  42a42c:	mov	x3, x28
  42a430:	bl	403160 <snprintf@plt>
  42a434:	ldr	x8, [sp, #32]
  42a438:	add	x24, x24, x8
  42a43c:	b	42a4f8 <ferror@plt+0x26c58>
  42a440:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42a444:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  42a448:	sub	x0, x29, #0x20
  42a44c:	add	x1, x1, #0xe89
  42a450:	add	x2, x2, #0x38
  42a454:	bl	4030a0 <sprintf@plt>
  42a458:	sub	x2, x29, #0x20
  42a45c:	mov	w1, #0x40                  	// #64
  42a460:	mov	x0, x24
  42a464:	mov	x3, x25
  42a468:	bl	403160 <snprintf@plt>
  42a46c:	mov	x0, x19
  42a470:	mov	x1, x24
  42a474:	bl	4037a0 <printf@plt>
  42a478:	adrp	x10, 466000 <_bfd_std_section+0x110>
  42a47c:	ldrsw	x8, [x10, #1436]
  42a480:	adrp	x11, 466000 <_bfd_std_section+0x110>
  42a484:	add	x11, x11, #0x5a0
  42a488:	add	w9, w8, #0x1
  42a48c:	add	x24, x11, x8, lsl #6
  42a490:	and	w8, w9, #0xf
  42a494:	str	w8, [x10, #1436]
  42a498:	cbnz	w21, 42a27c <ferror@plt+0x269dc>
  42a49c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42a4a0:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  42a4a4:	sub	x0, x29, #0x20
  42a4a8:	add	x1, x1, #0xe89
  42a4ac:	add	x2, x2, #0x38
  42a4b0:	bl	4030a0 <sprintf@plt>
  42a4b4:	sub	x2, x29, #0x20
  42a4b8:	mov	w1, #0x40                  	// #64
  42a4bc:	mov	x0, x24
  42a4c0:	mov	x3, x26
  42a4c4:	bl	403160 <snprintf@plt>
  42a4c8:	b	42a29c <ferror@plt+0x269fc>
  42a4cc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42a4d0:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  42a4d4:	sub	x0, x29, #0x20
  42a4d8:	add	x1, x1, #0xe89
  42a4dc:	add	x2, x2, #0x38
  42a4e0:	bl	4030a0 <sprintf@plt>
  42a4e4:	sub	x2, x29, #0x20
  42a4e8:	mov	w1, #0x40                  	// #64
  42a4ec:	mov	x0, x24
  42a4f0:	mov	x3, x28
  42a4f4:	bl	403160 <snprintf@plt>
  42a4f8:	mov	x0, x19
  42a4fc:	mov	x1, x24
  42a500:	bl	4037a0 <printf@plt>
  42a504:	adrp	x10, 466000 <_bfd_std_section+0x110>
  42a508:	ldrsw	x8, [x10, #1436]
  42a50c:	ldr	x9, [sp, #40]
  42a510:	adrp	x11, 466000 <_bfd_std_section+0x110>
  42a514:	add	x11, x11, #0x5a0
  42a518:	add	x24, x11, x8, lsl #6
  42a51c:	add	x28, x26, x9
  42a520:	add	w9, w8, #0x1
  42a524:	and	w8, w9, #0xf
  42a528:	str	w8, [x10, #1436]
  42a52c:	cbz	w21, 42a554 <ferror@plt+0x26cb4>
  42a530:	adrp	x2, 447000 <warn@@Base+0x9fcc>
  42a534:	mov	w1, #0x40                  	// #64
  42a538:	mov	x0, x24
  42a53c:	add	x2, x2, #0xe79
  42a540:	mov	x3, x28
  42a544:	bl	403160 <snprintf@plt>
  42a548:	ldr	x8, [sp, #32]
  42a54c:	add	x24, x24, x8
  42a550:	b	42a580 <ferror@plt+0x26ce0>
  42a554:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42a558:	adrp	x2, 44c000 <warn@@Base+0xefcc>
  42a55c:	sub	x0, x29, #0x20
  42a560:	add	x1, x1, #0xe89
  42a564:	add	x2, x2, #0x38
  42a568:	bl	4030a0 <sprintf@plt>
  42a56c:	sub	x2, x29, #0x20
  42a570:	mov	w1, #0x40                  	// #64
  42a574:	mov	x0, x24
  42a578:	mov	x3, x28
  42a57c:	bl	403160 <snprintf@plt>
  42a580:	mov	x28, x27
  42a584:	mov	x27, x22
  42a588:	ldr	x22, [sp]
  42a58c:	mov	x0, x19
  42a590:	mov	x1, x24
  42a594:	bl	4037a0 <printf@plt>
  42a598:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  42a59c:	cmp	x25, x26
  42a5a0:	add	x1, x1, #0x8ba
  42a5a4:	b.eq	42a5b4 <ferror@plt+0x26d14>  // b.none
  42a5a8:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  42a5ac:	add	x1, x1, #0x8ca
  42a5b0:	b.ls	42a5cc <ferror@plt+0x26d2c>  // b.plast
  42a5b4:	mov	w2, #0x5                   	// #5
  42a5b8:	mov	x0, xzr
  42a5bc:	bl	403700 <dcgettext@plt>
  42a5c0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  42a5c4:	ldr	x1, [x8, #3816]
  42a5c8:	bl	402fe0 <fputs@plt>
  42a5cc:	adrp	x8, 465000 <_sch_istable+0x1c50>
  42a5d0:	ldr	x1, [x8, #3816]
  42a5d4:	mov	w0, #0xa                   	// #10
  42a5d8:	bl	4030b0 <putc@plt>
  42a5dc:	cmp	x23, x20
  42a5e0:	b.cc	42a2c0 <ferror@plt+0x26a20>  // b.lo, b.ul, b.last
  42a5e4:	ldp	x20, x19, [sp, #160]
  42a5e8:	ldp	x22, x21, [sp, #144]
  42a5ec:	ldp	x24, x23, [sp, #128]
  42a5f0:	ldp	x26, x25, [sp, #112]
  42a5f4:	ldp	x28, x27, [sp, #96]
  42a5f8:	ldp	x29, x30, [sp, #80]
  42a5fc:	add	sp, sp, #0xb0
  42a600:	ret
  42a604:	adrp	x1, 44b000 <warn@@Base+0xdfcc>
  42a608:	add	x1, x1, #0x811
  42a60c:	mov	w2, #0x5                   	// #5
  42a610:	mov	x0, xzr
  42a614:	bl	403700 <dcgettext@plt>
  42a618:	ldp	x20, x19, [sp, #160]
  42a61c:	ldp	x22, x21, [sp, #144]
  42a620:	ldp	x24, x23, [sp, #128]
  42a624:	ldp	x26, x25, [sp, #112]
  42a628:	ldp	x28, x27, [sp, #96]
  42a62c:	ldp	x29, x30, [sp, #80]
  42a630:	add	sp, sp, #0xb0
  42a634:	b	4037a0 <printf@plt>
  42a638:	ldr	x8, [x0]
  42a63c:	ldr	x9, [x1]
  42a640:	ldr	w8, [x8, #32]
  42a644:	ldr	w9, [x9, #32]
  42a648:	sub	w0, w8, w9
  42a64c:	ret
  42a650:	sub	sp, sp, #0x60
  42a654:	stp	x20, x19, [sp, #80]
  42a658:	mov	x19, x1
  42a65c:	stp	x29, x30, [sp, #64]
  42a660:	add	x29, sp, #0x40
  42a664:	str	x0, [sp]
  42a668:	str	wzr, [sp, #8]
  42a66c:	str	xzr, [sp, #16]
  42a670:	str	wzr, [sp, #24]
  42a674:	stp	xzr, x2, [sp, #32]
  42a678:	stp	x3, x4, [sp, #48]
  42a67c:	cbz	w5, 42a6f0 <ferror@plt+0x26e50>
  42a680:	mov	x20, x0
  42a684:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42a688:	add	x0, x0, #0x6ec
  42a68c:	mov	w1, #0x26                  	// #38
  42a690:	mov	w2, #0x1                   	// #1
  42a694:	mov	x3, x20
  42a698:	bl	4035b0 <fwrite@plt>
  42a69c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42a6a0:	add	x0, x0, #0x713
  42a6a4:	mov	w1, #0x2b                  	// #43
  42a6a8:	mov	w2, #0x1                   	// #1
  42a6ac:	mov	x3, x20
  42a6b0:	bl	4035b0 <fwrite@plt>
  42a6b4:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42a6b8:	add	x0, x0, #0x73f
  42a6bc:	mov	w1, #0x48                  	// #72
  42a6c0:	mov	w2, #0x1                   	// #1
  42a6c4:	mov	x3, x20
  42a6c8:	bl	4035b0 <fwrite@plt>
  42a6cc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42a6d0:	add	x0, x0, #0x788
  42a6d4:	mov	w1, #0x2f                  	// #47
  42a6d8:	mov	w2, #0x1                   	// #1
  42a6dc:	mov	x3, x20
  42a6e0:	bl	4035b0 <fwrite@plt>
  42a6e4:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42a6e8:	add	x1, x1, #0x370
  42a6ec:	b	42a6f8 <ferror@plt+0x26e58>
  42a6f0:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42a6f4:	add	x1, x1, #0x4d0
  42a6f8:	mov	x2, sp
  42a6fc:	mov	x0, x19
  42a700:	bl	43267c <ferror@plt+0x2eddc>
  42a704:	ldp	x20, x19, [sp, #80]
  42a708:	ldp	x29, x30, [sp, #64]
  42a70c:	add	sp, sp, #0x60
  42a710:	ret
  42a714:	stp	x29, x30, [sp, #-32]!
  42a718:	stp	x20, x19, [sp, #16]
  42a71c:	mov	x19, x0
  42a720:	ldr	x0, [x0, #32]
  42a724:	mov	x29, sp
  42a728:	mov	x20, x1
  42a72c:	bl	403510 <free@plt>
  42a730:	mov	x0, x20
  42a734:	bl	403360 <strdup@plt>
  42a738:	mov	x8, x0
  42a73c:	str	x8, [x19, #32]
  42a740:	ldp	x20, x19, [sp, #16]
  42a744:	mov	w0, #0x1                   	// #1
  42a748:	ldp	x29, x30, [sp], #32
  42a74c:	ret
  42a750:	stp	x29, x30, [sp, #-32]!
  42a754:	stp	x20, x19, [sp, #16]
  42a758:	mov	x19, x0
  42a75c:	ldr	x0, [x0, #32]
  42a760:	mov	x29, sp
  42a764:	mov	x20, x1
  42a768:	bl	403510 <free@plt>
  42a76c:	mov	x0, x20
  42a770:	bl	403360 <strdup@plt>
  42a774:	mov	x8, x0
  42a778:	str	x8, [x19, #32]
  42a77c:	ldp	x20, x19, [sp, #16]
  42a780:	mov	w0, #0x1                   	// #1
  42a784:	ldp	x29, x30, [sp], #32
  42a788:	ret
  42a78c:	stp	x29, x30, [sp, #-32]!
  42a790:	stp	x20, x19, [sp, #16]
  42a794:	mov	x19, x0
  42a798:	mov	w0, #0x38                  	// #56
  42a79c:	mov	x29, sp
  42a7a0:	bl	403290 <xmalloc@plt>
  42a7a4:	movi	v0.2d, #0x0
  42a7a8:	mov	x20, x0
  42a7ac:	stp	q0, q0, [x0]
  42a7b0:	str	q0, [x0, #32]
  42a7b4:	str	xzr, [x0, #48]
  42a7b8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42a7bc:	add	x0, x0, #0x7b8
  42a7c0:	bl	4032c0 <xstrdup@plt>
  42a7c4:	mov	w8, #0x3                   	// #3
  42a7c8:	str	xzr, [x20, #24]
  42a7cc:	str	w8, [x20, #16]
  42a7d0:	ldr	x8, [x19, #16]
  42a7d4:	stp	x8, x0, [x20]
  42a7d8:	str	x20, [x19, #16]
  42a7dc:	ldp	x20, x19, [sp, #16]
  42a7e0:	mov	w0, #0x1                   	// #1
  42a7e4:	ldp	x29, x30, [sp], #32
  42a7e8:	ret
  42a7ec:	stp	x29, x30, [sp, #-32]!
  42a7f0:	stp	x20, x19, [sp, #16]
  42a7f4:	mov	x19, x0
  42a7f8:	mov	w0, #0x38                  	// #56
  42a7fc:	mov	x29, sp
  42a800:	bl	403290 <xmalloc@plt>
  42a804:	movi	v0.2d, #0x0
  42a808:	mov	x20, x0
  42a80c:	stp	q0, q0, [x0]
  42a810:	str	q0, [x0, #32]
  42a814:	str	xzr, [x0, #48]
  42a818:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  42a81c:	add	x0, x0, #0xef7
  42a820:	bl	4032c0 <xstrdup@plt>
  42a824:	mov	w8, #0x3                   	// #3
  42a828:	str	xzr, [x20, #24]
  42a82c:	str	w8, [x20, #16]
  42a830:	ldr	x8, [x19, #16]
  42a834:	stp	x8, x0, [x20]
  42a838:	str	x20, [x19, #16]
  42a83c:	ldp	x20, x19, [sp, #16]
  42a840:	mov	w0, #0x1                   	// #1
  42a844:	ldp	x29, x30, [sp], #32
  42a848:	ret
  42a84c:	sub	sp, sp, #0x50
  42a850:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  42a854:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  42a858:	add	x8, x8, #0x79
  42a85c:	add	x9, x9, #0x620
  42a860:	cmp	w2, #0x0
  42a864:	lsl	w3, w1, #3
  42a868:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42a86c:	stp	x20, x19, [sp, #64]
  42a870:	mov	x19, x0
  42a874:	csel	x2, x9, x8, eq  // eq = none
  42a878:	add	x1, x1, #0x7c4
  42a87c:	add	x0, sp, #0x8
  42a880:	stp	x29, x30, [sp, #48]
  42a884:	add	x29, sp, #0x30
  42a888:	bl	4030a0 <sprintf@plt>
  42a88c:	mov	w0, #0x38                  	// #56
  42a890:	bl	403290 <xmalloc@plt>
  42a894:	movi	v0.2d, #0x0
  42a898:	mov	x20, x0
  42a89c:	stp	q0, q0, [x0]
  42a8a0:	str	q0, [x0, #32]
  42a8a4:	str	xzr, [x0, #48]
  42a8a8:	add	x0, sp, #0x8
  42a8ac:	bl	4032c0 <xstrdup@plt>
  42a8b0:	mov	w8, #0x3                   	// #3
  42a8b4:	str	xzr, [x20, #24]
  42a8b8:	str	w8, [x20, #16]
  42a8bc:	ldr	x8, [x19, #16]
  42a8c0:	stp	x8, x0, [x20]
  42a8c4:	str	x20, [x19, #16]
  42a8c8:	ldp	x20, x19, [sp, #64]
  42a8cc:	ldp	x29, x30, [sp, #48]
  42a8d0:	mov	w0, #0x1                   	// #1
  42a8d4:	add	sp, sp, #0x50
  42a8d8:	ret
  42a8dc:	sub	sp, sp, #0x50
  42a8e0:	stp	x20, x19, [sp, #64]
  42a8e4:	cmp	w1, #0x8
  42a8e8:	mov	x19, x0
  42a8ec:	stp	x29, x30, [sp, #48]
  42a8f0:	add	x29, sp, #0x30
  42a8f4:	b.eq	42a928 <ferror@plt+0x27088>  // b.none
  42a8f8:	cmp	w1, #0x4
  42a8fc:	b.ne	42a950 <ferror@plt+0x270b0>  // b.any
  42a900:	mov	w0, #0x38                  	// #56
  42a904:	bl	403290 <xmalloc@plt>
  42a908:	movi	v0.2d, #0x0
  42a90c:	mov	x20, x0
  42a910:	stp	q0, q0, [x0]
  42a914:	str	q0, [x0, #32]
  42a918:	str	xzr, [x0, #48]
  42a91c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  42a920:	add	x0, x0, #0xf36
  42a924:	b	42a984 <ferror@plt+0x270e4>
  42a928:	mov	w0, #0x38                  	// #56
  42a92c:	bl	403290 <xmalloc@plt>
  42a930:	movi	v0.2d, #0x0
  42a934:	mov	x20, x0
  42a938:	stp	q0, q0, [x0]
  42a93c:	str	q0, [x0, #32]
  42a940:	str	xzr, [x0, #48]
  42a944:	adrp	x0, 44e000 <warn@@Base+0x10fcc>
  42a948:	add	x0, x0, #0x520
  42a94c:	b	42a984 <ferror@plt+0x270e4>
  42a950:	lsl	w2, w1, #3
  42a954:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42a958:	add	x1, x1, #0x7cc
  42a95c:	add	x0, sp, #0x8
  42a960:	bl	4030a0 <sprintf@plt>
  42a964:	mov	w0, #0x38                  	// #56
  42a968:	bl	403290 <xmalloc@plt>
  42a96c:	movi	v0.2d, #0x0
  42a970:	mov	x20, x0
  42a974:	stp	q0, q0, [x0]
  42a978:	str	q0, [x0, #32]
  42a97c:	str	xzr, [x0, #48]
  42a980:	add	x0, sp, #0x8
  42a984:	bl	4032c0 <xstrdup@plt>
  42a988:	mov	w8, #0x3                   	// #3
  42a98c:	str	xzr, [x20, #24]
  42a990:	str	w8, [x20, #16]
  42a994:	ldr	x8, [x19, #16]
  42a998:	stp	x8, x0, [x20]
  42a99c:	str	x20, [x19, #16]
  42a9a0:	ldp	x20, x19, [sp, #64]
  42a9a4:	ldp	x29, x30, [sp, #48]
  42a9a8:	mov	w0, #0x1                   	// #1
  42a9ac:	add	sp, sp, #0x50
  42a9b0:	ret
  42a9b4:	stp	x29, x30, [sp, #-32]!
  42a9b8:	str	x19, [sp, #16]
  42a9bc:	mov	x29, sp
  42a9c0:	mov	x19, x0
  42a9c4:	bl	42a8dc <ferror@plt+0x2703c>
  42a9c8:	cbz	w0, 42a9e0 <ferror@plt+0x27140>
  42a9cc:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42a9d0:	add	x1, x1, #0x7d4
  42a9d4:	mov	x0, x19
  42a9d8:	bl	42d174 <ferror@plt+0x298d4>
  42a9dc:	mov	w0, #0x1                   	// #1
  42a9e0:	ldr	x19, [sp, #16]
  42a9e4:	ldp	x29, x30, [sp], #32
  42a9e8:	ret
  42a9ec:	sub	sp, sp, #0x50
  42a9f0:	lsl	w2, w1, #3
  42a9f4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42a9f8:	stp	x20, x19, [sp, #64]
  42a9fc:	mov	x19, x0
  42aa00:	add	x1, x1, #0x843
  42aa04:	add	x0, sp, #0x8
  42aa08:	stp	x29, x30, [sp, #48]
  42aa0c:	add	x29, sp, #0x30
  42aa10:	bl	4030a0 <sprintf@plt>
  42aa14:	mov	w0, #0x38                  	// #56
  42aa18:	bl	403290 <xmalloc@plt>
  42aa1c:	movi	v0.2d, #0x0
  42aa20:	mov	x20, x0
  42aa24:	stp	q0, q0, [x0]
  42aa28:	str	q0, [x0, #32]
  42aa2c:	str	xzr, [x0, #48]
  42aa30:	add	x0, sp, #0x8
  42aa34:	bl	4032c0 <xstrdup@plt>
  42aa38:	mov	w8, #0x3                   	// #3
  42aa3c:	str	xzr, [x20, #24]
  42aa40:	str	w8, [x20, #16]
  42aa44:	ldr	x8, [x19, #16]
  42aa48:	stp	x8, x0, [x20]
  42aa4c:	str	x20, [x19, #16]
  42aa50:	ldp	x20, x19, [sp, #64]
  42aa54:	ldp	x29, x30, [sp, #48]
  42aa58:	mov	w0, #0x1                   	// #1
  42aa5c:	add	sp, sp, #0x50
  42aa60:	ret
  42aa64:	sub	sp, sp, #0x70
  42aa68:	stp	x29, x30, [sp, #32]
  42aa6c:	stp	x26, x25, [sp, #48]
  42aa70:	stp	x24, x23, [sp, #64]
  42aa74:	stp	x22, x21, [sp, #80]
  42aa78:	stp	x20, x19, [sp, #96]
  42aa7c:	add	x29, sp, #0x20
  42aa80:	mov	x19, x3
  42aa84:	mov	x20, x2
  42aa88:	mov	x23, x1
  42aa8c:	mov	x21, x0
  42aa90:	bl	42d218 <ferror@plt+0x29978>
  42aa94:	cbz	w0, 42ab34 <ferror@plt+0x27294>
  42aa98:	adrp	x8, 44e000 <warn@@Base+0x10fcc>
  42aa9c:	add	x8, x8, #0xad8
  42aaa0:	cmp	x23, #0x0
  42aaa4:	csel	x22, x23, x8, ne  // ne = any
  42aaa8:	cbz	x23, 42aacc <ferror@plt+0x2722c>
  42aaac:	ldr	x8, [x21, #16]
  42aab0:	ldr	x0, [x21]
  42aab4:	ldr	x3, [x21, #32]
  42aab8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42aabc:	ldr	x4, [x8, #8]
  42aac0:	add	x1, x1, #0x84a
  42aac4:	mov	x2, x23
  42aac8:	bl	403880 <fprintf@plt>
  42aacc:	cbz	x20, 42ab30 <ferror@plt+0x27290>
  42aad0:	ldr	x8, [x20]
  42aad4:	cbz	x8, 42ab30 <ferror@plt+0x27290>
  42aad8:	adrp	x23, 448000 <warn@@Base+0xafcc>
  42aadc:	adrp	x24, 44c000 <warn@@Base+0xefcc>
  42aae0:	mov	x8, xzr
  42aae4:	mov	w25, #0x1                   	// #1
  42aae8:	add	x23, x23, #0xfb4
  42aaec:	add	x24, x24, #0x864
  42aaf0:	lsl	x26, x8, #3
  42aaf4:	ldr	x2, [x19, x26]
  42aaf8:	add	x0, sp, #0x8
  42aafc:	mov	x1, x23
  42ab00:	bl	4030a0 <sprintf@plt>
  42ab04:	ldr	x0, [x21]
  42ab08:	ldr	x2, [x20, x26]
  42ab0c:	ldr	x3, [x21, #32]
  42ab10:	add	x5, sp, #0x8
  42ab14:	mov	x1, x24
  42ab18:	mov	x4, x22
  42ab1c:	bl	403880 <fprintf@plt>
  42ab20:	ldr	x9, [x20, w25, uxtw #3]
  42ab24:	mov	w8, w25
  42ab28:	add	w25, w25, #0x1
  42ab2c:	cbnz	x9, 42aaf0 <ferror@plt+0x27250>
  42ab30:	mov	w0, #0x1                   	// #1
  42ab34:	ldp	x20, x19, [sp, #96]
  42ab38:	ldp	x22, x21, [sp, #80]
  42ab3c:	ldp	x24, x23, [sp, #64]
  42ab40:	ldp	x26, x25, [sp, #48]
  42ab44:	ldp	x29, x30, [sp, #32]
  42ab48:	add	sp, sp, #0x70
  42ab4c:	ret
  42ab50:	stp	x29, x30, [sp, #-32]!
  42ab54:	ldr	x8, [x0, #16]
  42ab58:	str	x19, [sp, #16]
  42ab5c:	mov	x29, sp
  42ab60:	cbz	x8, 42aba8 <ferror@plt+0x27308>
  42ab64:	mov	x19, x0
  42ab68:	ldr	x0, [x8, #8]
  42ab6c:	mov	w1, #0x7c                  	// #124
  42ab70:	bl	403560 <strchr@plt>
  42ab74:	cbz	x0, 42ab90 <ferror@plt+0x272f0>
  42ab78:	ldrb	w8, [x0, #1]
  42ab7c:	cmp	w8, #0x5b
  42ab80:	b.ne	42ab90 <ferror@plt+0x272f0>  // b.any
  42ab84:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ab88:	add	x1, x1, #0x8fe
  42ab8c:	b	42ab98 <ferror@plt+0x272f8>
  42ab90:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ab94:	add	x1, x1, #0x903
  42ab98:	mov	x0, x19
  42ab9c:	ldr	x19, [sp, #16]
  42aba0:	ldp	x29, x30, [sp], #32
  42aba4:	b	42d564 <ferror@plt+0x29cc4>
  42aba8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42abac:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42abb0:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42abb4:	add	x0, x0, #0x7dd
  42abb8:	add	x1, x1, #0x7f1
  42abbc:	add	x3, x3, #0x8da
  42abc0:	mov	w2, #0x2bd                 	// #701
  42abc4:	bl	4037c0 <__assert_fail@plt>
  42abc8:	stp	x29, x30, [sp, #-80]!
  42abcc:	stp	x26, x25, [sp, #16]
  42abd0:	stp	x24, x23, [sp, #32]
  42abd4:	stp	x22, x21, [sp, #48]
  42abd8:	stp	x20, x19, [sp, #64]
  42abdc:	ldr	x8, [x0, #16]
  42abe0:	mov	x29, sp
  42abe4:	cbz	x8, 42ade4 <ferror@plt+0x27544>
  42abe8:	mov	w22, w2
  42abec:	mov	x19, x0
  42abf0:	mov	w20, w1
  42abf4:	cmp	w1, #0x1
  42abf8:	b.lt	42ac8c <ferror@plt+0x273ec>  // b.tstop
  42abfc:	mov	w23, w20
  42ac00:	lsl	x0, x23, #3
  42ac04:	bl	403290 <xmalloc@plt>
  42ac08:	sub	x25, x23, #0x1
  42ac0c:	adrp	x23, 442000 <warn@@Base+0x4fcc>
  42ac10:	mov	x21, x0
  42ac14:	mov	w26, #0xa                   	// #10
  42ac18:	add	x23, x23, #0x620
  42ac1c:	mov	x0, x19
  42ac20:	mov	x1, x23
  42ac24:	bl	42d564 <ferror@plt+0x29cc4>
  42ac28:	cbz	w0, 42ac7c <ferror@plt+0x273dc>
  42ac2c:	ldr	x0, [x19, #16]
  42ac30:	cbz	x0, 42adc4 <ferror@plt+0x27524>
  42ac34:	ldr	x8, [x0]
  42ac38:	str	x8, [x19, #16]
  42ac3c:	ldr	x24, [x0, #8]
  42ac40:	bl	403510 <free@plt>
  42ac44:	str	x24, [x21, x25, lsl #3]
  42ac48:	cbz	x24, 42ac7c <ferror@plt+0x273dc>
  42ac4c:	mov	x0, x24
  42ac50:	bl	402fd0 <strlen@plt>
  42ac54:	add	w8, w26, w0
  42ac58:	add	x9, x25, #0x1
  42ac5c:	sub	x25, x25, #0x1
  42ac60:	cmp	x9, #0x1
  42ac64:	add	w26, w8, #0x2
  42ac68:	b.gt	42ac1c <ferror@plt+0x2737c>
  42ac6c:	add	w8, w26, #0x5
  42ac70:	cmp	w22, #0x0
  42ac74:	csel	w0, w26, w8, eq  // eq = none
  42ac78:	b	42ac94 <ferror@plt+0x273f4>
  42ac7c:	mov	x0, x21
  42ac80:	bl	403510 <free@plt>
  42ac84:	mov	w0, wzr
  42ac88:	b	42adac <ferror@plt+0x2750c>
  42ac8c:	mov	x21, xzr
  42ac90:	mov	w0, #0x19                  	// #25
  42ac94:	bl	403290 <xmalloc@plt>
  42ac98:	mov	w8, #0x7c28                	// #31784
  42ac9c:	mov	x23, x0
  42aca0:	movk	w8, #0x2029, lsl #16
  42aca4:	mov	w9, #0x28                  	// #40
  42aca8:	str	w8, [x0]
  42acac:	strh	w9, [x0, #4]
  42acb0:	tbnz	w20, #31, 42ad10 <ferror@plt+0x27470>
  42acb4:	cbz	w20, 42ad38 <ferror@plt+0x27498>
  42acb8:	ldr	x1, [x21]
  42acbc:	mov	x0, x23
  42acc0:	bl	403260 <strcat@plt>
  42acc4:	cmp	w20, #0x1
  42acc8:	b.eq	42ad04 <ferror@plt+0x27464>  // b.none
  42accc:	mov	w8, w20
  42acd0:	add	x24, x21, #0x8
  42acd4:	sub	x25, x8, #0x1
  42acd8:	mov	w26, #0x202c                	// #8236
  42acdc:	mov	x0, x23
  42ace0:	bl	402fd0 <strlen@plt>
  42ace4:	add	x8, x23, x0
  42ace8:	strh	w26, [x8]
  42acec:	strb	wzr, [x8, #2]
  42acf0:	ldr	x1, [x24], #8
  42acf4:	mov	x0, x23
  42acf8:	bl	403260 <strcat@plt>
  42acfc:	subs	x25, x25, #0x1
  42ad00:	b.ne	42acdc <ferror@plt+0x2743c>  // b.any
  42ad04:	mov	w8, #0x1                   	// #1
  42ad08:	cbnz	w22, 42ad40 <ferror@plt+0x274a0>
  42ad0c:	b	42ad70 <ferror@plt+0x274d0>
  42ad10:	mov	x0, x23
  42ad14:	bl	402fd0 <strlen@plt>
  42ad18:	adrp	x8, 44c000 <warn@@Base+0xefcc>
  42ad1c:	add	x8, x8, #0x981
  42ad20:	ldr	x9, [x8]
  42ad24:	ldur	x8, [x8, #6]
  42ad28:	add	x10, x23, x0
  42ad2c:	str	x9, [x10]
  42ad30:	stur	x8, [x10, #6]
  42ad34:	b	42ad80 <ferror@plt+0x274e0>
  42ad38:	mov	w8, wzr
  42ad3c:	cbz	w22, 42ad70 <ferror@plt+0x274d0>
  42ad40:	cbz	w8, 42ad5c <ferror@plt+0x274bc>
  42ad44:	mov	x0, x23
  42ad48:	bl	402fd0 <strlen@plt>
  42ad4c:	add	x8, x23, x0
  42ad50:	mov	w9, #0x202c                	// #8236
  42ad54:	strh	w9, [x8]
  42ad58:	strb	wzr, [x8, #2]
  42ad5c:	mov	x0, x23
  42ad60:	bl	402fd0 <strlen@plt>
  42ad64:	mov	w8, #0x2e2e                	// #11822
  42ad68:	movk	w8, #0x2e, lsl #16
  42ad6c:	str	w8, [x23, x0]
  42ad70:	cmp	w20, #0x1
  42ad74:	b.lt	42ad80 <ferror@plt+0x274e0>  // b.tstop
  42ad78:	mov	x0, x21
  42ad7c:	bl	403510 <free@plt>
  42ad80:	mov	x0, x23
  42ad84:	bl	402fd0 <strlen@plt>
  42ad88:	mov	w8, #0x29                  	// #41
  42ad8c:	strh	w8, [x23, x0]
  42ad90:	mov	x0, x19
  42ad94:	mov	x1, x23
  42ad98:	bl	42d564 <ferror@plt+0x29cc4>
  42ad9c:	cbz	w0, 42adac <ferror@plt+0x2750c>
  42ada0:	mov	x0, x23
  42ada4:	bl	403510 <free@plt>
  42ada8:	mov	w0, #0x1                   	// #1
  42adac:	ldp	x20, x19, [sp, #64]
  42adb0:	ldp	x22, x21, [sp, #48]
  42adb4:	ldp	x24, x23, [sp, #32]
  42adb8:	ldp	x26, x25, [sp, #16]
  42adbc:	ldp	x29, x30, [sp], #80
  42adc0:	ret
  42adc4:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42adc8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42adcc:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42add0:	add	x0, x0, #0x7dd
  42add4:	add	x1, x1, #0x7f1
  42add8:	add	x3, x3, #0x98f
  42addc:	mov	w2, #0x1e0                 	// #480
  42ade0:	bl	4037c0 <__assert_fail@plt>
  42ade4:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42ade8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42adec:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42adf0:	add	x0, x0, #0x7dd
  42adf4:	add	x1, x1, #0x7f1
  42adf8:	add	x3, x3, #0x944
  42adfc:	mov	w2, #0x2cf                 	// #719
  42ae00:	bl	4037c0 <__assert_fail@plt>
  42ae04:	stp	x29, x30, [sp, #-16]!
  42ae08:	ldr	x8, [x0, #16]
  42ae0c:	mov	x29, sp
  42ae10:	cbz	x8, 42ae24 <ferror@plt+0x27584>
  42ae14:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ae18:	add	x1, x1, #0x9d8
  42ae1c:	ldp	x29, x30, [sp], #16
  42ae20:	b	42d564 <ferror@plt+0x29cc4>
  42ae24:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42ae28:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ae2c:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42ae30:	add	x0, x0, #0x7dd
  42ae34:	add	x1, x1, #0x7f1
  42ae38:	add	x3, x3, #0x9b2
  42ae3c:	mov	w2, #0x31c                 	// #796
  42ae40:	bl	4037c0 <__assert_fail@plt>
  42ae44:	sub	sp, sp, #0x60
  42ae48:	stp	x29, x30, [sp, #48]
  42ae4c:	stp	x22, x21, [sp, #64]
  42ae50:	stp	x20, x19, [sp, #80]
  42ae54:	ldr	x8, [x0, #16]
  42ae58:	add	x29, sp, #0x30
  42ae5c:	cbz	x8, 42afe4 <ferror@plt+0x27744>
  42ae60:	mov	x21, x1
  42ae64:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  42ae68:	add	x1, x1, #0x620
  42ae6c:	mov	x20, x2
  42ae70:	mov	x19, x0
  42ae74:	bl	42d564 <ferror@plt+0x29cc4>
  42ae78:	cbz	w0, 42afb0 <ferror@plt+0x27710>
  42ae7c:	adrp	x22, 448000 <warn@@Base+0xafcc>
  42ae80:	add	x22, x22, #0xfb4
  42ae84:	add	x0, sp, #0x18
  42ae88:	mov	x1, x22
  42ae8c:	mov	x2, x21
  42ae90:	bl	4030a0 <sprintf@plt>
  42ae94:	mov	x0, sp
  42ae98:	mov	x1, x22
  42ae9c:	mov	x2, x20
  42aea0:	bl	4030a0 <sprintf@plt>
  42aea4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42aea8:	add	x1, x1, #0xa1d
  42aeac:	mov	x0, x19
  42aeb0:	bl	42d174 <ferror@plt+0x298d4>
  42aeb4:	ldr	x8, [x19, #16]
  42aeb8:	cbz	x8, 42afc4 <ferror@plt+0x27724>
  42aebc:	ldr	x20, [x8, #8]
  42aec0:	mov	x0, x20
  42aec4:	bl	402fd0 <strlen@plt>
  42aec8:	and	x21, x0, #0xffffffff
  42aecc:	add	x1, x21, #0x3
  42aed0:	mov	x0, x20
  42aed4:	bl	4031e0 <xrealloc@plt>
  42aed8:	ldr	x8, [x19, #16]
  42aedc:	add	x9, x0, x21
  42aee0:	mov	w10, #0x3a29                	// #14889
  42aee4:	str	x0, [x8, #8]
  42aee8:	strb	wzr, [x9, #2]
  42aeec:	strh	w10, [x9]
  42aef0:	ldr	x8, [x19, #16]
  42aef4:	cbz	x8, 42afc4 <ferror@plt+0x27724>
  42aef8:	ldr	x20, [x8, #8]
  42aefc:	mov	x0, x20
  42af00:	bl	402fd0 <strlen@plt>
  42af04:	and	x21, x0, #0xffffffff
  42af08:	add	x0, sp, #0x18
  42af0c:	bl	402fd0 <strlen@plt>
  42af10:	add	x8, x0, x21
  42af14:	add	x1, x8, #0x1
  42af18:	mov	x0, x20
  42af1c:	bl	4031e0 <xrealloc@plt>
  42af20:	ldr	x8, [x19, #16]
  42af24:	add	x1, sp, #0x18
  42af28:	str	x0, [x8, #8]
  42af2c:	add	x0, x0, x21
  42af30:	bl	403620 <strcpy@plt>
  42af34:	ldr	x8, [x19, #16]
  42af38:	cbz	x8, 42afc4 <ferror@plt+0x27724>
  42af3c:	ldr	x20, [x8, #8]
  42af40:	mov	x0, x20
  42af44:	bl	402fd0 <strlen@plt>
  42af48:	and	x21, x0, #0xffffffff
  42af4c:	add	x1, x21, #0x2
  42af50:	mov	x0, x20
  42af54:	bl	4031e0 <xrealloc@plt>
  42af58:	ldr	x8, [x19, #16]
  42af5c:	mov	w9, #0x3a                  	// #58
  42af60:	str	x0, [x8, #8]
  42af64:	strh	w9, [x0, x21]
  42af68:	ldr	x8, [x19, #16]
  42af6c:	cbz	x8, 42afc4 <ferror@plt+0x27724>
  42af70:	ldr	x20, [x8, #8]
  42af74:	mov	x0, x20
  42af78:	bl	402fd0 <strlen@plt>
  42af7c:	and	x21, x0, #0xffffffff
  42af80:	mov	x0, sp
  42af84:	bl	402fd0 <strlen@plt>
  42af88:	add	x8, x0, x21
  42af8c:	add	x1, x8, #0x1
  42af90:	mov	x0, x20
  42af94:	bl	4031e0 <xrealloc@plt>
  42af98:	ldr	x8, [x19, #16]
  42af9c:	mov	x1, sp
  42afa0:	str	x0, [x8, #8]
  42afa4:	add	x0, x0, x21
  42afa8:	bl	403620 <strcpy@plt>
  42afac:	mov	w0, #0x1                   	// #1
  42afb0:	ldp	x20, x19, [sp, #80]
  42afb4:	ldp	x22, x21, [sp, #64]
  42afb8:	ldp	x29, x30, [sp, #48]
  42afbc:	add	sp, sp, #0x60
  42afc0:	ret
  42afc4:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42afc8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42afcc:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42afd0:	add	x0, x0, #0x7dd
  42afd4:	add	x1, x1, #0x7f1
  42afd8:	add	x3, x3, #0x8a0
  42afdc:	mov	w2, #0x17e                 	// #382
  42afe0:	bl	4037c0 <__assert_fail@plt>
  42afe4:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42afe8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42afec:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42aff0:	add	x0, x0, #0x7dd
  42aff4:	add	x1, x1, #0x7f1
  42aff8:	add	x3, x3, #0x9db
  42affc:	mov	w2, #0x329                 	// #809
  42b000:	bl	4037c0 <__assert_fail@plt>
  42b004:	sub	sp, sp, #0xb0
  42b008:	stp	x29, x30, [sp, #112]
  42b00c:	stp	x24, x23, [sp, #128]
  42b010:	stp	x22, x21, [sp, #144]
  42b014:	stp	x20, x19, [sp, #160]
  42b018:	mov	x19, x0
  42b01c:	ldr	x0, [x0, #16]
  42b020:	add	x29, sp, #0x70
  42b024:	cbz	x0, 42b1dc <ferror@plt+0x2793c>
  42b028:	ldr	x8, [x0]
  42b02c:	mov	w20, w3
  42b030:	mov	x22, x2
  42b034:	mov	x23, x1
  42b038:	str	x8, [x19, #16]
  42b03c:	ldr	x21, [x0, #8]
  42b040:	bl	403510 <free@plt>
  42b044:	cbz	x21, 42b090 <ferror@plt+0x277f0>
  42b048:	cbz	x23, 42b098 <ferror@plt+0x277f8>
  42b04c:	adrp	x24, 448000 <warn@@Base+0xafcc>
  42b050:	add	x24, x24, #0xfb4
  42b054:	sub	x0, x29, #0x18
  42b058:	mov	x1, x24
  42b05c:	mov	x2, x23
  42b060:	bl	4030a0 <sprintf@plt>
  42b064:	sub	x0, x29, #0x30
  42b068:	mov	x1, x24
  42b06c:	mov	x2, x22
  42b070:	bl	4030a0 <sprintf@plt>
  42b074:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b078:	add	x1, x1, #0xa2b
  42b07c:	add	x0, sp, #0xc
  42b080:	sub	x2, x29, #0x18
  42b084:	sub	x3, x29, #0x30
  42b088:	bl	4030a0 <sprintf@plt>
  42b08c:	b	42b0d8 <ferror@plt+0x27838>
  42b090:	mov	w0, wzr
  42b094:	b	42b1c4 <ferror@plt+0x27924>
  42b098:	cmn	x22, #0x1
  42b09c:	b.eq	42b0cc <ferror@plt+0x2782c>  // b.none
  42b0a0:	adrp	x1, 448000 <warn@@Base+0xafcc>
  42b0a4:	add	x2, x22, #0x1
  42b0a8:	add	x1, x1, #0xfb4
  42b0ac:	sub	x0, x29, #0x30
  42b0b0:	bl	4030a0 <sprintf@plt>
  42b0b4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b0b8:	add	x1, x1, #0xa25
  42b0bc:	add	x0, sp, #0xc
  42b0c0:	sub	x2, x29, #0x30
  42b0c4:	bl	4030a0 <sprintf@plt>
  42b0c8:	b	42b0d8 <ferror@plt+0x27838>
  42b0cc:	mov	w8, #0x5b7c                	// #23420
  42b0d0:	movk	w8, #0x5d, lsl #16
  42b0d4:	str	w8, [sp, #12]
  42b0d8:	add	x1, sp, #0xc
  42b0dc:	mov	x0, x19
  42b0e0:	bl	42d564 <ferror@plt+0x29cc4>
  42b0e4:	cbz	w0, 42b1c4 <ferror@plt+0x27924>
  42b0e8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  42b0ec:	add	x1, x1, #0x676
  42b0f0:	mov	x0, x21
  42b0f4:	bl	4034a0 <strcmp@plt>
  42b0f8:	cbz	w0, 42b174 <ferror@plt+0x278d4>
  42b0fc:	ldr	x8, [x19, #16]
  42b100:	cbz	x8, 42b1fc <ferror@plt+0x2795c>
  42b104:	ldr	x22, [x8, #8]
  42b108:	mov	x0, x22
  42b10c:	bl	402fd0 <strlen@plt>
  42b110:	and	x23, x0, #0xffffffff
  42b114:	add	x1, x23, #0x2
  42b118:	mov	x0, x22
  42b11c:	bl	4031e0 <xrealloc@plt>
  42b120:	ldr	x8, [x19, #16]
  42b124:	mov	w9, #0x3a                  	// #58
  42b128:	str	x0, [x8, #8]
  42b12c:	strh	w9, [x0, x23]
  42b130:	ldr	x8, [x19, #16]
  42b134:	cbz	x8, 42b1fc <ferror@plt+0x2795c>
  42b138:	ldr	x22, [x8, #8]
  42b13c:	mov	x0, x22
  42b140:	bl	402fd0 <strlen@plt>
  42b144:	and	x23, x0, #0xffffffff
  42b148:	mov	x0, x21
  42b14c:	bl	402fd0 <strlen@plt>
  42b150:	add	x8, x0, x23
  42b154:	add	x1, x8, #0x1
  42b158:	mov	x0, x22
  42b15c:	bl	4031e0 <xrealloc@plt>
  42b160:	ldr	x8, [x19, #16]
  42b164:	mov	x1, x21
  42b168:	str	x0, [x8, #8]
  42b16c:	add	x0, x0, x23
  42b170:	bl	403620 <strcpy@plt>
  42b174:	cbz	w20, 42b1c0 <ferror@plt+0x27920>
  42b178:	ldr	x8, [x19, #16]
  42b17c:	cbz	x8, 42b1fc <ferror@plt+0x2795c>
  42b180:	ldr	x20, [x8, #8]
  42b184:	mov	x0, x20
  42b188:	bl	402fd0 <strlen@plt>
  42b18c:	and	x21, x0, #0xffffffff
  42b190:	add	x1, x21, #0xe
  42b194:	mov	x0, x20
  42b198:	bl	4031e0 <xrealloc@plt>
  42b19c:	adrp	x9, 44c000 <warn@@Base+0xefcc>
  42b1a0:	add	x9, x9, #0xa34
  42b1a4:	ldr	x8, [x19, #16]
  42b1a8:	ldur	x10, [x9, #6]
  42b1ac:	ldr	x9, [x9]
  42b1b0:	add	x11, x0, x21
  42b1b4:	str	x0, [x8, #8]
  42b1b8:	stur	x10, [x11, #6]
  42b1bc:	str	x9, [x11]
  42b1c0:	mov	w0, #0x1                   	// #1
  42b1c4:	ldp	x20, x19, [sp, #160]
  42b1c8:	ldp	x22, x21, [sp, #144]
  42b1cc:	ldp	x24, x23, [sp, #128]
  42b1d0:	ldp	x29, x30, [sp, #112]
  42b1d4:	add	sp, sp, #0xb0
  42b1d8:	ret
  42b1dc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42b1e0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b1e4:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42b1e8:	add	x0, x0, #0x7dd
  42b1ec:	add	x1, x1, #0x7f1
  42b1f0:	add	x3, x3, #0x98f
  42b1f4:	mov	w2, #0x1e0                 	// #480
  42b1f8:	bl	4037c0 <__assert_fail@plt>
  42b1fc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42b200:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b204:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42b208:	add	x0, x0, #0x7dd
  42b20c:	add	x1, x1, #0x7f1
  42b210:	add	x3, x3, #0x8a0
  42b214:	mov	w2, #0x17e                 	// #382
  42b218:	bl	4037c0 <__assert_fail@plt>
  42b21c:	stp	x29, x30, [sp, #-48]!
  42b220:	stp	x20, x19, [sp, #32]
  42b224:	mov	w20, w1
  42b228:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  42b22c:	add	x1, x1, #0x620
  42b230:	stp	x22, x21, [sp, #16]
  42b234:	mov	x29, sp
  42b238:	mov	x19, x0
  42b23c:	bl	42d564 <ferror@plt+0x29cc4>
  42b240:	cbz	w0, 42b2d4 <ferror@plt+0x27a34>
  42b244:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b248:	add	x1, x1, #0xa42
  42b24c:	mov	x0, x19
  42b250:	bl	42d174 <ferror@plt+0x298d4>
  42b254:	ldr	x8, [x19, #16]
  42b258:	cbz	x8, 42b2e4 <ferror@plt+0x27a44>
  42b25c:	ldr	x21, [x8, #8]
  42b260:	mov	x0, x21
  42b264:	bl	402fd0 <strlen@plt>
  42b268:	and	x22, x0, #0xffffffff
  42b26c:	add	x1, x22, #0x3
  42b270:	mov	x0, x21
  42b274:	bl	4031e0 <xrealloc@plt>
  42b278:	ldr	x8, [x19, #16]
  42b27c:	add	x9, x0, x22
  42b280:	mov	w10, #0x7d20                	// #32032
  42b284:	str	x0, [x8, #8]
  42b288:	strb	wzr, [x9, #2]
  42b28c:	strh	w10, [x9]
  42b290:	cbz	w20, 42b2d0 <ferror@plt+0x27a30>
  42b294:	ldr	x8, [x19, #16]
  42b298:	cbz	x8, 42b2e4 <ferror@plt+0x27a44>
  42b29c:	ldr	x20, [x8, #8]
  42b2a0:	mov	x0, x20
  42b2a4:	bl	402fd0 <strlen@plt>
  42b2a8:	and	x21, x0, #0xffffffff
  42b2ac:	add	x1, x21, #0x10
  42b2b0:	mov	x0, x20
  42b2b4:	bl	4031e0 <xrealloc@plt>
  42b2b8:	adrp	x9, 44c000 <warn@@Base+0xefcc>
  42b2bc:	add	x9, x9, #0xa49
  42b2c0:	ldr	x8, [x19, #16]
  42b2c4:	ldr	q0, [x9]
  42b2c8:	str	x0, [x8, #8]
  42b2cc:	str	q0, [x0, x21]
  42b2d0:	mov	w0, #0x1                   	// #1
  42b2d4:	ldp	x20, x19, [sp, #32]
  42b2d8:	ldp	x22, x21, [sp, #16]
  42b2dc:	ldp	x29, x30, [sp], #48
  42b2e0:	ret
  42b2e4:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42b2e8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b2ec:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42b2f0:	add	x0, x0, #0x7dd
  42b2f4:	add	x1, x1, #0x7f1
  42b2f8:	add	x3, x3, #0x8a0
  42b2fc:	mov	w2, #0x17e                 	// #382
  42b300:	bl	4037c0 <__assert_fail@plt>
  42b304:	stp	x29, x30, [sp, #-48]!
  42b308:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  42b30c:	add	x1, x1, #0x620
  42b310:	str	x21, [sp, #16]
  42b314:	stp	x20, x19, [sp, #32]
  42b318:	mov	x29, sp
  42b31c:	mov	x19, x0
  42b320:	bl	42d564 <ferror@plt+0x29cc4>
  42b324:	cbz	w0, 42b3b8 <ferror@plt+0x27b18>
  42b328:	ldr	x0, [x19, #16]
  42b32c:	cbz	x0, 42b3c8 <ferror@plt+0x27b28>
  42b330:	ldr	x8, [x0]
  42b334:	str	x8, [x19, #16]
  42b338:	ldr	x20, [x0, #8]
  42b33c:	bl	403510 <free@plt>
  42b340:	cbz	x20, 42b3b4 <ferror@plt+0x27b14>
  42b344:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  42b348:	add	x1, x1, #0x620
  42b34c:	mov	x0, x19
  42b350:	bl	42d564 <ferror@plt+0x29cc4>
  42b354:	cbz	w0, 42b3b8 <ferror@plt+0x27b18>
  42b358:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  42b35c:	add	x1, x1, #0x2e
  42b360:	mov	x0, x19
  42b364:	bl	42d174 <ferror@plt+0x298d4>
  42b368:	mov	x0, x19
  42b36c:	mov	x1, x20
  42b370:	bl	42d174 <ferror@plt+0x298d4>
  42b374:	ldr	x8, [x19, #16]
  42b378:	cbz	x8, 42b3e8 <ferror@plt+0x27b48>
  42b37c:	ldr	x20, [x8, #8]
  42b380:	mov	x0, x20
  42b384:	bl	402fd0 <strlen@plt>
  42b388:	and	x21, x0, #0xffffffff
  42b38c:	add	x1, x21, #0x4
  42b390:	mov	x0, x20
  42b394:	bl	4031e0 <xrealloc@plt>
  42b398:	ldr	x8, [x19, #16]
  42b39c:	mov	w9, #0x3a3a                	// #14906
  42b3a0:	movk	w9, #0x7c, lsl #16
  42b3a4:	str	x0, [x8, #8]
  42b3a8:	str	w9, [x0, x21]
  42b3ac:	mov	w0, #0x1                   	// #1
  42b3b0:	b	42b3b8 <ferror@plt+0x27b18>
  42b3b4:	mov	w0, wzr
  42b3b8:	ldp	x20, x19, [sp, #32]
  42b3bc:	ldr	x21, [sp, #16]
  42b3c0:	ldp	x29, x30, [sp], #48
  42b3c4:	ret
  42b3c8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42b3cc:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b3d0:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42b3d4:	add	x0, x0, #0x7dd
  42b3d8:	add	x1, x1, #0x7f1
  42b3dc:	add	x3, x3, #0x98f
  42b3e0:	mov	w2, #0x1e0                 	// #480
  42b3e4:	bl	4037c0 <__assert_fail@plt>
  42b3e8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42b3ec:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b3f0:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42b3f4:	add	x0, x0, #0x7dd
  42b3f8:	add	x1, x1, #0x7f1
  42b3fc:	add	x3, x3, #0x8a0
  42b400:	mov	w2, #0x17e                 	// #382
  42b404:	bl	4037c0 <__assert_fail@plt>
  42b408:	stp	x29, x30, [sp, #-96]!
  42b40c:	stp	x24, x23, [sp, #48]
  42b410:	stp	x22, x21, [sp, #64]
  42b414:	stp	x20, x19, [sp, #80]
  42b418:	mov	w21, w3
  42b41c:	mov	w20, w2
  42b420:	mov	w23, w1
  42b424:	mov	x19, x0
  42b428:	stp	x28, x27, [sp, #16]
  42b42c:	stp	x26, x25, [sp, #32]
  42b430:	mov	x29, sp
  42b434:	cbz	w1, 42b4c8 <ferror@plt+0x27c28>
  42b438:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  42b43c:	add	x1, x1, #0x620
  42b440:	mov	x0, x19
  42b444:	bl	42d564 <ferror@plt+0x29cc4>
  42b448:	cbz	w0, 42b6c4 <ferror@plt+0x27e24>
  42b44c:	ldr	x0, [x19, #16]
  42b450:	cbz	x0, 42b6e0 <ferror@plt+0x27e40>
  42b454:	ldr	x8, [x0]
  42b458:	str	x8, [x19, #16]
  42b45c:	ldr	x24, [x0, #8]
  42b460:	bl	403510 <free@plt>
  42b464:	cbz	x24, 42b55c <ferror@plt+0x27cbc>
  42b468:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b46c:	add	x1, x1, #0xa5f
  42b470:	mov	w2, #0x6                   	// #6
  42b474:	mov	x0, x24
  42b478:	bl	403210 <strncmp@plt>
  42b47c:	cbnz	w0, 42b494 <ferror@plt+0x27bf4>
  42b480:	add	x22, x24, #0x6
  42b484:	mov	w1, #0x20                  	// #32
  42b488:	mov	x0, x22
  42b48c:	bl	403560 <strchr@plt>
  42b490:	cbz	x0, 42b564 <ferror@plt+0x27cc4>
  42b494:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b498:	add	x1, x1, #0xa59
  42b49c:	mov	w2, #0xc                   	// #12
  42b4a0:	mov	x0, x24
  42b4a4:	bl	403210 <strncmp@plt>
  42b4a8:	cbnz	w0, 42b568 <ferror@plt+0x27cc8>
  42b4ac:	add	x22, x24, #0xc
  42b4b0:	mov	w1, #0x20                  	// #32
  42b4b4:	mov	x0, x22
  42b4b8:	bl	403560 <strchr@plt>
  42b4bc:	cmp	x0, #0x0
  42b4c0:	csel	x24, x22, x24, eq  // eq = none
  42b4c4:	b	42b568 <ferror@plt+0x27cc8>
  42b4c8:	mov	x24, xzr
  42b4cc:	mov	w27, #0xa                   	// #10
  42b4d0:	cmp	w20, #0x0
  42b4d4:	b.le	42b57c <ferror@plt+0x27cdc>
  42b4d8:	mov	w25, w20
  42b4dc:	lsl	x0, x25, #3
  42b4e0:	bl	403290 <xmalloc@plt>
  42b4e4:	sub	x28, x25, #0x1
  42b4e8:	adrp	x25, 442000 <warn@@Base+0x4fcc>
  42b4ec:	mov	x22, x0
  42b4f0:	add	x25, x25, #0x620
  42b4f4:	mov	x0, x19
  42b4f8:	mov	x1, x25
  42b4fc:	bl	42d564 <ferror@plt+0x29cc4>
  42b500:	cbz	w0, 42b554 <ferror@plt+0x27cb4>
  42b504:	ldr	x0, [x19, #16]
  42b508:	cbz	x0, 42b6e0 <ferror@plt+0x27e40>
  42b50c:	ldr	x8, [x0]
  42b510:	str	x8, [x19, #16]
  42b514:	ldr	x26, [x0, #8]
  42b518:	bl	403510 <free@plt>
  42b51c:	str	x26, [x22, x28, lsl #3]
  42b520:	cbz	x26, 42b554 <ferror@plt+0x27cb4>
  42b524:	mov	x0, x26
  42b528:	bl	402fd0 <strlen@plt>
  42b52c:	add	w8, w27, w0
  42b530:	add	x9, x28, #0x1
  42b534:	sub	x28, x28, #0x1
  42b538:	cmp	x9, #0x1
  42b53c:	add	w27, w8, #0x2
  42b540:	b.gt	42b4f4 <ferror@plt+0x27c54>
  42b544:	add	w8, w27, #0x5
  42b548:	cmp	w21, #0x0
  42b54c:	csel	w8, w27, w8, eq  // eq = none
  42b550:	b	42b584 <ferror@plt+0x27ce4>
  42b554:	mov	x0, x22
  42b558:	bl	403510 <free@plt>
  42b55c:	mov	w0, wzr
  42b560:	b	42b6c4 <ferror@plt+0x27e24>
  42b564:	mov	x24, x22
  42b568:	mov	x0, x24
  42b56c:	bl	402fd0 <strlen@plt>
  42b570:	add	w27, w0, #0xa
  42b574:	cmp	w20, #0x0
  42b578:	b.gt	42b4d8 <ferror@plt+0x27c38>
  42b57c:	mov	x22, xzr
  42b580:	add	w8, w27, #0xf
  42b584:	mov	w0, w8
  42b588:	bl	403290 <xmalloc@plt>
  42b58c:	mov	x25, x0
  42b590:	cbz	w23, 42b5a4 <ferror@plt+0x27d04>
  42b594:	mov	x0, x25
  42b598:	mov	x1, x24
  42b59c:	bl	403620 <strcpy@plt>
  42b5a0:	b	42b5a8 <ferror@plt+0x27d08>
  42b5a4:	strb	wzr, [x25]
  42b5a8:	mov	x0, x25
  42b5ac:	bl	402fd0 <strlen@plt>
  42b5b0:	mov	w9, #0x3a3a                	// #14906
  42b5b4:	add	x8, x25, x0
  42b5b8:	movk	w9, #0x207c, lsl #16
  42b5bc:	mov	w10, #0x28                  	// #40
  42b5c0:	str	w9, [x8]
  42b5c4:	strh	w10, [x8, #4]
  42b5c8:	tbnz	w20, #31, 42b628 <ferror@plt+0x27d88>
  42b5cc:	cbz	w20, 42b650 <ferror@plt+0x27db0>
  42b5d0:	ldr	x1, [x22]
  42b5d4:	mov	x0, x25
  42b5d8:	bl	403260 <strcat@plt>
  42b5dc:	cmp	w20, #0x1
  42b5e0:	b.eq	42b61c <ferror@plt+0x27d7c>  // b.none
  42b5e4:	mov	w8, w20
  42b5e8:	add	x23, x22, #0x8
  42b5ec:	sub	x24, x8, #0x1
  42b5f0:	mov	w26, #0x202c                	// #8236
  42b5f4:	mov	x0, x25
  42b5f8:	bl	402fd0 <strlen@plt>
  42b5fc:	add	x8, x25, x0
  42b600:	strh	w26, [x8]
  42b604:	strb	wzr, [x8, #2]
  42b608:	ldr	x1, [x23], #8
  42b60c:	mov	x0, x25
  42b610:	bl	403260 <strcat@plt>
  42b614:	subs	x24, x24, #0x1
  42b618:	b.ne	42b5f4 <ferror@plt+0x27d54>  // b.any
  42b61c:	mov	w8, #0x1                   	// #1
  42b620:	cbnz	w21, 42b658 <ferror@plt+0x27db8>
  42b624:	b	42b688 <ferror@plt+0x27de8>
  42b628:	mov	x0, x25
  42b62c:	bl	402fd0 <strlen@plt>
  42b630:	adrp	x8, 44c000 <warn@@Base+0xefcc>
  42b634:	add	x8, x8, #0x981
  42b638:	ldr	x9, [x8]
  42b63c:	ldur	x8, [x8, #6]
  42b640:	add	x10, x25, x0
  42b644:	str	x9, [x10]
  42b648:	stur	x8, [x10, #6]
  42b64c:	b	42b698 <ferror@plt+0x27df8>
  42b650:	mov	w8, wzr
  42b654:	cbz	w21, 42b688 <ferror@plt+0x27de8>
  42b658:	cbz	w8, 42b674 <ferror@plt+0x27dd4>
  42b65c:	mov	x0, x25
  42b660:	bl	402fd0 <strlen@plt>
  42b664:	add	x8, x25, x0
  42b668:	mov	w9, #0x202c                	// #8236
  42b66c:	strh	w9, [x8]
  42b670:	strb	wzr, [x8, #2]
  42b674:	mov	x0, x25
  42b678:	bl	402fd0 <strlen@plt>
  42b67c:	mov	w8, #0x2e2e                	// #11822
  42b680:	movk	w8, #0x2e, lsl #16
  42b684:	str	w8, [x25, x0]
  42b688:	cmp	w20, #0x1
  42b68c:	b.lt	42b698 <ferror@plt+0x27df8>  // b.tstop
  42b690:	mov	x0, x22
  42b694:	bl	403510 <free@plt>
  42b698:	mov	x0, x25
  42b69c:	bl	402fd0 <strlen@plt>
  42b6a0:	mov	w8, #0x29                  	// #41
  42b6a4:	strh	w8, [x25, x0]
  42b6a8:	mov	x0, x19
  42b6ac:	mov	x1, x25
  42b6b0:	bl	42d564 <ferror@plt+0x29cc4>
  42b6b4:	cbz	w0, 42b6c4 <ferror@plt+0x27e24>
  42b6b8:	mov	x0, x25
  42b6bc:	bl	403510 <free@plt>
  42b6c0:	mov	w0, #0x1                   	// #1
  42b6c4:	ldp	x20, x19, [sp, #80]
  42b6c8:	ldp	x22, x21, [sp, #64]
  42b6cc:	ldp	x24, x23, [sp, #48]
  42b6d0:	ldp	x26, x25, [sp, #32]
  42b6d4:	ldp	x28, x27, [sp, #16]
  42b6d8:	ldp	x29, x30, [sp], #96
  42b6dc:	ret
  42b6e0:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42b6e4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b6e8:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42b6ec:	add	x0, x0, #0x7dd
  42b6f0:	add	x1, x1, #0x7f1
  42b6f4:	add	x3, x3, #0x98f
  42b6f8:	mov	w2, #0x1e0                 	// #480
  42b6fc:	bl	4037c0 <__assert_fail@plt>
  42b700:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b704:	add	x1, x1, #0xa6c
  42b708:	b	42d564 <ferror@plt+0x29cc4>
  42b70c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b710:	add	x1, x1, #0xa74
  42b714:	b	42d564 <ferror@plt+0x29cc4>
  42b718:	sub	sp, sp, #0x60
  42b71c:	stp	x22, x21, [sp, #64]
  42b720:	stp	x20, x19, [sp, #80]
  42b724:	mov	w21, w3
  42b728:	mov	x20, x1
  42b72c:	mov	x19, x0
  42b730:	stp	x29, x30, [sp, #32]
  42b734:	str	x23, [sp, #48]
  42b738:	add	x29, sp, #0x20
  42b73c:	cbnz	x1, 42b754 <ferror@plt+0x27eb4>
  42b740:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b744:	add	x1, x1, #0xa7f
  42b748:	add	x0, sp, #0xc
  42b74c:	add	x20, sp, #0xc
  42b750:	bl	4030a0 <sprintf@plt>
  42b754:	mov	w0, #0x38                  	// #56
  42b758:	bl	403290 <xmalloc@plt>
  42b75c:	movi	v0.2d, #0x0
  42b760:	mov	x22, x0
  42b764:	stp	q0, q0, [x0]
  42b768:	str	q0, [x0, #32]
  42b76c:	str	xzr, [x0, #48]
  42b770:	mov	x0, x20
  42b774:	bl	4032c0 <xstrdup@plt>
  42b778:	mov	w8, #0x3                   	// #3
  42b77c:	str	w8, [x22, #16]
  42b780:	ldr	x8, [x19, #16]
  42b784:	adrp	x9, 44c000 <warn@@Base+0xefcc>
  42b788:	adrp	x10, 44c000 <warn@@Base+0xefcc>
  42b78c:	add	x9, x9, #0xa88
  42b790:	cmp	w21, #0x0
  42b794:	add	x10, x10, #0xa8f
  42b798:	csel	x9, x10, x9, eq  // eq = none
  42b79c:	stp	x8, x0, [x22]
  42b7a0:	str	x22, [x19, #16]
  42b7a4:	stp	xzr, x9, [x22, #24]
  42b7a8:	ldr	x0, [x19]
  42b7ac:	ldr	x3, [x19, #32]
  42b7b0:	ldrb	w4, [x9]
  42b7b4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b7b8:	add	x1, x1, #0xa95
  42b7bc:	mov	x2, x20
  42b7c0:	bl	403880 <fprintf@plt>
  42b7c4:	ldr	x8, [x19, #16]
  42b7c8:	str	wzr, [x8, #16]
  42b7cc:	ldr	w9, [x19, #8]
  42b7d0:	cbz	w9, 42b840 <ferror@plt+0x27fa0>
  42b7d4:	cbz	x8, 42b820 <ferror@plt+0x27f80>
  42b7d8:	mov	w21, wzr
  42b7dc:	mov	w22, #0x20                  	// #32
  42b7e0:	ldr	x20, [x8, #8]
  42b7e4:	mov	x0, x20
  42b7e8:	bl	402fd0 <strlen@plt>
  42b7ec:	and	x23, x0, #0xffffffff
  42b7f0:	add	x1, x23, #0x2
  42b7f4:	mov	x0, x20
  42b7f8:	bl	4031e0 <xrealloc@plt>
  42b7fc:	ldr	x8, [x19, #16]
  42b800:	add	w21, w21, #0x1
  42b804:	str	x0, [x8, #8]
  42b808:	strh	w22, [x0, x23]
  42b80c:	ldr	w8, [x19, #8]
  42b810:	cmp	w21, w8
  42b814:	b.cs	42b840 <ferror@plt+0x27fa0>  // b.hs, b.nlast
  42b818:	ldr	x8, [x19, #16]
  42b81c:	cbnz	x8, 42b7e0 <ferror@plt+0x27f40>
  42b820:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42b824:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b828:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42b82c:	add	x0, x0, #0x7dd
  42b830:	add	x1, x1, #0x7f1
  42b834:	add	x3, x3, #0x8a0
  42b838:	mov	w2, #0x17e                 	// #382
  42b83c:	bl	4037c0 <__assert_fail@plt>
  42b840:	ldp	x20, x19, [sp, #80]
  42b844:	ldp	x22, x21, [sp, #64]
  42b848:	ldr	x23, [sp, #48]
  42b84c:	ldp	x29, x30, [sp, #32]
  42b850:	mov	w0, #0x1                   	// #1
  42b854:	add	sp, sp, #0x60
  42b858:	ret
  42b85c:	stp	x29, x30, [sp, #-48]!
  42b860:	stp	x22, x21, [sp, #16]
  42b864:	stp	x20, x19, [sp, #32]
  42b868:	mov	x22, x0
  42b86c:	ldr	x0, [x0, #16]
  42b870:	mov	x29, sp
  42b874:	cbz	x0, 42b910 <ferror@plt+0x28070>
  42b878:	ldr	x8, [x0]
  42b87c:	mov	w20, w4
  42b880:	mov	x19, x1
  42b884:	str	x8, [x22, #16]
  42b888:	ldr	x21, [x0, #8]
  42b88c:	bl	403510 <free@plt>
  42b890:	cbz	x21, 42b8fc <ferror@plt+0x2805c>
  42b894:	ldr	x8, [x22, #16]
  42b898:	cbz	x8, 42b930 <ferror@plt+0x28090>
  42b89c:	ldr	w9, [x8, #16]
  42b8a0:	cmp	w9, w20
  42b8a4:	b.eq	42b8b4 <ferror@plt+0x28014>  // b.none
  42b8a8:	cmp	w9, #0x3
  42b8ac:	b.eq	42b954 <ferror@plt+0x280b4>  // b.none
  42b8b0:	str	w20, [x8, #16]
  42b8b4:	ldrb	w9, [x19]
  42b8b8:	cbz	w9, 42b8f4 <ferror@plt+0x28054>
  42b8bc:	cmp	w20, #0x4
  42b8c0:	b.cs	42b950 <ferror@plt+0x280b0>  // b.hs, b.nlast
  42b8c4:	ldr	x6, [x8, #8]
  42b8c8:	ldr	x5, [x8, #32]
  42b8cc:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  42b8d0:	add	x8, x8, #0x670
  42b8d4:	ldr	x3, [x22, #32]
  42b8d8:	ldr	x0, [x22]
  42b8dc:	ldr	x7, [x8, w20, sxtw #3]
  42b8e0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b8e4:	add	x1, x1, #0xaa8
  42b8e8:	mov	x2, x19
  42b8ec:	mov	x4, x21
  42b8f0:	bl	403880 <fprintf@plt>
  42b8f4:	mov	w0, #0x1                   	// #1
  42b8f8:	b	42b900 <ferror@plt+0x28060>
  42b8fc:	mov	w0, wzr
  42b900:	ldp	x20, x19, [sp, #32]
  42b904:	ldp	x22, x21, [sp, #16]
  42b908:	ldp	x29, x30, [sp], #48
  42b90c:	ret
  42b910:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42b914:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b918:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42b91c:	add	x0, x0, #0x7dd
  42b920:	add	x1, x1, #0x7f1
  42b924:	add	x3, x3, #0x98f
  42b928:	mov	w2, #0x1e0                 	// #480
  42b92c:	bl	4037c0 <__assert_fail@plt>
  42b930:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42b934:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b938:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42b93c:	add	x0, x0, #0x7dd
  42b940:	add	x1, x1, #0x7f1
  42b944:	add	x3, x3, #0xad2
  42b948:	mov	w2, #0x80c                 	// #2060
  42b94c:	bl	4037c0 <__assert_fail@plt>
  42b950:	bl	4033f0 <abort@plt>
  42b954:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42b958:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b95c:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42b960:	add	x0, x0, #0xb1b
  42b964:	add	x1, x1, #0x7f1
  42b968:	add	x3, x3, #0xad2
  42b96c:	mov	w2, #0x811                 	// #2065
  42b970:	bl	4037c0 <__assert_fail@plt>
  42b974:	stp	x29, x30, [sp, #-16]!
  42b978:	ldr	x8, [x0, #16]
  42b97c:	mov	x29, sp
  42b980:	cbz	x8, 42b990 <ferror@plt+0x280f0>
  42b984:	mov	w0, #0x1                   	// #1
  42b988:	ldp	x29, x30, [sp], #16
  42b98c:	ret
  42b990:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42b994:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42b998:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42b99c:	add	x0, x0, #0xb6c
  42b9a0:	add	x1, x1, #0x7f1
  42b9a4:	add	x3, x3, #0xb94
  42b9a8:	mov	w2, #0x839                 	// #2105
  42b9ac:	bl	4037c0 <__assert_fail@plt>
  42b9b0:	sub	sp, sp, #0x80
  42b9b4:	stp	x29, x30, [sp, #32]
  42b9b8:	stp	x28, x27, [sp, #48]
  42b9bc:	stp	x26, x25, [sp, #64]
  42b9c0:	stp	x24, x23, [sp, #80]
  42b9c4:	stp	x22, x21, [sp, #96]
  42b9c8:	stp	x20, x19, [sp, #112]
  42b9cc:	ldr	w8, [x0, #8]
  42b9d0:	mov	w21, w6
  42b9d4:	mov	w22, w5
  42b9d8:	mov	w23, w4
  42b9dc:	mov	w24, w3
  42b9e0:	mov	w26, w2
  42b9e4:	mov	x25, x1
  42b9e8:	mov	x19, x0
  42b9ec:	mov	x20, xzr
  42b9f0:	add	w8, w8, #0x2
  42b9f4:	add	x29, sp, #0x20
  42b9f8:	str	w8, [x0, #8]
  42b9fc:	cbz	w5, 42ba20 <ferror@plt+0x28180>
  42ba00:	cbnz	w21, 42ba20 <ferror@plt+0x28180>
  42ba04:	ldr	x0, [x19, #16]
  42ba08:	cbz	x0, 42bc1c <ferror@plt+0x2837c>
  42ba0c:	ldr	x8, [x0]
  42ba10:	str	x8, [x19, #16]
  42ba14:	ldr	x20, [x0, #8]
  42ba18:	bl	403510 <free@plt>
  42ba1c:	cbz	x20, 42bbd8 <ferror@plt+0x28338>
  42ba20:	mov	x27, x25
  42ba24:	cbnz	x25, 42ba40 <ferror@plt+0x281a0>
  42ba28:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ba2c:	add	x1, x1, #0xa7f
  42ba30:	add	x0, sp, #0xc
  42ba34:	mov	w2, w26
  42ba38:	add	x27, sp, #0xc
  42ba3c:	bl	4030a0 <sprintf@plt>
  42ba40:	cmp	x25, #0x0
  42ba44:	mov	w0, #0x38                  	// #56
  42ba48:	cset	w28, ne  // ne = any
  42ba4c:	bl	403290 <xmalloc@plt>
  42ba50:	movi	v0.2d, #0x0
  42ba54:	mov	x26, x0
  42ba58:	stp	q0, q0, [x0]
  42ba5c:	str	q0, [x0, #32]
  42ba60:	str	xzr, [x0, #48]
  42ba64:	mov	x0, x27
  42ba68:	bl	4032c0 <xstrdup@plt>
  42ba6c:	mov	w8, #0x3                   	// #3
  42ba70:	str	w8, [x26, #16]
  42ba74:	adrp	x9, 44c000 <warn@@Base+0xefcc>
  42ba78:	adrp	x10, 44c000 <warn@@Base+0xefcc>
  42ba7c:	ldr	x8, [x19, #16]
  42ba80:	add	x9, x9, #0xbc1
  42ba84:	cmp	w24, #0x0
  42ba88:	add	x10, x10, #0xbbb
  42ba8c:	orr	w11, w22, w23
  42ba90:	csel	x9, x10, x9, eq  // eq = none
  42ba94:	orr	w10, w11, w21
  42ba98:	cmp	w10, #0x0
  42ba9c:	stp	x8, x0, [x26]
  42baa0:	cset	w8, ne  // ne = any
  42baa4:	str	x26, [x19, #16]
  42baa8:	stp	xzr, x9, [x26, #24]
  42baac:	str	xzr, [x26, #40]
  42bab0:	str	wzr, [x26, #48]
  42bab4:	cbz	w22, 42bbc4 <ferror@plt+0x28324>
  42bab8:	orr	w8, w28, w8
  42babc:	cbz	w8, 42bbc4 <ferror@plt+0x28324>
  42bac0:	cbz	x26, 42bbfc <ferror@plt+0x2835c>
  42bac4:	mov	x25, x0
  42bac8:	bl	402fd0 <strlen@plt>
  42bacc:	and	x22, x0, #0xffffffff
  42bad0:	add	x1, x22, #0x9
  42bad4:	mov	x0, x25
  42bad8:	bl	4031e0 <xrealloc@plt>
  42badc:	adrp	x9, 44c000 <warn@@Base+0xefcc>
  42bae0:	add	x9, x9, #0xbc7
  42bae4:	ldr	x8, [x19, #16]
  42bae8:	ldr	x9, [x9]
  42baec:	add	x10, x0, x22
  42baf0:	str	x0, [x8, #8]
  42baf4:	strb	wzr, [x10, #8]
  42baf8:	str	x9, [x10]
  42bafc:	cbz	w21, 42bb48 <ferror@plt+0x282a8>
  42bb00:	ldr	x8, [x19, #16]
  42bb04:	cbz	x8, 42bbfc <ferror@plt+0x2835c>
  42bb08:	ldr	x20, [x8, #8]
  42bb0c:	mov	x0, x20
  42bb10:	bl	402fd0 <strlen@plt>
  42bb14:	and	x21, x0, #0xffffffff
  42bb18:	add	x1, x21, #0x6
  42bb1c:	mov	x0, x20
  42bb20:	bl	4031e0 <xrealloc@plt>
  42bb24:	ldr	x8, [x19, #16]
  42bb28:	mov	w11, #0x6573                	// #25971
  42bb2c:	add	x9, x0, x21
  42bb30:	mov	w10, #0x20                  	// #32
  42bb34:	movk	w11, #0x666c, lsl #16
  42bb38:	str	x0, [x8, #8]
  42bb3c:	strh	w10, [x9, #4]
  42bb40:	str	w11, [x9]
  42bb44:	b	42bbc4 <ferror@plt+0x28324>
  42bb48:	cbz	x20, 42bbd8 <ferror@plt+0x28338>
  42bb4c:	ldr	x8, [x19, #16]
  42bb50:	cbz	x8, 42bbfc <ferror@plt+0x2835c>
  42bb54:	ldr	x21, [x8, #8]
  42bb58:	mov	x0, x21
  42bb5c:	bl	402fd0 <strlen@plt>
  42bb60:	and	x22, x0, #0xffffffff
  42bb64:	mov	x0, x20
  42bb68:	bl	402fd0 <strlen@plt>
  42bb6c:	add	x8, x0, x22
  42bb70:	add	x1, x8, #0x1
  42bb74:	mov	x0, x21
  42bb78:	bl	4031e0 <xrealloc@plt>
  42bb7c:	ldr	x8, [x19, #16]
  42bb80:	mov	x1, x20
  42bb84:	str	x0, [x8, #8]
  42bb88:	add	x0, x0, x22
  42bb8c:	bl	403620 <strcpy@plt>
  42bb90:	ldr	x8, [x19, #16]
  42bb94:	cbz	x8, 42bbfc <ferror@plt+0x2835c>
  42bb98:	ldr	x20, [x8, #8]
  42bb9c:	mov	x0, x20
  42bba0:	bl	402fd0 <strlen@plt>
  42bba4:	and	x21, x0, #0xffffffff
  42bba8:	add	x1, x21, #0x2
  42bbac:	mov	x0, x20
  42bbb0:	bl	4031e0 <xrealloc@plt>
  42bbb4:	ldr	x8, [x19, #16]
  42bbb8:	mov	w9, #0x20                  	// #32
  42bbbc:	str	x0, [x8, #8]
  42bbc0:	strh	w9, [x0, x21]
  42bbc4:	ldr	x8, [x19, #16]
  42bbc8:	mov	w9, #0x2                   	// #2
  42bbcc:	mov	w0, #0x1                   	// #1
  42bbd0:	str	w9, [x8, #16]
  42bbd4:	b	42bbdc <ferror@plt+0x2833c>
  42bbd8:	mov	w0, wzr
  42bbdc:	ldp	x20, x19, [sp, #112]
  42bbe0:	ldp	x22, x21, [sp, #96]
  42bbe4:	ldp	x24, x23, [sp, #80]
  42bbe8:	ldp	x26, x25, [sp, #64]
  42bbec:	ldp	x28, x27, [sp, #48]
  42bbf0:	ldp	x29, x30, [sp, #32]
  42bbf4:	add	sp, sp, #0x80
  42bbf8:	ret
  42bbfc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42bc00:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42bc04:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42bc08:	add	x0, x0, #0x7dd
  42bc0c:	add	x1, x1, #0x7f1
  42bc10:	add	x3, x3, #0x8a0
  42bc14:	mov	w2, #0x17e                 	// #382
  42bc18:	bl	4037c0 <__assert_fail@plt>
  42bc1c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42bc20:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42bc24:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42bc28:	add	x0, x0, #0x7dd
  42bc2c:	add	x1, x1, #0x7f1
  42bc30:	add	x3, x3, #0x98f
  42bc34:	mov	w2, #0x1e0                 	// #480
  42bc38:	bl	4037c0 <__assert_fail@plt>
  42bc3c:	stp	x29, x30, [sp, #-64]!
  42bc40:	stp	x22, x21, [sp, #32]
  42bc44:	mov	x22, x0
  42bc48:	mov	x0, x1
  42bc4c:	str	x23, [sp, #16]
  42bc50:	stp	x20, x19, [sp, #48]
  42bc54:	mov	x29, sp
  42bc58:	mov	w21, w3
  42bc5c:	mov	x20, x1
  42bc60:	bl	402fd0 <strlen@plt>
  42bc64:	ldr	x8, [x22, #16]
  42bc68:	mov	x19, x0
  42bc6c:	ldr	x8, [x8]
  42bc70:	ldr	x8, [x8, #8]
  42bc74:	mov	x0, x8
  42bc78:	bl	402fd0 <strlen@plt>
  42bc7c:	add	w8, w0, w19
  42bc80:	add	w8, w8, #0x3
  42bc84:	sxtw	x0, w8
  42bc88:	bl	403290 <xmalloc@plt>
  42bc8c:	cbz	x0, 42bd60 <ferror@plt+0x284c0>
  42bc90:	ldr	x8, [x22, #16]
  42bc94:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42bc98:	add	x1, x1, #0xbd6
  42bc9c:	mov	x3, x20
  42bca0:	ldr	x8, [x8]
  42bca4:	mov	x19, x0
  42bca8:	ldr	x2, [x8, #8]
  42bcac:	bl	4030a0 <sprintf@plt>
  42bcb0:	mov	x0, x22
  42bcb4:	mov	x1, x19
  42bcb8:	bl	42d564 <ferror@plt+0x29cc4>
  42bcbc:	cbz	w0, 42bd50 <ferror@plt+0x284b0>
  42bcc0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42bcc4:	add	x1, x1, #0xbdd
  42bcc8:	mov	x0, x22
  42bccc:	bl	42d174 <ferror@plt+0x298d4>
  42bcd0:	ldr	x0, [x22, #16]
  42bcd4:	cbz	x0, 42bd7c <ferror@plt+0x284dc>
  42bcd8:	ldr	x8, [x0]
  42bcdc:	str	x8, [x22, #16]
  42bce0:	ldr	x23, [x0, #8]
  42bce4:	bl	403510 <free@plt>
  42bce8:	cbz	x23, 42bd50 <ferror@plt+0x284b0>
  42bcec:	ldr	x8, [x22, #16]
  42bcf0:	cbz	x8, 42bd9c <ferror@plt+0x284fc>
  42bcf4:	ldr	w9, [x8, #16]
  42bcf8:	cmp	w9, w21
  42bcfc:	b.eq	42bd0c <ferror@plt+0x2846c>  // b.none
  42bd00:	cmp	w9, #0x3
  42bd04:	b.eq	42bdc0 <ferror@plt+0x28520>  // b.none
  42bd08:	str	w21, [x8, #16]
  42bd0c:	cmp	w21, #0x4
  42bd10:	b.cs	42bdbc <ferror@plt+0x2851c>  // b.hs, b.nlast
  42bd14:	ldr	x5, [x8, #8]
  42bd18:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  42bd1c:	add	x8, x8, #0x670
  42bd20:	ldr	x3, [x22, #32]
  42bd24:	ldr	x0, [x22]
  42bd28:	ldr	x6, [x8, w21, sxtw #3]
  42bd2c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42bd30:	add	x1, x1, #0xbe5
  42bd34:	mov	x2, x20
  42bd38:	mov	x4, x23
  42bd3c:	bl	403880 <fprintf@plt>
  42bd40:	mov	x0, x23
  42bd44:	bl	403510 <free@plt>
  42bd48:	mov	w20, #0x1                   	// #1
  42bd4c:	b	42bd54 <ferror@plt+0x284b4>
  42bd50:	mov	w20, wzr
  42bd54:	mov	x0, x19
  42bd58:	bl	403510 <free@plt>
  42bd5c:	b	42bd64 <ferror@plt+0x284c4>
  42bd60:	mov	w20, wzr
  42bd64:	mov	w0, w20
  42bd68:	ldp	x20, x19, [sp, #48]
  42bd6c:	ldp	x22, x21, [sp, #32]
  42bd70:	ldr	x23, [sp, #16]
  42bd74:	ldp	x29, x30, [sp], #64
  42bd78:	ret
  42bd7c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42bd80:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42bd84:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42bd88:	add	x0, x0, #0x7dd
  42bd8c:	add	x1, x1, #0x7f1
  42bd90:	add	x3, x3, #0x98f
  42bd94:	mov	w2, #0x1e0                 	// #480
  42bd98:	bl	4037c0 <__assert_fail@plt>
  42bd9c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42bda0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42bda4:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42bda8:	add	x0, x0, #0x7dd
  42bdac:	add	x1, x1, #0x7f1
  42bdb0:	add	x3, x3, #0xad2
  42bdb4:	mov	w2, #0x80c                 	// #2060
  42bdb8:	bl	4037c0 <__assert_fail@plt>
  42bdbc:	bl	4033f0 <abort@plt>
  42bdc0:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42bdc4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42bdc8:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42bdcc:	add	x0, x0, #0xb1b
  42bdd0:	add	x1, x1, #0x7f1
  42bdd4:	add	x3, x3, #0xad2
  42bdd8:	mov	w2, #0x811                 	// #2065
  42bddc:	bl	4037c0 <__assert_fail@plt>
  42bde0:	stp	x29, x30, [sp, #-64]!
  42bde4:	stp	x22, x21, [sp, #32]
  42bde8:	stp	x20, x19, [sp, #48]
  42bdec:	mov	x19, x0
  42bdf0:	ldr	x0, [x0, #16]
  42bdf4:	str	x23, [sp, #16]
  42bdf8:	mov	x29, sp
  42bdfc:	cbz	x0, 42bfac <ferror@plt+0x2870c>
  42be00:	ldr	x8, [x0]
  42be04:	cbz	x8, 42bfac <ferror@plt+0x2870c>
  42be08:	str	x8, [x19, #16]
  42be0c:	ldr	x22, [x0, #8]
  42be10:	mov	w20, w3
  42be14:	mov	w21, w2
  42be18:	bl	403510 <free@plt>
  42be1c:	cbz	x22, 42befc <ferror@plt+0x2865c>
  42be20:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42be24:	add	x1, x1, #0xa5f
  42be28:	mov	w2, #0x6                   	// #6
  42be2c:	mov	x0, x22
  42be30:	bl	403210 <strncmp@plt>
  42be34:	add	x8, x22, #0x6
  42be38:	cmp	w0, #0x0
  42be3c:	mov	w0, #0x38                  	// #56
  42be40:	csel	x22, x8, x22, eq  // eq = none
  42be44:	bl	403290 <xmalloc@plt>
  42be48:	movi	v0.2d, #0x0
  42be4c:	mov	x23, x0
  42be50:	stp	q0, q0, [x0]
  42be54:	str	q0, [x0, #32]
  42be58:	str	xzr, [x0, #48]
  42be5c:	mov	x0, x22
  42be60:	bl	4032c0 <xstrdup@plt>
  42be64:	mov	w8, #0x3                   	// #3
  42be68:	str	xzr, [x23, #24]
  42be6c:	str	w8, [x23, #16]
  42be70:	ldr	x8, [x19, #16]
  42be74:	stp	x8, x0, [x23]
  42be78:	str	x23, [x19, #16]
  42be7c:	cbz	w21, 42be90 <ferror@plt+0x285f0>
  42be80:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42be84:	add	x1, x1, #0xc97
  42be88:	mov	x0, x19
  42be8c:	bl	42d174 <ferror@plt+0x298d4>
  42be90:	cmp	w20, #0x2
  42be94:	b.hi	42bea8 <ferror@plt+0x28608>  // b.pmore
  42be98:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  42be9c:	add	x8, x8, #0x630
  42bea0:	ldr	x1, [x8, w20, sxtw #3]
  42bea4:	b	42beb0 <ferror@plt+0x28610>
  42bea8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42beac:	add	x1, x1, #0xcbc
  42beb0:	mov	x0, x19
  42beb4:	bl	42d174 <ferror@plt+0x298d4>
  42beb8:	ldr	x0, [x19, #16]
  42bebc:	cbz	x0, 42bfcc <ferror@plt+0x2872c>
  42bec0:	ldr	x8, [x0]
  42bec4:	str	x8, [x19, #16]
  42bec8:	ldr	x20, [x0, #8]
  42becc:	bl	403510 <free@plt>
  42bed0:	cbz	x20, 42befc <ferror@plt+0x2865c>
  42bed4:	ldr	x8, [x19, #16]
  42bed8:	ldr	w9, [x8, #48]
  42bedc:	cbz	w9, 42bf30 <ferror@plt+0x28690>
  42bee0:	cbz	x8, 42bfec <ferror@plt+0x2874c>
  42bee4:	ldr	x21, [x8, #40]
  42bee8:	cbz	x21, 42bf04 <ferror@plt+0x28664>
  42beec:	mov	x0, x21
  42bef0:	bl	402fd0 <strlen@plt>
  42bef4:	and	x22, x0, #0xffffffff
  42bef8:	b	42bf08 <ferror@plt+0x28668>
  42befc:	mov	w0, wzr
  42bf00:	b	42bf98 <ferror@plt+0x286f8>
  42bf04:	mov	x22, xzr
  42bf08:	add	x1, x22, #0x3
  42bf0c:	mov	x0, x21
  42bf10:	bl	4031e0 <xrealloc@plt>
  42bf14:	ldr	x8, [x19, #16]
  42bf18:	add	x9, x0, x22
  42bf1c:	mov	w10, #0x202c                	// #8236
  42bf20:	str	x0, [x8, #40]
  42bf24:	strb	wzr, [x9, #2]
  42bf28:	strh	w10, [x9]
  42bf2c:	ldr	x8, [x19, #16]
  42bf30:	cbz	x8, 42bfec <ferror@plt+0x2874c>
  42bf34:	ldr	x21, [x8, #40]
  42bf38:	cbz	x21, 42bf4c <ferror@plt+0x286ac>
  42bf3c:	mov	x0, x21
  42bf40:	bl	402fd0 <strlen@plt>
  42bf44:	and	x22, x0, #0xffffffff
  42bf48:	b	42bf50 <ferror@plt+0x286b0>
  42bf4c:	mov	x22, xzr
  42bf50:	mov	x0, x20
  42bf54:	bl	402fd0 <strlen@plt>
  42bf58:	add	x8, x22, x0
  42bf5c:	add	x1, x8, #0x1
  42bf60:	mov	x0, x21
  42bf64:	bl	4031e0 <xrealloc@plt>
  42bf68:	ldr	x8, [x19, #16]
  42bf6c:	mov	x1, x20
  42bf70:	str	x0, [x8, #40]
  42bf74:	add	x0, x0, x22
  42bf78:	bl	403620 <strcpy@plt>
  42bf7c:	ldr	x8, [x19, #16]
  42bf80:	mov	x0, x20
  42bf84:	ldr	w9, [x8, #48]
  42bf88:	add	w9, w9, #0x1
  42bf8c:	str	w9, [x8, #48]
  42bf90:	bl	403510 <free@plt>
  42bf94:	mov	w0, #0x1                   	// #1
  42bf98:	ldp	x20, x19, [sp, #48]
  42bf9c:	ldp	x22, x21, [sp, #32]
  42bfa0:	ldr	x23, [sp, #16]
  42bfa4:	ldp	x29, x30, [sp], #64
  42bfa8:	ret
  42bfac:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42bfb0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42bfb4:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42bfb8:	add	x0, x0, #0xc12
  42bfbc:	add	x1, x1, #0x7f1
  42bfc0:	add	x3, x3, #0xc43
  42bfc4:	mov	w2, #0x8bb                 	// #2235
  42bfc8:	bl	4037c0 <__assert_fail@plt>
  42bfcc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42bfd0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42bfd4:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42bfd8:	add	x0, x0, #0x7dd
  42bfdc:	add	x1, x1, #0x7f1
  42bfe0:	add	x3, x3, #0x98f
  42bfe4:	mov	w2, #0x1e0                 	// #480
  42bfe8:	bl	4037c0 <__assert_fail@plt>
  42bfec:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42bff0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42bff4:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42bff8:	add	x0, x0, #0x7dd
  42bffc:	add	x1, x1, #0x7f1
  42c000:	add	x3, x3, #0xcd6
  42c004:	mov	w2, #0x192                 	// #402
  42c008:	bl	4037c0 <__assert_fail@plt>
  42c00c:	stp	x29, x30, [sp, #-16]!
  42c010:	ldr	x8, [x0, #16]
  42c014:	mov	x29, sp
  42c018:	cbz	x8, 42c02c <ferror@plt+0x2878c>
  42c01c:	mov	w0, #0x1                   	// #1
  42c020:	str	x1, [x8, #24]
  42c024:	ldp	x29, x30, [sp], #16
  42c028:	ret
  42c02c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c030:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c034:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c038:	add	x0, x0, #0x7dd
  42c03c:	add	x1, x1, #0x7f1
  42c040:	add	x3, x3, #0xd12
  42c044:	mov	w2, #0x59a                 	// #1434
  42c048:	bl	4037c0 <__assert_fail@plt>
  42c04c:	stp	x29, x30, [sp, #-64]!
  42c050:	stp	x24, x23, [sp, #16]
  42c054:	stp	x22, x21, [sp, #32]
  42c058:	stp	x20, x19, [sp, #48]
  42c05c:	ldr	x8, [x0, #16]
  42c060:	mov	x29, sp
  42c064:	cbz	x8, 42c204 <ferror@plt+0x28964>
  42c068:	ldr	x9, [x8]
  42c06c:	cbz	x9, 42c224 <ferror@plt+0x28984>
  42c070:	mov	w21, w6
  42c074:	mov	w22, w3
  42c078:	mov	x19, x0
  42c07c:	mov	w20, w2
  42c080:	cbz	w4, 42c0c4 <ferror@plt+0x28824>
  42c084:	ldr	x23, [x8, #8]
  42c088:	mov	x0, x23
  42c08c:	bl	402fd0 <strlen@plt>
  42c090:	and	x24, x0, #0xffffffff
  42c094:	add	x1, x24, #0xa
  42c098:	mov	x0, x23
  42c09c:	bl	4031e0 <xrealloc@plt>
  42c0a0:	adrp	x10, 44c000 <warn@@Base+0xefcc>
  42c0a4:	add	x10, x10, #0xdcb
  42c0a8:	ldr	x8, [x19, #16]
  42c0ac:	ldr	x10, [x10]
  42c0b0:	add	x9, x0, x24
  42c0b4:	mov	w11, #0x65                  	// #101
  42c0b8:	str	x0, [x8, #8]
  42c0bc:	strh	w11, [x9, #8]
  42c0c0:	str	x10, [x9]
  42c0c4:	cbz	w22, 42c110 <ferror@plt+0x28870>
  42c0c8:	ldr	x8, [x19, #16]
  42c0cc:	cbz	x8, 42c264 <ferror@plt+0x289c4>
  42c0d0:	ldr	x22, [x8, #8]
  42c0d4:	mov	x0, x22
  42c0d8:	bl	402fd0 <strlen@plt>
  42c0dc:	and	x23, x0, #0xffffffff
  42c0e0:	add	x1, x23, #0x7
  42c0e4:	mov	x0, x22
  42c0e8:	bl	4031e0 <xrealloc@plt>
  42c0ec:	ldr	x8, [x19, #16]
  42c0f0:	mov	w10, #0x736e                	// #29550
  42c0f4:	mov	w11, #0x6320                	// #25376
  42c0f8:	add	x9, x0, x23
  42c0fc:	movk	w10, #0x74, lsl #16
  42c100:	movk	w11, #0x6e6f, lsl #16
  42c104:	str	x0, [x8, #8]
  42c108:	stur	w10, [x9, #3]
  42c10c:	str	w11, [x9]
  42c110:	ldr	x8, [x19, #16]
  42c114:	ldr	x8, [x8]
  42c118:	cbz	w21, 42c120 <ferror@plt+0x28880>
  42c11c:	ldr	x8, [x8]
  42c120:	ldr	x0, [x8, #24]
  42c124:	bl	403360 <strdup@plt>
  42c128:	mov	x22, x0
  42c12c:	mov	x0, x19
  42c130:	mov	x1, x22
  42c134:	bl	42d564 <ferror@plt+0x29cc4>
  42c138:	cbz	w0, 42c180 <ferror@plt+0x288e0>
  42c13c:	ldr	x0, [x19, #16]
  42c140:	cbz	x0, 42c244 <ferror@plt+0x289a4>
  42c144:	ldr	x8, [x0]
  42c148:	str	x8, [x19, #16]
  42c14c:	ldr	x23, [x0, #8]
  42c150:	bl	403510 <free@plt>
  42c154:	cbz	x23, 42c180 <ferror@plt+0x288e0>
  42c158:	cbz	w21, 42c18c <ferror@plt+0x288ec>
  42c15c:	ldr	x0, [x19, #16]
  42c160:	cbz	x0, 42c244 <ferror@plt+0x289a4>
  42c164:	ldr	x8, [x0]
  42c168:	str	x8, [x19, #16]
  42c16c:	ldr	x21, [x0, #8]
  42c170:	bl	403510 <free@plt>
  42c174:	cbnz	x21, 42c190 <ferror@plt+0x288f0>
  42c178:	mov	x0, x23
  42c17c:	bl	403510 <free@plt>
  42c180:	mov	w19, wzr
  42c184:	mov	x21, x22
  42c188:	b	42c1e4 <ferror@plt+0x28944>
  42c18c:	mov	x21, xzr
  42c190:	ldr	x8, [x19, #16]
  42c194:	cbz	x8, 42c284 <ferror@plt+0x289e4>
  42c198:	ldr	w9, [x8, #16]
  42c19c:	cmp	w9, w20
  42c1a0:	b.eq	42c1b0 <ferror@plt+0x28910>  // b.none
  42c1a4:	cmp	w9, #0x3
  42c1a8:	b.eq	42c2a4 <ferror@plt+0x28a04>  // b.none
  42c1ac:	str	w20, [x8, #16]
  42c1b0:	ldr	x0, [x19]
  42c1b4:	ldr	x3, [x19, #32]
  42c1b8:	ldr	x5, [x8, #8]
  42c1bc:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c1c0:	add	x1, x1, #0xddc
  42c1c4:	mov	x2, x22
  42c1c8:	mov	x4, x23
  42c1cc:	bl	403880 <fprintf@plt>
  42c1d0:	mov	x0, x23
  42c1d4:	bl	403510 <free@plt>
  42c1d8:	mov	x0, x22
  42c1dc:	bl	403510 <free@plt>
  42c1e0:	mov	w19, #0x1                   	// #1
  42c1e4:	mov	x0, x21
  42c1e8:	bl	403510 <free@plt>
  42c1ec:	mov	w0, w19
  42c1f0:	ldp	x20, x19, [sp, #48]
  42c1f4:	ldp	x22, x21, [sp, #32]
  42c1f8:	ldp	x24, x23, [sp, #16]
  42c1fc:	ldp	x29, x30, [sp], #64
  42c200:	ret
  42c204:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c208:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c20c:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c210:	add	x0, x0, #0x7dd
  42c214:	add	x1, x1, #0x7f1
  42c218:	add	x3, x3, #0xd4a
  42c21c:	mov	w2, #0x900                 	// #2304
  42c220:	bl	4037c0 <__assert_fail@plt>
  42c224:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c228:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c22c:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c230:	add	x0, x0, #0xc29
  42c234:	add	x1, x1, #0x7f1
  42c238:	add	x3, x3, #0xd4a
  42c23c:	mov	w2, #0x901                 	// #2305
  42c240:	bl	4037c0 <__assert_fail@plt>
  42c244:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c248:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c24c:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c250:	add	x0, x0, #0x7dd
  42c254:	add	x1, x1, #0x7f1
  42c258:	add	x3, x3, #0x98f
  42c25c:	mov	w2, #0x1e0                 	// #480
  42c260:	bl	4037c0 <__assert_fail@plt>
  42c264:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c268:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c26c:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c270:	add	x0, x0, #0x7dd
  42c274:	add	x1, x1, #0x7f1
  42c278:	add	x3, x3, #0x8a0
  42c27c:	mov	w2, #0x17e                 	// #382
  42c280:	bl	4037c0 <__assert_fail@plt>
  42c284:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c288:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c28c:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c290:	add	x0, x0, #0x7dd
  42c294:	add	x1, x1, #0x7f1
  42c298:	add	x3, x3, #0xad2
  42c29c:	mov	w2, #0x80c                 	// #2060
  42c2a0:	bl	4037c0 <__assert_fail@plt>
  42c2a4:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c2a8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c2ac:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c2b0:	add	x0, x0, #0xb1b
  42c2b4:	add	x1, x1, #0x7f1
  42c2b8:	add	x3, x3, #0xad2
  42c2bc:	mov	w2, #0x811                 	// #2065
  42c2c0:	bl	4037c0 <__assert_fail@plt>
  42c2c4:	stp	x29, x30, [sp, #-64]!
  42c2c8:	stp	x22, x21, [sp, #32]
  42c2cc:	stp	x20, x19, [sp, #48]
  42c2d0:	ldr	x8, [x0, #16]
  42c2d4:	str	x23, [sp, #16]
  42c2d8:	mov	x29, sp
  42c2dc:	cbz	x8, 42c46c <ferror@plt+0x28bcc>
  42c2e0:	ldr	x9, [x8]
  42c2e4:	cbz	x9, 42c48c <ferror@plt+0x28bec>
  42c2e8:	ldr	x9, [x9, #24]
  42c2ec:	cbz	x9, 42c4ac <ferror@plt+0x28c0c>
  42c2f0:	mov	w21, w3
  42c2f4:	mov	x20, x0
  42c2f8:	mov	w19, w2
  42c2fc:	cbz	w4, 42c340 <ferror@plt+0x28aa0>
  42c300:	ldr	x22, [x8, #8]
  42c304:	mov	x0, x22
  42c308:	bl	402fd0 <strlen@plt>
  42c30c:	and	x23, x0, #0xffffffff
  42c310:	add	x1, x23, #0xa
  42c314:	mov	x0, x22
  42c318:	bl	4031e0 <xrealloc@plt>
  42c31c:	adrp	x10, 44c000 <warn@@Base+0xefcc>
  42c320:	add	x10, x10, #0xdcb
  42c324:	ldr	x8, [x20, #16]
  42c328:	ldr	x10, [x10]
  42c32c:	add	x9, x0, x23
  42c330:	mov	w11, #0x65                  	// #101
  42c334:	str	x0, [x8, #8]
  42c338:	strh	w11, [x9, #8]
  42c33c:	str	x10, [x9]
  42c340:	cbz	w21, 42c38c <ferror@plt+0x28aec>
  42c344:	ldr	x8, [x20, #16]
  42c348:	cbz	x8, 42c4cc <ferror@plt+0x28c2c>
  42c34c:	ldr	x21, [x8, #8]
  42c350:	mov	x0, x21
  42c354:	bl	402fd0 <strlen@plt>
  42c358:	and	x22, x0, #0xffffffff
  42c35c:	add	x1, x22, #0x7
  42c360:	mov	x0, x21
  42c364:	bl	4031e0 <xrealloc@plt>
  42c368:	ldr	x8, [x20, #16]
  42c36c:	mov	w10, #0x736e                	// #29550
  42c370:	mov	w11, #0x6320                	// #25376
  42c374:	add	x9, x0, x22
  42c378:	movk	w10, #0x74, lsl #16
  42c37c:	movk	w11, #0x6e6f, lsl #16
  42c380:	str	x0, [x8, #8]
  42c384:	stur	w10, [x9, #3]
  42c388:	str	w11, [x9]
  42c38c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c390:	add	x1, x1, #0xbdd
  42c394:	mov	x0, x20
  42c398:	bl	42d174 <ferror@plt+0x298d4>
  42c39c:	ldr	x8, [x20, #16]
  42c3a0:	ldr	x8, [x8]
  42c3a4:	ldr	x0, [x8, #24]
  42c3a8:	bl	403360 <strdup@plt>
  42c3ac:	ldr	x8, [x20, #16]
  42c3b0:	mov	x21, x0
  42c3b4:	mov	x0, x20
  42c3b8:	ldr	x8, [x8]
  42c3bc:	ldr	x1, [x8, #24]
  42c3c0:	bl	42d564 <ferror@plt+0x29cc4>
  42c3c4:	cbz	w0, 42c448 <ferror@plt+0x28ba8>
  42c3c8:	ldr	x0, [x20, #16]
  42c3cc:	cbz	x0, 42c4ec <ferror@plt+0x28c4c>
  42c3d0:	ldr	x8, [x0]
  42c3d4:	str	x8, [x20, #16]
  42c3d8:	ldr	x22, [x0, #8]
  42c3dc:	bl	403510 <free@plt>
  42c3e0:	cbz	x22, 42c448 <ferror@plt+0x28ba8>
  42c3e4:	ldr	x8, [x20, #16]
  42c3e8:	cbz	x8, 42c50c <ferror@plt+0x28c6c>
  42c3ec:	ldr	w9, [x8, #16]
  42c3f0:	cmp	w9, w19
  42c3f4:	b.eq	42c404 <ferror@plt+0x28b64>  // b.none
  42c3f8:	cmp	w9, #0x3
  42c3fc:	b.eq	42c530 <ferror@plt+0x28c90>  // b.none
  42c400:	str	w19, [x8, #16]
  42c404:	cmp	w19, #0x4
  42c408:	b.cs	42c52c <ferror@plt+0x28c8c>  // b.hs, b.nlast
  42c40c:	ldr	x5, [x8, #8]
  42c410:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  42c414:	add	x8, x8, #0x670
  42c418:	ldr	x3, [x20, #32]
  42c41c:	ldr	x0, [x20]
  42c420:	ldr	x6, [x8, w19, sxtw #3]
  42c424:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c428:	add	x1, x1, #0xe93
  42c42c:	mov	x2, x21
  42c430:	mov	x4, x22
  42c434:	bl	403880 <fprintf@plt>
  42c438:	mov	x0, x22
  42c43c:	bl	403510 <free@plt>
  42c440:	mov	w19, #0x1                   	// #1
  42c444:	b	42c44c <ferror@plt+0x28bac>
  42c448:	mov	w19, wzr
  42c44c:	mov	x0, x21
  42c450:	bl	403510 <free@plt>
  42c454:	mov	w0, w19
  42c458:	ldp	x20, x19, [sp, #48]
  42c45c:	ldp	x22, x21, [sp, #32]
  42c460:	ldr	x23, [sp, #16]
  42c464:	ldp	x29, x30, [sp], #64
  42c468:	ret
  42c46c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c470:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c474:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c478:	add	x0, x0, #0x7dd
  42c47c:	add	x1, x1, #0x7f1
  42c480:	add	x3, x3, #0xdff
  42c484:	mov	w2, #0x94d                 	// #2381
  42c488:	bl	4037c0 <__assert_fail@plt>
  42c48c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c490:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c494:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c498:	add	x0, x0, #0xc29
  42c49c:	add	x1, x1, #0x7f1
  42c4a0:	add	x3, x3, #0xdff
  42c4a4:	mov	w2, #0x94e                 	// #2382
  42c4a8:	bl	4037c0 <__assert_fail@plt>
  42c4ac:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c4b0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c4b4:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c4b8:	add	x0, x0, #0xe71
  42c4bc:	add	x1, x1, #0x7f1
  42c4c0:	add	x3, x3, #0xdff
  42c4c4:	mov	w2, #0x94f                 	// #2383
  42c4c8:	bl	4037c0 <__assert_fail@plt>
  42c4cc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c4d0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c4d4:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c4d8:	add	x0, x0, #0x7dd
  42c4dc:	add	x1, x1, #0x7f1
  42c4e0:	add	x3, x3, #0x8a0
  42c4e4:	mov	w2, #0x17e                 	// #382
  42c4e8:	bl	4037c0 <__assert_fail@plt>
  42c4ec:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c4f0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c4f4:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c4f8:	add	x0, x0, #0x7dd
  42c4fc:	add	x1, x1, #0x7f1
  42c500:	add	x3, x3, #0x98f
  42c504:	mov	w2, #0x1e0                 	// #480
  42c508:	bl	4037c0 <__assert_fail@plt>
  42c50c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c510:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c514:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c518:	add	x0, x0, #0x7dd
  42c51c:	add	x1, x1, #0x7f1
  42c520:	add	x3, x3, #0xad2
  42c524:	mov	w2, #0x80c                 	// #2060
  42c528:	bl	4037c0 <__assert_fail@plt>
  42c52c:	bl	4033f0 <abort@plt>
  42c530:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c534:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c538:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c53c:	add	x0, x0, #0xb1b
  42c540:	add	x1, x1, #0x7f1
  42c544:	add	x3, x3, #0xad2
  42c548:	mov	w2, #0x811                 	// #2065
  42c54c:	bl	4037c0 <__assert_fail@plt>
  42c550:	ldr	x8, [x0, #16]
  42c554:	mov	w0, #0x1                   	// #1
  42c558:	str	xzr, [x8, #24]
  42c55c:	ret
  42c560:	stp	x29, x30, [sp, #-32]!
  42c564:	ldr	x8, [x0, #16]
  42c568:	str	x19, [sp, #16]
  42c56c:	mov	x19, x0
  42c570:	ldr	x0, [x0]
  42c574:	ldr	x3, [x19, #32]
  42c578:	ldr	x2, [x8, #8]
  42c57c:	ldr	x4, [x8, #32]
  42c580:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c584:	add	x1, x1, #0xec0
  42c588:	mov	x29, sp
  42c58c:	bl	403880 <fprintf@plt>
  42c590:	ldr	x8, [x19, #16]
  42c594:	ldr	w9, [x8, #48]
  42c598:	cbz	w9, 42c5bc <ferror@plt+0x28d1c>
  42c59c:	ldr	x0, [x19]
  42c5a0:	ldr	x2, [x8, #40]
  42c5a4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c5a8:	add	x1, x1, #0xed9
  42c5ac:	bl	403880 <fprintf@plt>
  42c5b0:	ldr	x8, [x19, #16]
  42c5b4:	ldr	x0, [x8, #40]
  42c5b8:	bl	403510 <free@plt>
  42c5bc:	ldr	x1, [x19]
  42c5c0:	mov	w0, #0xa                   	// #10
  42c5c4:	bl	4030c0 <fputc@plt>
  42c5c8:	ldr	x8, [x19, #16]
  42c5cc:	cbz	x8, 42c5e0 <ferror@plt+0x28d40>
  42c5d0:	ldr	x19, [sp, #16]
  42c5d4:	mov	w0, #0x1                   	// #1
  42c5d8:	ldp	x29, x30, [sp], #32
  42c5dc:	ret
  42c5e0:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c5e4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c5e8:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c5ec:	add	x0, x0, #0xb6c
  42c5f0:	add	x1, x1, #0x7f1
  42c5f4:	add	x3, x3, #0xb94
  42c5f8:	mov	w2, #0x839                 	// #2105
  42c5fc:	bl	4037c0 <__assert_fail@plt>
  42c600:	cbz	x1, 42c66c <ferror@plt+0x28dcc>
  42c604:	stp	x29, x30, [sp, #-48]!
  42c608:	stp	x20, x19, [sp, #32]
  42c60c:	mov	x19, x0
  42c610:	mov	w0, #0x38                  	// #56
  42c614:	str	x21, [sp, #16]
  42c618:	mov	x29, sp
  42c61c:	mov	x20, x1
  42c620:	bl	403290 <xmalloc@plt>
  42c624:	movi	v0.2d, #0x0
  42c628:	mov	x21, x0
  42c62c:	stp	q0, q0, [x0]
  42c630:	str	q0, [x0, #32]
  42c634:	str	xzr, [x0, #48]
  42c638:	mov	x0, x20
  42c63c:	bl	4032c0 <xstrdup@plt>
  42c640:	mov	w8, #0x3                   	// #3
  42c644:	str	xzr, [x21, #24]
  42c648:	str	w8, [x21, #16]
  42c64c:	ldr	x8, [x19, #16]
  42c650:	stp	x8, x0, [x21]
  42c654:	str	x21, [x19, #16]
  42c658:	ldp	x20, x19, [sp, #32]
  42c65c:	ldr	x21, [sp, #16]
  42c660:	mov	w0, #0x1                   	// #1
  42c664:	ldp	x29, x30, [sp], #48
  42c668:	ret
  42c66c:	mov	w0, wzr
  42c670:	ret
  42c674:	sub	sp, sp, #0x60
  42c678:	sub	w8, w3, #0x7
  42c67c:	cmp	w8, #0x5
  42c680:	stp	x29, x30, [sp, #32]
  42c684:	str	x23, [sp, #48]
  42c688:	stp	x22, x21, [sp, #64]
  42c68c:	stp	x20, x19, [sp, #80]
  42c690:	add	x29, sp, #0x20
  42c694:	b.cs	42c768 <ferror@plt+0x28ec8>  // b.hs, b.nlast
  42c698:	adrp	x9, 44d000 <warn@@Base+0xffcc>
  42c69c:	add	x9, x9, #0x648
  42c6a0:	ldr	x23, [x9, w8, sxtw #3]
  42c6a4:	mov	x20, x0
  42c6a8:	mov	w0, #0x38                  	// #56
  42c6ac:	mov	w21, w2
  42c6b0:	mov	x19, x1
  42c6b4:	bl	403290 <xmalloc@plt>
  42c6b8:	movi	v0.2d, #0x0
  42c6bc:	mov	x22, x0
  42c6c0:	stp	q0, q0, [x0]
  42c6c4:	str	q0, [x0, #32]
  42c6c8:	str	xzr, [x0, #48]
  42c6cc:	mov	x0, x23
  42c6d0:	bl	4032c0 <xstrdup@plt>
  42c6d4:	mov	w8, #0x3                   	// #3
  42c6d8:	str	xzr, [x22, #24]
  42c6dc:	str	w8, [x22, #16]
  42c6e0:	ldr	x8, [x20, #16]
  42c6e4:	stp	x8, x0, [x22]
  42c6e8:	str	x22, [x20, #16]
  42c6ec:	cbnz	x19, 42c70c <ferror@plt+0x28e6c>
  42c6f0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c6f4:	add	x1, x1, #0xa7f
  42c6f8:	add	x0, sp, #0xc
  42c6fc:	mov	w2, w21
  42c700:	add	x19, sp, #0xc
  42c704:	bl	4030a0 <sprintf@plt>
  42c708:	ldr	x22, [x20, #16]
  42c70c:	cbz	x22, 42c76c <ferror@plt+0x28ecc>
  42c710:	ldr	x21, [x22, #8]
  42c714:	mov	x0, x21
  42c718:	bl	402fd0 <strlen@plt>
  42c71c:	and	x22, x0, #0xffffffff
  42c720:	mov	x0, x19
  42c724:	bl	402fd0 <strlen@plt>
  42c728:	add	x8, x0, x22
  42c72c:	add	x1, x8, #0x1
  42c730:	mov	x0, x21
  42c734:	bl	4031e0 <xrealloc@plt>
  42c738:	ldr	x8, [x20, #16]
  42c73c:	mov	x1, x19
  42c740:	str	x0, [x8, #8]
  42c744:	add	x0, x0, x22
  42c748:	bl	403620 <strcpy@plt>
  42c74c:	ldp	x20, x19, [sp, #80]
  42c750:	ldp	x22, x21, [sp, #64]
  42c754:	ldr	x23, [sp, #48]
  42c758:	ldp	x29, x30, [sp, #32]
  42c75c:	mov	w0, #0x1                   	// #1
  42c760:	add	sp, sp, #0x60
  42c764:	ret
  42c768:	bl	4033f0 <abort@plt>
  42c76c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c770:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c774:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c778:	add	x0, x0, #0x7dd
  42c77c:	add	x1, x1, #0x7f1
  42c780:	add	x3, x3, #0x8a0
  42c784:	mov	w2, #0x17e                 	// #382
  42c788:	bl	4037c0 <__assert_fail@plt>
  42c78c:	stp	x29, x30, [sp, #-48]!
  42c790:	stp	x20, x19, [sp, #32]
  42c794:	str	x21, [sp, #16]
  42c798:	mov	x21, x0
  42c79c:	ldr	x0, [x0, #16]
  42c7a0:	mov	x29, sp
  42c7a4:	cbz	x0, 42c800 <ferror@plt+0x28f60>
  42c7a8:	ldr	x8, [x0]
  42c7ac:	mov	x19, x1
  42c7b0:	str	x8, [x21, #16]
  42c7b4:	ldr	x20, [x0, #8]
  42c7b8:	bl	403510 <free@plt>
  42c7bc:	cbz	x20, 42c7ec <ferror@plt+0x28f4c>
  42c7c0:	ldr	x0, [x21]
  42c7c4:	ldr	x3, [x21, #32]
  42c7c8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c7cc:	add	x1, x1, #0xef5
  42c7d0:	mov	x2, x19
  42c7d4:	mov	x4, x20
  42c7d8:	bl	403880 <fprintf@plt>
  42c7dc:	mov	x0, x20
  42c7e0:	bl	403510 <free@plt>
  42c7e4:	mov	w0, #0x1                   	// #1
  42c7e8:	b	42c7f0 <ferror@plt+0x28f50>
  42c7ec:	mov	w0, wzr
  42c7f0:	ldp	x20, x19, [sp, #32]
  42c7f4:	ldr	x21, [sp, #16]
  42c7f8:	ldp	x29, x30, [sp], #48
  42c7fc:	ret
  42c800:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c804:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c808:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c80c:	add	x0, x0, #0x7dd
  42c810:	add	x1, x1, #0x7f1
  42c814:	add	x3, x3, #0x98f
  42c818:	mov	w2, #0x1e0                 	// #480
  42c81c:	bl	4037c0 <__assert_fail@plt>
  42c820:	stp	x29, x30, [sp, #-32]!
  42c824:	mov	x8, x0
  42c828:	ldr	x0, [x0, #16]
  42c82c:	str	x19, [sp, #16]
  42c830:	mov	x29, sp
  42c834:	cbz	x0, 42c86c <ferror@plt+0x28fcc>
  42c838:	ldr	x9, [x0]
  42c83c:	str	x9, [x8, #16]
  42c840:	ldr	x19, [x0, #8]
  42c844:	bl	403510 <free@plt>
  42c848:	cbz	x19, 42c85c <ferror@plt+0x28fbc>
  42c84c:	mov	x0, x19
  42c850:	bl	403510 <free@plt>
  42c854:	mov	w0, #0x1                   	// #1
  42c858:	b	42c860 <ferror@plt+0x28fc0>
  42c85c:	mov	w0, wzr
  42c860:	ldr	x19, [sp, #16]
  42c864:	ldp	x29, x30, [sp], #32
  42c868:	ret
  42c86c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42c870:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c874:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42c878:	add	x0, x0, #0x7dd
  42c87c:	add	x1, x1, #0x7f1
  42c880:	add	x3, x3, #0x98f
  42c884:	mov	w2, #0x1e0                 	// #480
  42c888:	bl	4037c0 <__assert_fail@plt>
  42c88c:	sub	sp, sp, #0x50
  42c890:	stp	x29, x30, [sp, #32]
  42c894:	stp	x22, x21, [sp, #48]
  42c898:	stp	x20, x19, [sp, #64]
  42c89c:	ldr	w8, [x0, #8]
  42c8a0:	mov	x21, x2
  42c8a4:	mov	x20, x0
  42c8a8:	mov	x19, x1
  42c8ac:	add	x29, sp, #0x20
  42c8b0:	cbz	w8, 42c8d4 <ferror@plt+0x29034>
  42c8b4:	mov	w22, wzr
  42c8b8:	ldr	x1, [x20]
  42c8bc:	mov	w0, #0x20                  	// #32
  42c8c0:	bl	4030b0 <putc@plt>
  42c8c4:	ldr	w8, [x20, #8]
  42c8c8:	add	w22, w22, #0x1
  42c8cc:	cmp	w22, w8
  42c8d0:	b.cc	42c8b8 <ferror@plt+0x29018>  // b.lo, b.ul, b.last
  42c8d4:	adrp	x1, 448000 <warn@@Base+0xafcc>
  42c8d8:	add	x1, x1, #0xfb4
  42c8dc:	add	x0, sp, #0x8
  42c8e0:	mov	x2, x21
  42c8e4:	bl	4030a0 <sprintf@plt>
  42c8e8:	ldr	x0, [x20]
  42c8ec:	ldr	x3, [x20, #32]
  42c8f0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c8f4:	add	x1, x1, #0xf0f
  42c8f8:	add	x4, sp, #0x8
  42c8fc:	mov	x2, x19
  42c900:	bl	403880 <fprintf@plt>
  42c904:	ldp	x20, x19, [sp, #64]
  42c908:	ldp	x22, x21, [sp, #48]
  42c90c:	ldp	x29, x30, [sp, #32]
  42c910:	mov	w0, #0x1                   	// #1
  42c914:	add	sp, sp, #0x50
  42c918:	ret
  42c91c:	str	d8, [sp, #-48]!
  42c920:	stp	x29, x30, [sp, #8]
  42c924:	stp	x20, x19, [sp, #32]
  42c928:	ldr	w8, [x0, #8]
  42c92c:	mov	v8.16b, v0.16b
  42c930:	mov	x20, x0
  42c934:	mov	x19, x1
  42c938:	str	x21, [sp, #24]
  42c93c:	mov	x29, sp
  42c940:	cbz	w8, 42c964 <ferror@plt+0x290c4>
  42c944:	mov	w21, wzr
  42c948:	ldr	x1, [x20]
  42c94c:	mov	w0, #0x20                  	// #32
  42c950:	bl	4030b0 <putc@plt>
  42c954:	ldr	w8, [x20, #8]
  42c958:	add	w21, w21, #0x1
  42c95c:	cmp	w21, w8
  42c960:	b.cc	42c948 <ferror@plt+0x290a8>  // b.lo, b.ul, b.last
  42c964:	ldr	x0, [x20]
  42c968:	ldr	x3, [x20, #32]
  42c96c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42c970:	add	x1, x1, #0xf39
  42c974:	mov	x2, x19
  42c978:	mov	v0.16b, v8.16b
  42c97c:	bl	403880 <fprintf@plt>
  42c980:	ldp	x20, x19, [sp, #32]
  42c984:	ldr	x21, [sp, #24]
  42c988:	ldp	x29, x30, [sp, #8]
  42c98c:	mov	w0, #0x1                   	// #1
  42c990:	ldr	d8, [sp], #48
  42c994:	ret
  42c998:	sub	sp, sp, #0x60
  42c99c:	stp	x29, x30, [sp, #32]
  42c9a0:	stp	x22, x21, [sp, #64]
  42c9a4:	stp	x20, x19, [sp, #80]
  42c9a8:	mov	x21, x0
  42c9ac:	ldr	x0, [x0, #16]
  42c9b0:	str	x23, [sp, #48]
  42c9b4:	add	x29, sp, #0x20
  42c9b8:	cbz	x0, 42ca60 <ferror@plt+0x291c0>
  42c9bc:	ldr	x8, [x0]
  42c9c0:	mov	x22, x2
  42c9c4:	mov	x19, x1
  42c9c8:	str	x8, [x21, #16]
  42c9cc:	ldr	x20, [x0, #8]
  42c9d0:	bl	403510 <free@plt>
  42c9d4:	cbz	x20, 42ca44 <ferror@plt+0x291a4>
  42c9d8:	ldr	w8, [x21, #8]
  42c9dc:	cbz	w8, 42ca00 <ferror@plt+0x29160>
  42c9e0:	mov	w23, wzr
  42c9e4:	ldr	x1, [x21]
  42c9e8:	mov	w0, #0x20                  	// #32
  42c9ec:	bl	4030b0 <putc@plt>
  42c9f0:	ldr	w8, [x21, #8]
  42c9f4:	add	w23, w23, #0x1
  42c9f8:	cmp	w23, w8
  42c9fc:	b.cc	42c9e4 <ferror@plt+0x29144>  // b.lo, b.ul, b.last
  42ca00:	adrp	x1, 448000 <warn@@Base+0xafcc>
  42ca04:	add	x1, x1, #0xfb4
  42ca08:	add	x0, sp, #0x8
  42ca0c:	mov	x2, x22
  42ca10:	bl	4030a0 <sprintf@plt>
  42ca14:	ldr	x0, [x21]
  42ca18:	ldr	x3, [x21, #32]
  42ca1c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ca20:	add	x1, x1, #0xf66
  42ca24:	add	x5, sp, #0x8
  42ca28:	mov	x2, x19
  42ca2c:	mov	x4, x20
  42ca30:	bl	403880 <fprintf@plt>
  42ca34:	mov	x0, x20
  42ca38:	bl	403510 <free@plt>
  42ca3c:	mov	w0, #0x1                   	// #1
  42ca40:	b	42ca48 <ferror@plt+0x291a8>
  42ca44:	mov	w0, wzr
  42ca48:	ldp	x20, x19, [sp, #80]
  42ca4c:	ldp	x22, x21, [sp, #64]
  42ca50:	ldr	x23, [sp, #48]
  42ca54:	ldp	x29, x30, [sp, #32]
  42ca58:	add	sp, sp, #0x60
  42ca5c:	ret
  42ca60:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42ca64:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ca68:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42ca6c:	add	x0, x0, #0x7dd
  42ca70:	add	x1, x1, #0x7f1
  42ca74:	add	x3, x3, #0x98f
  42ca78:	mov	w2, #0x1e0                 	// #480
  42ca7c:	bl	4037c0 <__assert_fail@plt>
  42ca80:	stp	x29, x30, [sp, #-80]!
  42ca84:	stp	x24, x23, [sp, #32]
  42ca88:	stp	x22, x21, [sp, #48]
  42ca8c:	stp	x20, x19, [sp, #64]
  42ca90:	mov	x19, x0
  42ca94:	ldr	x0, [x0, #16]
  42ca98:	str	x25, [sp, #16]
  42ca9c:	mov	x29, sp
  42caa0:	cbz	x0, 42cbe8 <ferror@plt+0x29348>
  42caa4:	ldr	x8, [x0]
  42caa8:	mov	w22, w2
  42caac:	mov	x23, x1
  42cab0:	str	x8, [x19, #16]
  42cab4:	ldr	x20, [x0, #8]
  42cab8:	bl	403510 <free@plt>
  42cabc:	cbz	x20, 42cb08 <ferror@plt+0x29268>
  42cac0:	ldr	x8, [x19, #56]
  42cac4:	cbz	x8, 42cb10 <ferror@plt+0x29270>
  42cac8:	ldr	x0, [x19, #40]
  42cacc:	mov	w2, #0x3                   	// #3
  42cad0:	mov	x1, x23
  42cad4:	blr	x8
  42cad8:	mov	x21, x0
  42cadc:	cbz	x0, 42cb20 <ferror@plt+0x29280>
  42cae0:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  42cae4:	add	x1, x1, #0x684
  42cae8:	mov	x0, x21
  42caec:	bl	4036d0 <strstr@plt>
  42caf0:	cbz	x0, 42cb2c <ferror@plt+0x2928c>
  42caf4:	mov	x23, x0
  42caf8:	strb	wzr, [x23], #2
  42cafc:	mov	w25, #0x1                   	// #1
  42cb00:	mov	x24, x21
  42cb04:	b	42cb38 <ferror@plt+0x29298>
  42cb08:	mov	w0, wzr
  42cb0c:	b	42cbd0 <ferror@plt+0x29330>
  42cb10:	mov	w25, wzr
  42cb14:	mov	x21, xzr
  42cb18:	mov	x24, xzr
  42cb1c:	b	42cb38 <ferror@plt+0x29298>
  42cb20:	mov	w25, wzr
  42cb24:	mov	x24, xzr
  42cb28:	b	42cb38 <ferror@plt+0x29298>
  42cb2c:	mov	x24, xzr
  42cb30:	mov	w25, #0x1                   	// #1
  42cb34:	mov	x23, x21
  42cb38:	ldr	x0, [x19]
  42cb3c:	ldr	x3, [x19, #32]
  42cb40:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42cb44:	add	x1, x1, #0xf8f
  42cb48:	mov	x2, x23
  42cb4c:	mov	x4, x20
  42cb50:	bl	403880 <fprintf@plt>
  42cb54:	sub	w8, w22, #0x2
  42cb58:	cmp	w8, #0x2
  42cb5c:	b.cs	42cb74 <ferror@plt+0x292d4>  // b.hs, b.nlast
  42cb60:	ldr	x3, [x19]
  42cb64:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42cb68:	add	x0, x0, #0xfa8
  42cb6c:	mov	w1, #0x6                   	// #6
  42cb70:	b	42cb8c <ferror@plt+0x292ec>
  42cb74:	cmp	w22, #0x5
  42cb78:	b.ne	42cb94 <ferror@plt+0x292f4>  // b.any
  42cb7c:	ldr	x3, [x19]
  42cb80:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42cb84:	add	x0, x0, #0xfaf
  42cb88:	mov	w1, #0xa                   	// #10
  42cb8c:	mov	w2, #0x1                   	// #1
  42cb90:	bl	4035b0 <fwrite@plt>
  42cb94:	cbz	x24, 42cbac <ferror@plt+0x2930c>
  42cb98:	ldr	x0, [x19]
  42cb9c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42cba0:	add	x1, x1, #0xfba
  42cba4:	mov	x2, x24
  42cba8:	bl	403880 <fprintf@plt>
  42cbac:	cbz	w25, 42cbb8 <ferror@plt+0x29318>
  42cbb0:	mov	x0, x21
  42cbb4:	bl	403510 <free@plt>
  42cbb8:	ldr	x1, [x19]
  42cbbc:	mov	w0, #0xa                   	// #10
  42cbc0:	bl	4030c0 <fputc@plt>
  42cbc4:	mov	x0, x20
  42cbc8:	bl	403510 <free@plt>
  42cbcc:	mov	w0, #0x1                   	// #1
  42cbd0:	ldp	x20, x19, [sp, #64]
  42cbd4:	ldp	x22, x21, [sp, #48]
  42cbd8:	ldp	x24, x23, [sp, #32]
  42cbdc:	ldr	x25, [sp, #16]
  42cbe0:	ldp	x29, x30, [sp], #80
  42cbe4:	ret
  42cbe8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42cbec:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42cbf0:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42cbf4:	add	x0, x0, #0x7dd
  42cbf8:	add	x1, x1, #0x7f1
  42cbfc:	add	x3, x3, #0x98f
  42cc00:	mov	w2, #0x1e0                 	// #480
  42cc04:	bl	4037c0 <__assert_fail@plt>
  42cc08:	stp	x29, x30, [sp, #-48]!
  42cc0c:	stp	x22, x21, [sp, #16]
  42cc10:	stp	x20, x19, [sp, #32]
  42cc14:	ldr	x8, [x0, #16]
  42cc18:	adrp	x9, 44c000 <warn@@Base+0xefcc>
  42cc1c:	add	x9, x9, #0x2c
  42cc20:	cmp	w2, #0x0
  42cc24:	csel	x9, x9, xzr, eq  // eq = none
  42cc28:	str	x9, [x8, #32]
  42cc2c:	ldr	x8, [x0, #56]
  42cc30:	mov	x19, x0
  42cc34:	mov	x21, x1
  42cc38:	mov	x29, sp
  42cc3c:	cbz	x8, 42cc58 <ferror@plt+0x293b8>
  42cc40:	ldr	x0, [x19, #40]
  42cc44:	mov	w2, #0x3                   	// #3
  42cc48:	mov	x1, x21
  42cc4c:	blr	x8
  42cc50:	mov	x20, x0
  42cc54:	b	42cc5c <ferror@plt+0x293bc>
  42cc58:	mov	x20, xzr
  42cc5c:	cmp	x20, #0x0
  42cc60:	csel	x1, x20, x21, ne  // ne = any
  42cc64:	mov	x0, x19
  42cc68:	bl	42d564 <ferror@plt+0x29cc4>
  42cc6c:	cbz	w0, 42cd14 <ferror@plt+0x29474>
  42cc70:	ldr	x22, [x19, #16]
  42cc74:	str	xzr, [x22, #24]
  42cc78:	cbz	x20, 42ccc4 <ferror@plt+0x29424>
  42cc7c:	adrp	x1, 440000 <warn@@Base+0x2fcc>
  42cc80:	add	x1, x1, #0x684
  42cc84:	mov	x0, x20
  42cc88:	bl	4036d0 <strstr@plt>
  42cc8c:	cbz	x0, 42cca0 <ferror@plt+0x29400>
  42cc90:	str	x20, [x22, #24]
  42cc94:	strb	wzr, [x0], #2
  42cc98:	mov	x20, x0
  42cc9c:	b	42ccac <ferror@plt+0x2940c>
  42cca0:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  42cca4:	add	x8, x8, #0x620
  42cca8:	str	x8, [x22, #24]
  42ccac:	mov	w1, #0x28                  	// #40
  42ccb0:	mov	x0, x20
  42ccb4:	bl	403560 <strchr@plt>
  42ccb8:	cbz	x0, 42ccc0 <ferror@plt+0x29420>
  42ccbc:	strb	wzr, [x0]
  42ccc0:	mov	x21, x20
  42ccc4:	mov	x0, x21
  42ccc8:	bl	403360 <strdup@plt>
  42cccc:	ldr	x8, [x19, #16]
  42ccd0:	ldr	x9, [x8, #24]
  42ccd4:	str	x0, [x8, #40]
  42ccd8:	cbnz	x9, 42cd0c <ferror@plt+0x2946c>
  42ccdc:	cbz	x8, 42cd24 <ferror@plt+0x29484>
  42cce0:	ldr	x20, [x8, #8]
  42cce4:	mov	x0, x20
  42cce8:	bl	402fd0 <strlen@plt>
  42ccec:	and	x21, x0, #0xffffffff
  42ccf0:	add	x1, x21, #0x2
  42ccf4:	mov	x0, x20
  42ccf8:	bl	4031e0 <xrealloc@plt>
  42ccfc:	ldr	x8, [x19, #16]
  42cd00:	mov	w9, #0x28                  	// #40
  42cd04:	str	x0, [x8, #8]
  42cd08:	strh	w9, [x0, x21]
  42cd0c:	mov	w0, #0x1                   	// #1
  42cd10:	str	w0, [x19, #24]
  42cd14:	ldp	x20, x19, [sp, #32]
  42cd18:	ldp	x22, x21, [sp, #16]
  42cd1c:	ldp	x29, x30, [sp], #48
  42cd20:	ret
  42cd24:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42cd28:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42cd2c:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42cd30:	add	x0, x0, #0x7dd
  42cd34:	add	x1, x1, #0x7f1
  42cd38:	add	x3, x3, #0x8a0
  42cd3c:	mov	w2, #0x17e                 	// #382
  42cd40:	bl	4037c0 <__assert_fail@plt>
  42cd44:	stp	x29, x30, [sp, #-64]!
  42cd48:	sub	w8, w2, #0x3
  42cd4c:	stp	x22, x21, [sp, #32]
  42cd50:	stp	x20, x19, [sp, #48]
  42cd54:	mov	w21, w2
  42cd58:	mov	x20, x1
  42cd5c:	cmp	w8, #0x1
  42cd60:	mov	x19, x0
  42cd64:	str	x23, [sp, #16]
  42cd68:	mov	x29, sp
  42cd6c:	b.hi	42cd8c <ferror@plt+0x294ec>  // b.pmore
  42cd70:	ldr	x8, [x19, #16]
  42cd74:	cbz	x8, 42ced8 <ferror@plt+0x29638>
  42cd78:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42cd7c:	add	x1, x1, #0x9d8
  42cd80:	mov	x0, x19
  42cd84:	bl	42d564 <ferror@plt+0x29cc4>
  42cd88:	cbz	w0, 42cec4 <ferror@plt+0x29624>
  42cd8c:	mov	x0, x19
  42cd90:	mov	x1, x20
  42cd94:	bl	42d564 <ferror@plt+0x29cc4>
  42cd98:	cbz	w0, 42cec4 <ferror@plt+0x29624>
  42cd9c:	ldr	x0, [x19, #16]
  42cda0:	cbz	x0, 42cef8 <ferror@plt+0x29658>
  42cda4:	ldr	x8, [x0]
  42cda8:	str	x8, [x19, #16]
  42cdac:	ldr	x20, [x0, #8]
  42cdb0:	bl	403510 <free@plt>
  42cdb4:	cbz	x20, 42cec0 <ferror@plt+0x29620>
  42cdb8:	ldr	x8, [x19, #16]
  42cdbc:	ldr	x9, [x8, #24]
  42cdc0:	cbnz	x9, 42cea4 <ferror@plt+0x29604>
  42cdc4:	ldr	w9, [x19, #24]
  42cdc8:	cmp	w9, #0x1
  42cdcc:	b.eq	42ce08 <ferror@plt+0x29568>  // b.none
  42cdd0:	cbz	x8, 42cf18 <ferror@plt+0x29678>
  42cdd4:	ldr	x22, [x8, #8]
  42cdd8:	mov	x0, x22
  42cddc:	bl	402fd0 <strlen@plt>
  42cde0:	and	x23, x0, #0xffffffff
  42cde4:	add	x1, x23, #0x3
  42cde8:	mov	x0, x22
  42cdec:	bl	4031e0 <xrealloc@plt>
  42cdf0:	ldr	x8, [x19, #16]
  42cdf4:	add	x9, x0, x23
  42cdf8:	mov	w10, #0x202c                	// #8236
  42cdfc:	str	x0, [x8, #8]
  42ce00:	strb	wzr, [x9, #2]
  42ce04:	strh	w10, [x9]
  42ce08:	cmp	w21, #0x4
  42ce0c:	b.eq	42ce18 <ferror@plt+0x29578>  // b.none
  42ce10:	cmp	w21, #0x2
  42ce14:	b.ne	42ce60 <ferror@plt+0x295c0>  // b.any
  42ce18:	ldr	x8, [x19, #16]
  42ce1c:	cbz	x8, 42cf18 <ferror@plt+0x29678>
  42ce20:	ldr	x21, [x8, #8]
  42ce24:	mov	x0, x21
  42ce28:	bl	402fd0 <strlen@plt>
  42ce2c:	and	x22, x0, #0xffffffff
  42ce30:	add	x1, x22, #0xa
  42ce34:	mov	x0, x21
  42ce38:	bl	4031e0 <xrealloc@plt>
  42ce3c:	adrp	x10, 44c000 <warn@@Base+0xefcc>
  42ce40:	add	x10, x10, #0xfc4
  42ce44:	ldr	x8, [x19, #16]
  42ce48:	ldr	x10, [x10]
  42ce4c:	add	x9, x0, x22
  42ce50:	mov	w11, #0x20                  	// #32
  42ce54:	str	x0, [x8, #8]
  42ce58:	strh	w11, [x9, #8]
  42ce5c:	str	x10, [x9]
  42ce60:	ldr	x8, [x19, #16]
  42ce64:	cbz	x8, 42cf18 <ferror@plt+0x29678>
  42ce68:	ldr	x21, [x8, #8]
  42ce6c:	mov	x0, x21
  42ce70:	bl	402fd0 <strlen@plt>
  42ce74:	and	x22, x0, #0xffffffff
  42ce78:	mov	x0, x20
  42ce7c:	bl	402fd0 <strlen@plt>
  42ce80:	add	x8, x0, x22
  42ce84:	add	x1, x8, #0x1
  42ce88:	mov	x0, x21
  42ce8c:	bl	4031e0 <xrealloc@plt>
  42ce90:	ldr	x8, [x19, #16]
  42ce94:	mov	x1, x20
  42ce98:	str	x0, [x8, #8]
  42ce9c:	add	x0, x0, x22
  42cea0:	bl	403620 <strcpy@plt>
  42cea4:	mov	x0, x20
  42cea8:	bl	403510 <free@plt>
  42ceac:	ldr	w8, [x19, #24]
  42ceb0:	mov	w0, #0x1                   	// #1
  42ceb4:	add	w8, w8, #0x1
  42ceb8:	str	w8, [x19, #24]
  42cebc:	b	42cec4 <ferror@plt+0x29624>
  42cec0:	mov	w0, wzr
  42cec4:	ldp	x20, x19, [sp, #48]
  42cec8:	ldp	x22, x21, [sp, #32]
  42cecc:	ldr	x23, [sp, #16]
  42ced0:	ldp	x29, x30, [sp], #64
  42ced4:	ret
  42ced8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42cedc:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42cee0:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42cee4:	add	x0, x0, #0x7dd
  42cee8:	add	x1, x1, #0x7f1
  42ceec:	add	x3, x3, #0x9b2
  42cef0:	mov	w2, #0x31c                 	// #796
  42cef4:	bl	4037c0 <__assert_fail@plt>
  42cef8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42cefc:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42cf00:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42cf04:	add	x0, x0, #0x7dd
  42cf08:	add	x1, x1, #0x7f1
  42cf0c:	add	x3, x3, #0x98f
  42cf10:	mov	w2, #0x1e0                 	// #480
  42cf14:	bl	4037c0 <__assert_fail@plt>
  42cf18:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42cf1c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42cf20:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42cf24:	add	x0, x0, #0x7dd
  42cf28:	add	x1, x1, #0x7f1
  42cf2c:	add	x3, x3, #0x8a0
  42cf30:	mov	w2, #0x17e                 	// #382
  42cf34:	bl	4037c0 <__assert_fail@plt>
  42cf38:	sub	sp, sp, #0x60
  42cf3c:	stp	x29, x30, [sp, #32]
  42cf40:	stp	x22, x21, [sp, #64]
  42cf44:	stp	x20, x19, [sp, #80]
  42cf48:	ldr	w8, [x0, #24]
  42cf4c:	str	x23, [sp, #48]
  42cf50:	add	x29, sp, #0x20
  42cf54:	cmp	w8, #0x1
  42cf58:	b.lt	42d0b8 <ferror@plt+0x29818>  // b.tstop
  42cf5c:	ldr	x8, [x0, #16]
  42cf60:	mov	x19, x0
  42cf64:	str	wzr, [x0, #24]
  42cf68:	ldr	x0, [x0]
  42cf6c:	ldr	x2, [x8, #40]
  42cf70:	ldr	x3, [x19, #32]
  42cf74:	mov	x20, x1
  42cf78:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42cf7c:	add	x1, x1, #0xfce
  42cf80:	bl	403880 <fprintf@plt>
  42cf84:	ldr	x8, [x19, #16]
  42cf88:	ldr	x0, [x8, #40]
  42cf8c:	bl	403510 <free@plt>
  42cf90:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  42cf94:	add	x1, x1, #0xc0b
  42cf98:	add	x0, sp, #0x8
  42cf9c:	mov	x2, x20
  42cfa0:	bl	4030a0 <sprintf@plt>
  42cfa4:	ldr	x20, [x19]
  42cfa8:	ldp	x21, x22, [x19, #40]
  42cfac:	add	x0, sp, #0x8
  42cfb0:	mov	w2, #0x10                  	// #16
  42cfb4:	mov	x1, xzr
  42cfb8:	bl	402ff0 <bfd_scan_vma@plt>
  42cfbc:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  42cfc0:	adrp	x1, 42d000 <ferror@plt+0x29760>
  42cfc4:	adrp	x23, 469000 <_bfd_std_section+0x3110>
  42cfc8:	str	x0, [x8, #144]
  42cfcc:	add	x1, x1, #0x754
  42cfd0:	mov	x0, x21
  42cfd4:	mov	x2, x22
  42cfd8:	str	wzr, [x23, #152]
  42cfdc:	bl	4037b0 <bfd_map_over_sections@plt>
  42cfe0:	ldr	w8, [x23, #152]
  42cfe4:	cbz	w8, 42d004 <ferror@plt+0x29764>
  42cfe8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  42cfec:	ldr	w2, [x8, #156]
  42cff0:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42cff4:	add	x1, x1, #0x78
  42cff8:	mov	x0, x20
  42cffc:	bl	403880 <fprintf@plt>
  42d000:	b	42d01c <ferror@plt+0x2977c>
  42d004:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  42d008:	add	x0, x0, #0x40d
  42d00c:	mov	w1, #0x2                   	// #2
  42d010:	mov	w2, #0x1                   	// #1
  42d014:	mov	x3, x20
  42d018:	bl	4035b0 <fwrite@plt>
  42d01c:	ldr	x0, [x19, #16]
  42d020:	ldp	x8, x23, [x0, #24]
  42d024:	cbz	x8, 42d0c0 <ferror@plt+0x29820>
  42d028:	ldrb	w9, [x8]
  42d02c:	mov	w10, #0x6d                  	// #109
  42d030:	mov	w11, #0x66                  	// #102
  42d034:	cmp	w9, #0x0
  42d038:	csel	x20, xzr, x8, eq  // eq = none
  42d03c:	csel	w21, w11, w10, eq  // eq = none
  42d040:	cbz	x0, 42d100 <ferror@plt+0x29860>
  42d044:	ldr	x8, [x0]
  42d048:	str	x8, [x19, #16]
  42d04c:	ldr	x22, [x0, #8]
  42d050:	bl	403510 <free@plt>
  42d054:	cbz	x22, 42d120 <ferror@plt+0x29880>
  42d058:	ldr	x0, [x19]
  42d05c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42d060:	add	x1, x1, #0xfd5
  42d064:	mov	w2, w21
  42d068:	mov	x3, x22
  42d06c:	bl	403880 <fprintf@plt>
  42d070:	cbz	x23, 42d08c <ferror@plt+0x297ec>
  42d074:	ldr	x3, [x19]
  42d078:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42d07c:	add	x0, x0, #0xfa8
  42d080:	mov	w1, #0x6                   	// #6
  42d084:	mov	w2, #0x1                   	// #1
  42d088:	bl	4035b0 <fwrite@plt>
  42d08c:	cbz	x20, 42d0ac <ferror@plt+0x2980c>
  42d090:	ldr	x0, [x19]
  42d094:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42d098:	add	x1, x1, #0xfba
  42d09c:	mov	x2, x20
  42d0a0:	bl	403880 <fprintf@plt>
  42d0a4:	mov	x0, x20
  42d0a8:	bl	403510 <free@plt>
  42d0ac:	ldr	x1, [x19]
  42d0b0:	mov	w0, #0xa                   	// #10
  42d0b4:	bl	4030c0 <fputc@plt>
  42d0b8:	mov	w0, #0x1                   	// #1
  42d0bc:	b	42d124 <ferror@plt+0x29884>
  42d0c0:	cbz	x0, 42d13c <ferror@plt+0x2989c>
  42d0c4:	ldr	x20, [x0, #8]
  42d0c8:	mov	x0, x20
  42d0cc:	bl	402fd0 <strlen@plt>
  42d0d0:	and	x21, x0, #0xffffffff
  42d0d4:	add	x1, x21, #0x2
  42d0d8:	mov	x0, x20
  42d0dc:	bl	4031e0 <xrealloc@plt>
  42d0e0:	ldr	x8, [x19, #16]
  42d0e4:	mov	w9, #0x29                  	// #41
  42d0e8:	mov	x20, xzr
  42d0ec:	str	x0, [x8, #8]
  42d0f0:	strh	w9, [x0, x21]
  42d0f4:	ldr	x0, [x19, #16]
  42d0f8:	mov	w21, #0x66                  	// #102
  42d0fc:	cbnz	x0, 42d044 <ferror@plt+0x297a4>
  42d100:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42d104:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42d108:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42d10c:	add	x0, x0, #0x7dd
  42d110:	add	x1, x1, #0x7f1
  42d114:	add	x3, x3, #0x98f
  42d118:	mov	w2, #0x1e0                 	// #480
  42d11c:	bl	4037c0 <__assert_fail@plt>
  42d120:	mov	w0, wzr
  42d124:	ldp	x20, x19, [sp, #80]
  42d128:	ldp	x22, x21, [sp, #64]
  42d12c:	ldr	x23, [sp, #48]
  42d130:	ldp	x29, x30, [sp, #32]
  42d134:	add	sp, sp, #0x60
  42d138:	ret
  42d13c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42d140:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42d144:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42d148:	add	x0, x0, #0x7dd
  42d14c:	add	x1, x1, #0x7f1
  42d150:	add	x3, x3, #0x8a0
  42d154:	mov	w2, #0x17e                 	// #382
  42d158:	bl	4037c0 <__assert_fail@plt>
  42d15c:	mov	w0, #0x1                   	// #1
  42d160:	ret
  42d164:	mov	w0, #0x1                   	// #1
  42d168:	ret
  42d16c:	mov	w0, #0x1                   	// #1
  42d170:	ret
  42d174:	stp	x29, x30, [sp, #-48]!
  42d178:	stp	x20, x19, [sp, #32]
  42d17c:	str	x21, [sp, #16]
  42d180:	ldr	x21, [x0, #16]
  42d184:	mov	x29, sp
  42d188:	cbz	x21, 42d1f8 <ferror@plt+0x29958>
  42d18c:	mov	x19, x0
  42d190:	mov	x0, x1
  42d194:	mov	x20, x1
  42d198:	bl	402fd0 <strlen@plt>
  42d19c:	ldr	x8, [x21, #8]
  42d1a0:	mov	x21, x0
  42d1a4:	mov	x0, x8
  42d1a8:	bl	402fd0 <strlen@plt>
  42d1ac:	add	x8, x21, x0
  42d1b0:	add	x0, x8, #0x1
  42d1b4:	bl	403290 <xmalloc@plt>
  42d1b8:	ldr	x8, [x19, #16]
  42d1bc:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42d1c0:	add	x1, x1, #0xe84
  42d1c4:	mov	x2, x20
  42d1c8:	ldr	x3, [x8, #8]
  42d1cc:	mov	x21, x0
  42d1d0:	bl	4030a0 <sprintf@plt>
  42d1d4:	ldr	x8, [x19, #16]
  42d1d8:	ldr	x0, [x8, #8]
  42d1dc:	bl	403510 <free@plt>
  42d1e0:	ldr	x8, [x19, #16]
  42d1e4:	str	x21, [x8, #8]
  42d1e8:	ldp	x20, x19, [sp, #32]
  42d1ec:	ldr	x21, [sp, #16]
  42d1f0:	ldp	x29, x30, [sp], #48
  42d1f4:	ret
  42d1f8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42d1fc:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42d200:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42d204:	add	x0, x0, #0x7dd
  42d208:	add	x1, x1, #0x7f1
  42d20c:	add	x3, x3, #0x808
  42d210:	mov	w2, #0x16a                 	// #362
  42d214:	bl	4037c0 <__assert_fail@plt>
  42d218:	sub	sp, sp, #0x80
  42d21c:	stp	x20, x19, [sp, #112]
  42d220:	mov	x19, x0
  42d224:	mov	w0, #0x38                  	// #56
  42d228:	stp	x29, x30, [sp, #32]
  42d22c:	stp	x28, x27, [sp, #48]
  42d230:	stp	x26, x25, [sp, #64]
  42d234:	stp	x24, x23, [sp, #80]
  42d238:	stp	x22, x21, [sp, #96]
  42d23c:	add	x29, sp, #0x20
  42d240:	mov	x20, x3
  42d244:	mov	x21, x2
  42d248:	mov	x22, x1
  42d24c:	bl	403290 <xmalloc@plt>
  42d250:	movi	v0.2d, #0x0
  42d254:	mov	x23, x0
  42d258:	stp	q0, q0, [x0]
  42d25c:	str	q0, [x0, #32]
  42d260:	str	xzr, [x0, #48]
  42d264:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42d268:	add	x0, x0, #0x887
  42d26c:	bl	4032c0 <xstrdup@plt>
  42d270:	mov	w8, #0x3                   	// #3
  42d274:	str	xzr, [x23, #24]
  42d278:	str	w8, [x23, #16]
  42d27c:	ldr	x8, [x19, #16]
  42d280:	stp	x8, x0, [x23]
  42d284:	str	x23, [x19, #16]
  42d288:	cbz	x22, 42d300 <ferror@plt+0x29a60>
  42d28c:	cbz	x23, 42d544 <ferror@plt+0x29ca4>
  42d290:	mov	x24, x0
  42d294:	bl	402fd0 <strlen@plt>
  42d298:	and	x23, x0, #0xffffffff
  42d29c:	mov	x0, x22
  42d2a0:	bl	402fd0 <strlen@plt>
  42d2a4:	add	x8, x0, x23
  42d2a8:	add	x1, x8, #0x1
  42d2ac:	mov	x0, x24
  42d2b0:	bl	4031e0 <xrealloc@plt>
  42d2b4:	ldr	x8, [x19, #16]
  42d2b8:	mov	x1, x22
  42d2bc:	str	x0, [x8, #8]
  42d2c0:	add	x0, x0, x23
  42d2c4:	bl	403620 <strcpy@plt>
  42d2c8:	ldr	x8, [x19, #16]
  42d2cc:	cbz	x8, 42d544 <ferror@plt+0x29ca4>
  42d2d0:	ldr	x22, [x8, #8]
  42d2d4:	mov	x0, x22
  42d2d8:	bl	402fd0 <strlen@plt>
  42d2dc:	and	x23, x0, #0xffffffff
  42d2e0:	add	x1, x23, #0x2
  42d2e4:	mov	x0, x22
  42d2e8:	bl	4031e0 <xrealloc@plt>
  42d2ec:	ldr	x8, [x19, #16]
  42d2f0:	mov	w9, #0x20                  	// #32
  42d2f4:	str	x0, [x8, #8]
  42d2f8:	strh	w9, [x0, x23]
  42d2fc:	ldr	x23, [x19, #16]
  42d300:	cbz	x23, 42d544 <ferror@plt+0x29ca4>
  42d304:	ldr	x22, [x23, #8]
  42d308:	mov	x0, x22
  42d30c:	bl	402fd0 <strlen@plt>
  42d310:	and	x23, x0, #0xffffffff
  42d314:	add	x1, x23, #0x3
  42d318:	mov	x0, x22
  42d31c:	bl	4031e0 <xrealloc@plt>
  42d320:	ldr	x8, [x19, #16]
  42d324:	add	x9, x0, x23
  42d328:	mov	w10, #0x207b                	// #8315
  42d32c:	str	x0, [x8, #8]
  42d330:	strb	wzr, [x9, #2]
  42d334:	strh	w10, [x9]
  42d338:	cbz	x21, 42d4a0 <ferror@plt+0x29c00>
  42d33c:	ldr	x23, [x21]
  42d340:	cbz	x23, 42d4dc <ferror@plt+0x29c3c>
  42d344:	mov	x28, xzr
  42d348:	mov	x22, xzr
  42d34c:	mov	w25, #0x1                   	// #1
  42d350:	mov	w27, #0x202c                	// #8236
  42d354:	mov	x24, x21
  42d358:	b	42d3b4 <ferror@plt+0x29b14>
  42d35c:	ldr	x23, [x8, #8]
  42d360:	mov	x0, x23
  42d364:	bl	402fd0 <strlen@plt>
  42d368:	and	x22, x0, #0xffffffff
  42d36c:	add	x0, sp, #0x8
  42d370:	bl	402fd0 <strlen@plt>
  42d374:	add	x8, x0, x22
  42d378:	add	x1, x8, #0x1
  42d37c:	mov	x0, x23
  42d380:	bl	4031e0 <xrealloc@plt>
  42d384:	ldr	x8, [x19, #16]
  42d388:	add	x1, sp, #0x8
  42d38c:	str	x0, [x8, #8]
  42d390:	add	x0, x0, x22
  42d394:	bl	403620 <strcpy@plt>
  42d398:	ldr	x22, [x20, x28, lsl #3]
  42d39c:	add	x24, x21, w25, uxtw #3
  42d3a0:	ldr	x23, [x24]
  42d3a4:	add	x22, x22, #0x1
  42d3a8:	mov	w28, w25
  42d3ac:	add	w25, w25, #0x1
  42d3b0:	cbz	x23, 42d4dc <ferror@plt+0x29c3c>
  42d3b4:	cmp	w25, #0x1
  42d3b8:	b.eq	42d3fc <ferror@plt+0x29b5c>  // b.none
  42d3bc:	ldr	x8, [x19, #16]
  42d3c0:	cbz	x8, 42d544 <ferror@plt+0x29ca4>
  42d3c4:	ldr	x23, [x8, #8]
  42d3c8:	mov	x0, x23
  42d3cc:	bl	402fd0 <strlen@plt>
  42d3d0:	and	x26, x0, #0xffffffff
  42d3d4:	add	x1, x26, #0x3
  42d3d8:	mov	x0, x23
  42d3dc:	bl	4031e0 <xrealloc@plt>
  42d3e0:	ldr	x8, [x19, #16]
  42d3e4:	add	x9, x0, x26
  42d3e8:	str	x0, [x8, #8]
  42d3ec:	strb	wzr, [x9, #2]
  42d3f0:	strh	w27, [x9]
  42d3f4:	ldr	x23, [x24]
  42d3f8:	cbz	x23, 42d53c <ferror@plt+0x29c9c>
  42d3fc:	ldr	x8, [x19, #16]
  42d400:	cbz	x8, 42d544 <ferror@plt+0x29ca4>
  42d404:	ldr	x24, [x8, #8]
  42d408:	mov	x0, x24
  42d40c:	bl	402fd0 <strlen@plt>
  42d410:	and	x26, x0, #0xffffffff
  42d414:	mov	x0, x23
  42d418:	bl	402fd0 <strlen@plt>
  42d41c:	add	x8, x0, x26
  42d420:	add	x1, x8, #0x1
  42d424:	mov	x0, x24
  42d428:	bl	4031e0 <xrealloc@plt>
  42d42c:	ldr	x8, [x19, #16]
  42d430:	mov	x1, x23
  42d434:	str	x0, [x8, #8]
  42d438:	add	x0, x0, x26
  42d43c:	bl	403620 <strcpy@plt>
  42d440:	ldr	x2, [x20, x28, lsl #3]
  42d444:	cmp	x2, x22
  42d448:	b.eq	42d39c <ferror@plt+0x29afc>  // b.none
  42d44c:	adrp	x1, 448000 <warn@@Base+0xafcc>
  42d450:	add	x0, sp, #0x8
  42d454:	add	x1, x1, #0xfb4
  42d458:	bl	4030a0 <sprintf@plt>
  42d45c:	ldr	x8, [x19, #16]
  42d460:	cbz	x8, 42d544 <ferror@plt+0x29ca4>
  42d464:	ldr	x23, [x8, #8]
  42d468:	mov	x0, x23
  42d46c:	bl	402fd0 <strlen@plt>
  42d470:	and	x22, x0, #0xffffffff
  42d474:	add	x1, x22, #0x4
  42d478:	mov	x0, x23
  42d47c:	bl	4031e0 <xrealloc@plt>
  42d480:	ldr	x8, [x19, #16]
  42d484:	str	x0, [x8, #8]
  42d488:	mov	w8, #0x3d20                	// #15648
  42d48c:	movk	w8, #0x20, lsl #16
  42d490:	str	w8, [x0, x22]
  42d494:	ldr	x8, [x19, #16]
  42d498:	cbnz	x8, 42d35c <ferror@plt+0x29abc>
  42d49c:	b	42d544 <ferror@plt+0x29ca4>
  42d4a0:	ldr	x8, [x19, #16]
  42d4a4:	cbz	x8, 42d544 <ferror@plt+0x29ca4>
  42d4a8:	ldr	x20, [x8, #8]
  42d4ac:	mov	x0, x20
  42d4b0:	bl	402fd0 <strlen@plt>
  42d4b4:	and	x21, x0, #0xffffffff
  42d4b8:	add	x1, x21, #0x10
  42d4bc:	mov	x0, x20
  42d4c0:	bl	4031e0 <xrealloc@plt>
  42d4c4:	adrp	x9, 44c000 <warn@@Base+0xefcc>
  42d4c8:	add	x9, x9, #0x88d
  42d4cc:	ldr	x8, [x19, #16]
  42d4d0:	ldr	q0, [x9]
  42d4d4:	str	x0, [x8, #8]
  42d4d8:	str	q0, [x0, x21]
  42d4dc:	ldr	x8, [x19, #16]
  42d4e0:	cbz	x8, 42d544 <ferror@plt+0x29ca4>
  42d4e4:	ldr	x20, [x8, #8]
  42d4e8:	mov	x0, x20
  42d4ec:	bl	402fd0 <strlen@plt>
  42d4f0:	and	x21, x0, #0xffffffff
  42d4f4:	add	x1, x21, #0x3
  42d4f8:	mov	x0, x20
  42d4fc:	bl	4031e0 <xrealloc@plt>
  42d500:	ldr	x8, [x19, #16]
  42d504:	add	x9, x0, x21
  42d508:	mov	w10, #0x7d20                	// #32032
  42d50c:	str	x0, [x8, #8]
  42d510:	mov	w0, #0x1                   	// #1
  42d514:	strb	wzr, [x9, #2]
  42d518:	strh	w10, [x9]
  42d51c:	ldp	x20, x19, [sp, #112]
  42d520:	ldp	x22, x21, [sp, #96]
  42d524:	ldp	x24, x23, [sp, #80]
  42d528:	ldp	x26, x25, [sp, #64]
  42d52c:	ldp	x28, x27, [sp, #48]
  42d530:	ldp	x29, x30, [sp, #32]
  42d534:	add	sp, sp, #0x80
  42d538:	ret
  42d53c:	mov	w0, wzr
  42d540:	b	42d51c <ferror@plt+0x29c7c>
  42d544:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42d548:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42d54c:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42d550:	add	x0, x0, #0x7dd
  42d554:	add	x1, x1, #0x7f1
  42d558:	add	x3, x3, #0x8a0
  42d55c:	mov	w2, #0x17e                 	// #382
  42d560:	bl	4037c0 <__assert_fail@plt>
  42d564:	stp	x29, x30, [sp, #-64]!
  42d568:	stp	x22, x21, [sp, #32]
  42d56c:	stp	x20, x19, [sp, #48]
  42d570:	ldr	x8, [x0, #16]
  42d574:	str	x23, [sp, #16]
  42d578:	mov	x29, sp
  42d57c:	cbz	x8, 42d714 <ferror@plt+0x29e74>
  42d580:	ldr	x21, [x8, #8]
  42d584:	mov	x19, x0
  42d588:	mov	x20, x1
  42d58c:	mov	w1, #0x7c                  	// #124
  42d590:	mov	x0, x21
  42d594:	bl	403560 <strchr@plt>
  42d598:	cbz	x0, 42d608 <ferror@plt+0x29d68>
  42d59c:	mov	x22, x0
  42d5a0:	mov	x0, x21
  42d5a4:	bl	402fd0 <strlen@plt>
  42d5a8:	mov	x21, x0
  42d5ac:	mov	x0, x20
  42d5b0:	bl	402fd0 <strlen@plt>
  42d5b4:	add	x0, x0, x21
  42d5b8:	bl	403290 <xmalloc@plt>
  42d5bc:	ldr	x23, [x19, #16]
  42d5c0:	mov	x21, x0
  42d5c4:	ldr	x1, [x23, #8]
  42d5c8:	sub	x2, x22, x1
  42d5cc:	bl	402f70 <memcpy@plt>
  42d5d0:	ldr	x8, [x23, #8]
  42d5d4:	mov	x1, x20
  42d5d8:	sub	x8, x22, x8
  42d5dc:	add	x0, x21, x8
  42d5e0:	bl	403620 <strcpy@plt>
  42d5e4:	add	x1, x22, #0x1
  42d5e8:	mov	x0, x21
  42d5ec:	bl	403260 <strcat@plt>
  42d5f0:	ldr	x8, [x19, #16]
  42d5f4:	ldr	x0, [x8, #8]
  42d5f8:	bl	403510 <free@plt>
  42d5fc:	ldr	x8, [x19, #16]
  42d600:	str	x21, [x8, #8]
  42d604:	b	42d6fc <ferror@plt+0x29e5c>
  42d608:	mov	w1, #0x7c                  	// #124
  42d60c:	mov	x0, x20
  42d610:	bl	403560 <strchr@plt>
  42d614:	cbz	x0, 42d67c <ferror@plt+0x29ddc>
  42d618:	mov	w1, #0x7b                  	// #123
  42d61c:	mov	x0, x21
  42d620:	bl	403560 <strchr@plt>
  42d624:	cbnz	x0, 42d638 <ferror@plt+0x29d98>
  42d628:	mov	w1, #0x28                  	// #40
  42d62c:	mov	x0, x21
  42d630:	bl	403560 <strchr@plt>
  42d634:	cbz	x0, 42d67c <ferror@plt+0x29ddc>
  42d638:	adrp	x1, 448000 <warn@@Base+0xafcc>
  42d63c:	add	x1, x1, #0x8bf
  42d640:	mov	x0, x19
  42d644:	bl	42d174 <ferror@plt+0x298d4>
  42d648:	ldr	x8, [x19, #16]
  42d64c:	cbz	x8, 42d734 <ferror@plt+0x29e94>
  42d650:	ldr	x21, [x8, #8]
  42d654:	mov	x0, x21
  42d658:	bl	402fd0 <strlen@plt>
  42d65c:	and	x22, x0, #0xffffffff
  42d660:	add	x1, x22, #0x2
  42d664:	mov	x0, x21
  42d668:	bl	4031e0 <xrealloc@plt>
  42d66c:	ldr	x8, [x19, #16]
  42d670:	mov	w9, #0x29                  	// #41
  42d674:	str	x0, [x8, #8]
  42d678:	strh	w9, [x0, x22]
  42d67c:	ldrb	w8, [x20]
  42d680:	cbz	w8, 42d6fc <ferror@plt+0x29e5c>
  42d684:	ldr	x8, [x19, #16]
  42d688:	cbz	x8, 42d734 <ferror@plt+0x29e94>
  42d68c:	ldr	x21, [x8, #8]
  42d690:	mov	x0, x21
  42d694:	bl	402fd0 <strlen@plt>
  42d698:	and	x22, x0, #0xffffffff
  42d69c:	add	x1, x22, #0x2
  42d6a0:	mov	x0, x21
  42d6a4:	bl	4031e0 <xrealloc@plt>
  42d6a8:	ldr	x8, [x19, #16]
  42d6ac:	mov	w9, #0x20                  	// #32
  42d6b0:	str	x0, [x8, #8]
  42d6b4:	strh	w9, [x0, x22]
  42d6b8:	ldr	x8, [x19, #16]
  42d6bc:	cbz	x8, 42d734 <ferror@plt+0x29e94>
  42d6c0:	ldr	x21, [x8, #8]
  42d6c4:	mov	x0, x21
  42d6c8:	bl	402fd0 <strlen@plt>
  42d6cc:	and	x22, x0, #0xffffffff
  42d6d0:	mov	x0, x20
  42d6d4:	bl	402fd0 <strlen@plt>
  42d6d8:	add	x8, x0, x22
  42d6dc:	add	x1, x8, #0x1
  42d6e0:	mov	x0, x21
  42d6e4:	bl	4031e0 <xrealloc@plt>
  42d6e8:	ldr	x8, [x19, #16]
  42d6ec:	mov	x1, x20
  42d6f0:	str	x0, [x8, #8]
  42d6f4:	add	x0, x0, x22
  42d6f8:	bl	403620 <strcpy@plt>
  42d6fc:	ldp	x20, x19, [sp, #48]
  42d700:	ldp	x22, x21, [sp, #32]
  42d704:	ldr	x23, [sp, #16]
  42d708:	mov	w0, #0x1                   	// #1
  42d70c:	ldp	x29, x30, [sp], #64
  42d710:	ret
  42d714:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42d718:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42d71c:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42d720:	add	x0, x0, #0x7dd
  42d724:	add	x1, x1, #0x7f1
  42d728:	add	x3, x3, #0x906
  42d72c:	mov	w2, #0x1a5                 	// #421
  42d730:	bl	4037c0 <__assert_fail@plt>
  42d734:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42d738:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42d73c:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42d740:	add	x0, x0, #0x7dd
  42d744:	add	x1, x1, #0x7f1
  42d748:	add	x3, x3, #0x8a0
  42d74c:	mov	w2, #0x17e                 	// #382
  42d750:	bl	4037c0 <__assert_fail@plt>
  42d754:	stp	x29, x30, [sp, #-32]!
  42d758:	str	x19, [sp, #16]
  42d75c:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  42d760:	ldr	w9, [x19, #152]
  42d764:	mov	x29, sp
  42d768:	cbnz	w9, 42d7d0 <ferror@plt+0x29f30>
  42d76c:	ldrb	w9, [x1, #32]
  42d770:	mov	x8, x1
  42d774:	tbz	w9, #0, 42d7d0 <ferror@plt+0x29f30>
  42d778:	adrp	x10, 469000 <_bfd_std_section+0x3110>
  42d77c:	ldr	x9, [x8, #40]
  42d780:	ldr	x10, [x10, #144]
  42d784:	subs	x3, x10, x9
  42d788:	b.cc	42d7d0 <ferror@plt+0x29f30>  // b.lo, b.ul, b.last
  42d78c:	ldr	x11, [x8, #56]
  42d790:	add	x9, x11, x9
  42d794:	cmp	x10, x9
  42d798:	b.cs	42d7d0 <ferror@plt+0x29f30>  // b.hs, b.nlast
  42d79c:	ldr	x9, [x0, #8]
  42d7a0:	adrp	x4, 469000 <_bfd_std_section+0x3110>
  42d7a4:	adrp	x5, 469000 <_bfd_std_section+0x3110>
  42d7a8:	adrp	x6, 469000 <_bfd_std_section+0x3110>
  42d7ac:	ldr	x9, [x9, #568]
  42d7b0:	add	x4, x4, #0xa0
  42d7b4:	add	x5, x5, #0xa8
  42d7b8:	add	x6, x6, #0x9c
  42d7bc:	mov	x1, x2
  42d7c0:	mov	x2, x8
  42d7c4:	mov	x7, xzr
  42d7c8:	blr	x9
  42d7cc:	str	w0, [x19, #152]
  42d7d0:	ldr	x19, [sp, #16]
  42d7d4:	ldp	x29, x30, [sp], #32
  42d7d8:	ret
  42d7dc:	stp	x29, x30, [sp, #-16]!
  42d7e0:	ldr	w8, [x0, #8]
  42d7e4:	mov	x29, sp
  42d7e8:	cbnz	w8, 42d80c <ferror@plt+0x29f6c>
  42d7ec:	ldr	x0, [x0]
  42d7f0:	mov	x2, x1
  42d7f4:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  42d7f8:	add	x1, x1, #0x2c3
  42d7fc:	bl	403880 <fprintf@plt>
  42d800:	mov	w0, #0x1                   	// #1
  42d804:	ldp	x29, x30, [sp], #16
  42d808:	ret
  42d80c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42d810:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42d814:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42d818:	add	x0, x0, #0xfe8
  42d81c:	add	x1, x1, #0x7f1
  42d820:	add	x3, x3, #0xffa
  42d824:	mov	w2, #0x21b                 	// #539
  42d828:	bl	4037c0 <__assert_fail@plt>
  42d82c:	stp	x29, x30, [sp, #-16]!
  42d830:	ldr	w8, [x0, #8]
  42d834:	mov	x29, sp
  42d838:	cbnz	w8, 42d85c <ferror@plt+0x29fbc>
  42d83c:	ldr	x0, [x0]
  42d840:	mov	x2, x1
  42d844:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  42d848:	add	x1, x1, #0x2c2
  42d84c:	bl	403880 <fprintf@plt>
  42d850:	mov	w0, #0x1                   	// #1
  42d854:	ldp	x29, x30, [sp], #16
  42d858:	ret
  42d85c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42d860:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42d864:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42d868:	add	x0, x0, #0xfe8
  42d86c:	add	x1, x1, #0x7f1
  42d870:	add	x3, x3, #0x36
  42d874:	mov	w2, #0x229                 	// #553
  42d878:	bl	4037c0 <__assert_fail@plt>
  42d87c:	sub	sp, sp, #0x60
  42d880:	stp	x29, x30, [sp, #32]
  42d884:	stp	x24, x23, [sp, #48]
  42d888:	stp	x22, x21, [sp, #64]
  42d88c:	stp	x20, x19, [sp, #80]
  42d890:	ldr	w8, [x0, #8]
  42d894:	adrp	x9, 44c000 <warn@@Base+0xefcc>
  42d898:	adrp	x10, 44c000 <warn@@Base+0xefcc>
  42d89c:	mov	x19, x0
  42d8a0:	add	w8, w8, #0x2
  42d8a4:	add	x9, x9, #0xee6
  42d8a8:	add	x10, x10, #0xeee
  42d8ac:	cmp	w3, #0x0
  42d8b0:	str	w8, [x0, #8]
  42d8b4:	mov	w0, #0x38                  	// #56
  42d8b8:	add	x29, sp, #0x20
  42d8bc:	mov	w22, w4
  42d8c0:	mov	w20, w2
  42d8c4:	mov	x21, x1
  42d8c8:	csel	x23, x10, x9, eq  // eq = none
  42d8cc:	bl	403290 <xmalloc@plt>
  42d8d0:	movi	v0.2d, #0x0
  42d8d4:	mov	x24, x0
  42d8d8:	stp	q0, q0, [x0]
  42d8dc:	str	q0, [x0, #32]
  42d8e0:	str	xzr, [x0, #48]
  42d8e4:	mov	x0, x23
  42d8e8:	bl	4032c0 <xstrdup@plt>
  42d8ec:	mov	w8, #0x3                   	// #3
  42d8f0:	str	xzr, [x24, #24]
  42d8f4:	str	w8, [x24, #16]
  42d8f8:	ldr	x8, [x19, #16]
  42d8fc:	stp	x8, x0, [x24]
  42d900:	str	x24, [x19, #16]
  42d904:	cbz	x21, 42d93c <ferror@plt+0x2a09c>
  42d908:	cbz	x24, 42db90 <ferror@plt+0x2a2f0>
  42d90c:	mov	x23, x0
  42d910:	bl	402fd0 <strlen@plt>
  42d914:	and	x24, x0, #0xffffffff
  42d918:	mov	x0, x21
  42d91c:	bl	402fd0 <strlen@plt>
  42d920:	add	x8, x0, x24
  42d924:	add	x1, x8, #0x1
  42d928:	mov	x0, x23
  42d92c:	bl	4031e0 <xrealloc@plt>
  42d930:	ldr	x8, [x19, #16]
  42d934:	mov	x1, x21
  42d938:	b	42d988 <ferror@plt+0x2a0e8>
  42d93c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42d940:	add	x1, x1, #0xa7f
  42d944:	mov	x0, sp
  42d948:	mov	w2, w20
  42d94c:	bl	4030a0 <sprintf@plt>
  42d950:	ldr	x8, [x19, #16]
  42d954:	cbz	x8, 42db90 <ferror@plt+0x2a2f0>
  42d958:	ldr	x23, [x8, #8]
  42d95c:	mov	x0, x23
  42d960:	bl	402fd0 <strlen@plt>
  42d964:	and	x24, x0, #0xffffffff
  42d968:	mov	x0, sp
  42d96c:	bl	402fd0 <strlen@plt>
  42d970:	add	x8, x0, x24
  42d974:	add	x1, x8, #0x1
  42d978:	mov	x0, x23
  42d97c:	bl	4031e0 <xrealloc@plt>
  42d980:	ldr	x8, [x19, #16]
  42d984:	mov	x1, sp
  42d988:	str	x0, [x8, #8]
  42d98c:	add	x0, x0, x24
  42d990:	bl	403620 <strcpy@plt>
  42d994:	ldr	x8, [x19, #16]
  42d998:	cbz	x8, 42db90 <ferror@plt+0x2a2f0>
  42d99c:	ldr	x23, [x8, #8]
  42d9a0:	mov	x0, x23
  42d9a4:	bl	402fd0 <strlen@plt>
  42d9a8:	and	x24, x0, #0xffffffff
  42d9ac:	add	x1, x24, #0x3
  42d9b0:	mov	x0, x23
  42d9b4:	bl	4031e0 <xrealloc@plt>
  42d9b8:	ldr	x8, [x19, #16]
  42d9bc:	add	x9, x0, x24
  42d9c0:	mov	w10, #0x7b20                	// #31520
  42d9c4:	str	x0, [x8, #8]
  42d9c8:	strb	wzr, [x9, #2]
  42d9cc:	strh	w10, [x9]
  42d9d0:	cbnz	x21, 42d9d8 <ferror@plt+0x2a138>
  42d9d4:	cbz	w22, 42db00 <ferror@plt+0x2a260>
  42d9d8:	ldr	x8, [x19, #16]
  42d9dc:	cbz	x8, 42db90 <ferror@plt+0x2a2f0>
  42d9e0:	ldr	x23, [x8, #8]
  42d9e4:	mov	x0, x23
  42d9e8:	bl	402fd0 <strlen@plt>
  42d9ec:	and	x24, x0, #0xffffffff
  42d9f0:	add	x1, x24, #0x4
  42d9f4:	mov	x0, x23
  42d9f8:	bl	4031e0 <xrealloc@plt>
  42d9fc:	ldr	x8, [x19, #16]
  42da00:	mov	w9, #0x2f20                	// #12064
  42da04:	movk	w9, #0x2a, lsl #16
  42da08:	str	x0, [x8, #8]
  42da0c:	str	w9, [x0, x24]
  42da10:	cbz	w22, 42da6c <ferror@plt+0x2a1cc>
  42da14:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42da18:	add	x1, x1, #0x6b
  42da1c:	mov	x0, sp
  42da20:	mov	w2, w22
  42da24:	bl	4030a0 <sprintf@plt>
  42da28:	ldr	x8, [x19, #16]
  42da2c:	cbz	x8, 42db90 <ferror@plt+0x2a2f0>
  42da30:	ldr	x22, [x8, #8]
  42da34:	mov	x0, x22
  42da38:	bl	402fd0 <strlen@plt>
  42da3c:	and	x23, x0, #0xffffffff
  42da40:	mov	x0, sp
  42da44:	bl	402fd0 <strlen@plt>
  42da48:	add	x8, x0, x23
  42da4c:	add	x1, x8, #0x1
  42da50:	mov	x0, x22
  42da54:	bl	4031e0 <xrealloc@plt>
  42da58:	ldr	x8, [x19, #16]
  42da5c:	mov	x1, sp
  42da60:	str	x0, [x8, #8]
  42da64:	add	x0, x0, x23
  42da68:	bl	403620 <strcpy@plt>
  42da6c:	cbz	x21, 42dac8 <ferror@plt+0x2a228>
  42da70:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42da74:	add	x1, x1, #0x74
  42da78:	mov	x0, sp
  42da7c:	mov	w2, w20
  42da80:	bl	4030a0 <sprintf@plt>
  42da84:	ldr	x8, [x19, #16]
  42da88:	cbz	x8, 42db90 <ferror@plt+0x2a2f0>
  42da8c:	ldr	x20, [x8, #8]
  42da90:	mov	x0, x20
  42da94:	bl	402fd0 <strlen@plt>
  42da98:	and	x21, x0, #0xffffffff
  42da9c:	mov	x0, sp
  42daa0:	bl	402fd0 <strlen@plt>
  42daa4:	add	x8, x0, x21
  42daa8:	add	x1, x8, #0x1
  42daac:	mov	x0, x20
  42dab0:	bl	4031e0 <xrealloc@plt>
  42dab4:	ldr	x8, [x19, #16]
  42dab8:	mov	x1, sp
  42dabc:	str	x0, [x8, #8]
  42dac0:	add	x0, x0, x21
  42dac4:	bl	403620 <strcpy@plt>
  42dac8:	ldr	x8, [x19, #16]
  42dacc:	cbz	x8, 42db90 <ferror@plt+0x2a2f0>
  42dad0:	ldr	x20, [x8, #8]
  42dad4:	mov	x0, x20
  42dad8:	bl	402fd0 <strlen@plt>
  42dadc:	and	x21, x0, #0xffffffff
  42dae0:	add	x1, x21, #0x4
  42dae4:	mov	x0, x20
  42dae8:	bl	4031e0 <xrealloc@plt>
  42daec:	ldr	x8, [x19, #16]
  42daf0:	mov	w9, #0x2a20                	// #10784
  42daf4:	movk	w9, #0x2f, lsl #16
  42daf8:	str	x0, [x8, #8]
  42dafc:	str	w9, [x0, x21]
  42db00:	ldr	x8, [x19, #16]
  42db04:	cbz	x8, 42db90 <ferror@plt+0x2a2f0>
  42db08:	ldr	x20, [x8, #8]
  42db0c:	mov	x0, x20
  42db10:	bl	402fd0 <strlen@plt>
  42db14:	and	x21, x0, #0xffffffff
  42db18:	add	x1, x21, #0x2
  42db1c:	mov	x0, x20
  42db20:	bl	4031e0 <xrealloc@plt>
  42db24:	ldr	x8, [x19, #16]
  42db28:	mov	w9, #0xa                   	// #10
  42db2c:	str	x0, [x8, #8]
  42db30:	strh	w9, [x0, x21]
  42db34:	ldr	x8, [x19, #16]
  42db38:	str	wzr, [x8, #16]
  42db3c:	ldr	w9, [x19, #8]
  42db40:	cbz	w9, 42dbb0 <ferror@plt+0x2a310>
  42db44:	cbz	x8, 42db90 <ferror@plt+0x2a2f0>
  42db48:	mov	w21, wzr
  42db4c:	mov	w22, #0x20                  	// #32
  42db50:	ldr	x20, [x8, #8]
  42db54:	mov	x0, x20
  42db58:	bl	402fd0 <strlen@plt>
  42db5c:	and	x23, x0, #0xffffffff
  42db60:	add	x1, x23, #0x2
  42db64:	mov	x0, x20
  42db68:	bl	4031e0 <xrealloc@plt>
  42db6c:	ldr	x8, [x19, #16]
  42db70:	add	w21, w21, #0x1
  42db74:	str	x0, [x8, #8]
  42db78:	strh	w22, [x0, x23]
  42db7c:	ldr	w8, [x19, #8]
  42db80:	cmp	w21, w8
  42db84:	b.cs	42dbb0 <ferror@plt+0x2a310>  // b.hs, b.nlast
  42db88:	ldr	x8, [x19, #16]
  42db8c:	cbnz	x8, 42db50 <ferror@plt+0x2a2b0>
  42db90:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42db94:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42db98:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42db9c:	add	x0, x0, #0x7dd
  42dba0:	add	x1, x1, #0x7f1
  42dba4:	add	x3, x3, #0x8a0
  42dba8:	mov	w2, #0x17e                 	// #382
  42dbac:	bl	4037c0 <__assert_fail@plt>
  42dbb0:	ldp	x20, x19, [sp, #80]
  42dbb4:	ldp	x22, x21, [sp, #64]
  42dbb8:	ldp	x24, x23, [sp, #48]
  42dbbc:	ldp	x29, x30, [sp, #32]
  42dbc0:	mov	w0, #0x1                   	// #1
  42dbc4:	add	sp, sp, #0x60
  42dbc8:	ret
  42dbcc:	sub	sp, sp, #0x60
  42dbd0:	stp	x29, x30, [sp, #32]
  42dbd4:	stp	x24, x23, [sp, #48]
  42dbd8:	stp	x22, x21, [sp, #64]
  42dbdc:	stp	x20, x19, [sp, #80]
  42dbe0:	add	x29, sp, #0x20
  42dbe4:	mov	w20, w4
  42dbe8:	mov	x22, x3
  42dbec:	mov	x21, x2
  42dbf0:	mov	x19, x0
  42dbf4:	bl	42d564 <ferror@plt+0x29cc4>
  42dbf8:	cbz	w0, 42dec0 <ferror@plt+0x2a620>
  42dbfc:	ldr	x8, [x19, #16]
  42dc00:	cbz	x8, 42ded8 <ferror@plt+0x2a638>
  42dc04:	ldr	x23, [x8, #8]
  42dc08:	mov	x0, x23
  42dc0c:	bl	402fd0 <strlen@plt>
  42dc10:	and	x24, x0, #0xffffffff
  42dc14:	add	x1, x24, #0x6
  42dc18:	mov	x0, x23
  42dc1c:	bl	4031e0 <xrealloc@plt>
  42dc20:	ldr	x8, [x19, #16]
  42dc24:	mov	w11, #0x203b                	// #8251
  42dc28:	add	x9, x0, x24
  42dc2c:	mov	w10, #0x20                  	// #32
  42dc30:	movk	w11, #0x2a2f, lsl #16
  42dc34:	str	x0, [x8, #8]
  42dc38:	strh	w10, [x9, #4]
  42dc3c:	str	w11, [x9]
  42dc40:	cbz	x22, 42dd1c <ferror@plt+0x2a47c>
  42dc44:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42dc48:	add	x1, x1, #0xcce
  42dc4c:	add	x0, sp, #0x8
  42dc50:	mov	x2, x22
  42dc54:	bl	4030a0 <sprintf@plt>
  42dc58:	ldr	x8, [x19, #16]
  42dc5c:	cbz	x8, 42ded8 <ferror@plt+0x2a638>
  42dc60:	ldr	x22, [x8, #8]
  42dc64:	mov	x0, x22
  42dc68:	bl	402fd0 <strlen@plt>
  42dc6c:	and	x23, x0, #0xffffffff
  42dc70:	add	x1, x23, #0x9
  42dc74:	mov	x0, x22
  42dc78:	bl	4031e0 <xrealloc@plt>
  42dc7c:	adrp	x9, 44d000 <warn@@Base+0xffcc>
  42dc80:	add	x9, x9, #0x81
  42dc84:	ldr	x8, [x19, #16]
  42dc88:	ldr	x9, [x9]
  42dc8c:	add	x10, x0, x23
  42dc90:	str	x0, [x8, #8]
  42dc94:	strb	wzr, [x10, #8]
  42dc98:	str	x9, [x10]
  42dc9c:	ldr	x8, [x19, #16]
  42dca0:	cbz	x8, 42ded8 <ferror@plt+0x2a638>
  42dca4:	ldr	x22, [x8, #8]
  42dca8:	mov	x0, x22
  42dcac:	bl	402fd0 <strlen@plt>
  42dcb0:	and	x23, x0, #0xffffffff
  42dcb4:	add	x0, sp, #0x8
  42dcb8:	bl	402fd0 <strlen@plt>
  42dcbc:	add	x8, x0, x23
  42dcc0:	add	x1, x8, #0x1
  42dcc4:	mov	x0, x22
  42dcc8:	bl	4031e0 <xrealloc@plt>
  42dccc:	ldr	x8, [x19, #16]
  42dcd0:	add	x1, sp, #0x8
  42dcd4:	str	x0, [x8, #8]
  42dcd8:	add	x0, x0, x23
  42dcdc:	bl	403620 <strcpy@plt>
  42dce0:	ldr	x8, [x19, #16]
  42dce4:	cbz	x8, 42ded8 <ferror@plt+0x2a638>
  42dce8:	ldr	x22, [x8, #8]
  42dcec:	mov	x0, x22
  42dcf0:	bl	402fd0 <strlen@plt>
  42dcf4:	and	x23, x0, #0xffffffff
  42dcf8:	add	x1, x23, #0x3
  42dcfc:	mov	x0, x22
  42dd00:	bl	4031e0 <xrealloc@plt>
  42dd04:	ldr	x8, [x19, #16]
  42dd08:	add	x9, x0, x23
  42dd0c:	mov	w10, #0x202c                	// #8236
  42dd10:	str	x0, [x8, #8]
  42dd14:	strb	wzr, [x9, #2]
  42dd18:	strh	w10, [x9]
  42dd1c:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42dd20:	add	x1, x1, #0xcce
  42dd24:	add	x0, sp, #0x8
  42dd28:	mov	x2, x21
  42dd2c:	bl	4030a0 <sprintf@plt>
  42dd30:	ldr	x8, [x19, #16]
  42dd34:	cbz	x8, 42ded8 <ferror@plt+0x2a638>
  42dd38:	ldr	x21, [x8, #8]
  42dd3c:	mov	x0, x21
  42dd40:	bl	402fd0 <strlen@plt>
  42dd44:	and	x22, x0, #0xffffffff
  42dd48:	add	x1, x22, #0x8
  42dd4c:	mov	x0, x21
  42dd50:	bl	4031e0 <xrealloc@plt>
  42dd54:	ldr	x8, [x19, #16]
  42dd58:	mov	x9, #0x6962                	// #26978
  42dd5c:	movk	x9, #0x7074, lsl #16
  42dd60:	movk	x9, #0x736f, lsl #32
  42dd64:	movk	x9, #0x20, lsl #48
  42dd68:	str	x0, [x8, #8]
  42dd6c:	str	x9, [x0, x22]
  42dd70:	ldr	x8, [x19, #16]
  42dd74:	cbz	x8, 42ded8 <ferror@plt+0x2a638>
  42dd78:	ldr	x21, [x8, #8]
  42dd7c:	mov	x0, x21
  42dd80:	bl	402fd0 <strlen@plt>
  42dd84:	and	x22, x0, #0xffffffff
  42dd88:	add	x0, sp, #0x8
  42dd8c:	bl	402fd0 <strlen@plt>
  42dd90:	add	x8, x0, x22
  42dd94:	add	x1, x8, #0x1
  42dd98:	mov	x0, x21
  42dd9c:	bl	4031e0 <xrealloc@plt>
  42dda0:	ldr	x8, [x19, #16]
  42dda4:	add	x1, sp, #0x8
  42dda8:	str	x0, [x8, #8]
  42ddac:	add	x0, x0, x22
  42ddb0:	bl	403620 <strcpy@plt>
  42ddb4:	ldr	x8, [x19, #16]
  42ddb8:	cbz	x8, 42ded8 <ferror@plt+0x2a638>
  42ddbc:	ldr	x21, [x8, #8]
  42ddc0:	mov	x0, x21
  42ddc4:	bl	402fd0 <strlen@plt>
  42ddc8:	and	x22, x0, #0xffffffff
  42ddcc:	add	x1, x22, #0x5
  42ddd0:	mov	x0, x21
  42ddd4:	bl	4031e0 <xrealloc@plt>
  42ddd8:	ldr	x8, [x19, #16]
  42dddc:	mov	w10, #0x2a20                	// #10784
  42dde0:	add	x9, x0, x22
  42dde4:	movk	w10, #0xa2f, lsl #16
  42dde8:	str	x0, [x8, #8]
  42ddec:	strb	wzr, [x9, #4]
  42ddf0:	str	w10, [x9]
  42ddf4:	ldr	w8, [x19, #8]
  42ddf8:	cbz	w8, 42de44 <ferror@plt+0x2a5a4>
  42ddfc:	mov	w22, wzr
  42de00:	mov	w23, #0x20                  	// #32
  42de04:	ldr	x8, [x19, #16]
  42de08:	cbz	x8, 42ded8 <ferror@plt+0x2a638>
  42de0c:	ldr	x21, [x8, #8]
  42de10:	mov	x0, x21
  42de14:	bl	402fd0 <strlen@plt>
  42de18:	and	x24, x0, #0xffffffff
  42de1c:	add	x1, x24, #0x2
  42de20:	mov	x0, x21
  42de24:	bl	4031e0 <xrealloc@plt>
  42de28:	ldr	x8, [x19, #16]
  42de2c:	add	w22, w22, #0x1
  42de30:	str	x0, [x8, #8]
  42de34:	strh	w23, [x0, x24]
  42de38:	ldr	w8, [x19, #8]
  42de3c:	cmp	w22, w8
  42de40:	b.cc	42de04 <ferror@plt+0x2a564>  // b.lo, b.ul, b.last
  42de44:	ldr	x0, [x19, #16]
  42de48:	cbz	x0, 42def8 <ferror@plt+0x2a658>
  42de4c:	ldr	x8, [x0]
  42de50:	str	x8, [x19, #16]
  42de54:	ldr	x21, [x0, #8]
  42de58:	bl	403510 <free@plt>
  42de5c:	cbz	x21, 42debc <ferror@plt+0x2a61c>
  42de60:	mov	x0, x19
  42de64:	mov	w1, w20
  42de68:	bl	42fd14 <ferror@plt+0x2c474>
  42de6c:	cbz	w0, 42dec0 <ferror@plt+0x2a620>
  42de70:	ldr	x8, [x19, #16]
  42de74:	cbz	x8, 42ded8 <ferror@plt+0x2a638>
  42de78:	ldr	x20, [x8, #8]
  42de7c:	mov	x0, x20
  42de80:	bl	402fd0 <strlen@plt>
  42de84:	and	x22, x0, #0xffffffff
  42de88:	mov	x0, x21
  42de8c:	bl	402fd0 <strlen@plt>
  42de90:	add	x8, x0, x22
  42de94:	add	x1, x8, #0x1
  42de98:	mov	x0, x20
  42de9c:	bl	4031e0 <xrealloc@plt>
  42dea0:	ldr	x8, [x19, #16]
  42dea4:	mov	x1, x21
  42dea8:	str	x0, [x8, #8]
  42deac:	add	x0, x0, x22
  42deb0:	bl	403620 <strcpy@plt>
  42deb4:	mov	w0, #0x1                   	// #1
  42deb8:	b	42dec0 <ferror@plt+0x2a620>
  42debc:	mov	w0, wzr
  42dec0:	ldp	x20, x19, [sp, #80]
  42dec4:	ldp	x22, x21, [sp, #64]
  42dec8:	ldp	x24, x23, [sp, #48]
  42decc:	ldp	x29, x30, [sp, #32]
  42ded0:	add	sp, sp, #0x60
  42ded4:	ret
  42ded8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42dedc:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42dee0:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42dee4:	add	x0, x0, #0x7dd
  42dee8:	add	x1, x1, #0x7f1
  42deec:	add	x3, x3, #0x8a0
  42def0:	mov	w2, #0x17e                 	// #382
  42def4:	bl	4037c0 <__assert_fail@plt>
  42def8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42defc:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42df00:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42df04:	add	x0, x0, #0x7dd
  42df08:	add	x1, x1, #0x7f1
  42df0c:	add	x3, x3, #0x98f
  42df10:	mov	w2, #0x1e0                 	// #480
  42df14:	bl	4037c0 <__assert_fail@plt>
  42df18:	stp	x29, x30, [sp, #-32]!
  42df1c:	ldr	x8, [x0, #16]
  42df20:	str	x19, [sp, #16]
  42df24:	mov	x29, sp
  42df28:	cbz	x8, 42dfa8 <ferror@plt+0x2a708>
  42df2c:	ldr	w9, [x0, #8]
  42df30:	cmp	w9, #0x1
  42df34:	b.ls	42dfc8 <ferror@plt+0x2a728>  // b.plast
  42df38:	sub	w9, w9, #0x2
  42df3c:	str	w9, [x0, #8]
  42df40:	ldr	x19, [x8, #8]
  42df44:	mov	x0, x19
  42df48:	bl	402fd0 <strlen@plt>
  42df4c:	add	x8, x19, x0
  42df50:	ldurb	w9, [x8, #-2]
  42df54:	cmp	w9, #0x20
  42df58:	b.ne	42df88 <ferror@plt+0x2a6e8>  // b.any
  42df5c:	ldurb	w9, [x8, #-1]
  42df60:	cmp	w9, #0x20
  42df64:	b.ne	42df88 <ferror@plt+0x2a6e8>  // b.any
  42df68:	ldrb	w9, [x8]
  42df6c:	cbnz	w9, 42df88 <ferror@plt+0x2a6e8>
  42df70:	ldr	x19, [sp, #16]
  42df74:	mov	w9, #0x7d                  	// #125
  42df78:	mov	w0, #0x1                   	// #1
  42df7c:	sturh	w9, [x8, #-2]
  42df80:	ldp	x29, x30, [sp], #32
  42df84:	ret
  42df88:	adrp	x0, 44d000 <warn@@Base+0xffcc>
  42df8c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42df90:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42df94:	add	x0, x0, #0x11e
  42df98:	add	x1, x1, #0x7f1
  42df9c:	add	x3, x3, #0xe5
  42dfa0:	mov	w2, #0x4b6                 	// #1206
  42dfa4:	bl	4037c0 <__assert_fail@plt>
  42dfa8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42dfac:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42dfb0:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42dfb4:	add	x0, x0, #0x7dd
  42dfb8:	add	x1, x1, #0x7f1
  42dfbc:	add	x3, x3, #0xe5
  42dfc0:	mov	w2, #0x4af                 	// #1199
  42dfc4:	bl	4037c0 <__assert_fail@plt>
  42dfc8:	adrp	x0, 44d000 <warn@@Base+0xffcc>
  42dfcc:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42dfd0:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42dfd4:	add	x0, x0, #0x10c
  42dfd8:	add	x1, x1, #0x7f1
  42dfdc:	add	x3, x3, #0xe5
  42dfe0:	mov	w2, #0x4b0                 	// #1200
  42dfe4:	bl	4037c0 <__assert_fail@plt>
  42dfe8:	sub	sp, sp, #0x80
  42dfec:	stp	x29, x30, [sp, #32]
  42dff0:	stp	x28, x27, [sp, #48]
  42dff4:	stp	x26, x25, [sp, #64]
  42dff8:	stp	x24, x23, [sp, #80]
  42dffc:	stp	x22, x21, [sp, #96]
  42e000:	stp	x20, x19, [sp, #112]
  42e004:	ldr	w8, [x0, #8]
  42e008:	mov	w23, w6
  42e00c:	mov	w24, w5
  42e010:	mov	w25, w4
  42e014:	mov	w26, w3
  42e018:	mov	w20, w2
  42e01c:	mov	x21, x1
  42e020:	mov	x19, x0
  42e024:	mov	x22, xzr
  42e028:	add	w8, w8, #0x2
  42e02c:	add	x29, sp, #0x20
  42e030:	str	w8, [x0, #8]
  42e034:	cbz	w5, 42e058 <ferror@plt+0x2a7b8>
  42e038:	cbnz	w23, 42e058 <ferror@plt+0x2a7b8>
  42e03c:	ldr	x0, [x19, #16]
  42e040:	cbz	x0, 42e4ec <ferror@plt+0x2ac4c>
  42e044:	ldr	x8, [x0]
  42e048:	str	x8, [x19, #16]
  42e04c:	ldr	x22, [x0, #8]
  42e050:	bl	403510 <free@plt>
  42e054:	cbz	x22, 42e4a8 <ferror@plt+0x2ac08>
  42e058:	adrp	x8, 44c000 <warn@@Base+0xefcc>
  42e05c:	adrp	x9, 44c000 <warn@@Base+0xefcc>
  42e060:	add	x8, x8, #0xa5f
  42e064:	add	x9, x9, #0xa59
  42e068:	cmp	w26, #0x0
  42e06c:	mov	w0, #0x38                  	// #56
  42e070:	csel	x26, x9, x8, eq  // eq = none
  42e074:	bl	403290 <xmalloc@plt>
  42e078:	movi	v0.2d, #0x0
  42e07c:	mov	x27, x0
  42e080:	stp	q0, q0, [x0]
  42e084:	str	q0, [x0, #32]
  42e088:	str	xzr, [x0, #48]
  42e08c:	mov	x0, x26
  42e090:	bl	4032c0 <xstrdup@plt>
  42e094:	mov	w8, #0x3                   	// #3
  42e098:	str	x0, [x27, #8]
  42e09c:	str	xzr, [x27, #24]
  42e0a0:	mov	x28, x19
  42e0a4:	str	w8, [x27, #16]
  42e0a8:	ldr	x8, [x28, #16]!
  42e0ac:	str	x8, [x27]
  42e0b0:	str	x27, [x28]
  42e0b4:	cbz	x21, 42e0ec <ferror@plt+0x2a84c>
  42e0b8:	cbz	x27, 42e4cc <ferror@plt+0x2ac2c>
  42e0bc:	mov	x26, x0
  42e0c0:	bl	402fd0 <strlen@plt>
  42e0c4:	and	x27, x0, #0xffffffff
  42e0c8:	mov	x0, x21
  42e0cc:	bl	402fd0 <strlen@plt>
  42e0d0:	add	x8, x0, x27
  42e0d4:	add	x1, x8, #0x1
  42e0d8:	mov	x0, x26
  42e0dc:	bl	4031e0 <xrealloc@plt>
  42e0e0:	ldr	x8, [x28]
  42e0e4:	mov	x1, x21
  42e0e8:	b	42e138 <ferror@plt+0x2a898>
  42e0ec:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42e0f0:	add	x1, x1, #0xa7f
  42e0f4:	mov	x0, sp
  42e0f8:	mov	w2, w20
  42e0fc:	bl	4030a0 <sprintf@plt>
  42e100:	ldr	x8, [x28]
  42e104:	cbz	x8, 42e4cc <ferror@plt+0x2ac2c>
  42e108:	ldr	x26, [x8, #8]
  42e10c:	mov	x0, x26
  42e110:	bl	402fd0 <strlen@plt>
  42e114:	and	x27, x0, #0xffffffff
  42e118:	mov	x0, sp
  42e11c:	bl	402fd0 <strlen@plt>
  42e120:	add	x8, x0, x27
  42e124:	add	x1, x8, #0x1
  42e128:	mov	x0, x26
  42e12c:	bl	4031e0 <xrealloc@plt>
  42e130:	ldr	x8, [x28]
  42e134:	mov	x1, sp
  42e138:	str	x0, [x8, #8]
  42e13c:	add	x0, x0, x27
  42e140:	bl	403620 <strcpy@plt>
  42e144:	ldr	x8, [x28]
  42e148:	cbz	x8, 42e4cc <ferror@plt+0x2ac2c>
  42e14c:	ldr	x26, [x8, #8]
  42e150:	mov	x0, x26
  42e154:	bl	402fd0 <strlen@plt>
  42e158:	and	x27, x0, #0xffffffff
  42e15c:	add	x1, x27, #0x3
  42e160:	mov	x0, x26
  42e164:	bl	4031e0 <xrealloc@plt>
  42e168:	ldr	x8, [x28]
  42e16c:	add	x9, x0, x27
  42e170:	mov	w10, #0x7b20                	// #31520
  42e174:	str	x0, [x8, #8]
  42e178:	strb	wzr, [x9, #2]
  42e17c:	strh	w10, [x9]
  42e180:	cbnz	x21, 42e190 <ferror@plt+0x2a8f0>
  42e184:	orr	w8, w24, w25
  42e188:	orr	w8, w8, w23
  42e18c:	cbz	w8, 42e390 <ferror@plt+0x2aaf0>
  42e190:	ldr	x8, [x28]
  42e194:	cbz	x8, 42e4cc <ferror@plt+0x2ac2c>
  42e198:	ldr	x26, [x8, #8]
  42e19c:	mov	x0, x26
  42e1a0:	bl	402fd0 <strlen@plt>
  42e1a4:	and	x27, x0, #0xffffffff
  42e1a8:	add	x1, x27, #0x4
  42e1ac:	mov	x0, x26
  42e1b0:	bl	4031e0 <xrealloc@plt>
  42e1b4:	ldr	x8, [x28]
  42e1b8:	mov	w9, #0x2f20                	// #12064
  42e1bc:	movk	w9, #0x2a, lsl #16
  42e1c0:	str	x0, [x8, #8]
  42e1c4:	str	w9, [x0, x27]
  42e1c8:	cbz	w25, 42e26c <ferror@plt+0x2a9cc>
  42e1cc:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42e1d0:	add	x1, x1, #0x78
  42e1d4:	mov	x0, sp
  42e1d8:	mov	w2, w25
  42e1dc:	bl	4030a0 <sprintf@plt>
  42e1e0:	ldr	x8, [x28]
  42e1e4:	cbz	x8, 42e4cc <ferror@plt+0x2ac2c>
  42e1e8:	ldr	x25, [x8, #8]
  42e1ec:	mov	x0, x25
  42e1f0:	bl	402fd0 <strlen@plt>
  42e1f4:	and	x26, x0, #0xffffffff
  42e1f8:	add	x1, x26, #0x7
  42e1fc:	mov	x0, x25
  42e200:	bl	4031e0 <xrealloc@plt>
  42e204:	ldr	x8, [x28]
  42e208:	mov	w10, #0x657a                	// #25978
  42e20c:	mov	w11, #0x7320                	// #29472
  42e210:	add	x9, x0, x26
  42e214:	movk	w10, #0x20, lsl #16
  42e218:	movk	w11, #0x7a69, lsl #16
  42e21c:	str	x0, [x8, #8]
  42e220:	stur	w10, [x9, #3]
  42e224:	str	w11, [x9]
  42e228:	ldr	x8, [x28]
  42e22c:	cbz	x8, 42e4cc <ferror@plt+0x2ac2c>
  42e230:	ldr	x25, [x8, #8]
  42e234:	mov	x0, x25
  42e238:	bl	402fd0 <strlen@plt>
  42e23c:	and	x26, x0, #0xffffffff
  42e240:	mov	x0, sp
  42e244:	bl	402fd0 <strlen@plt>
  42e248:	add	x8, x0, x26
  42e24c:	add	x1, x8, #0x1
  42e250:	mov	x0, x25
  42e254:	bl	4031e0 <xrealloc@plt>
  42e258:	ldr	x8, [x28]
  42e25c:	mov	x1, sp
  42e260:	str	x0, [x8, #8]
  42e264:	add	x0, x0, x26
  42e268:	bl	403620 <strcpy@plt>
  42e26c:	cbz	w24, 42e2fc <ferror@plt+0x2aa5c>
  42e270:	ldr	x8, [x28]
  42e274:	cbz	x8, 42e4cc <ferror@plt+0x2ac2c>
  42e278:	ldr	x24, [x8, #8]
  42e27c:	mov	x0, x24
  42e280:	bl	402fd0 <strlen@plt>
  42e284:	and	x25, x0, #0xffffffff
  42e288:	add	x1, x25, #0x9
  42e28c:	mov	x0, x24
  42e290:	bl	4031e0 <xrealloc@plt>
  42e294:	adrp	x9, 44c000 <warn@@Base+0xefcc>
  42e298:	add	x9, x9, #0xbc7
  42e29c:	ldr	x8, [x28]
  42e2a0:	ldr	x9, [x9]
  42e2a4:	add	x10, x0, x25
  42e2a8:	str	x0, [x8, #8]
  42e2ac:	strb	wzr, [x10, #8]
  42e2b0:	str	x9, [x10]
  42e2b4:	cbz	w23, 42e424 <ferror@plt+0x2ab84>
  42e2b8:	ldr	x8, [x28]
  42e2bc:	cbz	x8, 42e4cc <ferror@plt+0x2ac2c>
  42e2c0:	ldr	x22, [x8, #8]
  42e2c4:	mov	x0, x22
  42e2c8:	bl	402fd0 <strlen@plt>
  42e2cc:	and	x23, x0, #0xffffffff
  42e2d0:	add	x1, x23, #0x6
  42e2d4:	mov	x0, x22
  42e2d8:	bl	4031e0 <xrealloc@plt>
  42e2dc:	ldr	x8, [x28]
  42e2e0:	mov	w11, #0x6573                	// #25971
  42e2e4:	add	x9, x0, x23
  42e2e8:	mov	w10, #0x20                  	// #32
  42e2ec:	movk	w11, #0x666c, lsl #16
  42e2f0:	str	x0, [x8, #8]
  42e2f4:	strh	w10, [x9, #4]
  42e2f8:	str	w11, [x9]
  42e2fc:	cbz	x21, 42e358 <ferror@plt+0x2aab8>
  42e300:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42e304:	add	x1, x1, #0x74
  42e308:	mov	x0, sp
  42e30c:	mov	w2, w20
  42e310:	bl	4030a0 <sprintf@plt>
  42e314:	ldr	x8, [x28]
  42e318:	cbz	x8, 42e4cc <ferror@plt+0x2ac2c>
  42e31c:	ldr	x20, [x8, #8]
  42e320:	mov	x0, x20
  42e324:	bl	402fd0 <strlen@plt>
  42e328:	and	x21, x0, #0xffffffff
  42e32c:	mov	x0, sp
  42e330:	bl	402fd0 <strlen@plt>
  42e334:	add	x8, x0, x21
  42e338:	add	x1, x8, #0x1
  42e33c:	mov	x0, x20
  42e340:	bl	4031e0 <xrealloc@plt>
  42e344:	ldr	x8, [x28]
  42e348:	mov	x1, sp
  42e34c:	str	x0, [x8, #8]
  42e350:	add	x0, x0, x21
  42e354:	bl	403620 <strcpy@plt>
  42e358:	ldr	x8, [x28]
  42e35c:	cbz	x8, 42e4cc <ferror@plt+0x2ac2c>
  42e360:	ldr	x20, [x8, #8]
  42e364:	mov	x0, x20
  42e368:	bl	402fd0 <strlen@plt>
  42e36c:	and	x21, x0, #0xffffffff
  42e370:	add	x1, x21, #0x4
  42e374:	mov	x0, x20
  42e378:	bl	4031e0 <xrealloc@plt>
  42e37c:	ldr	x8, [x28]
  42e380:	mov	w9, #0x2a20                	// #10784
  42e384:	movk	w9, #0x2f, lsl #16
  42e388:	str	x0, [x8, #8]
  42e38c:	str	w9, [x0, x21]
  42e390:	ldr	x8, [x28]
  42e394:	mov	w9, #0x2                   	// #2
  42e398:	str	w9, [x8, #16]
  42e39c:	cbz	x8, 42e4cc <ferror@plt+0x2ac2c>
  42e3a0:	ldr	x20, [x8, #8]
  42e3a4:	mov	x0, x20
  42e3a8:	bl	402fd0 <strlen@plt>
  42e3ac:	and	x21, x0, #0xffffffff
  42e3b0:	add	x1, x21, #0x2
  42e3b4:	mov	x0, x20
  42e3b8:	bl	4031e0 <xrealloc@plt>
  42e3bc:	ldr	x8, [x19, #16]
  42e3c0:	mov	w9, #0xa                   	// #10
  42e3c4:	str	x0, [x8, #8]
  42e3c8:	strh	w9, [x0, x21]
  42e3cc:	ldr	w8, [x19, #8]
  42e3d0:	cbz	w8, 42e41c <ferror@plt+0x2ab7c>
  42e3d4:	mov	w21, wzr
  42e3d8:	mov	w22, #0x20                  	// #32
  42e3dc:	ldr	x8, [x28]
  42e3e0:	cbz	x8, 42e4cc <ferror@plt+0x2ac2c>
  42e3e4:	ldr	x20, [x8, #8]
  42e3e8:	mov	x0, x20
  42e3ec:	bl	402fd0 <strlen@plt>
  42e3f0:	and	x23, x0, #0xffffffff
  42e3f4:	add	x1, x23, #0x2
  42e3f8:	mov	x0, x20
  42e3fc:	bl	4031e0 <xrealloc@plt>
  42e400:	ldr	x8, [x19, #16]
  42e404:	add	w21, w21, #0x1
  42e408:	str	x0, [x8, #8]
  42e40c:	strh	w22, [x0, x23]
  42e410:	ldr	w8, [x19, #8]
  42e414:	cmp	w21, w8
  42e418:	b.cc	42e3dc <ferror@plt+0x2ab3c>  // b.lo, b.ul, b.last
  42e41c:	mov	w0, #0x1                   	// #1
  42e420:	b	42e4ac <ferror@plt+0x2ac0c>
  42e424:	cbz	x22, 42e4a8 <ferror@plt+0x2ac08>
  42e428:	ldr	x8, [x28]
  42e42c:	cbz	x8, 42e4cc <ferror@plt+0x2ac2c>
  42e430:	ldr	x23, [x8, #8]
  42e434:	mov	x0, x23
  42e438:	bl	402fd0 <strlen@plt>
  42e43c:	and	x24, x0, #0xffffffff
  42e440:	mov	x0, x22
  42e444:	bl	402fd0 <strlen@plt>
  42e448:	add	x8, x0, x24
  42e44c:	add	x1, x8, #0x1
  42e450:	mov	x0, x23
  42e454:	bl	4031e0 <xrealloc@plt>
  42e458:	ldr	x8, [x28]
  42e45c:	mov	x1, x22
  42e460:	str	x0, [x8, #8]
  42e464:	add	x0, x0, x24
  42e468:	bl	403620 <strcpy@plt>
  42e46c:	ldr	x8, [x28]
  42e470:	cbz	x8, 42e4cc <ferror@plt+0x2ac2c>
  42e474:	ldr	x22, [x8, #8]
  42e478:	mov	x0, x22
  42e47c:	bl	402fd0 <strlen@plt>
  42e480:	and	x23, x0, #0xffffffff
  42e484:	add	x1, x23, #0x2
  42e488:	mov	x0, x22
  42e48c:	bl	4031e0 <xrealloc@plt>
  42e490:	ldr	x8, [x28]
  42e494:	mov	w9, #0x20                  	// #32
  42e498:	str	x0, [x8, #8]
  42e49c:	strh	w9, [x0, x23]
  42e4a0:	cbnz	x21, 42e300 <ferror@plt+0x2aa60>
  42e4a4:	b	42e358 <ferror@plt+0x2aab8>
  42e4a8:	mov	w0, wzr
  42e4ac:	ldp	x20, x19, [sp, #112]
  42e4b0:	ldp	x22, x21, [sp, #96]
  42e4b4:	ldp	x24, x23, [sp, #80]
  42e4b8:	ldp	x26, x25, [sp, #64]
  42e4bc:	ldp	x28, x27, [sp, #48]
  42e4c0:	ldp	x29, x30, [sp, #32]
  42e4c4:	add	sp, sp, #0x80
  42e4c8:	ret
  42e4cc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42e4d0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42e4d4:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42e4d8:	add	x0, x0, #0x7dd
  42e4dc:	add	x1, x1, #0x7f1
  42e4e0:	add	x3, x3, #0x8a0
  42e4e4:	mov	w2, #0x17e                 	// #382
  42e4e8:	bl	4037c0 <__assert_fail@plt>
  42e4ec:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42e4f0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42e4f4:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42e4f8:	add	x0, x0, #0x7dd
  42e4fc:	add	x1, x1, #0x7f1
  42e500:	add	x3, x3, #0x98f
  42e504:	mov	w2, #0x1e0                 	// #480
  42e508:	bl	4037c0 <__assert_fail@plt>
  42e50c:	stp	x29, x30, [sp, #-64]!
  42e510:	stp	x24, x23, [sp, #16]
  42e514:	stp	x22, x21, [sp, #32]
  42e518:	stp	x20, x19, [sp, #48]
  42e51c:	mov	x29, sp
  42e520:	mov	w20, w3
  42e524:	mov	x21, x2
  42e528:	mov	x19, x0
  42e52c:	bl	42d564 <ferror@plt+0x29cc4>
  42e530:	cbz	w0, 42e6dc <ferror@plt+0x2ae3c>
  42e534:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42e538:	add	x1, x1, #0xbdd
  42e53c:	mov	x0, x19
  42e540:	bl	42d174 <ferror@plt+0x298d4>
  42e544:	ldr	x8, [x19, #16]
  42e548:	cbz	x8, 42e6f0 <ferror@plt+0x2ae50>
  42e54c:	ldr	x22, [x8, #8]
  42e550:	mov	x0, x22
  42e554:	bl	402fd0 <strlen@plt>
  42e558:	and	x23, x0, #0xffffffff
  42e55c:	add	x1, x23, #0x6
  42e560:	mov	x0, x22
  42e564:	bl	4031e0 <xrealloc@plt>
  42e568:	ldr	x8, [x19, #16]
  42e56c:	mov	w11, #0x203b                	// #8251
  42e570:	add	x9, x0, x23
  42e574:	mov	w10, #0x20                  	// #32
  42e578:	movk	w11, #0x2a2f, lsl #16
  42e57c:	str	x0, [x8, #8]
  42e580:	strh	w10, [x9, #4]
  42e584:	str	w11, [x9]
  42e588:	cbz	x21, 42e6d8 <ferror@plt+0x2ae38>
  42e58c:	ldr	x8, [x19, #16]
  42e590:	cbz	x8, 42e6f0 <ferror@plt+0x2ae50>
  42e594:	ldr	x22, [x8, #8]
  42e598:	mov	x0, x22
  42e59c:	bl	402fd0 <strlen@plt>
  42e5a0:	and	x23, x0, #0xffffffff
  42e5a4:	mov	x0, x21
  42e5a8:	bl	402fd0 <strlen@plt>
  42e5ac:	add	x8, x0, x23
  42e5b0:	add	x1, x8, #0x1
  42e5b4:	mov	x0, x22
  42e5b8:	bl	4031e0 <xrealloc@plt>
  42e5bc:	ldr	x8, [x19, #16]
  42e5c0:	mov	x1, x21
  42e5c4:	str	x0, [x8, #8]
  42e5c8:	add	x0, x0, x23
  42e5cc:	bl	403620 <strcpy@plt>
  42e5d0:	ldr	x8, [x19, #16]
  42e5d4:	cbz	x8, 42e6f0 <ferror@plt+0x2ae50>
  42e5d8:	ldr	x21, [x8, #8]
  42e5dc:	mov	x0, x21
  42e5e0:	bl	402fd0 <strlen@plt>
  42e5e4:	and	x22, x0, #0xffffffff
  42e5e8:	add	x1, x22, #0x5
  42e5ec:	mov	x0, x21
  42e5f0:	bl	4031e0 <xrealloc@plt>
  42e5f4:	ldr	x8, [x19, #16]
  42e5f8:	mov	w10, #0x2a20                	// #10784
  42e5fc:	add	x9, x0, x22
  42e600:	movk	w10, #0xa2f, lsl #16
  42e604:	str	x0, [x8, #8]
  42e608:	strb	wzr, [x9, #4]
  42e60c:	str	w10, [x9]
  42e610:	ldr	w8, [x19, #8]
  42e614:	cbz	w8, 42e660 <ferror@plt+0x2adc0>
  42e618:	mov	w22, wzr
  42e61c:	mov	w23, #0x20                  	// #32
  42e620:	ldr	x8, [x19, #16]
  42e624:	cbz	x8, 42e6f0 <ferror@plt+0x2ae50>
  42e628:	ldr	x21, [x8, #8]
  42e62c:	mov	x0, x21
  42e630:	bl	402fd0 <strlen@plt>
  42e634:	and	x24, x0, #0xffffffff
  42e638:	add	x1, x24, #0x2
  42e63c:	mov	x0, x21
  42e640:	bl	4031e0 <xrealloc@plt>
  42e644:	ldr	x8, [x19, #16]
  42e648:	add	w22, w22, #0x1
  42e64c:	str	x0, [x8, #8]
  42e650:	strh	w23, [x0, x24]
  42e654:	ldr	w8, [x19, #8]
  42e658:	cmp	w22, w8
  42e65c:	b.cc	42e620 <ferror@plt+0x2ad80>  // b.lo, b.ul, b.last
  42e660:	ldr	x0, [x19, #16]
  42e664:	cbz	x0, 42e710 <ferror@plt+0x2ae70>
  42e668:	ldr	x8, [x0]
  42e66c:	str	x8, [x19, #16]
  42e670:	ldr	x21, [x0, #8]
  42e674:	bl	403510 <free@plt>
  42e678:	cbz	x21, 42e6d8 <ferror@plt+0x2ae38>
  42e67c:	mov	x0, x19
  42e680:	mov	w1, w20
  42e684:	bl	42fd14 <ferror@plt+0x2c474>
  42e688:	cbz	w0, 42e6dc <ferror@plt+0x2ae3c>
  42e68c:	ldr	x8, [x19, #16]
  42e690:	cbz	x8, 42e6f0 <ferror@plt+0x2ae50>
  42e694:	ldr	x20, [x8, #8]
  42e698:	mov	x0, x20
  42e69c:	bl	402fd0 <strlen@plt>
  42e6a0:	and	x22, x0, #0xffffffff
  42e6a4:	mov	x0, x21
  42e6a8:	bl	402fd0 <strlen@plt>
  42e6ac:	add	x8, x0, x22
  42e6b0:	add	x1, x8, #0x1
  42e6b4:	mov	x0, x20
  42e6b8:	bl	4031e0 <xrealloc@plt>
  42e6bc:	ldr	x8, [x19, #16]
  42e6c0:	mov	x1, x21
  42e6c4:	str	x0, [x8, #8]
  42e6c8:	add	x0, x0, x22
  42e6cc:	bl	403620 <strcpy@plt>
  42e6d0:	mov	w0, #0x1                   	// #1
  42e6d4:	b	42e6dc <ferror@plt+0x2ae3c>
  42e6d8:	mov	w0, wzr
  42e6dc:	ldp	x20, x19, [sp, #48]
  42e6e0:	ldp	x22, x21, [sp, #32]
  42e6e4:	ldp	x24, x23, [sp, #16]
  42e6e8:	ldp	x29, x30, [sp], #64
  42e6ec:	ret
  42e6f0:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42e6f4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42e6f8:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42e6fc:	add	x0, x0, #0x7dd
  42e700:	add	x1, x1, #0x7f1
  42e704:	add	x3, x3, #0x8a0
  42e708:	mov	w2, #0x17e                 	// #382
  42e70c:	bl	4037c0 <__assert_fail@plt>
  42e710:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42e714:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42e718:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42e71c:	add	x0, x0, #0x7dd
  42e720:	add	x1, x1, #0x7f1
  42e724:	add	x3, x3, #0x98f
  42e728:	mov	w2, #0x1e0                 	// #480
  42e72c:	bl	4037c0 <__assert_fail@plt>
  42e730:	sub	sp, sp, #0x60
  42e734:	stp	x29, x30, [sp, #32]
  42e738:	stp	x24, x23, [sp, #48]
  42e73c:	stp	x22, x21, [sp, #64]
  42e740:	stp	x20, x19, [sp, #80]
  42e744:	ldr	x8, [x0, #16]
  42e748:	add	x29, sp, #0x20
  42e74c:	cbz	x8, 42ea28 <ferror@plt+0x2b188>
  42e750:	ldr	x8, [x8]
  42e754:	cbz	x8, 42ea28 <ferror@plt+0x2b188>
  42e758:	mov	x20, x1
  42e75c:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  42e760:	add	x1, x1, #0x620
  42e764:	mov	w21, w3
  42e768:	mov	w22, w2
  42e76c:	mov	x19, x0
  42e770:	bl	42d564 <ferror@plt+0x29cc4>
  42e774:	cbz	w0, 42ea10 <ferror@plt+0x2b170>
  42e778:	ldr	x0, [x19, #16]
  42e77c:	cbz	x0, 42ea48 <ferror@plt+0x2b1a8>
  42e780:	ldr	x8, [x0]
  42e784:	str	x8, [x19, #16]
  42e788:	ldr	x23, [x0, #8]
  42e78c:	bl	403510 <free@plt>
  42e790:	cbz	x23, 42ea0c <ferror@plt+0x2b16c>
  42e794:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42e798:	add	x1, x1, #0xa5f
  42e79c:	mov	w2, #0x6                   	// #6
  42e7a0:	mov	x0, x23
  42e7a4:	bl	403210 <strncmp@plt>
  42e7a8:	add	x8, x23, #0x6
  42e7ac:	cmp	w0, #0x0
  42e7b0:	mov	w0, #0x38                  	// #56
  42e7b4:	csel	x23, x8, x23, eq  // eq = none
  42e7b8:	bl	403290 <xmalloc@plt>
  42e7bc:	movi	v0.2d, #0x0
  42e7c0:	mov	x24, x0
  42e7c4:	stp	q0, q0, [x0]
  42e7c8:	str	q0, [x0, #32]
  42e7cc:	str	xzr, [x0, #48]
  42e7d0:	mov	x0, x23
  42e7d4:	bl	4032c0 <xstrdup@plt>
  42e7d8:	mov	w8, #0x3                   	// #3
  42e7dc:	str	xzr, [x24, #24]
  42e7e0:	str	w8, [x24, #16]
  42e7e4:	ldr	x8, [x19, #16]
  42e7e8:	stp	x8, x0, [x24]
  42e7ec:	str	x24, [x19, #16]
  42e7f0:	cbz	w22, 42e804 <ferror@plt+0x2af64>
  42e7f4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42e7f8:	add	x1, x1, #0xc97
  42e7fc:	mov	x0, x19
  42e800:	bl	42d174 <ferror@plt+0x298d4>
  42e804:	cmp	w21, #0x2
  42e808:	b.hi	42e81c <ferror@plt+0x2af7c>  // b.pmore
  42e80c:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  42e810:	add	x8, x8, #0x630
  42e814:	ldr	x1, [x8, w21, sxtw #3]
  42e818:	b	42e824 <ferror@plt+0x2af84>
  42e81c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42e820:	add	x1, x1, #0xcbc
  42e824:	mov	x0, x19
  42e828:	bl	42d174 <ferror@plt+0x298d4>
  42e82c:	cbz	x20, 42e90c <ferror@plt+0x2b06c>
  42e830:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42e834:	add	x1, x1, #0xcce
  42e838:	add	x0, sp, #0x8
  42e83c:	mov	x2, x20
  42e840:	bl	4030a0 <sprintf@plt>
  42e844:	ldr	x8, [x19, #16]
  42e848:	cbz	x8, 42ea68 <ferror@plt+0x2b1c8>
  42e84c:	ldr	x20, [x8, #8]
  42e850:	mov	x0, x20
  42e854:	bl	402fd0 <strlen@plt>
  42e858:	and	x21, x0, #0xffffffff
  42e85c:	add	x1, x21, #0xc
  42e860:	mov	x0, x20
  42e864:	bl	4031e0 <xrealloc@plt>
  42e868:	adrp	x10, 44d000 <warn@@Base+0xffcc>
  42e86c:	add	x10, x10, #0x1a4
  42e870:	ldr	x8, [x19, #16]
  42e874:	ldr	x10, [x10]
  42e878:	mov	w11, #0x736f                	// #29551
  42e87c:	add	x9, x0, x21
  42e880:	movk	w11, #0x20, lsl #16
  42e884:	str	x0, [x8, #8]
  42e888:	str	w11, [x9, #8]
  42e88c:	str	x10, [x9]
  42e890:	ldr	x8, [x19, #16]
  42e894:	cbz	x8, 42ea68 <ferror@plt+0x2b1c8>
  42e898:	ldr	x20, [x8, #8]
  42e89c:	mov	x0, x20
  42e8a0:	bl	402fd0 <strlen@plt>
  42e8a4:	and	x21, x0, #0xffffffff
  42e8a8:	add	x0, sp, #0x8
  42e8ac:	bl	402fd0 <strlen@plt>
  42e8b0:	add	x8, x0, x21
  42e8b4:	add	x1, x8, #0x1
  42e8b8:	mov	x0, x20
  42e8bc:	bl	4031e0 <xrealloc@plt>
  42e8c0:	ldr	x8, [x19, #16]
  42e8c4:	add	x1, sp, #0x8
  42e8c8:	str	x0, [x8, #8]
  42e8cc:	add	x0, x0, x21
  42e8d0:	bl	403620 <strcpy@plt>
  42e8d4:	ldr	x8, [x19, #16]
  42e8d8:	cbz	x8, 42ea68 <ferror@plt+0x2b1c8>
  42e8dc:	ldr	x20, [x8, #8]
  42e8e0:	mov	x0, x20
  42e8e4:	bl	402fd0 <strlen@plt>
  42e8e8:	and	x21, x0, #0xffffffff
  42e8ec:	add	x1, x21, #0x4
  42e8f0:	mov	x0, x20
  42e8f4:	bl	4031e0 <xrealloc@plt>
  42e8f8:	ldr	x8, [x19, #16]
  42e8fc:	mov	w9, #0x2a20                	// #10784
  42e900:	movk	w9, #0x2f, lsl #16
  42e904:	str	x0, [x8, #8]
  42e908:	str	w9, [x0, x21]
  42e90c:	ldr	x8, [x19, #16]
  42e910:	mov	w1, #0x7b                  	// #123
  42e914:	ldr	x8, [x8]
  42e918:	ldr	x21, [x8, #8]
  42e91c:	mov	x0, x21
  42e920:	bl	403560 <strchr@plt>
  42e924:	cbz	x0, 42ea88 <ferror@plt+0x2b1e8>
  42e928:	sub	x20, x0, #0x1
  42e92c:	cmp	x21, x20
  42e930:	b.eq	42e95c <ferror@plt+0x2b0bc>  // b.none
  42e934:	adrp	x8, 441000 <warn@@Base+0x3fcc>
  42e938:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42e93c:	add	x8, x8, #0xe65
  42e940:	add	x1, x1, #0x1ba
  42e944:	ldrb	w9, [x21], #1
  42e948:	cmp	w9, #0x3a
  42e94c:	b.eq	42e968 <ferror@plt+0x2b0c8>  // b.none
  42e950:	cmp	x20, x21
  42e954:	b.ne	42e944 <ferror@plt+0x2b0a4>  // b.any
  42e958:	b	42e96c <ferror@plt+0x2b0cc>
  42e95c:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42e960:	add	x1, x1, #0x1ba
  42e964:	b	42e96c <ferror@plt+0x2b0cc>
  42e968:	mov	x1, x8
  42e96c:	mov	x0, x19
  42e970:	bl	42d174 <ferror@plt+0x298d4>
  42e974:	ldr	x0, [x19, #16]
  42e978:	cbz	x0, 42ea48 <ferror@plt+0x2b1a8>
  42e97c:	ldr	x8, [x0]
  42e980:	str	x8, [x19, #16]
  42e984:	ldr	x21, [x0, #8]
  42e988:	bl	403510 <free@plt>
  42e98c:	cbz	x21, 42ea0c <ferror@plt+0x2b16c>
  42e990:	ldr	x8, [x19, #16]
  42e994:	ldr	x0, [x8, #8]
  42e998:	bl	402fd0 <strlen@plt>
  42e99c:	mov	x22, x0
  42e9a0:	mov	x0, x21
  42e9a4:	bl	402fd0 <strlen@plt>
  42e9a8:	add	x8, x22, x0
  42e9ac:	add	x0, x8, #0x1
  42e9b0:	bl	403290 <xmalloc@plt>
  42e9b4:	ldr	x23, [x19, #16]
  42e9b8:	mov	x22, x0
  42e9bc:	ldr	x1, [x23, #8]
  42e9c0:	sub	x2, x20, x1
  42e9c4:	bl	402f70 <memcpy@plt>
  42e9c8:	ldr	x8, [x23, #8]
  42e9cc:	mov	x1, x21
  42e9d0:	sub	x8, x20, x8
  42e9d4:	add	x0, x22, x8
  42e9d8:	bl	403620 <strcpy@plt>
  42e9dc:	mov	x0, x22
  42e9e0:	mov	x1, x20
  42e9e4:	bl	403260 <strcat@plt>
  42e9e8:	ldr	x8, [x19, #16]
  42e9ec:	ldr	x0, [x8, #8]
  42e9f0:	bl	403510 <free@plt>
  42e9f4:	ldr	x8, [x19, #16]
  42e9f8:	mov	x0, x21
  42e9fc:	str	x22, [x8, #8]
  42ea00:	bl	403510 <free@plt>
  42ea04:	mov	w0, #0x1                   	// #1
  42ea08:	b	42ea10 <ferror@plt+0x2b170>
  42ea0c:	mov	w0, wzr
  42ea10:	ldp	x20, x19, [sp, #80]
  42ea14:	ldp	x22, x21, [sp, #64]
  42ea18:	ldp	x24, x23, [sp, #48]
  42ea1c:	ldp	x29, x30, [sp, #32]
  42ea20:	add	sp, sp, #0x60
  42ea24:	ret
  42ea28:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42ea2c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ea30:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42ea34:	add	x0, x0, #0xc12
  42ea38:	add	x1, x1, #0x7f1
  42ea3c:	add	x3, x3, #0x150
  42ea40:	mov	w2, #0x53f                 	// #1343
  42ea44:	bl	4037c0 <__assert_fail@plt>
  42ea48:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42ea4c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ea50:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42ea54:	add	x0, x0, #0x7dd
  42ea58:	add	x1, x1, #0x7f1
  42ea5c:	add	x3, x3, #0x98f
  42ea60:	mov	w2, #0x1e0                 	// #480
  42ea64:	bl	4037c0 <__assert_fail@plt>
  42ea68:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42ea6c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ea70:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42ea74:	add	x0, x0, #0x7dd
  42ea78:	add	x1, x1, #0x7f1
  42ea7c:	add	x3, x3, #0x8a0
  42ea80:	mov	w2, #0x17e                 	// #382
  42ea84:	bl	4037c0 <__assert_fail@plt>
  42ea88:	adrp	x0, 44d000 <warn@@Base+0xffcc>
  42ea8c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ea90:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42ea94:	add	x0, x0, #0x1b0
  42ea98:	add	x1, x1, #0x7f1
  42ea9c:	add	x3, x3, #0x150
  42eaa0:	mov	w2, #0x577                 	// #1399
  42eaa4:	bl	4037c0 <__assert_fail@plt>
  42eaa8:	sub	sp, sp, #0x80
  42eaac:	stp	x29, x30, [sp, #32]
  42eab0:	str	x27, [sp, #48]
  42eab4:	stp	x26, x25, [sp, #64]
  42eab8:	stp	x24, x23, [sp, #80]
  42eabc:	stp	x22, x21, [sp, #96]
  42eac0:	stp	x20, x19, [sp, #112]
  42eac4:	mov	x26, x0
  42eac8:	ldr	x8, [x26, #16]!
  42eacc:	add	x29, sp, #0x20
  42ead0:	cbz	x8, 42ef40 <ferror@plt+0x2b6a0>
  42ead4:	ldr	x9, [x8]
  42ead8:	cbz	x9, 42ef60 <ferror@plt+0x2b6c0>
  42eadc:	mov	w21, w6
  42eae0:	mov	x20, x5
  42eae4:	mov	w23, w3
  42eae8:	mov	w24, w2
  42eaec:	mov	x19, x0
  42eaf0:	mov	x22, x1
  42eaf4:	cbz	w4, 42eb38 <ferror@plt+0x2b298>
  42eaf8:	ldr	x25, [x8, #8]
  42eafc:	mov	x0, x25
  42eb00:	bl	402fd0 <strlen@plt>
  42eb04:	and	x27, x0, #0xffffffff
  42eb08:	add	x1, x27, #0xa
  42eb0c:	mov	x0, x25
  42eb10:	bl	4031e0 <xrealloc@plt>
  42eb14:	adrp	x10, 44c000 <warn@@Base+0xefcc>
  42eb18:	add	x10, x10, #0xdcb
  42eb1c:	ldr	x8, [x26]
  42eb20:	ldr	x10, [x10]
  42eb24:	add	x9, x0, x27
  42eb28:	mov	w11, #0x65                  	// #101
  42eb2c:	str	x0, [x8, #8]
  42eb30:	strh	w11, [x9, #8]
  42eb34:	str	x10, [x9]
  42eb38:	cbz	w23, 42eb84 <ferror@plt+0x2b2e4>
  42eb3c:	ldr	x8, [x26]
  42eb40:	cbz	x8, 42ef20 <ferror@plt+0x2b680>
  42eb44:	ldr	x23, [x8, #8]
  42eb48:	mov	x0, x23
  42eb4c:	bl	402fd0 <strlen@plt>
  42eb50:	and	x25, x0, #0xffffffff
  42eb54:	add	x1, x25, #0x7
  42eb58:	mov	x0, x23
  42eb5c:	bl	4031e0 <xrealloc@plt>
  42eb60:	ldr	x8, [x26]
  42eb64:	mov	w10, #0x736e                	// #29550
  42eb68:	mov	w11, #0x6320                	// #25376
  42eb6c:	add	x9, x0, x25
  42eb70:	movk	w10, #0x74, lsl #16
  42eb74:	movk	w11, #0x6e6f, lsl #16
  42eb78:	str	x0, [x8, #8]
  42eb7c:	stur	w10, [x9, #3]
  42eb80:	str	w11, [x9]
  42eb84:	ldr	x8, [x26]
  42eb88:	ldr	x8, [x8]
  42eb8c:	cbz	w21, 42eb94 <ferror@plt+0x2b2f4>
  42eb90:	ldr	x8, [x8]
  42eb94:	ldr	x1, [x8, #24]
  42eb98:	mov	x0, x19
  42eb9c:	bl	42d564 <ferror@plt+0x29cc4>
  42eba0:	cbz	w0, 42ef00 <ferror@plt+0x2b660>
  42eba4:	ldr	x0, [x26]
  42eba8:	cbz	x0, 42ef80 <ferror@plt+0x2b6e0>
  42ebac:	ldr	x8, [x0]
  42ebb0:	str	x8, [x26]
  42ebb4:	ldr	x25, [x0, #8]
  42ebb8:	bl	403510 <free@plt>
  42ebbc:	cbz	x25, 42eefc <ferror@plt+0x2b65c>
  42ebc0:	cbz	w21, 42ebe4 <ferror@plt+0x2b344>
  42ebc4:	ldr	x0, [x26]
  42ebc8:	cbz	x0, 42ef80 <ferror@plt+0x2b6e0>
  42ebcc:	ldr	x8, [x0]
  42ebd0:	str	x8, [x26]
  42ebd4:	ldr	x23, [x0, #8]
  42ebd8:	bl	403510 <free@plt>
  42ebdc:	cbnz	x23, 42ebe8 <ferror@plt+0x2b348>
  42ebe0:	b	42eefc <ferror@plt+0x2b65c>
  42ebe4:	mov	x23, xzr
  42ebe8:	mov	x0, x19
  42ebec:	mov	w1, w24
  42ebf0:	bl	42fd14 <ferror@plt+0x2c474>
  42ebf4:	cbz	w0, 42ef00 <ferror@plt+0x2b660>
  42ebf8:	ldr	x8, [x26]
  42ebfc:	cbz	x8, 42ef20 <ferror@plt+0x2b680>
  42ec00:	ldr	x24, [x8, #8]
  42ec04:	mov	x0, x24
  42ec08:	bl	402fd0 <strlen@plt>
  42ec0c:	and	x27, x0, #0xffffffff
  42ec10:	mov	x0, x25
  42ec14:	bl	402fd0 <strlen@plt>
  42ec18:	add	x8, x0, x27
  42ec1c:	add	x1, x8, #0x1
  42ec20:	mov	x0, x24
  42ec24:	bl	4031e0 <xrealloc@plt>
  42ec28:	ldr	x8, [x26]
  42ec2c:	mov	x1, x25
  42ec30:	str	x0, [x8, #8]
  42ec34:	add	x0, x0, x27
  42ec38:	bl	403620 <strcpy@plt>
  42ec3c:	ldr	x8, [x26]
  42ec40:	cbz	x8, 42ef20 <ferror@plt+0x2b680>
  42ec44:	ldr	x24, [x8, #8]
  42ec48:	mov	x0, x24
  42ec4c:	bl	402fd0 <strlen@plt>
  42ec50:	and	x25, x0, #0xffffffff
  42ec54:	add	x1, x25, #0x5
  42ec58:	mov	x0, x24
  42ec5c:	bl	4031e0 <xrealloc@plt>
  42ec60:	ldr	x8, [x26]
  42ec64:	mov	w10, #0x2f20                	// #12064
  42ec68:	add	x9, x0, x25
  42ec6c:	movk	w10, #0x202a, lsl #16
  42ec70:	str	x0, [x8, #8]
  42ec74:	strb	wzr, [x9, #4]
  42ec78:	str	w10, [x9]
  42ec7c:	cbz	x22, 42eefc <ferror@plt+0x2b65c>
  42ec80:	ldr	x8, [x26]
  42ec84:	cbz	x8, 42ef20 <ferror@plt+0x2b680>
  42ec88:	ldr	x24, [x8, #8]
  42ec8c:	mov	x0, x24
  42ec90:	bl	402fd0 <strlen@plt>
  42ec94:	and	x25, x0, #0xffffffff
  42ec98:	mov	x0, x22
  42ec9c:	bl	402fd0 <strlen@plt>
  42eca0:	add	x8, x0, x25
  42eca4:	add	x1, x8, #0x1
  42eca8:	mov	x0, x24
  42ecac:	bl	4031e0 <xrealloc@plt>
  42ecb0:	ldr	x8, [x26]
  42ecb4:	mov	x1, x22
  42ecb8:	str	x0, [x8, #8]
  42ecbc:	add	x0, x0, x25
  42ecc0:	bl	403620 <strcpy@plt>
  42ecc4:	ldr	x8, [x26]
  42ecc8:	cbz	x8, 42ef20 <ferror@plt+0x2b680>
  42eccc:	ldr	x22, [x8, #8]
  42ecd0:	mov	x0, x22
  42ecd4:	bl	402fd0 <strlen@plt>
  42ecd8:	and	x24, x0, #0xffffffff
  42ecdc:	add	x1, x24, #0x2
  42ece0:	mov	x0, x22
  42ece4:	bl	4031e0 <xrealloc@plt>
  42ece8:	ldr	x8, [x26]
  42ecec:	mov	w9, #0x20                  	// #32
  42ecf0:	str	x0, [x8, #8]
  42ecf4:	strh	w9, [x0, x24]
  42ecf8:	cbnz	x20, 42ed00 <ferror@plt+0x2b460>
  42ecfc:	cbz	w21, 42ee60 <ferror@plt+0x2b5c0>
  42ed00:	cbz	w21, 42edc4 <ferror@plt+0x2b524>
  42ed04:	ldr	x8, [x26]
  42ed08:	cbz	x8, 42ef20 <ferror@plt+0x2b680>
  42ed0c:	ldr	x21, [x8, #8]
  42ed10:	mov	x0, x21
  42ed14:	bl	402fd0 <strlen@plt>
  42ed18:	and	x22, x0, #0xffffffff
  42ed1c:	add	x1, x22, #0x9
  42ed20:	mov	x0, x21
  42ed24:	bl	4031e0 <xrealloc@plt>
  42ed28:	adrp	x9, 44d000 <warn@@Base+0xffcc>
  42ed2c:	add	x9, x9, #0x23f
  42ed30:	ldr	x8, [x26]
  42ed34:	ldr	x9, [x9]
  42ed38:	add	x10, x0, x22
  42ed3c:	str	x0, [x8, #8]
  42ed40:	strb	wzr, [x10, #8]
  42ed44:	str	x9, [x10]
  42ed48:	cbz	x23, 42eefc <ferror@plt+0x2b65c>
  42ed4c:	ldr	x8, [x26]
  42ed50:	cbz	x8, 42ef20 <ferror@plt+0x2b680>
  42ed54:	ldr	x21, [x8, #8]
  42ed58:	mov	x0, x21
  42ed5c:	bl	402fd0 <strlen@plt>
  42ed60:	and	x22, x0, #0xffffffff
  42ed64:	mov	x0, x23
  42ed68:	bl	402fd0 <strlen@plt>
  42ed6c:	add	x8, x0, x22
  42ed70:	add	x1, x8, #0x1
  42ed74:	mov	x0, x21
  42ed78:	bl	4031e0 <xrealloc@plt>
  42ed7c:	ldr	x8, [x26]
  42ed80:	mov	x1, x23
  42ed84:	str	x0, [x8, #8]
  42ed88:	add	x0, x0, x22
  42ed8c:	bl	403620 <strcpy@plt>
  42ed90:	ldr	x8, [x26]
  42ed94:	cbz	x8, 42ef20 <ferror@plt+0x2b680>
  42ed98:	ldr	x21, [x8, #8]
  42ed9c:	mov	x0, x21
  42eda0:	bl	402fd0 <strlen@plt>
  42eda4:	and	x22, x0, #0xffffffff
  42eda8:	add	x1, x22, #0x2
  42edac:	mov	x0, x21
  42edb0:	bl	4031e0 <xrealloc@plt>
  42edb4:	ldr	x8, [x26]
  42edb8:	mov	w9, #0x20                  	// #32
  42edbc:	str	x0, [x8, #8]
  42edc0:	strh	w9, [x0, x22]
  42edc4:	adrp	x1, 447000 <warn@@Base+0x9fcc>
  42edc8:	add	x1, x1, #0xcce
  42edcc:	add	x0, sp, #0x8
  42edd0:	mov	x2, x20
  42edd4:	bl	4030a0 <sprintf@plt>
  42edd8:	ldr	x8, [x26]
  42eddc:	cbz	x8, 42ef20 <ferror@plt+0x2b680>
  42ede0:	ldr	x20, [x8, #8]
  42ede4:	mov	x0, x20
  42ede8:	bl	402fd0 <strlen@plt>
  42edec:	and	x21, x0, #0xffffffff
  42edf0:	add	x1, x21, #0x9
  42edf4:	mov	x0, x20
  42edf8:	bl	4031e0 <xrealloc@plt>
  42edfc:	adrp	x9, 44d000 <warn@@Base+0xffcc>
  42ee00:	add	x9, x9, #0x248
  42ee04:	ldr	x8, [x26]
  42ee08:	ldr	x9, [x9]
  42ee0c:	add	x10, x0, x21
  42ee10:	str	x0, [x8, #8]
  42ee14:	strb	wzr, [x10, #8]
  42ee18:	str	x9, [x10]
  42ee1c:	ldr	x8, [x26]
  42ee20:	cbz	x8, 42ef20 <ferror@plt+0x2b680>
  42ee24:	ldr	x20, [x8, #8]
  42ee28:	mov	x0, x20
  42ee2c:	bl	402fd0 <strlen@plt>
  42ee30:	and	x21, x0, #0xffffffff
  42ee34:	add	x0, sp, #0x8
  42ee38:	bl	402fd0 <strlen@plt>
  42ee3c:	add	x8, x0, x21
  42ee40:	add	x1, x8, #0x1
  42ee44:	mov	x0, x20
  42ee48:	bl	4031e0 <xrealloc@plt>
  42ee4c:	ldr	x8, [x26]
  42ee50:	add	x1, sp, #0x8
  42ee54:	str	x0, [x8, #8]
  42ee58:	add	x0, x0, x21
  42ee5c:	bl	403620 <strcpy@plt>
  42ee60:	ldr	x8, [x26]
  42ee64:	cbz	x8, 42ef20 <ferror@plt+0x2b680>
  42ee68:	ldr	x20, [x8, #8]
  42ee6c:	mov	x0, x20
  42ee70:	bl	402fd0 <strlen@plt>
  42ee74:	and	x21, x0, #0xffffffff
  42ee78:	add	x1, x21, #0x6
  42ee7c:	mov	x0, x20
  42ee80:	bl	4031e0 <xrealloc@plt>
  42ee84:	ldr	x8, [x19, #16]
  42ee88:	mov	w11, #0x2a20                	// #10784
  42ee8c:	add	x9, x0, x21
  42ee90:	mov	w10, #0xa                   	// #10
  42ee94:	movk	w11, #0x3b2f, lsl #16
  42ee98:	str	x0, [x8, #8]
  42ee9c:	strh	w10, [x9, #4]
  42eea0:	str	w11, [x9]
  42eea4:	ldr	w8, [x19, #8]
  42eea8:	cbz	w8, 42eef4 <ferror@plt+0x2b654>
  42eeac:	mov	w21, wzr
  42eeb0:	mov	w22, #0x20                  	// #32
  42eeb4:	ldr	x8, [x26]
  42eeb8:	cbz	x8, 42ef20 <ferror@plt+0x2b680>
  42eebc:	ldr	x20, [x8, #8]
  42eec0:	mov	x0, x20
  42eec4:	bl	402fd0 <strlen@plt>
  42eec8:	and	x23, x0, #0xffffffff
  42eecc:	add	x1, x23, #0x2
  42eed0:	mov	x0, x20
  42eed4:	bl	4031e0 <xrealloc@plt>
  42eed8:	ldr	x8, [x19, #16]
  42eedc:	add	w21, w21, #0x1
  42eee0:	str	x0, [x8, #8]
  42eee4:	strh	w22, [x0, x23]
  42eee8:	ldr	w8, [x19, #8]
  42eeec:	cmp	w21, w8
  42eef0:	b.cc	42eeb4 <ferror@plt+0x2b614>  // b.lo, b.ul, b.last
  42eef4:	mov	w0, #0x1                   	// #1
  42eef8:	b	42ef00 <ferror@plt+0x2b660>
  42eefc:	mov	w0, wzr
  42ef00:	ldp	x20, x19, [sp, #112]
  42ef04:	ldp	x22, x21, [sp, #96]
  42ef08:	ldp	x24, x23, [sp, #80]
  42ef0c:	ldp	x26, x25, [sp, #64]
  42ef10:	ldr	x27, [sp, #48]
  42ef14:	ldp	x29, x30, [sp, #32]
  42ef18:	add	sp, sp, #0x80
  42ef1c:	ret
  42ef20:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42ef24:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ef28:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42ef2c:	add	x0, x0, #0x7dd
  42ef30:	add	x1, x1, #0x7f1
  42ef34:	add	x3, x3, #0x8a0
  42ef38:	mov	w2, #0x17e                 	// #382
  42ef3c:	bl	4037c0 <__assert_fail@plt>
  42ef40:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42ef44:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ef48:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42ef4c:	add	x0, x0, #0x7dd
  42ef50:	add	x1, x1, #0x7f1
  42ef54:	add	x3, x3, #0x1be
  42ef58:	mov	w2, #0x5ab                 	// #1451
  42ef5c:	bl	4037c0 <__assert_fail@plt>
  42ef60:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42ef64:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ef68:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42ef6c:	add	x0, x0, #0xc29
  42ef70:	add	x1, x1, #0x7f1
  42ef74:	add	x3, x3, #0x1be
  42ef78:	mov	w2, #0x5ac                 	// #1452
  42ef7c:	bl	4037c0 <__assert_fail@plt>
  42ef80:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42ef84:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42ef88:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42ef8c:	add	x0, x0, #0x7dd
  42ef90:	add	x1, x1, #0x7f1
  42ef94:	add	x3, x3, #0x98f
  42ef98:	mov	w2, #0x1e0                 	// #480
  42ef9c:	bl	4037c0 <__assert_fail@plt>
  42efa0:	stp	x29, x30, [sp, #-64]!
  42efa4:	stp	x24, x23, [sp, #16]
  42efa8:	stp	x22, x21, [sp, #32]
  42efac:	stp	x20, x19, [sp, #48]
  42efb0:	ldr	x8, [x0, #16]
  42efb4:	mov	x29, sp
  42efb8:	cbz	x8, 42f260 <ferror@plt+0x2b9c0>
  42efbc:	ldr	x9, [x8]
  42efc0:	cbz	x9, 42f280 <ferror@plt+0x2b9e0>
  42efc4:	ldr	x9, [x9, #24]
  42efc8:	cbz	x9, 42f2a0 <ferror@plt+0x2ba00>
  42efcc:	mov	w22, w3
  42efd0:	mov	w21, w2
  42efd4:	mov	x19, x0
  42efd8:	mov	x20, x1
  42efdc:	cbz	w4, 42f020 <ferror@plt+0x2b780>
  42efe0:	ldr	x23, [x8, #8]
  42efe4:	mov	x0, x23
  42efe8:	bl	402fd0 <strlen@plt>
  42efec:	and	x24, x0, #0xffffffff
  42eff0:	add	x1, x24, #0xa
  42eff4:	mov	x0, x23
  42eff8:	bl	4031e0 <xrealloc@plt>
  42effc:	adrp	x10, 44c000 <warn@@Base+0xefcc>
  42f000:	add	x10, x10, #0xdcb
  42f004:	ldr	x8, [x19, #16]
  42f008:	ldr	x10, [x10]
  42f00c:	add	x9, x0, x24
  42f010:	mov	w11, #0x65                  	// #101
  42f014:	str	x0, [x8, #8]
  42f018:	strh	w11, [x9, #8]
  42f01c:	str	x10, [x9]
  42f020:	cbz	w22, 42f06c <ferror@plt+0x2b7cc>
  42f024:	ldr	x8, [x19, #16]
  42f028:	cbz	x8, 42f240 <ferror@plt+0x2b9a0>
  42f02c:	ldr	x22, [x8, #8]
  42f030:	mov	x0, x22
  42f034:	bl	402fd0 <strlen@plt>
  42f038:	and	x23, x0, #0xffffffff
  42f03c:	add	x1, x23, #0x7
  42f040:	mov	x0, x22
  42f044:	bl	4031e0 <xrealloc@plt>
  42f048:	ldr	x8, [x19, #16]
  42f04c:	mov	w10, #0x736e                	// #29550
  42f050:	mov	w11, #0x6320                	// #25376
  42f054:	add	x9, x0, x23
  42f058:	movk	w10, #0x74, lsl #16
  42f05c:	movk	w11, #0x6e6f, lsl #16
  42f060:	str	x0, [x8, #8]
  42f064:	stur	w10, [x9, #3]
  42f068:	str	w11, [x9]
  42f06c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42f070:	add	x1, x1, #0xbdd
  42f074:	mov	x0, x19
  42f078:	bl	42d174 <ferror@plt+0x298d4>
  42f07c:	ldr	x8, [x19, #16]
  42f080:	mov	x0, x19
  42f084:	ldr	x8, [x8]
  42f088:	ldr	x1, [x8, #24]
  42f08c:	bl	42d564 <ferror@plt+0x29cc4>
  42f090:	cbz	w0, 42f22c <ferror@plt+0x2b98c>
  42f094:	ldr	x0, [x19, #16]
  42f098:	cbz	x0, 42f2c0 <ferror@plt+0x2ba20>
  42f09c:	ldr	x8, [x0]
  42f0a0:	str	x8, [x19, #16]
  42f0a4:	ldr	x22, [x0, #8]
  42f0a8:	bl	403510 <free@plt>
  42f0ac:	cbz	x22, 42f228 <ferror@plt+0x2b988>
  42f0b0:	mov	x0, x19
  42f0b4:	mov	w1, w21
  42f0b8:	bl	42fd14 <ferror@plt+0x2c474>
  42f0bc:	cbz	w0, 42f22c <ferror@plt+0x2b98c>
  42f0c0:	ldr	x8, [x19, #16]
  42f0c4:	cbz	x8, 42f240 <ferror@plt+0x2b9a0>
  42f0c8:	ldr	x21, [x8, #8]
  42f0cc:	mov	x0, x21
  42f0d0:	bl	402fd0 <strlen@plt>
  42f0d4:	and	x23, x0, #0xffffffff
  42f0d8:	mov	x0, x22
  42f0dc:	bl	402fd0 <strlen@plt>
  42f0e0:	add	x8, x0, x23
  42f0e4:	add	x1, x8, #0x1
  42f0e8:	mov	x0, x21
  42f0ec:	bl	4031e0 <xrealloc@plt>
  42f0f0:	ldr	x8, [x19, #16]
  42f0f4:	mov	x1, x22
  42f0f8:	str	x0, [x8, #8]
  42f0fc:	add	x0, x0, x23
  42f100:	bl	403620 <strcpy@plt>
  42f104:	ldr	x8, [x19, #16]
  42f108:	cbz	x8, 42f240 <ferror@plt+0x2b9a0>
  42f10c:	ldr	x21, [x8, #8]
  42f110:	mov	x0, x21
  42f114:	bl	402fd0 <strlen@plt>
  42f118:	and	x22, x0, #0xffffffff
  42f11c:	add	x1, x22, #0x5
  42f120:	mov	x0, x21
  42f124:	bl	4031e0 <xrealloc@plt>
  42f128:	ldr	x8, [x19, #16]
  42f12c:	mov	w10, #0x2f20                	// #12064
  42f130:	add	x9, x0, x22
  42f134:	movk	w10, #0x202a, lsl #16
  42f138:	str	x0, [x8, #8]
  42f13c:	strb	wzr, [x9, #4]
  42f140:	str	w10, [x9]
  42f144:	cbz	x20, 42f228 <ferror@plt+0x2b988>
  42f148:	ldr	x8, [x19, #16]
  42f14c:	cbz	x8, 42f240 <ferror@plt+0x2b9a0>
  42f150:	ldr	x21, [x8, #8]
  42f154:	mov	x0, x21
  42f158:	bl	402fd0 <strlen@plt>
  42f15c:	and	x22, x0, #0xffffffff
  42f160:	mov	x0, x20
  42f164:	bl	402fd0 <strlen@plt>
  42f168:	add	x8, x0, x22
  42f16c:	add	x1, x8, #0x1
  42f170:	mov	x0, x21
  42f174:	bl	4031e0 <xrealloc@plt>
  42f178:	ldr	x8, [x19, #16]
  42f17c:	mov	x1, x20
  42f180:	str	x0, [x8, #8]
  42f184:	add	x0, x0, x22
  42f188:	bl	403620 <strcpy@plt>
  42f18c:	ldr	x8, [x19, #16]
  42f190:	cbz	x8, 42f240 <ferror@plt+0x2b9a0>
  42f194:	ldr	x20, [x8, #8]
  42f198:	mov	x0, x20
  42f19c:	bl	402fd0 <strlen@plt>
  42f1a0:	and	x21, x0, #0xffffffff
  42f1a4:	add	x1, x21, #0x6
  42f1a8:	mov	x0, x20
  42f1ac:	bl	4031e0 <xrealloc@plt>
  42f1b0:	ldr	x8, [x19, #16]
  42f1b4:	mov	w11, #0x2a20                	// #10784
  42f1b8:	add	x9, x0, x21
  42f1bc:	mov	w10, #0xa                   	// #10
  42f1c0:	movk	w11, #0x3b2f, lsl #16
  42f1c4:	str	x0, [x8, #8]
  42f1c8:	strh	w10, [x9, #4]
  42f1cc:	str	w11, [x9]
  42f1d0:	ldr	w8, [x19, #8]
  42f1d4:	cbz	w8, 42f220 <ferror@plt+0x2b980>
  42f1d8:	mov	w21, wzr
  42f1dc:	mov	w22, #0x20                  	// #32
  42f1e0:	ldr	x8, [x19, #16]
  42f1e4:	cbz	x8, 42f240 <ferror@plt+0x2b9a0>
  42f1e8:	ldr	x20, [x8, #8]
  42f1ec:	mov	x0, x20
  42f1f0:	bl	402fd0 <strlen@plt>
  42f1f4:	and	x23, x0, #0xffffffff
  42f1f8:	add	x1, x23, #0x2
  42f1fc:	mov	x0, x20
  42f200:	bl	4031e0 <xrealloc@plt>
  42f204:	ldr	x8, [x19, #16]
  42f208:	add	w21, w21, #0x1
  42f20c:	str	x0, [x8, #8]
  42f210:	strh	w22, [x0, x23]
  42f214:	ldr	w8, [x19, #8]
  42f218:	cmp	w21, w8
  42f21c:	b.cc	42f1e0 <ferror@plt+0x2b940>  // b.lo, b.ul, b.last
  42f220:	mov	w0, #0x1                   	// #1
  42f224:	b	42f22c <ferror@plt+0x2b98c>
  42f228:	mov	w0, wzr
  42f22c:	ldp	x20, x19, [sp, #48]
  42f230:	ldp	x22, x21, [sp, #32]
  42f234:	ldp	x24, x23, [sp, #16]
  42f238:	ldp	x29, x30, [sp], #64
  42f23c:	ret
  42f240:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f244:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42f248:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42f24c:	add	x0, x0, #0x7dd
  42f250:	add	x1, x1, #0x7f1
  42f254:	add	x3, x3, #0x8a0
  42f258:	mov	w2, #0x17e                 	// #382
  42f25c:	bl	4037c0 <__assert_fail@plt>
  42f260:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f264:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42f268:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42f26c:	add	x0, x0, #0x7dd
  42f270:	add	x1, x1, #0x7f1
  42f274:	add	x3, x3, #0x251
  42f278:	mov	w2, #0x5f9                 	// #1529
  42f27c:	bl	4037c0 <__assert_fail@plt>
  42f280:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f284:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42f288:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42f28c:	add	x0, x0, #0xc29
  42f290:	add	x1, x1, #0x7f1
  42f294:	add	x3, x3, #0x251
  42f298:	mov	w2, #0x5fa                 	// #1530
  42f29c:	bl	4037c0 <__assert_fail@plt>
  42f2a0:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f2a4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42f2a8:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42f2ac:	add	x0, x0, #0xe71
  42f2b0:	add	x1, x1, #0x7f1
  42f2b4:	add	x3, x3, #0x251
  42f2b8:	mov	w2, #0x5fb                 	// #1531
  42f2bc:	bl	4037c0 <__assert_fail@plt>
  42f2c0:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f2c4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42f2c8:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42f2cc:	add	x0, x0, #0x7dd
  42f2d0:	add	x1, x1, #0x7f1
  42f2d4:	add	x3, x3, #0x98f
  42f2d8:	mov	w2, #0x1e0                 	// #480
  42f2dc:	bl	4037c0 <__assert_fail@plt>
  42f2e0:	stp	x29, x30, [sp, #-16]!
  42f2e4:	mov	x29, sp
  42f2e8:	bl	42df18 <ferror@plt+0x2a678>
  42f2ec:	mov	w0, #0x1                   	// #1
  42f2f0:	ldp	x29, x30, [sp], #16
  42f2f4:	ret
  42f2f8:	sub	sp, sp, #0x70
  42f2fc:	sub	w8, w3, #0x7
  42f300:	cmp	w8, #0x5
  42f304:	stp	x29, x30, [sp, #32]
  42f308:	str	x25, [sp, #48]
  42f30c:	stp	x24, x23, [sp, #64]
  42f310:	stp	x22, x21, [sp, #80]
  42f314:	stp	x20, x19, [sp, #96]
  42f318:	add	x29, sp, #0x20
  42f31c:	b.cs	42f480 <ferror@plt+0x2bbe0>  // b.hs, b.nlast
  42f320:	adrp	x9, 44d000 <warn@@Base+0xffcc>
  42f324:	add	x9, x9, #0x648
  42f328:	ldr	x23, [x9, w8, sxtw #3]
  42f32c:	mov	x19, x0
  42f330:	mov	w0, #0x38                  	// #56
  42f334:	mov	w21, w3
  42f338:	mov	w20, w2
  42f33c:	mov	x22, x1
  42f340:	bl	403290 <xmalloc@plt>
  42f344:	movi	v0.2d, #0x0
  42f348:	mov	x24, x0
  42f34c:	stp	q0, q0, [x0]
  42f350:	str	q0, [x0, #32]
  42f354:	str	xzr, [x0, #48]
  42f358:	mov	x0, x23
  42f35c:	bl	4032c0 <xstrdup@plt>
  42f360:	mov	w8, #0x3                   	// #3
  42f364:	str	xzr, [x24, #24]
  42f368:	str	w8, [x24, #16]
  42f36c:	ldr	x8, [x19, #16]
  42f370:	mov	x23, x22
  42f374:	stp	x8, x0, [x24]
  42f378:	str	x24, [x19, #16]
  42f37c:	cbnz	x22, 42f39c <ferror@plt+0x2bafc>
  42f380:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42f384:	add	x1, x1, #0xa7f
  42f388:	add	x0, sp, #0x8
  42f38c:	mov	w2, w20
  42f390:	add	x23, sp, #0x8
  42f394:	bl	4030a0 <sprintf@plt>
  42f398:	ldr	x24, [x19, #16]
  42f39c:	cbz	x24, 42f460 <ferror@plt+0x2bbc0>
  42f3a0:	ldr	x24, [x24, #8]
  42f3a4:	mov	x0, x24
  42f3a8:	bl	402fd0 <strlen@plt>
  42f3ac:	and	x25, x0, #0xffffffff
  42f3b0:	mov	x0, x23
  42f3b4:	bl	402fd0 <strlen@plt>
  42f3b8:	add	x8, x0, x25
  42f3bc:	add	x1, x8, #0x1
  42f3c0:	mov	x0, x24
  42f3c4:	bl	4031e0 <xrealloc@plt>
  42f3c8:	ldr	x8, [x19, #16]
  42f3cc:	mov	x1, x23
  42f3d0:	str	x0, [x8, #8]
  42f3d4:	add	x0, x0, x25
  42f3d8:	bl	403620 <strcpy@plt>
  42f3dc:	cbz	x22, 42f440 <ferror@plt+0x2bba0>
  42f3e0:	cmp	w21, #0xb
  42f3e4:	b.eq	42f440 <ferror@plt+0x2bba0>  // b.none
  42f3e8:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42f3ec:	add	x1, x1, #0x2c3
  42f3f0:	add	x0, sp, #0x8
  42f3f4:	mov	w2, w20
  42f3f8:	bl	4030a0 <sprintf@plt>
  42f3fc:	ldr	x8, [x19, #16]
  42f400:	cbz	x8, 42f460 <ferror@plt+0x2bbc0>
  42f404:	ldr	x20, [x8, #8]
  42f408:	mov	x0, x20
  42f40c:	bl	402fd0 <strlen@plt>
  42f410:	and	x21, x0, #0xffffffff
  42f414:	add	x0, sp, #0x8
  42f418:	bl	402fd0 <strlen@plt>
  42f41c:	add	x8, x0, x21
  42f420:	add	x1, x8, #0x1
  42f424:	mov	x0, x20
  42f428:	bl	4031e0 <xrealloc@plt>
  42f42c:	ldr	x8, [x19, #16]
  42f430:	add	x1, sp, #0x8
  42f434:	str	x0, [x8, #8]
  42f438:	add	x0, x0, x21
  42f43c:	bl	403620 <strcpy@plt>
  42f440:	ldp	x20, x19, [sp, #96]
  42f444:	ldp	x22, x21, [sp, #80]
  42f448:	ldp	x24, x23, [sp, #64]
  42f44c:	ldr	x25, [sp, #48]
  42f450:	ldp	x29, x30, [sp, #32]
  42f454:	mov	w0, #0x1                   	// #1
  42f458:	add	sp, sp, #0x70
  42f45c:	ret
  42f460:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f464:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42f468:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42f46c:	add	x0, x0, #0x7dd
  42f470:	add	x1, x1, #0x7f1
  42f474:	add	x3, x3, #0x8a0
  42f478:	mov	w2, #0x17e                 	// #382
  42f47c:	bl	4037c0 <__assert_fail@plt>
  42f480:	bl	4033f0 <abort@plt>
  42f484:	stp	x29, x30, [sp, #-48]!
  42f488:	str	x21, [sp, #16]
  42f48c:	stp	x20, x19, [sp, #32]
  42f490:	mov	x29, sp
  42f494:	mov	x19, x0
  42f498:	bl	42d564 <ferror@plt+0x29cc4>
  42f49c:	cbz	w0, 42f50c <ferror@plt+0x2bc6c>
  42f4a0:	ldr	x0, [x19, #16]
  42f4a4:	cbz	x0, 42f51c <ferror@plt+0x2bc7c>
  42f4a8:	ldr	x8, [x0]
  42f4ac:	str	x8, [x19, #16]
  42f4b0:	ldr	x20, [x0, #8]
  42f4b4:	bl	403510 <free@plt>
  42f4b8:	cbz	x20, 42f508 <ferror@plt+0x2bc68>
  42f4bc:	ldr	w8, [x19, #8]
  42f4c0:	cbz	w8, 42f4e4 <ferror@plt+0x2bc44>
  42f4c4:	mov	w21, wzr
  42f4c8:	ldr	x1, [x19]
  42f4cc:	mov	w0, #0x20                  	// #32
  42f4d0:	bl	4030b0 <putc@plt>
  42f4d4:	ldr	w8, [x19, #8]
  42f4d8:	add	w21, w21, #0x1
  42f4dc:	cmp	w21, w8
  42f4e0:	b.cc	42f4c8 <ferror@plt+0x2bc28>  // b.lo, b.ul, b.last
  42f4e4:	ldr	x0, [x19]
  42f4e8:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42f4ec:	add	x1, x1, #0x2d0
  42f4f0:	mov	x2, x20
  42f4f4:	bl	403880 <fprintf@plt>
  42f4f8:	mov	x0, x20
  42f4fc:	bl	403510 <free@plt>
  42f500:	mov	w0, #0x1                   	// #1
  42f504:	b	42f50c <ferror@plt+0x2bc6c>
  42f508:	mov	w0, wzr
  42f50c:	ldp	x20, x19, [sp, #32]
  42f510:	ldr	x21, [sp, #16]
  42f514:	ldp	x29, x30, [sp], #48
  42f518:	ret
  42f51c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f520:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42f524:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42f528:	add	x0, x0, #0x7dd
  42f52c:	add	x1, x1, #0x7f1
  42f530:	add	x3, x3, #0x98f
  42f534:	mov	w2, #0x1e0                 	// #480
  42f538:	bl	4037c0 <__assert_fail@plt>
  42f53c:	stp	x29, x30, [sp, #-48]!
  42f540:	stp	x20, x19, [sp, #32]
  42f544:	mov	x20, x0
  42f548:	ldr	x0, [x0, #16]
  42f54c:	str	x21, [sp, #16]
  42f550:	mov	x29, sp
  42f554:	cbz	x0, 42f5cc <ferror@plt+0x2bd2c>
  42f558:	ldr	x8, [x0]
  42f55c:	str	x8, [x20, #16]
  42f560:	ldr	x19, [x0, #8]
  42f564:	bl	403510 <free@plt>
  42f568:	cbz	x19, 42f5b8 <ferror@plt+0x2bd18>
  42f56c:	ldr	w8, [x20, #8]
  42f570:	cbz	w8, 42f594 <ferror@plt+0x2bcf4>
  42f574:	mov	w21, wzr
  42f578:	ldr	x1, [x20]
  42f57c:	mov	w0, #0x20                  	// #32
  42f580:	bl	4030b0 <putc@plt>
  42f584:	ldr	w8, [x20, #8]
  42f588:	add	w21, w21, #0x1
  42f58c:	cmp	w21, w8
  42f590:	b.cc	42f578 <ferror@plt+0x2bcd8>  // b.lo, b.ul, b.last
  42f594:	ldr	x0, [x20]
  42f598:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42f59c:	add	x1, x1, #0x316
  42f5a0:	mov	x2, x19
  42f5a4:	bl	403880 <fprintf@plt>
  42f5a8:	mov	x0, x19
  42f5ac:	bl	403510 <free@plt>
  42f5b0:	mov	w0, #0x1                   	// #1
  42f5b4:	b	42f5bc <ferror@plt+0x2bd1c>
  42f5b8:	mov	w0, wzr
  42f5bc:	ldp	x20, x19, [sp, #32]
  42f5c0:	ldr	x21, [sp, #16]
  42f5c4:	ldp	x29, x30, [sp], #48
  42f5c8:	ret
  42f5cc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f5d0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42f5d4:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42f5d8:	add	x0, x0, #0x7dd
  42f5dc:	add	x1, x1, #0x7f1
  42f5e0:	add	x3, x3, #0x98f
  42f5e4:	mov	w2, #0x1e0                 	// #480
  42f5e8:	bl	4037c0 <__assert_fail@plt>
  42f5ec:	sub	sp, sp, #0x50
  42f5f0:	stp	x29, x30, [sp, #32]
  42f5f4:	stp	x22, x21, [sp, #48]
  42f5f8:	stp	x20, x19, [sp, #64]
  42f5fc:	ldr	w8, [x0, #8]
  42f600:	mov	x21, x2
  42f604:	mov	x20, x0
  42f608:	mov	x19, x1
  42f60c:	add	x29, sp, #0x20
  42f610:	cbz	w8, 42f634 <ferror@plt+0x2bd94>
  42f614:	mov	w22, wzr
  42f618:	ldr	x1, [x20]
  42f61c:	mov	w0, #0x20                  	// #32
  42f620:	bl	4030b0 <putc@plt>
  42f624:	ldr	w8, [x20, #8]
  42f628:	add	w22, w22, #0x1
  42f62c:	cmp	w22, w8
  42f630:	b.cc	42f618 <ferror@plt+0x2bd78>  // b.lo, b.ul, b.last
  42f634:	adrp	x1, 448000 <warn@@Base+0xafcc>
  42f638:	add	x1, x1, #0xfb4
  42f63c:	add	x0, sp, #0x8
  42f640:	mov	x2, x21
  42f644:	bl	4030a0 <sprintf@plt>
  42f648:	ldr	x0, [x20]
  42f64c:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42f650:	add	x1, x1, #0x2dd
  42f654:	add	x3, sp, #0x8
  42f658:	mov	x2, x19
  42f65c:	bl	403880 <fprintf@plt>
  42f660:	ldp	x20, x19, [sp, #64]
  42f664:	ldp	x22, x21, [sp, #48]
  42f668:	ldp	x29, x30, [sp, #32]
  42f66c:	mov	w0, #0x1                   	// #1
  42f670:	add	sp, sp, #0x50
  42f674:	ret
  42f678:	str	d8, [sp, #-48]!
  42f67c:	stp	x29, x30, [sp, #8]
  42f680:	stp	x20, x19, [sp, #32]
  42f684:	ldr	w8, [x0, #8]
  42f688:	mov	v8.16b, v0.16b
  42f68c:	mov	x20, x0
  42f690:	mov	x19, x1
  42f694:	str	x21, [sp, #24]
  42f698:	mov	x29, sp
  42f69c:	cbz	w8, 42f6c0 <ferror@plt+0x2be20>
  42f6a0:	mov	w21, wzr
  42f6a4:	ldr	x1, [x20]
  42f6a8:	mov	w0, #0x20                  	// #32
  42f6ac:	bl	4030b0 <putc@plt>
  42f6b0:	ldr	w8, [x20, #8]
  42f6b4:	add	w21, w21, #0x1
  42f6b8:	cmp	w21, w8
  42f6bc:	b.cc	42f6a4 <ferror@plt+0x2be04>  // b.lo, b.ul, b.last
  42f6c0:	ldr	x0, [x20]
  42f6c4:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42f6c8:	add	x1, x1, #0x2f1
  42f6cc:	mov	x2, x19
  42f6d0:	mov	v0.16b, v8.16b
  42f6d4:	bl	403880 <fprintf@plt>
  42f6d8:	ldp	x20, x19, [sp, #32]
  42f6dc:	ldr	x21, [sp, #24]
  42f6e0:	ldp	x29, x30, [sp, #8]
  42f6e4:	mov	w0, #0x1                   	// #1
  42f6e8:	ldr	d8, [sp], #48
  42f6ec:	ret
  42f6f0:	sub	sp, sp, #0x60
  42f6f4:	stp	x29, x30, [sp, #32]
  42f6f8:	stp	x22, x21, [sp, #64]
  42f6fc:	stp	x20, x19, [sp, #80]
  42f700:	mov	x21, x0
  42f704:	ldr	x0, [x0, #16]
  42f708:	str	x23, [sp, #48]
  42f70c:	add	x29, sp, #0x20
  42f710:	cbz	x0, 42f7b4 <ferror@plt+0x2bf14>
  42f714:	ldr	x8, [x0]
  42f718:	mov	x22, x2
  42f71c:	mov	x19, x1
  42f720:	str	x8, [x21, #16]
  42f724:	ldr	x20, [x0, #8]
  42f728:	bl	403510 <free@plt>
  42f72c:	cbz	x20, 42f798 <ferror@plt+0x2bef8>
  42f730:	ldr	w8, [x21, #8]
  42f734:	cbz	w8, 42f758 <ferror@plt+0x2beb8>
  42f738:	mov	w23, wzr
  42f73c:	ldr	x1, [x21]
  42f740:	mov	w0, #0x20                  	// #32
  42f744:	bl	4030b0 <putc@plt>
  42f748:	ldr	w8, [x21, #8]
  42f74c:	add	w23, w23, #0x1
  42f750:	cmp	w23, w8
  42f754:	b.cc	42f73c <ferror@plt+0x2be9c>  // b.lo, b.ul, b.last
  42f758:	adrp	x1, 448000 <warn@@Base+0xafcc>
  42f75c:	add	x1, x1, #0xfb4
  42f760:	add	x0, sp, #0x8
  42f764:	mov	x2, x22
  42f768:	bl	4030a0 <sprintf@plt>
  42f76c:	ldr	x0, [x21]
  42f770:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42f774:	add	x1, x1, #0x308
  42f778:	add	x4, sp, #0x8
  42f77c:	mov	x2, x20
  42f780:	mov	x3, x19
  42f784:	bl	403880 <fprintf@plt>
  42f788:	mov	x0, x20
  42f78c:	bl	403510 <free@plt>
  42f790:	mov	w0, #0x1                   	// #1
  42f794:	b	42f79c <ferror@plt+0x2befc>
  42f798:	mov	w0, wzr
  42f79c:	ldp	x20, x19, [sp, #80]
  42f7a0:	ldp	x22, x21, [sp, #64]
  42f7a4:	ldr	x23, [sp, #48]
  42f7a8:	ldp	x29, x30, [sp, #32]
  42f7ac:	add	sp, sp, #0x60
  42f7b0:	ret
  42f7b4:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f7b8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42f7bc:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42f7c0:	add	x0, x0, #0x7dd
  42f7c4:	add	x1, x1, #0x7f1
  42f7c8:	add	x3, x3, #0x98f
  42f7cc:	mov	w2, #0x1e0                 	// #480
  42f7d0:	bl	4037c0 <__assert_fail@plt>
  42f7d4:	sub	sp, sp, #0x60
  42f7d8:	stp	x29, x30, [sp, #32]
  42f7dc:	str	x23, [sp, #48]
  42f7e0:	stp	x22, x21, [sp, #64]
  42f7e4:	stp	x20, x19, [sp, #80]
  42f7e8:	add	x29, sp, #0x20
  42f7ec:	mov	x20, x3
  42f7f0:	mov	w22, w2
  42f7f4:	mov	x19, x0
  42f7f8:	bl	42d564 <ferror@plt+0x29cc4>
  42f7fc:	cbz	w0, 42f8c4 <ferror@plt+0x2c024>
  42f800:	ldr	x0, [x19, #16]
  42f804:	cbz	x0, 42f8dc <ferror@plt+0x2c03c>
  42f808:	ldr	x8, [x0]
  42f80c:	str	x8, [x19, #16]
  42f810:	ldr	x21, [x0, #8]
  42f814:	bl	403510 <free@plt>
  42f818:	cbz	x21, 42f864 <ferror@plt+0x2bfc4>
  42f81c:	ldr	w8, [x19, #8]
  42f820:	cbz	w8, 42f844 <ferror@plt+0x2bfa4>
  42f824:	mov	w23, wzr
  42f828:	ldr	x1, [x19]
  42f82c:	mov	w0, #0x20                  	// #32
  42f830:	bl	4030b0 <putc@plt>
  42f834:	ldr	w8, [x19, #8]
  42f838:	add	w23, w23, #0x1
  42f83c:	cmp	w23, w8
  42f840:	b.cc	42f828 <ferror@plt+0x2bf88>  // b.lo, b.ul, b.last
  42f844:	sub	w8, w22, #0x2
  42f848:	cmp	w8, #0x2
  42f84c:	b.cs	42f86c <ferror@plt+0x2bfcc>  // b.hs, b.nlast
  42f850:	ldr	x3, [x19]
  42f854:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f858:	add	x0, x0, #0xbdd
  42f85c:	mov	w1, #0x7                   	// #7
  42f860:	b	42f884 <ferror@plt+0x2bfe4>
  42f864:	mov	w0, wzr
  42f868:	b	42f8c4 <ferror@plt+0x2c024>
  42f86c:	cmp	w22, #0x5
  42f870:	b.ne	42f88c <ferror@plt+0x2bfec>  // b.any
  42f874:	ldr	x3, [x19]
  42f878:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f87c:	add	x0, x0, #0xfc4
  42f880:	mov	w1, #0x9                   	// #9
  42f884:	mov	w2, #0x1                   	// #1
  42f888:	bl	4035b0 <fwrite@plt>
  42f88c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  42f890:	add	x1, x1, #0xc0b
  42f894:	add	x0, sp, #0x8
  42f898:	mov	x2, x20
  42f89c:	bl	4030a0 <sprintf@plt>
  42f8a0:	ldr	x0, [x19]
  42f8a4:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42f8a8:	add	x1, x1, #0x31b
  42f8ac:	add	x3, sp, #0x8
  42f8b0:	mov	x2, x21
  42f8b4:	bl	403880 <fprintf@plt>
  42f8b8:	mov	x0, x21
  42f8bc:	bl	403510 <free@plt>
  42f8c0:	mov	w0, #0x1                   	// #1
  42f8c4:	ldp	x20, x19, [sp, #80]
  42f8c8:	ldp	x22, x21, [sp, #64]
  42f8cc:	ldr	x23, [sp, #48]
  42f8d0:	ldp	x29, x30, [sp, #32]
  42f8d4:	add	sp, sp, #0x60
  42f8d8:	ret
  42f8dc:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f8e0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42f8e4:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42f8e8:	add	x0, x0, #0x7dd
  42f8ec:	add	x1, x1, #0x7f1
  42f8f0:	add	x3, x3, #0x98f
  42f8f4:	mov	w2, #0x1e0                 	// #480
  42f8f8:	bl	4037c0 <__assert_fail@plt>
  42f8fc:	stp	x29, x30, [sp, #-48]!
  42f900:	stp	x22, x21, [sp, #16]
  42f904:	stp	x20, x19, [sp, #32]
  42f908:	mov	x29, sp
  42f90c:	mov	w21, w2
  42f910:	mov	x19, x0
  42f914:	bl	42d564 <ferror@plt+0x29cc4>
  42f918:	cbz	w0, 42f9a0 <ferror@plt+0x2c100>
  42f91c:	ldr	x0, [x19, #16]
  42f920:	cbz	x0, 42f9b0 <ferror@plt+0x2c110>
  42f924:	ldr	x8, [x0]
  42f928:	str	x8, [x19, #16]
  42f92c:	ldr	x20, [x0, #8]
  42f930:	bl	403510 <free@plt>
  42f934:	cbz	x20, 42f99c <ferror@plt+0x2c0fc>
  42f938:	ldr	w8, [x19, #8]
  42f93c:	cbz	w8, 42f960 <ferror@plt+0x2c0c0>
  42f940:	mov	w22, wzr
  42f944:	ldr	x1, [x19]
  42f948:	mov	w0, #0x20                  	// #32
  42f94c:	bl	4030b0 <putc@plt>
  42f950:	ldr	w8, [x19, #8]
  42f954:	add	w22, w22, #0x1
  42f958:	cmp	w22, w8
  42f95c:	b.cc	42f944 <ferror@plt+0x2c0a4>  // b.lo, b.ul, b.last
  42f960:	cbnz	w21, 42f97c <ferror@plt+0x2c0dc>
  42f964:	ldr	x3, [x19]
  42f968:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f96c:	add	x0, x0, #0xbdd
  42f970:	mov	w1, #0x7                   	// #7
  42f974:	mov	w2, #0x1                   	// #1
  42f978:	bl	4035b0 <fwrite@plt>
  42f97c:	ldr	x0, [x19]
  42f980:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  42f984:	add	x1, x1, #0xe70
  42f988:	mov	x2, x20
  42f98c:	bl	403880 <fprintf@plt>
  42f990:	mov	w0, #0x1                   	// #1
  42f994:	str	w0, [x19, #24]
  42f998:	b	42f9a0 <ferror@plt+0x2c100>
  42f99c:	mov	w0, wzr
  42f9a0:	ldp	x20, x19, [sp, #32]
  42f9a4:	ldp	x22, x21, [sp, #16]
  42f9a8:	ldp	x29, x30, [sp], #48
  42f9ac:	ret
  42f9b0:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42f9b4:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42f9b8:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42f9bc:	add	x0, x0, #0x7dd
  42f9c0:	add	x1, x1, #0x7f1
  42f9c4:	add	x3, x3, #0x98f
  42f9c8:	mov	w2, #0x1e0                 	// #480
  42f9cc:	bl	4037c0 <__assert_fail@plt>
  42f9d0:	sub	sp, sp, #0x50
  42f9d4:	sub	w8, w2, #0x3
  42f9d8:	stp	x22, x21, [sp, #48]
  42f9dc:	stp	x20, x19, [sp, #64]
  42f9e0:	mov	x20, x3
  42f9e4:	mov	w21, w2
  42f9e8:	mov	x22, x1
  42f9ec:	cmp	w8, #0x1
  42f9f0:	mov	x19, x0
  42f9f4:	stp	x29, x30, [sp, #32]
  42f9f8:	add	x29, sp, #0x20
  42f9fc:	b.hi	42fa1c <ferror@plt+0x2c17c>  // b.pmore
  42fa00:	ldr	x8, [x19, #16]
  42fa04:	cbz	x8, 42faf4 <ferror@plt+0x2c254>
  42fa08:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42fa0c:	add	x1, x1, #0x9d8
  42fa10:	mov	x0, x19
  42fa14:	bl	42d564 <ferror@plt+0x29cc4>
  42fa18:	cbz	w0, 42fae0 <ferror@plt+0x2c240>
  42fa1c:	mov	x0, x19
  42fa20:	mov	x1, x22
  42fa24:	bl	42d564 <ferror@plt+0x29cc4>
  42fa28:	cbz	w0, 42fae0 <ferror@plt+0x2c240>
  42fa2c:	ldr	x0, [x19, #16]
  42fa30:	cbz	x0, 42fb14 <ferror@plt+0x2c274>
  42fa34:	ldr	x8, [x0]
  42fa38:	str	x8, [x19, #16]
  42fa3c:	ldr	x22, [x0, #8]
  42fa40:	bl	403510 <free@plt>
  42fa44:	cbz	x22, 42fadc <ferror@plt+0x2c23c>
  42fa48:	ldr	w8, [x19, #24]
  42fa4c:	cmp	w8, #0x1
  42fa50:	b.eq	42fa6c <ferror@plt+0x2c1cc>  // b.none
  42fa54:	ldr	x3, [x19]
  42fa58:	adrp	x0, 441000 <warn@@Base+0x3fcc>
  42fa5c:	add	x0, x0, #0xe65
  42fa60:	mov	w1, #0x2                   	// #2
  42fa64:	mov	w2, #0x1                   	// #1
  42fa68:	bl	4035b0 <fwrite@plt>
  42fa6c:	cmp	w21, #0x2
  42fa70:	b.eq	42fa7c <ferror@plt+0x2c1dc>  // b.none
  42fa74:	cmp	w21, #0x4
  42fa78:	b.ne	42fa94 <ferror@plt+0x2c1f4>  // b.any
  42fa7c:	ldr	x3, [x19]
  42fa80:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42fa84:	add	x0, x0, #0xfc4
  42fa88:	mov	w1, #0x9                   	// #9
  42fa8c:	mov	w2, #0x1                   	// #1
  42fa90:	bl	4035b0 <fwrite@plt>
  42fa94:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  42fa98:	add	x1, x1, #0xc0b
  42fa9c:	add	x0, sp, #0x8
  42faa0:	mov	x2, x20
  42faa4:	bl	4030a0 <sprintf@plt>
  42faa8:	ldr	x0, [x19]
  42faac:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42fab0:	add	x1, x1, #0x329
  42fab4:	add	x3, sp, #0x8
  42fab8:	mov	x2, x22
  42fabc:	bl	403880 <fprintf@plt>
  42fac0:	mov	x0, x22
  42fac4:	bl	403510 <free@plt>
  42fac8:	ldr	w8, [x19, #24]
  42facc:	mov	w0, #0x1                   	// #1
  42fad0:	add	w8, w8, #0x1
  42fad4:	str	w8, [x19, #24]
  42fad8:	b	42fae0 <ferror@plt+0x2c240>
  42fadc:	mov	w0, wzr
  42fae0:	ldp	x20, x19, [sp, #64]
  42fae4:	ldp	x22, x21, [sp, #48]
  42fae8:	ldp	x29, x30, [sp, #32]
  42faec:	add	sp, sp, #0x50
  42faf0:	ret
  42faf4:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42faf8:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42fafc:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42fb00:	add	x0, x0, #0x7dd
  42fb04:	add	x1, x1, #0x7f1
  42fb08:	add	x3, x3, #0x9b2
  42fb0c:	mov	w2, #0x31c                 	// #796
  42fb10:	bl	4037c0 <__assert_fail@plt>
  42fb14:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42fb18:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42fb1c:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42fb20:	add	x0, x0, #0x7dd
  42fb24:	add	x1, x1, #0x7f1
  42fb28:	add	x3, x3, #0x98f
  42fb2c:	mov	w2, #0x1e0                 	// #480
  42fb30:	bl	4037c0 <__assert_fail@plt>
  42fb34:	sub	sp, sp, #0x50
  42fb38:	stp	x29, x30, [sp, #32]
  42fb3c:	stp	x20, x19, [sp, #64]
  42fb40:	ldr	w8, [x0, #24]
  42fb44:	mov	x19, x0
  42fb48:	mov	x20, x1
  42fb4c:	str	x21, [sp, #48]
  42fb50:	cmp	w8, #0x1
  42fb54:	add	x29, sp, #0x20
  42fb58:	b.lt	42fb78 <ferror@plt+0x2c2d8>  // b.tstop
  42fb5c:	ldr	x3, [x19]
  42fb60:	adrp	x0, 447000 <warn@@Base+0x9fcc>
  42fb64:	add	x0, x0, #0x71d
  42fb68:	mov	w1, #0x2                   	// #2
  42fb6c:	mov	w2, #0x1                   	// #1
  42fb70:	bl	4035b0 <fwrite@plt>
  42fb74:	str	wzr, [x19, #24]
  42fb78:	ldr	w8, [x19, #8]
  42fb7c:	cbz	w8, 42fba0 <ferror@plt+0x2c300>
  42fb80:	mov	w21, wzr
  42fb84:	ldr	x1, [x19]
  42fb88:	mov	w0, #0x20                  	// #32
  42fb8c:	bl	4030b0 <putc@plt>
  42fb90:	ldr	w8, [x19, #8]
  42fb94:	add	w21, w21, #0x1
  42fb98:	cmp	w21, w8
  42fb9c:	b.cc	42fb84 <ferror@plt+0x2c2e4>  // b.lo, b.ul, b.last
  42fba0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  42fba4:	add	x1, x1, #0xc0b
  42fba8:	add	x0, sp, #0x8
  42fbac:	mov	x2, x20
  42fbb0:	bl	4030a0 <sprintf@plt>
  42fbb4:	ldr	x0, [x19]
  42fbb8:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42fbbc:	add	x1, x1, #0x335
  42fbc0:	add	x2, sp, #0x8
  42fbc4:	bl	403880 <fprintf@plt>
  42fbc8:	ldr	w8, [x19, #8]
  42fbcc:	ldr	x21, [sp, #48]
  42fbd0:	mov	w0, #0x1                   	// #1
  42fbd4:	add	w8, w8, #0x2
  42fbd8:	str	w8, [x19, #8]
  42fbdc:	ldp	x20, x19, [sp, #64]
  42fbe0:	ldp	x29, x30, [sp, #32]
  42fbe4:	add	sp, sp, #0x50
  42fbe8:	ret
  42fbec:	sub	sp, sp, #0x50
  42fbf0:	stp	x29, x30, [sp, #32]
  42fbf4:	stp	x20, x19, [sp, #64]
  42fbf8:	ldr	w8, [x0, #8]
  42fbfc:	mov	x20, x1
  42fc00:	mov	x19, x0
  42fc04:	str	x21, [sp, #48]
  42fc08:	subs	w8, w8, #0x2
  42fc0c:	add	x29, sp, #0x20
  42fc10:	str	w8, [x0, #8]
  42fc14:	b.eq	42fc38 <ferror@plt+0x2c398>  // b.none
  42fc18:	mov	w21, wzr
  42fc1c:	ldr	x1, [x19]
  42fc20:	mov	w0, #0x20                  	// #32
  42fc24:	bl	4030b0 <putc@plt>
  42fc28:	ldr	w8, [x19, #8]
  42fc2c:	add	w21, w21, #0x1
  42fc30:	cmp	w21, w8
  42fc34:	b.cc	42fc1c <ferror@plt+0x2c37c>  // b.lo, b.ul, b.last
  42fc38:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  42fc3c:	add	x1, x1, #0xc0b
  42fc40:	add	x0, sp, #0x8
  42fc44:	mov	x2, x20
  42fc48:	bl	4030a0 <sprintf@plt>
  42fc4c:	ldr	x0, [x19]
  42fc50:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42fc54:	add	x1, x1, #0x341
  42fc58:	add	x2, sp, #0x8
  42fc5c:	bl	403880 <fprintf@plt>
  42fc60:	ldp	x20, x19, [sp, #64]
  42fc64:	ldr	x21, [sp, #48]
  42fc68:	ldp	x29, x30, [sp, #32]
  42fc6c:	mov	w0, #0x1                   	// #1
  42fc70:	add	sp, sp, #0x50
  42fc74:	ret
  42fc78:	sub	sp, sp, #0x60
  42fc7c:	stp	x29, x30, [sp, #32]
  42fc80:	stp	x22, x21, [sp, #64]
  42fc84:	stp	x20, x19, [sp, #80]
  42fc88:	ldr	w8, [x0, #8]
  42fc8c:	mov	x22, x3
  42fc90:	mov	x19, x2
  42fc94:	mov	x21, x0
  42fc98:	mov	x20, x1
  42fc9c:	str	x23, [sp, #48]
  42fca0:	add	x29, sp, #0x20
  42fca4:	cbz	w8, 42fcc8 <ferror@plt+0x2c428>
  42fca8:	mov	w23, wzr
  42fcac:	ldr	x1, [x21]
  42fcb0:	mov	w0, #0x20                  	// #32
  42fcb4:	bl	4030b0 <putc@plt>
  42fcb8:	ldr	w8, [x21, #8]
  42fcbc:	add	w23, w23, #0x1
  42fcc0:	cmp	w23, w8
  42fcc4:	b.cc	42fcac <ferror@plt+0x2c40c>  // b.lo, b.ul, b.last
  42fcc8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  42fccc:	add	x1, x1, #0xc0b
  42fcd0:	add	x0, sp, #0x8
  42fcd4:	mov	x2, x22
  42fcd8:	bl	4030a0 <sprintf@plt>
  42fcdc:	ldr	x0, [x21]
  42fce0:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  42fce4:	add	x1, x1, #0x34d
  42fce8:	add	x4, sp, #0x8
  42fcec:	mov	x2, x20
  42fcf0:	mov	x3, x19
  42fcf4:	bl	403880 <fprintf@plt>
  42fcf8:	ldp	x20, x19, [sp, #80]
  42fcfc:	ldp	x22, x21, [sp, #64]
  42fd00:	ldr	x23, [sp, #48]
  42fd04:	ldp	x29, x30, [sp, #32]
  42fd08:	mov	w0, #0x1                   	// #1
  42fd0c:	add	sp, sp, #0x60
  42fd10:	ret
  42fd14:	stp	x29, x30, [sp, #-64]!
  42fd18:	stp	x24, x23, [sp, #16]
  42fd1c:	stp	x22, x21, [sp, #32]
  42fd20:	stp	x20, x19, [sp, #48]
  42fd24:	ldr	x8, [x0, #16]
  42fd28:	mov	x29, sp
  42fd2c:	cbz	x8, 42fe88 <ferror@plt+0x2c5e8>
  42fd30:	ldr	w9, [x8, #16]
  42fd34:	mov	w20, w1
  42fd38:	cmp	w9, w1
  42fd3c:	b.eq	42fe50 <ferror@plt+0x2c5b0>  // b.none
  42fd40:	cmp	w20, #0x4
  42fd44:	b.cs	42fea8 <ferror@plt+0x2c608>  // b.hs, b.nlast
  42fd48:	ldr	x21, [x8, #8]
  42fd4c:	mov	x19, x0
  42fd50:	mov	x0, x21
  42fd54:	bl	402fd0 <strlen@plt>
  42fd58:	sub	w8, w0, #0x1
  42fd5c:	ldrb	w9, [x21, x8]
  42fd60:	cmp	w9, #0x20
  42fd64:	b.ne	42feac <ferror@plt+0x2c60c>  // b.any
  42fd68:	strb	wzr, [x21, x8]
  42fd6c:	ldr	x8, [x19, #16]
  42fd70:	cbz	x8, 42fe68 <ferror@plt+0x2c5c8>
  42fd74:	adrp	x9, 44d000 <warn@@Base+0xffcc>
  42fd78:	ldr	x22, [x8, #8]
  42fd7c:	add	x9, x9, #0x670
  42fd80:	ldr	x21, [x9, w20, sxtw #3]
  42fd84:	mov	x0, x22
  42fd88:	bl	402fd0 <strlen@plt>
  42fd8c:	and	x23, x0, #0xffffffff
  42fd90:	mov	x0, x21
  42fd94:	bl	402fd0 <strlen@plt>
  42fd98:	add	x8, x0, x23
  42fd9c:	add	x1, x8, #0x1
  42fda0:	mov	x0, x22
  42fda4:	bl	4031e0 <xrealloc@plt>
  42fda8:	ldr	x8, [x19, #16]
  42fdac:	mov	x1, x21
  42fdb0:	str	x0, [x8, #8]
  42fdb4:	add	x0, x0, x23
  42fdb8:	bl	403620 <strcpy@plt>
  42fdbc:	ldr	x8, [x19, #16]
  42fdc0:	cbz	x8, 42fe68 <ferror@plt+0x2c5c8>
  42fdc4:	ldr	x21, [x8, #8]
  42fdc8:	mov	x0, x21
  42fdcc:	bl	402fd0 <strlen@plt>
  42fdd0:	and	x22, x0, #0xffffffff
  42fdd4:	add	x1, x22, #0x3
  42fdd8:	mov	x0, x21
  42fddc:	bl	4031e0 <xrealloc@plt>
  42fde0:	ldr	x8, [x19, #16]
  42fde4:	add	x9, x0, x22
  42fde8:	mov	w10, #0xa3a                 	// #2618
  42fdec:	str	x0, [x8, #8]
  42fdf0:	strb	wzr, [x9, #2]
  42fdf4:	strh	w10, [x9]
  42fdf8:	ldr	w8, [x19, #8]
  42fdfc:	cbz	w8, 42fe48 <ferror@plt+0x2c5a8>
  42fe00:	mov	w22, wzr
  42fe04:	mov	w23, #0x20                  	// #32
  42fe08:	ldr	x8, [x19, #16]
  42fe0c:	cbz	x8, 42fe68 <ferror@plt+0x2c5c8>
  42fe10:	ldr	x21, [x8, #8]
  42fe14:	mov	x0, x21
  42fe18:	bl	402fd0 <strlen@plt>
  42fe1c:	and	x24, x0, #0xffffffff
  42fe20:	add	x1, x24, #0x2
  42fe24:	mov	x0, x21
  42fe28:	bl	4031e0 <xrealloc@plt>
  42fe2c:	ldr	x8, [x19, #16]
  42fe30:	add	w22, w22, #0x1
  42fe34:	str	x0, [x8, #8]
  42fe38:	strh	w23, [x0, x24]
  42fe3c:	ldr	w8, [x19, #8]
  42fe40:	cmp	w22, w8
  42fe44:	b.cc	42fe08 <ferror@plt+0x2c568>  // b.lo, b.ul, b.last
  42fe48:	ldr	x8, [x19, #16]
  42fe4c:	str	w20, [x8, #16]
  42fe50:	ldp	x20, x19, [sp, #48]
  42fe54:	ldp	x22, x21, [sp, #32]
  42fe58:	ldp	x24, x23, [sp, #16]
  42fe5c:	mov	w0, #0x1                   	// #1
  42fe60:	ldp	x29, x30, [sp], #64
  42fe64:	ret
  42fe68:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42fe6c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42fe70:	adrp	x3, 44c000 <warn@@Base+0xefcc>
  42fe74:	add	x0, x0, #0x7dd
  42fe78:	add	x1, x1, #0x7f1
  42fe7c:	add	x3, x3, #0x8a0
  42fe80:	mov	w2, #0x17e                 	// #382
  42fe84:	bl	4037c0 <__assert_fail@plt>
  42fe88:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  42fe8c:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42fe90:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42fe94:	add	x0, x0, #0x7dd
  42fe98:	add	x1, x1, #0x7f1
  42fe9c:	add	x3, x3, #0x8a
  42fea0:	mov	w2, #0x453                 	// #1107
  42fea4:	bl	4037c0 <__assert_fail@plt>
  42fea8:	bl	4033f0 <abort@plt>
  42feac:	adrp	x0, 44d000 <warn@@Base+0xffcc>
  42feb0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  42feb4:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  42feb8:	add	x0, x0, #0xd3
  42febc:	add	x1, x1, #0x7f1
  42fec0:	add	x3, x3, #0x8a
  42fec4:	mov	w2, #0x470                 	// #1136
  42fec8:	bl	4037c0 <__assert_fail@plt>
  42fecc:	sub	sp, sp, #0x120
  42fed0:	stp	x29, x30, [sp, #192]
  42fed4:	stp	x28, x27, [sp, #208]
  42fed8:	stp	x26, x25, [sp, #224]
  42fedc:	stp	x24, x23, [sp, #240]
  42fee0:	stp	x22, x21, [sp, #256]
  42fee4:	stp	x20, x19, [sp, #272]
  42fee8:	add	x29, sp, #0xc0
  42feec:	mov	w20, w3
  42fef0:	mov	x19, x2
  42fef4:	str	x1, [sp, #24]
  42fef8:	mov	x28, x0
  42fefc:	bl	4308f4 <ferror@plt+0x2d054>
  42ff00:	mov	x25, x0
  42ff04:	cbz	x0, 430384 <ferror@plt+0x2cae4>
  42ff08:	str	w20, [sp, #12]
  42ff0c:	mov	w21, wzr
  42ff10:	mov	x20, xzr
  42ff14:	mov	x24, xzr
  42ff18:	str	x19, [sp, #16]
  42ff1c:	str	x25, [sp, #56]
  42ff20:	stur	x28, [x29, #-64]
  42ff24:	b	42ff4c <ferror@plt+0x2c6ac>
  42ff28:	bl	430794 <ferror@plt+0x2cef4>
  42ff2c:	ldr	x0, [sp, #48]
  42ff30:	bl	403510 <free@plt>
  42ff34:	ldr	x24, [sp, #64]
  42ff38:	ldr	x20, [sp, #32]
  42ff3c:	mov	w21, #0x1                   	// #1
  42ff40:	add	x20, x20, #0x1
  42ff44:	cmp	x20, #0x3
  42ff48:	b.eq	4303a8 <ferror@plt+0x2cb08>  // b.none
  42ff4c:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  42ff50:	add	x8, x8, #0x770
  42ff54:	add	x19, x8, x20, lsl #4
  42ff58:	ldr	x1, [x19]
  42ff5c:	mov	x0, x28
  42ff60:	str	x1, [sp, #40]
  42ff64:	bl	4032d0 <bfd_get_section_by_name@plt>
  42ff68:	ldr	x19, [x19, #8]
  42ff6c:	mov	x23, x0
  42ff70:	mov	x0, x28
  42ff74:	mov	x1, x19
  42ff78:	bl	4032d0 <bfd_get_section_by_name@plt>
  42ff7c:	cbz	x23, 42ff40 <ferror@plt+0x2c6a0>
  42ff80:	mov	x22, x0
  42ff84:	cbz	x0, 42ff40 <ferror@plt+0x2c6a0>
  42ff88:	ldr	x21, [x23, #56]
  42ff8c:	mov	x0, x21
  42ff90:	bl	403290 <xmalloc@plt>
  42ff94:	mov	x2, x0
  42ff98:	mov	x0, x28
  42ff9c:	mov	x1, x23
  42ffa0:	mov	x3, xzr
  42ffa4:	mov	x4, x21
  42ffa8:	str	x2, [sp, #48]
  42ffac:	bl	403180 <bfd_get_section_contents@plt>
  42ffb0:	cbz	w0, 430300 <ferror@plt+0x2ca60>
  42ffb4:	ldr	x27, [x22, #56]
  42ffb8:	add	x0, x27, #0x1
  42ffbc:	bl	403290 <xmalloc@plt>
  42ffc0:	mov	x26, x0
  42ffc4:	mov	x0, x28
  42ffc8:	mov	x1, x22
  42ffcc:	mov	x2, x26
  42ffd0:	mov	x3, xzr
  42ffd4:	mov	x4, x27
  42ffd8:	bl	403180 <bfd_get_section_contents@plt>
  42ffdc:	cbz	w0, 430338 <ferror@plt+0x2ca98>
  42ffe0:	strb	wzr, [x26, x27]
  42ffe4:	cbnz	x24, 430004 <ferror@plt+0x2c764>
  42ffe8:	ldp	x4, x3, [sp, #16]
  42ffec:	mov	w2, #0x1                   	// #1
  42fff0:	mov	x0, x25
  42fff4:	mov	x1, x28
  42fff8:	bl	433fd8 <ferror@plt+0x30738>
  42fffc:	mov	x24, x0
  430000:	cbz	x0, 430370 <ferror@plt+0x2cad0>
  430004:	ldr	x8, [sp, #48]
  430008:	mov	w19, #0x5c                  	// #92
  43000c:	str	x20, [sp, #32]
  430010:	str	x24, [sp, #64]
  430014:	add	x9, x8, x21
  430018:	stur	x9, [x29, #-88]
  43001c:	sub	x9, x9, #0xc
  430020:	cmp	x8, x9
  430024:	str	x9, [sp, #80]
  430028:	b.hi	42ff28 <ferror@plt+0x2c688>  // b.pmore
  43002c:	ldr	x23, [sp, #48]
  430030:	stur	xzr, [x29, #-56]
  430034:	str	xzr, [sp, #72]
  430038:	stp	x26, x27, [x29, #-80]
  43003c:	b	430060 <ferror@plt+0x2c7c0>
  430040:	ldr	x9, [sp, #72]
  430044:	add	x8, x0, x9
  430048:	stur	x9, [x29, #-56]
  43004c:	str	x8, [sp, #72]
  430050:	ldr	x8, [sp, #80]
  430054:	add	x23, x23, #0xc
  430058:	cmp	x23, x8
  43005c:	b.hi	42ff28 <ferror@plt+0x2c688>  // b.pmore
  430060:	ldr	x8, [x28, #8]
  430064:	mov	x0, x23
  430068:	ldr	x8, [x8, #56]
  43006c:	blr	x8
  430070:	ldr	x8, [x28, #8]
  430074:	ldrb	w20, [x23, #4]
  430078:	mov	x22, x0
  43007c:	add	x0, x23, #0x6
  430080:	ldr	x8, [x8, #80]
  430084:	blr	x8
  430088:	ldr	x8, [x28, #8]
  43008c:	mov	x21, x0
  430090:	add	x0, x23, #0x8
  430094:	ldr	x8, [x8, #56]
  430098:	blr	x8
  43009c:	cbz	w20, 430040 <ferror@plt+0x2c7a0>
  4300a0:	ldur	x10, [x29, #-56]
  4300a4:	and	x8, x22, #0xffffffff
  4300a8:	add	x9, x8, x10
  4300ac:	cmp	x9, x27
  4300b0:	b.cs	43027c <ferror@plt+0x2c9dc>  // b.hs, b.nlast
  4300b4:	add	x9, x26, x10
  4300b8:	add	x28, x9, x8
  4300bc:	stp	x0, x21, [sp, #88]
  4300c0:	mov	x0, x28
  4300c4:	mov	w21, w20
  4300c8:	bl	402fd0 <strlen@plt>
  4300cc:	cbz	x0, 43016c <ferror@plt+0x2c8cc>
  4300d0:	mov	x22, x0
  4300d4:	mov	x24, xzr
  4300d8:	mov	x25, x23
  4300dc:	add	x8, x22, x28
  4300e0:	ldurb	w8, [x8, #-1]
  4300e4:	cmp	w8, #0x5c
  4300e8:	b.ne	430174 <ferror@plt+0x2c8d4>  // b.any
  4300ec:	ldur	x8, [x29, #-88]
  4300f0:	add	x23, x25, #0xc
  4300f4:	cmp	x23, x8
  4300f8:	b.cs	430174 <ferror@plt+0x2c8d4>  // b.hs, b.nlast
  4300fc:	ldur	x8, [x29, #-64]
  430100:	sub	x26, x28, #0x1
  430104:	strb	wzr, [x26, x22]
  430108:	mov	x0, x23
  43010c:	ldr	x8, [x8, #8]
  430110:	ldr	x8, [x8, #56]
  430114:	blr	x8
  430118:	ldur	x8, [x29, #-56]
  43011c:	ldur	x9, [x29, #-72]
  430120:	add	w8, w0, w8
  430124:	cmp	x8, x9
  430128:	b.cs	43017c <ferror@plt+0x2c8dc>  // b.hs, b.nlast
  43012c:	ldur	x9, [x29, #-80]
  430130:	mov	x0, x28
  430134:	mov	x2, xzr
  430138:	add	x1, x9, x8
  43013c:	bl	403200 <concat@plt>
  430140:	mov	x28, x0
  430144:	mov	x0, x24
  430148:	strb	w19, [x26, x22]
  43014c:	bl	403510 <free@plt>
  430150:	mov	x0, x28
  430154:	bl	402fd0 <strlen@plt>
  430158:	mov	x22, x0
  43015c:	mov	x24, x28
  430160:	mov	x25, x23
  430164:	cbnz	x0, 4300dc <ferror@plt+0x2c83c>
  430168:	b	4301d0 <ferror@plt+0x2c930>
  43016c:	mov	x24, xzr
  430170:	b	4301d0 <ferror@plt+0x2c930>
  430174:	mov	x23, x25
  430178:	b	4301d0 <ferror@plt+0x2c930>
  43017c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  430180:	ldr	x22, [x8, #3792]
  430184:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  430188:	mov	w2, #0x5                   	// #5
  43018c:	mov	x0, xzr
  430190:	add	x1, x1, #0x6ff
  430194:	bl	403700 <dcgettext@plt>
  430198:	ldur	x8, [x29, #-64]
  43019c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4301a0:	add	x23, x25, #0xc
  4301a4:	movk	x9, #0xaaab
  4301a8:	ldr	x2, [x8]
  4301ac:	ldp	x3, x8, [sp, #40]
  4301b0:	movk	x9, #0x2aaa, lsl #48
  4301b4:	mov	x1, x0
  4301b8:	mov	x0, x22
  4301bc:	sub	x8, x23, x8
  4301c0:	smulh	x8, x8, x9
  4301c4:	asr	x9, x8, #1
  4301c8:	add	x4, x9, x8, lsr #63
  4301cc:	bl	403880 <fprintf@plt>
  4301d0:	adrp	x22, 469000 <_bfd_std_section+0x3110>
  4301d4:	ldrsw	x8, [x22, #560]
  4301d8:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  4301dc:	add	x9, x9, #0xb0
  4301e0:	mov	w10, #0x18                  	// #24
  4301e4:	madd	x9, x8, x10, x9
  4301e8:	ldr	x0, [x9, #16]
  4301ec:	cbz	x0, 4301f8 <ferror@plt+0x2c958>
  4301f0:	bl	403510 <free@plt>
  4301f4:	ldrsw	x8, [x22, #560]
  4301f8:	ldr	x20, [sp, #96]
  4301fc:	ldr	x27, [sp, #88]
  430200:	ldr	x25, [sp, #56]
  430204:	adrp	x26, 469000 <_bfd_std_section+0x3110>
  430208:	add	x26, x26, #0xb0
  43020c:	mov	w19, #0x18                  	// #24
  430210:	madd	x8, x8, x19, x26
  430214:	mov	x0, x28
  430218:	stp	w21, w20, [x8]
  43021c:	str	x27, [x8, #8]
  430220:	bl	4032c0 <xstrdup@plt>
  430224:	ldrsw	x8, [x22, #560]
  430228:	ldr	x1, [sp, #64]
  43022c:	mov	w2, w21
  430230:	mov	w3, w20
  430234:	add	w10, w8, #0x1
  430238:	add	w11, w8, #0x10
  43023c:	cmp	w10, #0x0
  430240:	madd	x9, x8, x19, x26
  430244:	csinc	w8, w11, w8, lt  // lt = tstop
  430248:	and	w8, w8, #0xfffffff0
  43024c:	str	x0, [x9, #16]
  430250:	sub	w8, w10, w8
  430254:	mov	x0, x25
  430258:	mov	x4, x27
  43025c:	mov	x5, x28
  430260:	str	w8, [x22, #560]
  430264:	bl	434144 <ferror@plt+0x308a4>
  430268:	ldp	x27, x28, [x29, #-72]
  43026c:	ldur	x26, [x29, #-80]
  430270:	mov	w19, #0x5c                  	// #92
  430274:	cbnz	w0, 430050 <ferror@plt+0x2c7b0>
  430278:	b	4302d8 <ferror@plt+0x2ca38>
  43027c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  430280:	ldr	x19, [x8, #3792]
  430284:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  430288:	mov	w2, #0x5                   	// #5
  43028c:	mov	x0, xzr
  430290:	add	x1, x1, #0x6c4
  430294:	bl	403700 <dcgettext@plt>
  430298:	ldp	x3, x8, [sp, #40]
  43029c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4302a0:	movk	x9, #0xaaab
  4302a4:	ldr	x2, [x28]
  4302a8:	sub	x8, x23, x8
  4302ac:	movk	x9, #0x2aaa, lsl #48
  4302b0:	smulh	x8, x8, x9
  4302b4:	asr	x9, x8, #1
  4302b8:	mov	x1, x0
  4302bc:	add	x4, x9, x8, lsr #63
  4302c0:	mov	x0, x19
  4302c4:	mov	w5, w22
  4302c8:	mov	w6, w20
  4302cc:	mov	w19, #0x5c                  	// #92
  4302d0:	bl	403880 <fprintf@plt>
  4302d4:	b	430050 <ferror@plt+0x2c7b0>
  4302d8:	bl	430610 <ferror@plt+0x2cd70>
  4302dc:	bl	430794 <ferror@plt+0x2cef4>
  4302e0:	mov	x0, x24
  4302e4:	bl	403510 <free@plt>
  4302e8:	ldr	x0, [sp, #64]
  4302ec:	bl	403510 <free@plt>
  4302f0:	ldr	x0, [sp, #48]
  4302f4:	bl	403510 <free@plt>
  4302f8:	mov	x0, x26
  4302fc:	b	43037c <ferror@plt+0x2cadc>
  430300:	adrp	x8, 465000 <_sch_istable+0x1c50>
  430304:	ldr	x19, [x8, #3792]
  430308:	ldr	x20, [x28]
  43030c:	bl	403250 <bfd_get_error@plt>
  430310:	bl	4036e0 <bfd_errmsg@plt>
  430314:	ldr	x3, [sp, #40]
  430318:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  43031c:	mov	x4, x0
  430320:	add	x1, x1, #0x6b8
  430324:	mov	x0, x19
  430328:	mov	x2, x20
  43032c:	bl	403880 <fprintf@plt>
  430330:	mov	x0, x24
  430334:	b	430374 <ferror@plt+0x2cad4>
  430338:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43033c:	ldr	x21, [x8, #3792]
  430340:	ldr	x20, [x28]
  430344:	bl	403250 <bfd_get_error@plt>
  430348:	bl	4036e0 <bfd_errmsg@plt>
  43034c:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  430350:	mov	x4, x0
  430354:	add	x1, x1, #0x6b8
  430358:	mov	x0, x21
  43035c:	mov	x2, x20
  430360:	mov	x3, x19
  430364:	bl	403880 <fprintf@plt>
  430368:	mov	x0, x24
  43036c:	bl	403510 <free@plt>
  430370:	mov	x0, x26
  430374:	bl	403510 <free@plt>
  430378:	ldr	x0, [sp, #48]
  43037c:	bl	403510 <free@plt>
  430380:	mov	x25, xzr
  430384:	mov	x0, x25
  430388:	ldp	x20, x19, [sp, #272]
  43038c:	ldp	x22, x21, [sp, #256]
  430390:	ldp	x24, x23, [sp, #240]
  430394:	ldp	x26, x25, [sp, #224]
  430398:	ldp	x28, x27, [sp, #208]
  43039c:	ldp	x29, x30, [sp, #192]
  4303a0:	add	sp, sp, #0x120
  4303a4:	ret
  4303a8:	cbz	x24, 4303bc <ferror@plt+0x2cb1c>
  4303ac:	mov	x0, x25
  4303b0:	mov	x1, x24
  4303b4:	bl	434088 <ferror@plt+0x307e8>
  4303b8:	cbz	w0, 430380 <ferror@plt+0x2cae0>
  4303bc:	ldr	x8, [x28, #8]
  4303c0:	ldr	w9, [x8, #8]
  4303c4:	cmp	w9, #0x1
  4303c8:	b.ne	430588 <ferror@plt+0x2cce8>  // b.any
  4303cc:	ldr	x9, [sp, #16]
  4303d0:	cmp	x9, #0x0
  4303d4:	b.le	430584 <ferror@plt+0x2cce4>
  4303d8:	ldr	x23, [sp, #24]
  4303dc:	adrp	x24, 469000 <_bfd_std_section+0x3110>
  4303e0:	mov	x22, xzr
  4303e4:	mov	w26, #0x18                  	// #24
  4303e8:	add	x20, x23, x9, lsl #3
  4303ec:	adrp	x27, 469000 <_bfd_std_section+0x3110>
  4303f0:	add	x24, x24, #0xb0
  4303f4:	ldr	x8, [x8, #528]
  4303f8:	ldr	x1, [x23]
  4303fc:	sub	x2, x29, #0x30
  430400:	mov	x0, x28
  430404:	blr	x8
  430408:	ldurb	w8, [x29, #-40]
  43040c:	cmp	w8, #0x2d
  430410:	b.ne	430570 <ferror@plt+0x2ccd0>  // b.any
  430414:	cbnz	x22, 430434 <ferror@plt+0x2cb94>
  430418:	ldp	x4, x3, [sp, #16]
  43041c:	mov	x0, x25
  430420:	mov	x1, x28
  430424:	mov	w2, wzr
  430428:	bl	433fd8 <ferror@plt+0x30738>
  43042c:	mov	x22, x0
  430430:	cbz	x0, 430380 <ferror@plt+0x2cae0>
  430434:	ldur	x19, [x29, #-32]
  430438:	cbz	x19, 430380 <ferror@plt+0x2cae0>
  43043c:	ldrb	w8, [x19]
  430440:	cbz	w8, 430380 <ferror@plt+0x2cae0>
  430444:	mov	x0, x19
  430448:	bl	402fd0 <strlen@plt>
  43044c:	cbz	x0, 4304d4 <ferror@plt+0x2cc34>
  430450:	mov	x21, xzr
  430454:	add	x25, x23, #0x8
  430458:	b	430470 <ferror@plt+0x2cbd0>
  43045c:	mov	x0, x19
  430460:	bl	402fd0 <strlen@plt>
  430464:	add	x25, x25, #0x8
  430468:	mov	x21, x19
  43046c:	cbz	x0, 4304d0 <ferror@plt+0x2cc30>
  430470:	cmp	x25, x20
  430474:	b.cs	4304d0 <ferror@plt+0x2cc30>  // b.hs, b.nlast
  430478:	add	x8, x0, x19
  43047c:	ldurb	w8, [x8, #-1]
  430480:	cmp	w8, #0x5c
  430484:	b.ne	4304d0 <ferror@plt+0x2cc30>  // b.any
  430488:	mov	x0, x19
  43048c:	bl	4032c0 <xstrdup@plt>
  430490:	mov	x23, x0
  430494:	bl	402fd0 <strlen@plt>
  430498:	add	x8, x0, x23
  43049c:	sturb	wzr, [x8, #-1]
  4304a0:	ldr	x8, [x25]
  4304a4:	mov	x0, x23
  4304a8:	mov	x2, xzr
  4304ac:	ldr	x1, [x8, #8]
  4304b0:	bl	403200 <concat@plt>
  4304b4:	mov	x19, x0
  4304b8:	mov	x0, x23
  4304bc:	bl	403510 <free@plt>
  4304c0:	cbz	x21, 43045c <ferror@plt+0x2cbbc>
  4304c4:	mov	x0, x21
  4304c8:	bl	403510 <free@plt>
  4304cc:	b	43045c <ferror@plt+0x2cbbc>
  4304d0:	sub	x23, x25, #0x8
  4304d4:	ldrsw	x8, [x27, #560]
  4304d8:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  4304dc:	add	x9, x9, #0xb0
  4304e0:	ldurb	w25, [x29, #-24]
  4304e4:	madd	x9, x8, x26, x9
  4304e8:	ldursh	w21, [x29, #-22]
  4304ec:	ldr	x0, [x9, #16]
  4304f0:	ldur	x26, [x29, #-48]
  4304f4:	stur	x22, [x29, #-56]
  4304f8:	cbz	x0, 430504 <ferror@plt+0x2cc64>
  4304fc:	bl	403510 <free@plt>
  430500:	ldrsw	x8, [x27, #560]
  430504:	mov	w22, #0x18                  	// #24
  430508:	madd	x8, x8, x22, x24
  43050c:	mov	x0, x19
  430510:	stp	w25, w21, [x8]
  430514:	str	x26, [x8, #8]
  430518:	bl	4032c0 <xstrdup@plt>
  43051c:	ldrsw	x8, [x27, #560]
  430520:	ldr	x25, [sp, #56]
  430524:	ldurb	w2, [x29, #-24]
  430528:	ldursh	w3, [x29, #-22]
  43052c:	madd	x9, x8, x22, x24
  430530:	add	w10, w8, #0x1
  430534:	ldp	x22, x4, [x29, #-56]
  430538:	add	w11, w8, #0x10
  43053c:	cmp	w10, #0x0
  430540:	csinc	w8, w11, w8, lt  // lt = tstop
  430544:	and	w8, w8, #0xfffffff0
  430548:	str	x0, [x9, #16]
  43054c:	sub	w8, w10, w8
  430550:	mov	x0, x25
  430554:	mov	x1, x22
  430558:	mov	x5, x19
  43055c:	mov	w26, #0x18                  	// #24
  430560:	str	w8, [x27, #560]
  430564:	bl	434144 <ferror@plt+0x308a4>
  430568:	cbz	w0, 430604 <ferror@plt+0x2cd64>
  43056c:	mov	w21, #0x1                   	// #1
  430570:	add	x23, x23, #0x8
  430574:	cmp	x23, x20
  430578:	b.cs	4305e8 <ferror@plt+0x2cd48>  // b.hs, b.nlast
  43057c:	ldr	x8, [x28, #8]
  430580:	b	4303f4 <ferror@plt+0x2cb54>
  430584:	bl	430794 <ferror@plt+0x2cef4>
  430588:	cbnz	w21, 430384 <ferror@plt+0x2cae4>
  43058c:	ldr	x2, [sp, #16]
  430590:	cmp	x2, #0x1
  430594:	b.lt	4305c0 <ferror@plt+0x2cd20>  // b.tstop
  430598:	ldr	x8, [x28, #8]
  43059c:	ldr	w8, [x8, #8]
  4305a0:	cmp	w8, #0x2
  4305a4:	b.ne	4305c0 <ferror@plt+0x2cd20>  // b.any
  4305a8:	ldr	x1, [sp, #24]
  4305ac:	mov	x0, x28
  4305b0:	mov	x3, x25
  4305b4:	bl	43ac6c <ferror@plt+0x373cc>
  4305b8:	cbnz	w0, 430384 <ferror@plt+0x2cae4>
  4305bc:	b	430380 <ferror@plt+0x2cae0>
  4305c0:	ldr	w8, [sp, #12]
  4305c4:	cbnz	w8, 430380 <ferror@plt+0x2cae0>
  4305c8:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  4305cc:	add	x1, x1, #0x690
  4305d0:	mov	w2, #0x5                   	// #5
  4305d4:	mov	x0, xzr
  4305d8:	bl	403700 <dcgettext@plt>
  4305dc:	ldr	x1, [x28]
  4305e0:	bl	43c210 <ferror@plt+0x38970>
  4305e4:	b	430380 <ferror@plt+0x2cae0>
  4305e8:	bl	430794 <ferror@plt+0x2cef4>
  4305ec:	cbz	x22, 430588 <ferror@plt+0x2cce8>
  4305f0:	mov	x0, x25
  4305f4:	mov	x1, x22
  4305f8:	bl	434088 <ferror@plt+0x307e8>
  4305fc:	cbnz	w0, 430588 <ferror@plt+0x2cce8>
  430600:	b	430380 <ferror@plt+0x2cae0>
  430604:	bl	430610 <ferror@plt+0x2cd70>
  430608:	bl	430794 <ferror@plt+0x2cef4>
  43060c:	b	430380 <ferror@plt+0x2cae0>
  430610:	stp	x29, x30, [sp, #-96]!
  430614:	stp	x26, x25, [sp, #32]
  430618:	adrp	x25, 465000 <_sch_istable+0x1c50>
  43061c:	stp	x20, x19, [sp, #80]
  430620:	ldr	x19, [x25, #3792]
  430624:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  430628:	add	x1, x1, #0x722
  43062c:	mov	w2, #0x5                   	// #5
  430630:	mov	x0, xzr
  430634:	stp	x28, x27, [sp, #16]
  430638:	stp	x24, x23, [sp, #48]
  43063c:	stp	x22, x21, [sp, #64]
  430640:	mov	x29, sp
  430644:	bl	403700 <dcgettext@plt>
  430648:	mov	x1, x0
  43064c:	mov	x0, x19
  430650:	bl	403880 <fprintf@plt>
  430654:	ldr	x3, [x25, #3792]
  430658:	adrp	x0, 44d000 <warn@@Base+0xffcc>
  43065c:	add	x0, x0, #0x744
  430660:	mov	w1, #0x1e                  	// #30
  430664:	mov	w2, #0x1                   	// #1
  430668:	bl	4035b0 <fwrite@plt>
  43066c:	adrp	x26, 469000 <_bfd_std_section+0x3110>
  430670:	ldr	w8, [x26, #560]
  430674:	adrp	x27, 469000 <_bfd_std_section+0x3110>
  430678:	adrp	x21, 442000 <warn@@Base+0x4fcc>
  43067c:	adrp	x22, 44d000 <warn@@Base+0xffcc>
  430680:	add	x27, x27, #0xb0
  430684:	mov	w28, #0x18                  	// #24
  430688:	add	x21, x21, #0x391
  43068c:	add	x22, x22, #0x763
  430690:	mov	w9, w8
  430694:	b	4306c8 <ferror@plt+0x2ce28>
  430698:	ldr	x1, [x25, #3792]
  43069c:	mov	w0, #0xa                   	// #10
  4306a0:	bl	4030c0 <fputc@plt>
  4306a4:	ldr	w8, [x26, #560]
  4306a8:	add	w9, w19, #0x1
  4306ac:	add	w10, w19, #0x10
  4306b0:	cmp	w9, #0x0
  4306b4:	csinc	w10, w10, w19, lt  // lt = tstop
  4306b8:	and	w10, w10, #0xfffffff0
  4306bc:	sub	w9, w9, w10
  4306c0:	cmp	w9, w8
  4306c4:	b.eq	430778 <ferror@plt+0x2ced8>  // b.none
  4306c8:	smaddl	x20, w9, w28, x27
  4306cc:	ldr	x10, [x20, #16]!
  4306d0:	sxtw	x19, w9
  4306d4:	cbz	x10, 4306a8 <ferror@plt+0x2ce08>
  4306d8:	madd	x23, x19, x28, x27
  4306dc:	ldr	w0, [x23]
  4306e0:	bl	403040 <bfd_get_stab_name@plt>
  4306e4:	cbnz	x0, 43070c <ferror@plt+0x2ce6c>
  4306e8:	ldr	w2, [x23]
  4306ec:	ldr	x3, [x25, #3792]
  4306f0:	cbnz	w2, 430724 <ferror@plt+0x2ce84>
  4306f4:	adrp	x0, 442000 <warn@@Base+0x4fcc>
  4306f8:	mov	w1, #0x6                   	// #6
  4306fc:	mov	w2, #0x1                   	// #1
  430700:	add	x0, x0, #0x380
  430704:	bl	4035b0 <fwrite@plt>
  430708:	b	430734 <ferror@plt+0x2ce94>
  43070c:	mov	x2, x0
  430710:	ldr	x0, [x25, #3792]
  430714:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  430718:	add	x1, x1, #0x37b
  43071c:	bl	403880 <fprintf@plt>
  430720:	b	430734 <ferror@plt+0x2ce94>
  430724:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  430728:	mov	x0, x3
  43072c:	add	x1, x1, #0x387
  430730:	bl	403880 <fprintf@plt>
  430734:	madd	x24, x19, x28, x27
  430738:	ldr	x0, [x25, #3792]
  43073c:	ldr	w2, [x24, #4]
  430740:	mov	x1, x21
  430744:	bl	403880 <fprintf@plt>
  430748:	ldr	x0, [x25, #3792]
  43074c:	ldr	x2, [x24, #8]
  430750:	mov	x1, x22
  430754:	bl	403880 <fprintf@plt>
  430758:	ldr	w8, [x23]
  43075c:	cbz	w8, 430698 <ferror@plt+0x2cdf8>
  430760:	ldr	x0, [x25, #3792]
  430764:	ldr	x2, [x20]
  430768:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  43076c:	add	x1, x1, #0x69
  430770:	bl	403880 <fprintf@plt>
  430774:	b	430698 <ferror@plt+0x2cdf8>
  430778:	ldp	x20, x19, [sp, #80]
  43077c:	ldp	x22, x21, [sp, #64]
  430780:	ldp	x24, x23, [sp, #48]
  430784:	ldp	x26, x25, [sp, #32]
  430788:	ldp	x28, x27, [sp, #16]
  43078c:	ldp	x29, x30, [sp], #96
  430790:	ret
  430794:	stp	x29, x30, [sp, #-32]!
  430798:	str	x19, [sp, #16]
  43079c:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  4307a0:	ldr	x0, [x19, #192]
  4307a4:	mov	x29, sp
  4307a8:	cbz	x0, 4307b4 <ferror@plt+0x2cf14>
  4307ac:	bl	403510 <free@plt>
  4307b0:	str	xzr, [x19, #192]
  4307b4:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  4307b8:	ldr	x0, [x19, #216]
  4307bc:	cbz	x0, 4307c8 <ferror@plt+0x2cf28>
  4307c0:	bl	403510 <free@plt>
  4307c4:	str	xzr, [x19, #216]
  4307c8:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  4307cc:	ldr	x0, [x19, #240]
  4307d0:	cbz	x0, 4307dc <ferror@plt+0x2cf3c>
  4307d4:	bl	403510 <free@plt>
  4307d8:	str	xzr, [x19, #240]
  4307dc:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  4307e0:	ldr	x0, [x19, #264]
  4307e4:	cbz	x0, 4307f0 <ferror@plt+0x2cf50>
  4307e8:	bl	403510 <free@plt>
  4307ec:	str	xzr, [x19, #264]
  4307f0:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  4307f4:	ldr	x0, [x19, #288]
  4307f8:	cbz	x0, 430804 <ferror@plt+0x2cf64>
  4307fc:	bl	403510 <free@plt>
  430800:	str	xzr, [x19, #288]
  430804:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  430808:	ldr	x0, [x19, #312]
  43080c:	cbz	x0, 430818 <ferror@plt+0x2cf78>
  430810:	bl	403510 <free@plt>
  430814:	str	xzr, [x19, #312]
  430818:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  43081c:	ldr	x0, [x19, #336]
  430820:	cbz	x0, 43082c <ferror@plt+0x2cf8c>
  430824:	bl	403510 <free@plt>
  430828:	str	xzr, [x19, #336]
  43082c:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  430830:	ldr	x0, [x19, #360]
  430834:	cbz	x0, 430840 <ferror@plt+0x2cfa0>
  430838:	bl	403510 <free@plt>
  43083c:	str	xzr, [x19, #360]
  430840:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  430844:	ldr	x0, [x19, #384]
  430848:	cbz	x0, 430854 <ferror@plt+0x2cfb4>
  43084c:	bl	403510 <free@plt>
  430850:	str	xzr, [x19, #384]
  430854:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  430858:	ldr	x0, [x19, #408]
  43085c:	cbz	x0, 430868 <ferror@plt+0x2cfc8>
  430860:	bl	403510 <free@plt>
  430864:	str	xzr, [x19, #408]
  430868:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  43086c:	ldr	x0, [x19, #432]
  430870:	cbz	x0, 43087c <ferror@plt+0x2cfdc>
  430874:	bl	403510 <free@plt>
  430878:	str	xzr, [x19, #432]
  43087c:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  430880:	ldr	x0, [x19, #456]
  430884:	cbz	x0, 430890 <ferror@plt+0x2cff0>
  430888:	bl	403510 <free@plt>
  43088c:	str	xzr, [x19, #456]
  430890:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  430894:	ldr	x0, [x19, #480]
  430898:	cbz	x0, 4308a4 <ferror@plt+0x2d004>
  43089c:	bl	403510 <free@plt>
  4308a0:	str	xzr, [x19, #480]
  4308a4:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  4308a8:	ldr	x0, [x19, #504]
  4308ac:	cbz	x0, 4308b8 <ferror@plt+0x2d018>
  4308b0:	bl	403510 <free@plt>
  4308b4:	str	xzr, [x19, #504]
  4308b8:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  4308bc:	ldr	x0, [x19, #528]
  4308c0:	cbz	x0, 4308cc <ferror@plt+0x2d02c>
  4308c4:	bl	403510 <free@plt>
  4308c8:	str	xzr, [x19, #528]
  4308cc:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  4308d0:	ldr	x0, [x19, #552]
  4308d4:	cbz	x0, 4308e0 <ferror@plt+0x2d040>
  4308d8:	bl	403510 <free@plt>
  4308dc:	str	xzr, [x19, #552]
  4308e0:	ldr	x19, [sp, #16]
  4308e4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  4308e8:	str	wzr, [x8, #560]
  4308ec:	ldp	x29, x30, [sp], #32
  4308f0:	ret
  4308f4:	stp	x29, x30, [sp, #-16]!
  4308f8:	mov	w0, #0x60                  	// #96
  4308fc:	mov	x29, sp
  430900:	bl	403290 <xmalloc@plt>
  430904:	movi	v0.2d, #0x0
  430908:	stp	q0, q0, [x0]
  43090c:	stp	q0, q0, [x0, #32]
  430910:	stp	q0, q0, [x0, #64]
  430914:	ldp	x29, x30, [sp], #16
  430918:	ret
  43091c:	stp	x29, x30, [sp, #-48]!
  430920:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  430924:	stp	x20, x19, [sp, #32]
  430928:	mov	x19, x0
  43092c:	add	x8, x8, #0x620
  430930:	cmp	x1, #0x0
  430934:	mov	w0, #0x18                  	// #24
  430938:	str	x21, [sp, #16]
  43093c:	mov	x29, sp
  430940:	csel	x21, x8, x1, eq  // eq = none
  430944:	bl	403290 <xmalloc@plt>
  430948:	mov	x20, x0
  43094c:	stp	x21, xzr, [x0, #8]
  430950:	str	xzr, [x0]
  430954:	mov	w0, #0x18                  	// #24
  430958:	bl	403290 <xmalloc@plt>
  43095c:	stp	x20, xzr, [x0, #8]
  430960:	str	xzr, [x0]
  430964:	ldr	x8, [x19, #8]
  430968:	str	x20, [x19, #16]
  43096c:	cbnz	x8, 43097c <ferror@plt+0x2d0dc>
  430970:	ldr	x8, [x19]
  430974:	cbnz	x8, 4309a0 <ferror@plt+0x2d100>
  430978:	mov	x8, x19
  43097c:	str	x0, [x8]
  430980:	str	x0, [x19, #8]
  430984:	stp	xzr, xzr, [x19, #32]
  430988:	str	xzr, [x19, #24]
  43098c:	ldp	x20, x19, [sp, #32]
  430990:	ldr	x21, [sp, #16]
  430994:	mov	w0, #0x1                   	// #1
  430998:	ldp	x29, x30, [sp], #48
  43099c:	ret
  4309a0:	adrp	x0, 44d000 <warn@@Base+0xffcc>
  4309a4:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  4309a8:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  4309ac:	add	x0, x0, #0x8a4
  4309b0:	add	x1, x1, #0x8b8
  4309b4:	add	x3, x3, #0x8cf
  4309b8:	mov	w2, #0x2bb                 	// #699
  4309bc:	bl	4037c0 <__assert_fail@plt>
  4309c0:	stp	x29, x30, [sp, #-48]!
  4309c4:	stp	x20, x19, [sp, #32]
  4309c8:	ldr	x8, [x0, #8]
  4309cc:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  4309d0:	add	x9, x9, #0x620
  4309d4:	cmp	x1, #0x0
  4309d8:	csel	x20, x9, x1, eq  // eq = none
  4309dc:	str	x21, [sp, #16]
  4309e0:	mov	x29, sp
  4309e4:	cbz	x8, 430a50 <ferror@plt+0x2d1b0>
  4309e8:	ldr	x21, [x8, #8]
  4309ec:	mov	x19, x0
  4309f0:	cbz	x21, 430a0c <ferror@plt+0x2d16c>
  4309f4:	ldr	x0, [x21, #8]
  4309f8:	mov	x1, x20
  4309fc:	bl	4030d0 <filename_cmp@plt>
  430a00:	cbz	w0, 430a38 <ferror@plt+0x2d198>
  430a04:	ldr	x21, [x21]
  430a08:	cbnz	x21, 4309f4 <ferror@plt+0x2d154>
  430a0c:	mov	w0, #0x18                  	// #24
  430a10:	bl	403290 <xmalloc@plt>
  430a14:	stp	x20, xzr, [x0, #8]
  430a18:	str	xzr, [x0]
  430a1c:	ldr	x8, [x19, #16]
  430a20:	mov	x9, x8
  430a24:	ldr	x8, [x8]
  430a28:	cbnz	x8, 430a20 <ferror@plt+0x2d180>
  430a2c:	str	x0, [x9]
  430a30:	str	x0, [x19, #16]
  430a34:	b	430a3c <ferror@plt+0x2d19c>
  430a38:	str	x21, [x19, #16]
  430a3c:	mov	w0, #0x1                   	// #1
  430a40:	ldp	x20, x19, [sp, #32]
  430a44:	ldr	x21, [sp, #16]
  430a48:	ldp	x29, x30, [sp], #48
  430a4c:	ret
  430a50:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  430a54:	add	x1, x1, #0x904
  430a58:	mov	w2, #0x5                   	// #5
  430a5c:	mov	x0, xzr
  430a60:	bl	403700 <dcgettext@plt>
  430a64:	adrp	x8, 465000 <_sch_istable+0x1c50>
  430a68:	ldr	x8, [x8, #3792]
  430a6c:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  430a70:	mov	x2, x0
  430a74:	add	x1, x1, #0x343
  430a78:	mov	x0, x8
  430a7c:	bl	403880 <fprintf@plt>
  430a80:	mov	w0, wzr
  430a84:	b	430a40 <ferror@plt+0x2d1a0>
  430a88:	stp	x29, x30, [sp, #-64]!
  430a8c:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  430a90:	add	x8, x8, #0x620
  430a94:	cmp	x1, #0x0
  430a98:	stp	x24, x23, [sp, #16]
  430a9c:	csel	x24, x8, x1, eq  // eq = none
  430aa0:	stp	x22, x21, [sp, #32]
  430aa4:	stp	x20, x19, [sp, #48]
  430aa8:	mov	x29, sp
  430aac:	cbz	x2, 430b94 <ferror@plt+0x2d2f4>
  430ab0:	ldr	x8, [x0, #8]
  430ab4:	mov	x22, x0
  430ab8:	cbz	x8, 430b64 <ferror@plt+0x2d2c4>
  430abc:	mov	w0, #0x18                  	// #24
  430ac0:	mov	x21, x4
  430ac4:	mov	w20, w3
  430ac8:	mov	x23, x2
  430acc:	bl	403290 <xmalloc@plt>
  430ad0:	mov	x19, x0
  430ad4:	stp	x23, xzr, [x0]
  430ad8:	mov	w0, #0x30                  	// #48
  430adc:	bl	403290 <xmalloc@plt>
  430ae0:	movi	v0.2d, #0x0
  430ae4:	mov	x8, #0xffffffffffffffff    	// #-1
  430ae8:	str	x0, [x19, #16]
  430aec:	stp	q0, q0, [x0, #16]
  430af0:	str	q0, [x0]
  430af4:	stp	x21, x8, [x0, #24]
  430af8:	ldr	x21, [x22, #16]
  430afc:	stp	x19, x0, [x22, #24]
  430b00:	cmp	w20, #0x0
  430b04:	mov	w8, #0x1                   	// #1
  430b08:	mov	w0, #0x28                  	// #40
  430b0c:	cinc	w22, w8, ne  // ne = any
  430b10:	bl	403290 <xmalloc@plt>
  430b14:	movi	v0.2d, #0x0
  430b18:	mov	w8, #0x3                   	// #3
  430b1c:	stp	q0, q0, [x0]
  430b20:	str	xzr, [x0, #32]
  430b24:	str	x24, [x0, #8]
  430b28:	stp	w8, w22, [x0, #20]
  430b2c:	mov	x20, x0
  430b30:	ldr	x0, [x21, #16]
  430b34:	cbnz	x0, 430b48 <ferror@plt+0x2d2a8>
  430b38:	mov	w0, #0x10                  	// #16
  430b3c:	bl	403290 <xmalloc@plt>
  430b40:	stp	xzr, x0, [x0]
  430b44:	str	x0, [x21, #16]
  430b48:	ldr	x8, [x0, #8]
  430b4c:	str	x20, [x8]
  430b50:	str	x20, [x0, #8]
  430b54:	cbz	x20, 430b94 <ferror@plt+0x2d2f4>
  430b58:	mov	w0, #0x1                   	// #1
  430b5c:	str	x19, [x20, #32]
  430b60:	b	430b98 <ferror@plt+0x2d2f8>
  430b64:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  430b68:	add	x1, x1, #0x933
  430b6c:	mov	w2, #0x5                   	// #5
  430b70:	mov	x0, xzr
  430b74:	bl	403700 <dcgettext@plt>
  430b78:	adrp	x8, 465000 <_sch_istable+0x1c50>
  430b7c:	ldr	x8, [x8, #3792]
  430b80:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  430b84:	mov	x2, x0
  430b88:	add	x1, x1, #0x343
  430b8c:	mov	x0, x8
  430b90:	bl	403880 <fprintf@plt>
  430b94:	mov	w0, wzr
  430b98:	ldp	x20, x19, [sp, #48]
  430b9c:	ldp	x22, x21, [sp, #32]
  430ba0:	ldp	x24, x23, [sp, #16]
  430ba4:	ldp	x29, x30, [sp], #64
  430ba8:	ret
  430bac:	stp	x29, x30, [sp, #-64]!
  430bb0:	stp	x22, x21, [sp, #32]
  430bb4:	mov	x21, x0
  430bb8:	mov	w0, wzr
  430bbc:	str	x23, [sp, #16]
  430bc0:	stp	x20, x19, [sp, #48]
  430bc4:	mov	x29, sp
  430bc8:	cbz	x1, 430c28 <ferror@plt+0x2d388>
  430bcc:	mov	x22, x2
  430bd0:	cbz	x2, 430c28 <ferror@plt+0x2d388>
  430bd4:	ldr	x8, [x21, #8]
  430bd8:	cbz	x8, 430c3c <ferror@plt+0x2d39c>
  430bdc:	ldr	x8, [x21, #24]
  430be0:	cbz	x8, 430c3c <ferror@plt+0x2d39c>
  430be4:	mov	w0, #0x28                  	// #40
  430be8:	mov	x19, x4
  430bec:	mov	w20, w3
  430bf0:	mov	x23, x1
  430bf4:	bl	403290 <xmalloc@plt>
  430bf8:	movi	v0.2d, #0x0
  430bfc:	stp	q0, q0, [x0]
  430c00:	stp	x23, x22, [x0, #8]
  430c04:	str	w20, [x0, #24]
  430c08:	str	x19, [x0, #32]
  430c0c:	ldr	x8, [x21, #24]
  430c10:	add	x8, x8, #0x8
  430c14:	mov	x9, x8
  430c18:	ldr	x8, [x8]
  430c1c:	cbnz	x8, 430c14 <ferror@plt+0x2d374>
  430c20:	str	x0, [x9]
  430c24:	mov	w0, #0x1                   	// #1
  430c28:	ldp	x20, x19, [sp, #48]
  430c2c:	ldp	x22, x21, [sp, #32]
  430c30:	ldr	x23, [sp, #16]
  430c34:	ldp	x29, x30, [sp], #64
  430c38:	ret
  430c3c:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  430c40:	add	x1, x1, #0x965
  430c44:	mov	w2, #0x5                   	// #5
  430c48:	mov	x0, xzr
  430c4c:	bl	403700 <dcgettext@plt>
  430c50:	adrp	x8, 465000 <_sch_istable+0x1c50>
  430c54:	ldr	x8, [x8, #3792]
  430c58:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  430c5c:	mov	x2, x0
  430c60:	add	x1, x1, #0x343
  430c64:	mov	x0, x8
  430c68:	bl	403880 <fprintf@plt>
  430c6c:	mov	w0, wzr
  430c70:	b	430c28 <ferror@plt+0x2d388>
  430c74:	stp	x29, x30, [sp, #-16]!
  430c78:	ldr	x8, [x0, #8]
  430c7c:	mov	x29, sp
  430c80:	cbz	x8, 430cb0 <ferror@plt+0x2d410>
  430c84:	ldr	x8, [x0, #32]
  430c88:	cbz	x8, 430cb0 <ferror@plt+0x2d410>
  430c8c:	ldr	x9, [x0, #24]!
  430c90:	cbz	x9, 430cb0 <ferror@plt+0x2d410>
  430c94:	ldr	x9, [x8, #8]
  430c98:	cbnz	x9, 430cbc <ferror@plt+0x2d41c>
  430c9c:	str	x1, [x8, #32]
  430ca0:	stp	xzr, xzr, [x0]
  430ca4:	mov	w0, #0x1                   	// #1
  430ca8:	ldp	x29, x30, [sp], #16
  430cac:	ret
  430cb0:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  430cb4:	add	x1, x1, #0x991
  430cb8:	b	430cc4 <ferror@plt+0x2d424>
  430cbc:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  430cc0:	add	x1, x1, #0x9b9
  430cc4:	mov	w2, #0x5                   	// #5
  430cc8:	mov	x0, xzr
  430ccc:	bl	403700 <dcgettext@plt>
  430cd0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  430cd4:	ldr	x8, [x8, #3792]
  430cd8:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  430cdc:	mov	x2, x0
  430ce0:	add	x1, x1, #0x343
  430ce4:	mov	x0, x8
  430ce8:	bl	403880 <fprintf@plt>
  430cec:	mov	w0, wzr
  430cf0:	ldp	x29, x30, [sp], #16
  430cf4:	ret
  430cf8:	stp	x29, x30, [sp, #-32]!
  430cfc:	stp	x20, x19, [sp, #16]
  430d00:	ldr	x8, [x0, #8]
  430d04:	mov	x29, sp
  430d08:	cbz	x8, 430d68 <ferror@plt+0x2d4c8>
  430d0c:	ldr	x8, [x0, #32]
  430d10:	mov	x19, x0
  430d14:	cbz	x8, 430d68 <ferror@plt+0x2d4c8>
  430d18:	mov	w0, #0x30                  	// #48
  430d1c:	mov	x20, x1
  430d20:	bl	403290 <xmalloc@plt>
  430d24:	movi	v0.2d, #0x0
  430d28:	stp	q0, q0, [x0]
  430d2c:	str	q0, [x0, #32]
  430d30:	ldr	x8, [x19, #32]
  430d34:	mov	x9, #0xffffffffffffffff    	// #-1
  430d38:	stp	x20, x9, [x0, #24]
  430d3c:	str	x8, [x0, #8]
  430d40:	add	x8, x8, #0x10
  430d44:	mov	x9, x8
  430d48:	ldr	x8, [x8]
  430d4c:	cbnz	x8, 430d44 <ferror@plt+0x2d4a4>
  430d50:	str	x0, [x9]
  430d54:	str	x0, [x19, #32]
  430d58:	mov	w0, #0x1                   	// #1
  430d5c:	ldp	x20, x19, [sp, #16]
  430d60:	ldp	x29, x30, [sp], #32
  430d64:	ret
  430d68:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  430d6c:	add	x1, x1, #0x9e9
  430d70:	mov	w2, #0x5                   	// #5
  430d74:	mov	x0, xzr
  430d78:	bl	403700 <dcgettext@plt>
  430d7c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  430d80:	ldr	x8, [x8, #3792]
  430d84:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  430d88:	mov	x2, x0
  430d8c:	add	x1, x1, #0x343
  430d90:	mov	x0, x8
  430d94:	bl	403880 <fprintf@plt>
  430d98:	mov	w0, wzr
  430d9c:	b	430d5c <ferror@plt+0x2d4bc>
  430da0:	stp	x29, x30, [sp, #-16]!
  430da4:	ldr	x8, [x0, #8]
  430da8:	mov	x29, sp
  430dac:	cbz	x8, 430dd4 <ferror@plt+0x2d534>
  430db0:	ldr	x8, [x0, #32]
  430db4:	cbz	x8, 430dd4 <ferror@plt+0x2d534>
  430db8:	ldr	x9, [x8, #8]
  430dbc:	cbz	x9, 430de0 <ferror@plt+0x2d540>
  430dc0:	str	x1, [x8, #32]
  430dc4:	str	x9, [x0, #32]
  430dc8:	mov	w0, #0x1                   	// #1
  430dcc:	ldp	x29, x30, [sp], #16
  430dd0:	ret
  430dd4:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  430dd8:	add	x1, x1, #0xa0d
  430ddc:	b	430de8 <ferror@plt+0x2d548>
  430de0:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  430de4:	add	x1, x1, #0xa2f
  430de8:	mov	w2, #0x5                   	// #5
  430dec:	mov	x0, xzr
  430df0:	bl	403700 <dcgettext@plt>
  430df4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  430df8:	ldr	x8, [x8, #3792]
  430dfc:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  430e00:	mov	x2, x0
  430e04:	add	x1, x1, #0x343
  430e08:	mov	x0, x8
  430e0c:	bl	403880 <fprintf@plt>
  430e10:	mov	w0, wzr
  430e14:	ldp	x29, x30, [sp], #16
  430e18:	ret
  430e1c:	stp	x29, x30, [sp, #-48]!
  430e20:	stp	x20, x19, [sp, #32]
  430e24:	ldr	x8, [x0, #8]
  430e28:	str	x21, [sp, #16]
  430e2c:	mov	x29, sp
  430e30:	cbz	x8, 430f6c <ferror@plt+0x2d6cc>
  430e34:	ldr	x8, [x0, #40]
  430e38:	mov	x19, x2
  430e3c:	mov	x21, x0
  430e40:	mov	x20, x1
  430e44:	cbz	x8, 430e58 <ferror@plt+0x2d5b8>
  430e48:	ldr	x9, [x8, #8]
  430e4c:	ldr	x10, [x21, #16]
  430e50:	cmp	x9, x10
  430e54:	b.eq	430ebc <ferror@plt+0x2d61c>  // b.none
  430e58:	mov	w0, #0xb0                  	// #176
  430e5c:	bl	403290 <xmalloc@plt>
  430e60:	movi	v0.2d, #0x0
  430e64:	stp	q0, q0, [x0]
  430e68:	stp	q0, q0, [x0, #32]
  430e6c:	stp	q0, q0, [x0, #64]
  430e70:	stp	q0, q0, [x0, #96]
  430e74:	stp	q0, q0, [x0, #128]
  430e78:	str	q0, [x0, #160]
  430e7c:	ldr	x9, [x21, #16]
  430e80:	mov	x8, #0xffffffffffffffff    	// #-1
  430e84:	movi	v0.2d, #0xffffffffffffffff
  430e88:	stp	x8, x19, [x0, #88]
  430e8c:	stur	q0, [x0, #72]
  430e90:	stur	q0, [x0, #56]
  430e94:	stur	q0, [x0, #40]
  430e98:	stp	x9, x20, [x0, #8]
  430e9c:	stur	q0, [x0, #24]
  430ea0:	ldr	x8, [x21, #40]
  430ea4:	cbnz	x8, 430eb0 <ferror@plt+0x2d610>
  430ea8:	ldr	x8, [x21, #8]
  430eac:	add	x8, x8, #0x10
  430eb0:	str	x0, [x8]
  430eb4:	str	x0, [x21, #40]
  430eb8:	b	430fec <ferror@plt+0x2d74c>
  430ebc:	mov	x9, x8
  430ec0:	ldr	x10, [x9, #16]!
  430ec4:	cmn	x10, #0x1
  430ec8:	b.eq	430f64 <ferror@plt+0x2d6c4>  // b.none
  430ecc:	mov	x9, x8
  430ed0:	ldr	x10, [x9, #24]!
  430ed4:	cmn	x10, #0x1
  430ed8:	b.eq	430fa4 <ferror@plt+0x2d704>  // b.none
  430edc:	mov	x9, x8
  430ee0:	ldr	x10, [x9, #32]!
  430ee4:	cmn	x10, #0x1
  430ee8:	b.eq	430fac <ferror@plt+0x2d70c>  // b.none
  430eec:	mov	x9, x8
  430ef0:	ldr	x10, [x9, #40]!
  430ef4:	cmn	x10, #0x1
  430ef8:	b.eq	430fb4 <ferror@plt+0x2d714>  // b.none
  430efc:	mov	x9, x8
  430f00:	ldr	x10, [x9, #48]!
  430f04:	cmn	x10, #0x1
  430f08:	b.eq	430fbc <ferror@plt+0x2d71c>  // b.none
  430f0c:	mov	x9, x8
  430f10:	ldr	x10, [x9, #56]!
  430f14:	cmn	x10, #0x1
  430f18:	b.eq	430fc4 <ferror@plt+0x2d724>  // b.none
  430f1c:	mov	x9, x8
  430f20:	ldr	x10, [x9, #64]!
  430f24:	cmn	x10, #0x1
  430f28:	b.eq	430fcc <ferror@plt+0x2d72c>  // b.none
  430f2c:	mov	x9, x8
  430f30:	ldr	x10, [x9, #72]!
  430f34:	cmn	x10, #0x1
  430f38:	b.eq	430fd4 <ferror@plt+0x2d734>  // b.none
  430f3c:	mov	x9, x8
  430f40:	ldr	x10, [x9, #80]!
  430f44:	cmn	x10, #0x1
  430f48:	b.eq	430fdc <ferror@plt+0x2d73c>  // b.none
  430f4c:	mov	x9, x8
  430f50:	ldr	x10, [x9, #88]!
  430f54:	cmn	x10, #0x1
  430f58:	b.ne	430e58 <ferror@plt+0x2d5b8>  // b.any
  430f5c:	mov	w10, #0x9                   	// #9
  430f60:	b	430fe0 <ferror@plt+0x2d740>
  430f64:	mov	x10, xzr
  430f68:	b	430fe0 <ferror@plt+0x2d740>
  430f6c:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  430f70:	add	x1, x1, #0xa61
  430f74:	mov	w2, #0x5                   	// #5
  430f78:	mov	x0, xzr
  430f7c:	bl	403700 <dcgettext@plt>
  430f80:	adrp	x8, 465000 <_sch_istable+0x1c50>
  430f84:	ldr	x8, [x8, #3792]
  430f88:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  430f8c:	mov	x2, x0
  430f90:	add	x1, x1, #0x343
  430f94:	mov	x0, x8
  430f98:	bl	403880 <fprintf@plt>
  430f9c:	mov	w0, wzr
  430fa0:	b	430ff0 <ferror@plt+0x2d750>
  430fa4:	mov	w10, #0x1                   	// #1
  430fa8:	b	430fe0 <ferror@plt+0x2d740>
  430fac:	mov	w10, #0x2                   	// #2
  430fb0:	b	430fe0 <ferror@plt+0x2d740>
  430fb4:	mov	w10, #0x3                   	// #3
  430fb8:	b	430fe0 <ferror@plt+0x2d740>
  430fbc:	mov	w10, #0x4                   	// #4
  430fc0:	b	430fe0 <ferror@plt+0x2d740>
  430fc4:	mov	w10, #0x5                   	// #5
  430fc8:	b	430fe0 <ferror@plt+0x2d740>
  430fcc:	mov	w10, #0x6                   	// #6
  430fd0:	b	430fe0 <ferror@plt+0x2d740>
  430fd4:	mov	w10, #0x7                   	// #7
  430fd8:	b	430fe0 <ferror@plt+0x2d740>
  430fdc:	mov	w10, #0x8                   	// #8
  430fe0:	add	x8, x8, x10, lsl #3
  430fe4:	str	x20, [x9]
  430fe8:	str	x19, [x8, #96]
  430fec:	mov	w0, #0x1                   	// #1
  430ff0:	ldp	x20, x19, [sp, #32]
  430ff4:	ldr	x21, [sp, #16]
  430ff8:	ldp	x29, x30, [sp], #48
  430ffc:	ret
  431000:	stp	x29, x30, [sp, #-16]!
  431004:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  431008:	add	x1, x1, #0xa84
  43100c:	mov	w2, #0x5                   	// #5
  431010:	mov	x0, xzr
  431014:	mov	x29, sp
  431018:	bl	403700 <dcgettext@plt>
  43101c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  431020:	ldr	x8, [x8, #3792]
  431024:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  431028:	mov	x2, x0
  43102c:	add	x1, x1, #0x343
  431030:	mov	x0, x8
  431034:	bl	403880 <fprintf@plt>
  431038:	mov	w0, wzr
  43103c:	ldp	x29, x30, [sp], #16
  431040:	ret
  431044:	stp	x29, x30, [sp, #-16]!
  431048:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  43104c:	add	x1, x1, #0xaae
  431050:	mov	w2, #0x5                   	// #5
  431054:	mov	x0, xzr
  431058:	mov	x29, sp
  43105c:	bl	403700 <dcgettext@plt>
  431060:	adrp	x8, 465000 <_sch_istable+0x1c50>
  431064:	ldr	x8, [x8, #3792]
  431068:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  43106c:	mov	x2, x0
  431070:	add	x1, x1, #0x343
  431074:	mov	x0, x8
  431078:	bl	403880 <fprintf@plt>
  43107c:	mov	w0, wzr
  431080:	ldp	x29, x30, [sp], #16
  431084:	ret
  431088:	stp	x29, x30, [sp, #-48]!
  43108c:	stp	x22, x21, [sp, #16]
  431090:	stp	x20, x19, [sp, #32]
  431094:	mov	x29, sp
  431098:	cbz	x1, 431154 <ferror@plt+0x2d8b4>
  43109c:	ldr	x8, [x0, #8]
  4310a0:	cbz	x8, 431124 <ferror@plt+0x2d884>
  4310a4:	ldr	x8, [x0, #16]
  4310a8:	cbz	x8, 431124 <ferror@plt+0x2d884>
  4310ac:	ldr	x9, [x0, #32]
  4310b0:	add	x8, x8, #0x10
  4310b4:	mov	w0, #0x28                  	// #40
  4310b8:	mov	x19, x2
  4310bc:	add	x10, x9, #0x28
  4310c0:	cmp	x9, #0x0
  4310c4:	mov	x21, x1
  4310c8:	csel	x22, x8, x10, eq  // eq = none
  4310cc:	bl	403290 <xmalloc@plt>
  4310d0:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  4310d4:	ldr	d1, [x8, #1952]
  4310d8:	movi	v0.2d, #0x0
  4310dc:	stp	q0, q0, [x0]
  4310e0:	str	xzr, [x0, #32]
  4310e4:	str	x21, [x0, #8]
  4310e8:	stur	d1, [x0, #20]
  4310ec:	mov	x20, x0
  4310f0:	ldr	x0, [x22]
  4310f4:	cbnz	x0, 431108 <ferror@plt+0x2d868>
  4310f8:	mov	w0, #0x10                  	// #16
  4310fc:	bl	403290 <xmalloc@plt>
  431100:	stp	xzr, x0, [x0]
  431104:	str	x0, [x22]
  431108:	ldr	x8, [x0, #8]
  43110c:	str	x20, [x8]
  431110:	str	x20, [x0, #8]
  431114:	cbz	x20, 431154 <ferror@plt+0x2d8b4>
  431118:	mov	w0, #0x1                   	// #1
  43111c:	str	x19, [x20, #32]
  431120:	b	431158 <ferror@plt+0x2d8b8>
  431124:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  431128:	add	x1, x1, #0xc10
  43112c:	mov	w2, #0x5                   	// #5
  431130:	mov	x0, xzr
  431134:	bl	403700 <dcgettext@plt>
  431138:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43113c:	ldr	x8, [x8, #3792]
  431140:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  431144:	mov	x2, x0
  431148:	add	x1, x1, #0x343
  43114c:	mov	x0, x8
  431150:	bl	403880 <fprintf@plt>
  431154:	mov	w0, wzr
  431158:	ldp	x20, x19, [sp, #32]
  43115c:	ldp	x22, x21, [sp, #16]
  431160:	ldp	x29, x30, [sp], #48
  431164:	ret
  431168:	str	d8, [sp, #-48]!
  43116c:	stp	x29, x30, [sp, #8]
  431170:	str	x21, [sp, #24]
  431174:	stp	x20, x19, [sp, #32]
  431178:	mov	x29, sp
  43117c:	cbz	x1, 431238 <ferror@plt+0x2d998>
  431180:	ldr	x8, [x0, #8]
  431184:	cbz	x8, 431208 <ferror@plt+0x2d968>
  431188:	ldr	x8, [x0, #16]
  43118c:	cbz	x8, 431208 <ferror@plt+0x2d968>
  431190:	ldr	x9, [x0, #32]
  431194:	add	x8, x8, #0x10
  431198:	mov	w0, #0x28                  	// #40
  43119c:	mov	v8.16b, v0.16b
  4311a0:	add	x10, x9, #0x28
  4311a4:	cmp	x9, #0x0
  4311a8:	mov	x20, x1
  4311ac:	csel	x21, x8, x10, eq  // eq = none
  4311b0:	bl	403290 <xmalloc@plt>
  4311b4:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  4311b8:	ldr	d1, [x8, #1960]
  4311bc:	movi	v0.2d, #0x0
  4311c0:	stp	q0, q0, [x0]
  4311c4:	str	xzr, [x0, #32]
  4311c8:	str	x20, [x0, #8]
  4311cc:	stur	d1, [x0, #20]
  4311d0:	mov	x19, x0
  4311d4:	ldr	x0, [x21]
  4311d8:	cbnz	x0, 4311ec <ferror@plt+0x2d94c>
  4311dc:	mov	w0, #0x10                  	// #16
  4311e0:	bl	403290 <xmalloc@plt>
  4311e4:	stp	xzr, x0, [x0]
  4311e8:	str	x0, [x21]
  4311ec:	ldr	x8, [x0, #8]
  4311f0:	str	x19, [x8]
  4311f4:	str	x19, [x0, #8]
  4311f8:	cbz	x19, 431238 <ferror@plt+0x2d998>
  4311fc:	mov	w0, #0x1                   	// #1
  431200:	str	d8, [x19, #32]
  431204:	b	43123c <ferror@plt+0x2d99c>
  431208:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  43120c:	add	x1, x1, #0xc10
  431210:	mov	w2, #0x5                   	// #5
  431214:	mov	x0, xzr
  431218:	bl	403700 <dcgettext@plt>
  43121c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  431220:	ldr	x8, [x8, #3792]
  431224:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  431228:	mov	x2, x0
  43122c:	add	x1, x1, #0x343
  431230:	mov	x0, x8
  431234:	bl	403880 <fprintf@plt>
  431238:	mov	w0, wzr
  43123c:	ldp	x20, x19, [sp, #32]
  431240:	ldr	x21, [sp, #24]
  431244:	ldp	x29, x30, [sp, #8]
  431248:	ldr	d8, [sp], #48
  43124c:	ret
  431250:	stp	x29, x30, [sp, #-64]!
  431254:	mov	x8, x0
  431258:	mov	w0, wzr
  43125c:	str	x23, [sp, #16]
  431260:	stp	x22, x21, [sp, #32]
  431264:	stp	x20, x19, [sp, #48]
  431268:	mov	x29, sp
  43126c:	cbz	x1, 431340 <ferror@plt+0x2daa0>
  431270:	mov	x20, x2
  431274:	cbz	x2, 431340 <ferror@plt+0x2daa0>
  431278:	ldr	x9, [x8, #8]
  43127c:	cbz	x9, 43130c <ferror@plt+0x2da6c>
  431280:	ldr	x9, [x8, #16]
  431284:	cbz	x9, 43130c <ferror@plt+0x2da6c>
  431288:	ldr	x8, [x8, #32]
  43128c:	add	x9, x9, #0x10
  431290:	mov	w0, #0x28                  	// #40
  431294:	mov	x19, x3
  431298:	add	x10, x8, #0x28
  43129c:	cmp	x8, #0x0
  4312a0:	mov	x22, x1
  4312a4:	csel	x23, x9, x10, eq  // eq = none
  4312a8:	bl	403290 <xmalloc@plt>
  4312ac:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  4312b0:	ldr	d1, [x8, #1968]
  4312b4:	movi	v0.2d, #0x0
  4312b8:	stp	q0, q0, [x0]
  4312bc:	str	xzr, [x0, #32]
  4312c0:	str	x22, [x0, #8]
  4312c4:	stur	d1, [x0, #20]
  4312c8:	mov	x21, x0
  4312cc:	ldr	x0, [x23]
  4312d0:	cbnz	x0, 4312e4 <ferror@plt+0x2da44>
  4312d4:	mov	w0, #0x10                  	// #16
  4312d8:	bl	403290 <xmalloc@plt>
  4312dc:	stp	xzr, x0, [x0]
  4312e0:	str	x0, [x23]
  4312e4:	ldr	x8, [x0, #8]
  4312e8:	str	x21, [x8]
  4312ec:	str	x21, [x0, #8]
  4312f0:	cbz	x21, 43133c <ferror@plt+0x2da9c>
  4312f4:	mov	w0, #0x10                  	// #16
  4312f8:	bl	403290 <xmalloc@plt>
  4312fc:	stp	x20, x19, [x0]
  431300:	str	x0, [x21, #32]
  431304:	mov	w0, #0x1                   	// #1
  431308:	b	431340 <ferror@plt+0x2daa0>
  43130c:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  431310:	add	x1, x1, #0xc10
  431314:	mov	w2, #0x5                   	// #5
  431318:	mov	x0, xzr
  43131c:	bl	403700 <dcgettext@plt>
  431320:	adrp	x8, 465000 <_sch_istable+0x1c50>
  431324:	ldr	x8, [x8, #3792]
  431328:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  43132c:	mov	x2, x0
  431330:	add	x1, x1, #0x343
  431334:	mov	x0, x8
  431338:	bl	403880 <fprintf@plt>
  43133c:	mov	w0, wzr
  431340:	ldp	x20, x19, [sp, #48]
  431344:	ldp	x22, x21, [sp, #32]
  431348:	ldr	x23, [sp, #16]
  43134c:	ldp	x29, x30, [sp], #64
  431350:	ret
  431354:	stp	x29, x30, [sp, #-16]!
  431358:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  43135c:	add	x1, x1, #0xad6
  431360:	mov	w2, #0x5                   	// #5
  431364:	mov	x0, xzr
  431368:	mov	x29, sp
  43136c:	bl	403700 <dcgettext@plt>
  431370:	adrp	x8, 465000 <_sch_istable+0x1c50>
  431374:	ldr	x8, [x8, #3792]
  431378:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  43137c:	mov	x2, x0
  431380:	add	x1, x1, #0x343
  431384:	mov	x0, x8
  431388:	bl	403880 <fprintf@plt>
  43138c:	mov	w0, wzr
  431390:	ldp	x29, x30, [sp], #16
  431394:	ret
  431398:	stp	x29, x30, [sp, #-80]!
  43139c:	mov	w8, wzr
  4313a0:	str	x25, [sp, #16]
  4313a4:	stp	x24, x23, [sp, #32]
  4313a8:	stp	x22, x21, [sp, #48]
  4313ac:	stp	x20, x19, [sp, #64]
  4313b0:	mov	x29, sp
  4313b4:	cbz	x1, 4314b4 <ferror@plt+0x2dc14>
  4313b8:	mov	x21, x2
  4313bc:	cbz	x2, 4314b4 <ferror@plt+0x2dc14>
  4313c0:	ldr	x8, [x0, #8]
  4313c4:	cbz	x8, 431480 <ferror@plt+0x2dbe0>
  4313c8:	ldr	x8, [x0, #16]
  4313cc:	cbz	x8, 431480 <ferror@plt+0x2dbe0>
  4313d0:	sub	w9, w3, #0x1
  4313d4:	mov	x19, x4
  4313d8:	mov	w20, w3
  4313dc:	mov	x22, x1
  4313e0:	cmp	w9, #0x1
  4313e4:	b.hi	4313fc <ferror@plt+0x2db5c>  // b.pmore
  4313e8:	add	x24, x8, #0x10
  4313ec:	cmp	w20, #0x1
  4313f0:	mov	w8, #0x1                   	// #1
  4313f4:	cinc	w25, w8, eq  // eq = none
  4313f8:	b	431414 <ferror@plt+0x2db74>
  4313fc:	ldr	x9, [x0, #32]
  431400:	add	x8, x8, #0x10
  431404:	mov	w25, wzr
  431408:	add	x10, x9, #0x28
  43140c:	cmp	x9, #0x0
  431410:	csel	x24, x8, x10, eq  // eq = none
  431414:	mov	w0, #0x28                  	// #40
  431418:	bl	403290 <xmalloc@plt>
  43141c:	movi	v0.2d, #0x0
  431420:	mov	w8, #0x2                   	// #2
  431424:	str	xzr, [x0, #32]
  431428:	stp	q0, q0, [x0]
  43142c:	str	x22, [x0, #8]
  431430:	stp	w8, w25, [x0, #20]
  431434:	mov	x23, x0
  431438:	ldr	x0, [x24]
  43143c:	cbnz	x0, 431450 <ferror@plt+0x2dbb0>
  431440:	mov	w0, #0x10                  	// #16
  431444:	bl	403290 <xmalloc@plt>
  431448:	stp	xzr, x0, [x0]
  43144c:	str	x0, [x24]
  431450:	ldr	x8, [x0, #8]
  431454:	str	x23, [x8]
  431458:	str	x23, [x0, #8]
  43145c:	cbz	x23, 4314b0 <ferror@plt+0x2dc10>
  431460:	mov	w0, #0x18                  	// #24
  431464:	bl	403290 <xmalloc@plt>
  431468:	mov	w8, #0x1                   	// #1
  43146c:	stp	xzr, x21, [x0]
  431470:	str	w20, [x0]
  431474:	str	x19, [x0, #16]
  431478:	str	x0, [x23, #32]
  43147c:	b	4314b4 <ferror@plt+0x2dc14>
  431480:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  431484:	add	x1, x1, #0xafa
  431488:	mov	w2, #0x5                   	// #5
  43148c:	mov	x0, xzr
  431490:	bl	403700 <dcgettext@plt>
  431494:	adrp	x8, 465000 <_sch_istable+0x1c50>
  431498:	ldr	x8, [x8, #3792]
  43149c:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  4314a0:	mov	x2, x0
  4314a4:	add	x1, x1, #0x343
  4314a8:	mov	x0, x8
  4314ac:	bl	403880 <fprintf@plt>
  4314b0:	mov	w8, wzr
  4314b4:	ldp	x20, x19, [sp, #64]
  4314b8:	ldp	x22, x21, [sp, #48]
  4314bc:	ldp	x24, x23, [sp, #32]
  4314c0:	ldr	x25, [sp, #16]
  4314c4:	mov	w0, w8
  4314c8:	ldp	x29, x30, [sp], #80
  4314cc:	ret
  4314d0:	stp	x29, x30, [sp, #-48]!
  4314d4:	mov	w0, #0x18                  	// #24
  4314d8:	str	x21, [sp, #16]
  4314dc:	stp	x20, x19, [sp, #32]
  4314e0:	mov	x29, sp
  4314e4:	mov	x19, x2
  4314e8:	mov	x20, x1
  4314ec:	bl	403290 <xmalloc@plt>
  4314f0:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  4314f4:	ldr	d0, [x8, #1976]
  4314f8:	mov	x21, x0
  4314fc:	stp	xzr, xzr, [x0, #8]
  431500:	str	d0, [x0]
  431504:	cbz	x0, 431518 <ferror@plt+0x2dc78>
  431508:	mov	w0, #0x10                  	// #16
  43150c:	bl	403290 <xmalloc@plt>
  431510:	stp	x20, x19, [x0]
  431514:	str	x0, [x21, #16]
  431518:	mov	x0, x21
  43151c:	ldp	x20, x19, [sp, #32]
  431520:	ldr	x21, [sp, #16]
  431524:	ldp	x29, x30, [sp], #48
  431528:	ret
  43152c:	stp	x29, x30, [sp, #-16]!
  431530:	mov	w0, #0x18                  	// #24
  431534:	mov	x29, sp
  431538:	bl	403290 <xmalloc@plt>
  43153c:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  431540:	ldr	d0, [x8, #1984]
  431544:	stp	xzr, xzr, [x0, #8]
  431548:	str	d0, [x0]
  43154c:	ldp	x29, x30, [sp], #16
  431550:	ret
  431554:	stp	x29, x30, [sp, #-32]!
  431558:	mov	w0, #0x18                  	// #24
  43155c:	stp	x20, x19, [sp, #16]
  431560:	mov	x29, sp
  431564:	mov	w19, w2
  431568:	mov	w20, w1
  43156c:	bl	403290 <xmalloc@plt>
  431570:	mov	w8, #0x3                   	// #3
  431574:	stp	xzr, xzr, [x0, #8]
  431578:	stp	w8, w20, [x0]
  43157c:	cbz	x0, 431584 <ferror@plt+0x2dce4>
  431580:	str	w19, [x0, #16]
  431584:	ldp	x20, x19, [sp, #16]
  431588:	ldp	x29, x30, [sp], #32
  43158c:	ret
  431590:	stp	x29, x30, [sp, #-32]!
  431594:	mov	w0, #0x18                  	// #24
  431598:	str	x19, [sp, #16]
  43159c:	mov	x29, sp
  4315a0:	mov	w19, w1
  4315a4:	bl	403290 <xmalloc@plt>
  4315a8:	mov	w8, #0x4                   	// #4
  4315ac:	stp	w8, w19, [x0]
  4315b0:	ldr	x19, [sp, #16]
  4315b4:	stp	xzr, xzr, [x0, #8]
  4315b8:	ldp	x29, x30, [sp], #32
  4315bc:	ret
  4315c0:	stp	x29, x30, [sp, #-32]!
  4315c4:	mov	w0, #0x18                  	// #24
  4315c8:	str	x19, [sp, #16]
  4315cc:	mov	x29, sp
  4315d0:	mov	w19, w1
  4315d4:	bl	403290 <xmalloc@plt>
  4315d8:	mov	w8, #0x6                   	// #6
  4315dc:	stp	w8, w19, [x0]
  4315e0:	ldr	x19, [sp, #16]
  4315e4:	stp	xzr, xzr, [x0, #8]
  4315e8:	ldp	x29, x30, [sp], #32
  4315ec:	ret
  4315f0:	stp	x29, x30, [sp, #-32]!
  4315f4:	mov	w0, #0x18                  	// #24
  4315f8:	str	x19, [sp, #16]
  4315fc:	mov	x29, sp
  431600:	mov	w19, w1
  431604:	bl	403290 <xmalloc@plt>
  431608:	mov	w8, #0x5                   	// #5
  43160c:	stp	w8, w19, [x0]
  431610:	ldr	x19, [sp, #16]
  431614:	stp	xzr, xzr, [x0, #8]
  431618:	ldp	x29, x30, [sp], #32
  43161c:	ret
  431620:	stp	x29, x30, [sp, #-48]!
  431624:	cmp	w1, #0x0
  431628:	mov	w8, #0x7                   	// #7
  43162c:	mov	w0, #0x18                  	// #24
  431630:	stp	x22, x21, [sp, #16]
  431634:	stp	x20, x19, [sp, #32]
  431638:	mov	x29, sp
  43163c:	mov	x19, x3
  431640:	mov	x21, x2
  431644:	cinc	w22, w8, eq  // eq = none
  431648:	bl	403290 <xmalloc@plt>
  43164c:	mov	x20, x0
  431650:	stp	xzr, xzr, [x0, #8]
  431654:	stp	w22, w21, [x0]
  431658:	cbz	x0, 431678 <ferror@plt+0x2ddd8>
  43165c:	mov	w0, #0x28                  	// #40
  431660:	bl	403290 <xmalloc@plt>
  431664:	movi	v0.2d, #0x0
  431668:	str	x19, [x0]
  43166c:	stur	q0, [x0, #8]
  431670:	stur	q0, [x0, #24]
  431674:	str	x0, [x20, #16]
  431678:	mov	x0, x20
  43167c:	ldp	x20, x19, [sp, #32]
  431680:	ldp	x22, x21, [sp, #16]
  431684:	ldp	x29, x30, [sp], #48
  431688:	ret
  43168c:	stp	x29, x30, [sp, #-80]!
  431690:	cmp	w1, #0x0
  431694:	mov	w8, #0x9                   	// #9
  431698:	mov	w0, #0x18                  	// #24
  43169c:	stp	x26, x25, [sp, #16]
  4316a0:	stp	x24, x23, [sp, #32]
  4316a4:	stp	x22, x21, [sp, #48]
  4316a8:	stp	x20, x19, [sp, #64]
  4316ac:	mov	x29, sp
  4316b0:	mov	w20, w7
  4316b4:	mov	x19, x6
  4316b8:	mov	x21, x5
  4316bc:	mov	x22, x4
  4316c0:	mov	x24, x3
  4316c4:	mov	x25, x2
  4316c8:	cinc	w26, w8, eq  // eq = none
  4316cc:	bl	403290 <xmalloc@plt>
  4316d0:	mov	x23, x0
  4316d4:	stp	xzr, xzr, [x0, #8]
  4316d8:	stp	w26, w25, [x0]
  4316dc:	cbz	x0, 431710 <ferror@plt+0x2de70>
  4316e0:	mov	w0, #0x28                  	// #40
  4316e4:	bl	403290 <xmalloc@plt>
  4316e8:	movi	v0.2d, #0x0
  4316ec:	str	x24, [x0]
  4316f0:	stur	q0, [x0, #8]
  4316f4:	stur	q0, [x0, #24]
  4316f8:	stp	x22, x21, [x0, #16]
  4316fc:	cbz	w20, 431708 <ferror@plt+0x2de68>
  431700:	str	x23, [x0, #32]
  431704:	b	43170c <ferror@plt+0x2de6c>
  431708:	str	x19, [x0, #32]
  43170c:	str	x0, [x23, #16]
  431710:	mov	x0, x23
  431714:	ldp	x20, x19, [sp, #64]
  431718:	ldp	x22, x21, [sp, #48]
  43171c:	ldp	x24, x23, [sp, #32]
  431720:	ldp	x26, x25, [sp, #16]
  431724:	ldp	x29, x30, [sp], #80
  431728:	ret
  43172c:	stp	x29, x30, [sp, #-48]!
  431730:	mov	w0, #0x18                  	// #24
  431734:	str	x21, [sp, #16]
  431738:	stp	x20, x19, [sp, #32]
  43173c:	mov	x29, sp
  431740:	mov	x19, x2
  431744:	mov	x20, x1
  431748:	bl	403290 <xmalloc@plt>
  43174c:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  431750:	ldr	d0, [x8, #1992]
  431754:	mov	x21, x0
  431758:	stp	xzr, xzr, [x0, #8]
  43175c:	str	d0, [x0]
  431760:	cbz	x0, 431774 <ferror@plt+0x2ded4>
  431764:	mov	w0, #0x10                  	// #16
  431768:	bl	403290 <xmalloc@plt>
  43176c:	stp	x20, x19, [x0]
  431770:	str	x0, [x21, #16]
  431774:	mov	x0, x21
  431778:	ldp	x20, x19, [sp, #32]
  43177c:	ldr	x21, [sp, #16]
  431780:	ldp	x29, x30, [sp], #48
  431784:	ret
  431788:	stp	x29, x30, [sp, #-32]!
  43178c:	str	x19, [sp, #16]
  431790:	mov	x29, sp
  431794:	cbz	x1, 4317cc <ferror@plt+0x2df2c>
  431798:	ldr	x0, [x1, #8]
  43179c:	mov	x19, x1
  4317a0:	cbnz	x0, 4317d0 <ferror@plt+0x2df30>
  4317a4:	mov	w0, #0x18                  	// #24
  4317a8:	bl	403290 <xmalloc@plt>
  4317ac:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  4317b0:	ldr	d0, [x8, #2000]
  4317b4:	stp	xzr, xzr, [x0, #8]
  4317b8:	str	d0, [x0]
  4317bc:	cbz	x0, 4317d0 <ferror@plt+0x2df30>
  4317c0:	str	x19, [x0, #16]
  4317c4:	str	x0, [x19, #8]
  4317c8:	b	4317d0 <ferror@plt+0x2df30>
  4317cc:	mov	x0, xzr
  4317d0:	ldr	x19, [sp, #16]
  4317d4:	ldp	x29, x30, [sp], #32
  4317d8:	ret
  4317dc:	stp	x29, x30, [sp, #-48]!
  4317e0:	stp	x22, x21, [sp, #16]
  4317e4:	stp	x20, x19, [sp, #32]
  4317e8:	mov	x29, sp
  4317ec:	cbz	x1, 431838 <ferror@plt+0x2df98>
  4317f0:	mov	w0, #0x18                  	// #24
  4317f4:	mov	w19, w3
  4317f8:	mov	x20, x2
  4317fc:	mov	x22, x1
  431800:	bl	403290 <xmalloc@plt>
  431804:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  431808:	ldr	d0, [x8, #2008]
  43180c:	mov	x21, x0
  431810:	stp	xzr, xzr, [x0, #8]
  431814:	str	d0, [x0]
  431818:	cbz	x0, 43183c <ferror@plt+0x2df9c>
  43181c:	mov	w0, #0x18                  	// #24
  431820:	bl	403290 <xmalloc@plt>
  431824:	stp	x20, xzr, [x0, #8]
  431828:	str	x22, [x0]
  43182c:	str	w19, [x0, #16]
  431830:	str	x0, [x21, #16]
  431834:	b	43183c <ferror@plt+0x2df9c>
  431838:	mov	x21, xzr
  43183c:	mov	x0, x21
  431840:	ldp	x20, x19, [sp, #32]
  431844:	ldp	x22, x21, [sp, #16]
  431848:	ldp	x29, x30, [sp], #48
  43184c:	ret
  431850:	stp	x29, x30, [sp, #-32]!
  431854:	str	x19, [sp, #16]
  431858:	mov	x29, sp
  43185c:	cbz	x1, 431888 <ferror@plt+0x2dfe8>
  431860:	mov	w0, #0x18                  	// #24
  431864:	mov	x19, x1
  431868:	bl	403290 <xmalloc@plt>
  43186c:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  431870:	ldr	d0, [x8, #2016]
  431874:	stp	xzr, xzr, [x0, #8]
  431878:	str	d0, [x0]
  43187c:	cbz	x0, 43188c <ferror@plt+0x2dfec>
  431880:	str	x19, [x0, #16]
  431884:	b	43188c <ferror@plt+0x2dfec>
  431888:	mov	x0, xzr
  43188c:	ldr	x19, [sp, #16]
  431890:	ldp	x29, x30, [sp], #32
  431894:	ret
  431898:	stp	x29, x30, [sp, #-48]!
  43189c:	stp	x22, x21, [sp, #16]
  4318a0:	stp	x20, x19, [sp, #32]
  4318a4:	mov	x29, sp
  4318a8:	cbz	x1, 4318f0 <ferror@plt+0x2e050>
  4318ac:	mov	w0, #0x18                  	// #24
  4318b0:	mov	x19, x3
  4318b4:	mov	x20, x2
  4318b8:	mov	x22, x1
  4318bc:	bl	403290 <xmalloc@plt>
  4318c0:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  4318c4:	ldr	d0, [x8, #2024]
  4318c8:	mov	x21, x0
  4318cc:	stp	xzr, xzr, [x0, #8]
  4318d0:	str	d0, [x0]
  4318d4:	cbz	x0, 4318f4 <ferror@plt+0x2e054>
  4318d8:	mov	w0, #0x18                  	// #24
  4318dc:	bl	403290 <xmalloc@plt>
  4318e0:	stp	x22, x20, [x0]
  4318e4:	str	x19, [x0, #16]
  4318e8:	str	x0, [x21, #16]
  4318ec:	b	4318f4 <ferror@plt+0x2e054>
  4318f0:	mov	x21, xzr
  4318f4:	mov	x0, x21
  4318f8:	ldp	x20, x19, [sp, #32]
  4318fc:	ldp	x22, x21, [sp, #16]
  431900:	ldp	x29, x30, [sp], #48
  431904:	ret
  431908:	stp	x29, x30, [sp, #-64]!
  43190c:	stp	x24, x23, [sp, #16]
  431910:	mov	x24, xzr
  431914:	stp	x22, x21, [sp, #32]
  431918:	stp	x20, x19, [sp, #48]
  43191c:	mov	x29, sp
  431920:	cbz	x1, 431980 <ferror@plt+0x2e0e0>
  431924:	mov	x22, x2
  431928:	cbz	x2, 431980 <ferror@plt+0x2e0e0>
  43192c:	mov	w0, #0x18                  	// #24
  431930:	mov	w21, w5
  431934:	mov	x19, x4
  431938:	mov	x20, x3
  43193c:	mov	x23, x1
  431940:	bl	403290 <xmalloc@plt>
  431944:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  431948:	ldr	d0, [x8, #2032]
  43194c:	mov	x24, x0
  431950:	stp	xzr, xzr, [x0, #8]
  431954:	str	d0, [x0]
  431958:	cbz	x0, 431980 <ferror@plt+0x2e0e0>
  43195c:	mov	w0, #0x28                  	// #40
  431960:	bl	403290 <xmalloc@plt>
  431964:	movi	v0.2d, #0x0
  431968:	str	xzr, [x0, #32]
  43196c:	str	w21, [x0, #32]
  431970:	stp	q0, q0, [x0]
  431974:	stp	x23, x22, [x0]
  431978:	stp	x20, x19, [x0, #16]
  43197c:	str	x0, [x24, #16]
  431980:	mov	x0, x24
  431984:	ldp	x20, x19, [sp, #48]
  431988:	ldp	x22, x21, [sp, #32]
  43198c:	ldp	x24, x23, [sp, #16]
  431990:	ldp	x29, x30, [sp], #64
  431994:	ret
  431998:	stp	x29, x30, [sp, #-48]!
  43199c:	str	x21, [sp, #16]
  4319a0:	stp	x20, x19, [sp, #32]
  4319a4:	mov	x29, sp
  4319a8:	cbz	x1, 4319ec <ferror@plt+0x2e14c>
  4319ac:	mov	w0, #0x18                  	// #24
  4319b0:	mov	w19, w2
  4319b4:	mov	x21, x1
  4319b8:	bl	403290 <xmalloc@plt>
  4319bc:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  4319c0:	ldr	d0, [x8, #2040]
  4319c4:	mov	x20, x0
  4319c8:	stp	xzr, xzr, [x0, #8]
  4319cc:	str	d0, [x0]
  4319d0:	cbz	x0, 4319f0 <ferror@plt+0x2e150>
  4319d4:	mov	w0, #0x10                  	// #16
  4319d8:	bl	403290 <xmalloc@plt>
  4319dc:	stp	x21, xzr, [x0]
  4319e0:	str	w19, [x0, #8]
  4319e4:	str	x0, [x20, #16]
  4319e8:	b	4319f0 <ferror@plt+0x2e150>
  4319ec:	mov	x20, xzr
  4319f0:	mov	x0, x20
  4319f4:	ldp	x20, x19, [sp, #32]
  4319f8:	ldr	x21, [sp, #16]
  4319fc:	ldp	x29, x30, [sp], #48
  431a00:	ret
  431a04:	stp	x29, x30, [sp, #-48]!
  431a08:	stp	x20, x19, [sp, #32]
  431a0c:	mov	x20, xzr
  431a10:	str	x21, [sp, #16]
  431a14:	mov	x29, sp
  431a18:	cbz	x1, 431a58 <ferror@plt+0x2e1b8>
  431a1c:	mov	x19, x2
  431a20:	cbz	x2, 431a58 <ferror@plt+0x2e1b8>
  431a24:	mov	w0, #0x18                  	// #24
  431a28:	mov	x21, x1
  431a2c:	bl	403290 <xmalloc@plt>
  431a30:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  431a34:	ldr	d0, [x8, #2048]
  431a38:	mov	x20, x0
  431a3c:	stp	xzr, xzr, [x0, #8]
  431a40:	str	d0, [x0]
  431a44:	cbz	x0, 431a58 <ferror@plt+0x2e1b8>
  431a48:	mov	w0, #0x10                  	// #16
  431a4c:	bl	403290 <xmalloc@plt>
  431a50:	stp	x21, x19, [x0]
  431a54:	str	x0, [x20, #16]
  431a58:	mov	x0, x20
  431a5c:	ldp	x20, x19, [sp, #32]
  431a60:	ldr	x21, [sp, #16]
  431a64:	ldp	x29, x30, [sp], #48
  431a68:	ret
  431a6c:	stp	x29, x30, [sp, #-64]!
  431a70:	str	x23, [sp, #16]
  431a74:	stp	x22, x21, [sp, #32]
  431a78:	stp	x20, x19, [sp, #48]
  431a7c:	mov	x29, sp
  431a80:	cbz	x1, 431ad8 <ferror@plt+0x2e238>
  431a84:	mov	w0, #0x18                  	// #24
  431a88:	mov	w19, w4
  431a8c:	mov	x20, x3
  431a90:	mov	x22, x2
  431a94:	mov	x23, x1
  431a98:	bl	403290 <xmalloc@plt>
  431a9c:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  431aa0:	ldr	d0, [x8, #2056]
  431aa4:	mov	x21, x0
  431aa8:	stp	xzr, xzr, [x0, #8]
  431aac:	str	d0, [x0]
  431ab0:	cbz	x0, 431adc <ferror@plt+0x2e23c>
  431ab4:	mov	w0, #0x20                  	// #32
  431ab8:	bl	403290 <xmalloc@plt>
  431abc:	movi	v0.2d, #0x0
  431ac0:	stp	q0, q0, [x0]
  431ac4:	stp	x23, x22, [x0]
  431ac8:	str	x20, [x0, #16]
  431acc:	str	w19, [x0, #24]
  431ad0:	str	x0, [x21, #16]
  431ad4:	b	431adc <ferror@plt+0x2e23c>
  431ad8:	mov	x21, xzr
  431adc:	mov	x0, x21
  431ae0:	ldp	x20, x19, [sp, #48]
  431ae4:	ldp	x22, x21, [sp, #32]
  431ae8:	ldr	x23, [sp, #16]
  431aec:	ldp	x29, x30, [sp], #64
  431af0:	ret
  431af4:	stp	x29, x30, [sp, #-32]!
  431af8:	str	x19, [sp, #16]
  431afc:	mov	x29, sp
  431b00:	cbz	x1, 431b2c <ferror@plt+0x2e28c>
  431b04:	mov	w0, #0x18                  	// #24
  431b08:	mov	x19, x1
  431b0c:	bl	403290 <xmalloc@plt>
  431b10:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  431b14:	ldr	d0, [x8, #2064]
  431b18:	stp	xzr, xzr, [x0, #8]
  431b1c:	str	d0, [x0]
  431b20:	cbz	x0, 431b30 <ferror@plt+0x2e290>
  431b24:	str	x19, [x0, #16]
  431b28:	b	431b30 <ferror@plt+0x2e290>
  431b2c:	mov	x0, xzr
  431b30:	ldr	x19, [sp, #16]
  431b34:	ldp	x29, x30, [sp], #32
  431b38:	ret
  431b3c:	stp	x29, x30, [sp, #-32]!
  431b40:	str	x19, [sp, #16]
  431b44:	mov	x29, sp
  431b48:	cbz	x1, 431b74 <ferror@plt+0x2e2d4>
  431b4c:	mov	w0, #0x18                  	// #24
  431b50:	mov	x19, x1
  431b54:	bl	403290 <xmalloc@plt>
  431b58:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  431b5c:	ldr	d0, [x8, #2072]
  431b60:	stp	xzr, xzr, [x0, #8]
  431b64:	str	d0, [x0]
  431b68:	cbz	x0, 431b78 <ferror@plt+0x2e2d8>
  431b6c:	str	x19, [x0, #16]
  431b70:	b	431b78 <ferror@plt+0x2e2d8>
  431b74:	mov	x0, xzr
  431b78:	ldr	x19, [sp, #16]
  431b7c:	ldp	x29, x30, [sp], #32
  431b80:	ret
  431b84:	stp	x29, x30, [sp, #-48]!
  431b88:	str	x21, [sp, #16]
  431b8c:	stp	x20, x19, [sp, #32]
  431b90:	mov	x29, sp
  431b94:	cbz	x1, 431c10 <ferror@plt+0x2e370>
  431b98:	sub	w8, w2, #0x7
  431b9c:	mov	w21, w2
  431ba0:	cmp	w8, #0x5
  431ba4:	b.cs	431be0 <ferror@plt+0x2e340>  // b.hs, b.nlast
  431ba8:	mov	x20, x0
  431bac:	mov	w0, #0x18                  	// #24
  431bb0:	mov	x19, x1
  431bb4:	bl	403290 <xmalloc@plt>
  431bb8:	stp	xzr, xzr, [x0, #8]
  431bbc:	stp	w21, wzr, [x0]
  431bc0:	cbz	x0, 431c10 <ferror@plt+0x2e370>
  431bc4:	mov	x2, x0
  431bc8:	mov	x0, x20
  431bcc:	mov	x1, x19
  431bd0:	ldp	x20, x19, [sp, #32]
  431bd4:	ldr	x21, [sp, #16]
  431bd8:	ldp	x29, x30, [sp], #48
  431bdc:	b	431c24 <ferror@plt+0x2e384>
  431be0:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  431be4:	add	x1, x1, #0xb21
  431be8:	mov	w2, #0x5                   	// #5
  431bec:	mov	x0, xzr
  431bf0:	bl	403700 <dcgettext@plt>
  431bf4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  431bf8:	ldr	x8, [x8, #3792]
  431bfc:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  431c00:	mov	x2, x0
  431c04:	add	x1, x1, #0x343
  431c08:	mov	x0, x8
  431c0c:	bl	403880 <fprintf@plt>
  431c10:	ldp	x20, x19, [sp, #32]
  431c14:	ldr	x21, [sp, #16]
  431c18:	mov	x0, xzr
  431c1c:	ldp	x29, x30, [sp], #48
  431c20:	ret
  431c24:	stp	x29, x30, [sp, #-64]!
  431c28:	stp	x20, x19, [sp, #48]
  431c2c:	mov	x19, xzr
  431c30:	str	x23, [sp, #16]
  431c34:	stp	x22, x21, [sp, #32]
  431c38:	mov	x29, sp
  431c3c:	cbz	x1, 431d54 <ferror@plt+0x2e4b4>
  431c40:	mov	x21, x2
  431c44:	cbz	x2, 431d54 <ferror@plt+0x2e4b4>
  431c48:	ldr	x8, [x0, #16]
  431c4c:	mov	x23, x0
  431c50:	cbz	x8, 431d20 <ferror@plt+0x2e480>
  431c54:	ldr	w8, [x21]
  431c58:	mov	x20, x1
  431c5c:	cmp	w8, #0x17
  431c60:	b.ne	431c8c <ferror@plt+0x2e3ec>  // b.any
  431c64:	ldr	x8, [x21, #16]
  431c68:	mov	x1, x20
  431c6c:	ldr	x8, [x8]
  431c70:	ldr	x0, [x8, #8]
  431c74:	bl	4034a0 <strcmp@plt>
  431c78:	mov	x19, x21
  431c7c:	cbz	w0, 431d54 <ferror@plt+0x2e4b4>
  431c80:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  431c84:	add	x1, x1, #0xb8e
  431c88:	b	431d28 <ferror@plt+0x2e488>
  431c8c:	mov	w0, #0x18                  	// #24
  431c90:	bl	403290 <xmalloc@plt>
  431c94:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  431c98:	ldr	d0, [x8, #2080]
  431c9c:	mov	x19, x0
  431ca0:	stp	xzr, xzr, [x0, #8]
  431ca4:	str	d0, [x0]
  431ca8:	cbz	x0, 431d54 <ferror@plt+0x2e4b4>
  431cac:	mov	w0, #0x10                  	// #16
  431cb0:	bl	403290 <xmalloc@plt>
  431cb4:	stp	xzr, x21, [x0]
  431cb8:	str	x0, [x19, #16]
  431cbc:	ldr	x23, [x23, #16]
  431cc0:	mov	x22, x0
  431cc4:	mov	w0, #0x28                  	// #40
  431cc8:	bl	403290 <xmalloc@plt>
  431ccc:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  431cd0:	ldr	d1, [x8, #2088]
  431cd4:	movi	v0.2d, #0x0
  431cd8:	stp	q0, q0, [x0]
  431cdc:	str	xzr, [x0, #32]
  431ce0:	str	x20, [x0, #8]
  431ce4:	stur	d1, [x0, #20]
  431ce8:	mov	x21, x0
  431cec:	ldr	x0, [x23, #16]
  431cf0:	cbnz	x0, 431d04 <ferror@plt+0x2e464>
  431cf4:	mov	w0, #0x10                  	// #16
  431cf8:	bl	403290 <xmalloc@plt>
  431cfc:	stp	xzr, x0, [x0]
  431d00:	str	x0, [x23, #16]
  431d04:	ldr	x8, [x0, #8]
  431d08:	str	x21, [x8]
  431d0c:	str	x21, [x0, #8]
  431d10:	cbz	x21, 431d50 <ferror@plt+0x2e4b0>
  431d14:	str	x19, [x21, #32]
  431d18:	str	x21, [x22]
  431d1c:	b	431d54 <ferror@plt+0x2e4b4>
  431d20:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  431d24:	add	x1, x1, #0xb6e
  431d28:	mov	w2, #0x5                   	// #5
  431d2c:	mov	x0, xzr
  431d30:	bl	403700 <dcgettext@plt>
  431d34:	adrp	x8, 465000 <_sch_istable+0x1c50>
  431d38:	ldr	x8, [x8, #3792]
  431d3c:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  431d40:	mov	x2, x0
  431d44:	add	x1, x1, #0x343
  431d48:	mov	x0, x8
  431d4c:	bl	403880 <fprintf@plt>
  431d50:	mov	x19, xzr
  431d54:	mov	x0, x19
  431d58:	ldp	x20, x19, [sp, #48]
  431d5c:	ldp	x22, x21, [sp, #32]
  431d60:	ldr	x23, [sp, #16]
  431d64:	ldp	x29, x30, [sp], #64
  431d68:	ret
  431d6c:	stp	x29, x30, [sp, #-48]!
  431d70:	mov	w0, #0x18                  	// #24
  431d74:	stp	x22, x21, [sp, #16]
  431d78:	stp	x20, x19, [sp, #32]
  431d7c:	mov	x29, sp
  431d80:	mov	w19, w4
  431d84:	mov	w20, w3
  431d88:	mov	x21, x2
  431d8c:	mov	x22, x1
  431d90:	bl	403290 <xmalloc@plt>
  431d94:	stp	xzr, xzr, [x0, #8]
  431d98:	str	x22, [x0]
  431d9c:	stp	w21, w20, [x0, #8]
  431da0:	str	w19, [x0, #16]
  431da4:	ldp	x20, x19, [sp, #32]
  431da8:	ldp	x22, x21, [sp, #16]
  431dac:	ldp	x29, x30, [sp], #48
  431db0:	ret
  431db4:	stp	x29, x30, [sp, #-64]!
  431db8:	mov	w0, #0x20                  	// #32
  431dbc:	str	x23, [sp, #16]
  431dc0:	stp	x22, x21, [sp, #32]
  431dc4:	stp	x20, x19, [sp, #48]
  431dc8:	mov	x29, sp
  431dcc:	mov	w19, w5
  431dd0:	mov	x20, x4
  431dd4:	mov	x21, x3
  431dd8:	mov	x22, x2
  431ddc:	mov	x23, x1
  431de0:	bl	403290 <xmalloc@plt>
  431de4:	stp	x23, x22, [x0]
  431de8:	stp	w21, w20, [x0, #24]
  431dec:	stp	w19, wzr, [x0, #16]
  431df0:	ldp	x20, x19, [sp, #48]
  431df4:	ldp	x22, x21, [sp, #32]
  431df8:	ldr	x23, [sp, #16]
  431dfc:	ldp	x29, x30, [sp], #64
  431e00:	ret
  431e04:	stp	x29, x30, [sp, #-48]!
  431e08:	mov	w0, #0x20                  	// #32
  431e0c:	stp	x22, x21, [sp, #16]
  431e10:	stp	x20, x19, [sp, #32]
  431e14:	mov	x29, sp
  431e18:	mov	w19, w4
  431e1c:	mov	x20, x3
  431e20:	mov	x21, x2
  431e24:	mov	x22, x1
  431e28:	bl	403290 <xmalloc@plt>
  431e2c:	mov	w8, #0x1                   	// #1
  431e30:	stp	x22, x21, [x0]
  431e34:	str	x20, [x0, #24]
  431e38:	stp	w19, w8, [x0, #16]
  431e3c:	ldp	x20, x19, [sp, #32]
  431e40:	ldp	x22, x21, [sp, #16]
  431e44:	ldp	x29, x30, [sp], #48
  431e48:	ret
  431e4c:	stp	x29, x30, [sp, #-32]!
  431e50:	mov	w0, #0x10                  	// #16
  431e54:	stp	x20, x19, [sp, #16]
  431e58:	mov	x29, sp
  431e5c:	mov	x19, x2
  431e60:	mov	x20, x1
  431e64:	bl	403290 <xmalloc@plt>
  431e68:	stp	x20, x19, [x0]
  431e6c:	ldp	x20, x19, [sp, #16]
  431e70:	ldp	x29, x30, [sp], #32
  431e74:	ret
  431e78:	stp	x29, x30, [sp, #-80]!
  431e7c:	mov	w0, #0x30                  	// #48
  431e80:	str	x25, [sp, #16]
  431e84:	stp	x24, x23, [sp, #32]
  431e88:	stp	x22, x21, [sp, #48]
  431e8c:	stp	x20, x19, [sp, #64]
  431e90:	mov	x29, sp
  431e94:	mov	x19, x7
  431e98:	mov	x20, x6
  431e9c:	mov	w21, w5
  431ea0:	mov	w22, w4
  431ea4:	mov	w23, w3
  431ea8:	mov	x24, x2
  431eac:	mov	x25, x1
  431eb0:	bl	403290 <xmalloc@plt>
  431eb4:	movi	v0.2d, #0x0
  431eb8:	stp	q0, q0, [x0]
  431ebc:	stp	x25, x24, [x0]
  431ec0:	stp	w23, w22, [x0, #16]
  431ec4:	str	w21, [x0, #24]
  431ec8:	stp	x20, x19, [x0, #32]
  431ecc:	ldp	x20, x19, [sp, #64]
  431ed0:	ldp	x22, x21, [sp, #48]
  431ed4:	ldp	x24, x23, [sp, #32]
  431ed8:	ldr	x25, [sp, #16]
  431edc:	ldp	x29, x30, [sp], #80
  431ee0:	ret
  431ee4:	stp	x29, x30, [sp, #-64]!
  431ee8:	mov	w0, #0x30                  	// #48
  431eec:	str	x23, [sp, #16]
  431ef0:	stp	x22, x21, [sp, #32]
  431ef4:	stp	x20, x19, [sp, #48]
  431ef8:	mov	x29, sp
  431efc:	mov	w19, w5
  431f00:	mov	w20, w4
  431f04:	mov	w21, w3
  431f08:	mov	x22, x2
  431f0c:	mov	x23, x1
  431f10:	bl	403290 <xmalloc@plt>
  431f14:	movi	v0.2d, #0x0
  431f18:	stp	q0, q0, [x0]
  431f1c:	stp	x23, x22, [x0]
  431f20:	stp	w21, w20, [x0, #16]
  431f24:	str	w19, [x0, #24]
  431f28:	ldp	x20, x19, [sp, #48]
  431f2c:	ldp	x22, x21, [sp, #32]
  431f30:	ldr	x23, [sp, #16]
  431f34:	mov	x8, #0xffffffffffffffff    	// #-1
  431f38:	str	q0, [x0, #32]
  431f3c:	str	x8, [x0, #32]
  431f40:	ldp	x29, x30, [sp], #64
  431f44:	ret
  431f48:	stp	x29, x30, [sp, #-64]!
  431f4c:	stp	x20, x19, [sp, #48]
  431f50:	mov	x19, xzr
  431f54:	str	x23, [sp, #16]
  431f58:	stp	x22, x21, [sp, #32]
  431f5c:	mov	x29, sp
  431f60:	cbz	x1, 43204c <ferror@plt+0x2e7ac>
  431f64:	mov	x23, x2
  431f68:	cbz	x2, 43204c <ferror@plt+0x2e7ac>
  431f6c:	ldr	x8, [x0, #8]
  431f70:	mov	x22, x0
  431f74:	cbz	x8, 432018 <ferror@plt+0x2e778>
  431f78:	ldr	x8, [x22, #16]
  431f7c:	cbz	x8, 432018 <ferror@plt+0x2e778>
  431f80:	mov	w0, #0x18                  	// #24
  431f84:	mov	x20, x1
  431f88:	bl	403290 <xmalloc@plt>
  431f8c:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  431f90:	ldr	d0, [x8, #2096]
  431f94:	mov	x19, x0
  431f98:	stp	xzr, xzr, [x0, #8]
  431f9c:	str	d0, [x0]
  431fa0:	cbz	x0, 43204c <ferror@plt+0x2e7ac>
  431fa4:	mov	w0, #0x10                  	// #16
  431fa8:	bl	403290 <xmalloc@plt>
  431fac:	stp	xzr, x23, [x0]
  431fb0:	str	x0, [x19, #16]
  431fb4:	ldr	x23, [x22, #16]
  431fb8:	mov	x21, x0
  431fbc:	mov	w0, #0x28                  	// #40
  431fc0:	bl	403290 <xmalloc@plt>
  431fc4:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  431fc8:	ldr	d1, [x8, #2104]
  431fcc:	movi	v0.2d, #0x0
  431fd0:	stp	q0, q0, [x0]
  431fd4:	str	xzr, [x0, #32]
  431fd8:	str	x20, [x0, #8]
  431fdc:	stur	d1, [x0, #20]
  431fe0:	mov	x22, x0
  431fe4:	ldr	x0, [x23, #16]
  431fe8:	cbnz	x0, 431ffc <ferror@plt+0x2e75c>
  431fec:	mov	w0, #0x10                  	// #16
  431ff0:	bl	403290 <xmalloc@plt>
  431ff4:	stp	xzr, x0, [x0]
  431ff8:	str	x0, [x23, #16]
  431ffc:	ldr	x8, [x0, #8]
  432000:	str	x22, [x8]
  432004:	str	x22, [x0, #8]
  432008:	cbz	x22, 432048 <ferror@plt+0x2e7a8>
  43200c:	str	x19, [x22, #32]
  432010:	str	x22, [x21]
  432014:	b	43204c <ferror@plt+0x2e7ac>
  432018:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  43201c:	add	x1, x1, #0xb4d
  432020:	mov	w2, #0x5                   	// #5
  432024:	mov	x0, xzr
  432028:	bl	403700 <dcgettext@plt>
  43202c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  432030:	ldr	x8, [x8, #3792]
  432034:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  432038:	mov	x2, x0
  43203c:	add	x1, x1, #0x343
  432040:	mov	x0, x8
  432044:	bl	403880 <fprintf@plt>
  432048:	mov	x19, xzr
  43204c:	mov	x0, x19
  432050:	ldp	x20, x19, [sp, #48]
  432054:	ldp	x22, x21, [sp, #32]
  432058:	ldr	x23, [sp, #16]
  43205c:	ldp	x29, x30, [sp], #64
  432060:	ret
  432064:	stp	x29, x30, [sp, #-48]!
  432068:	stp	x20, x19, [sp, #32]
  43206c:	ldr	w8, [x1, #4]
  432070:	mov	x19, x1
  432074:	mov	w20, w2
  432078:	str	x21, [sp, #16]
  43207c:	mov	x29, sp
  432080:	cbz	w8, 43208c <ferror@plt+0x2e7ec>
  432084:	cmp	w8, w20
  432088:	b.ne	4320a4 <ferror@plt+0x2e804>  // b.any
  43208c:	str	w20, [x19, #4]
  432090:	ldp	x20, x19, [sp, #32]
  432094:	ldr	x21, [sp, #16]
  432098:	mov	w0, #0x1                   	// #1
  43209c:	ldp	x29, x30, [sp], #48
  4320a0:	ret
  4320a4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4320a8:	ldr	x21, [x8, #3792]
  4320ac:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  4320b0:	add	x1, x1, #0xbb2
  4320b4:	mov	w2, #0x5                   	// #5
  4320b8:	mov	x0, xzr
  4320bc:	bl	403700 <dcgettext@plt>
  4320c0:	ldr	w2, [x19, #4]
  4320c4:	mov	x1, x0
  4320c8:	mov	x0, x21
  4320cc:	mov	w3, w20
  4320d0:	bl	403880 <fprintf@plt>
  4320d4:	b	43208c <ferror@plt+0x2e7ec>
  4320d8:	stp	x29, x30, [sp, #-48]!
  4320dc:	stp	x22, x21, [sp, #16]
  4320e0:	stp	x20, x19, [sp, #32]
  4320e4:	ldr	x20, [x0, #8]
  4320e8:	mov	x29, sp
  4320ec:	cbz	x20, 4321b0 <ferror@plt+0x2e910>
  4320f0:	ldr	x21, [x0, #32]
  4320f4:	mov	x19, x1
  4320f8:	cbnz	x21, 432110 <ferror@plt+0x2e870>
  4320fc:	ldr	x20, [x20, #8]
  432100:	cbnz	x20, 432164 <ferror@plt+0x2e8c4>
  432104:	b	4321e0 <ferror@plt+0x2e940>
  432108:	ldr	x21, [x21, #8]
  43210c:	cbz	x21, 4320fc <ferror@plt+0x2e85c>
  432110:	ldr	x8, [x21, #40]
  432114:	cbz	x8, 432108 <ferror@plt+0x2e868>
  432118:	ldr	x22, [x8]
  43211c:	cbnz	x22, 43212c <ferror@plt+0x2e88c>
  432120:	b	432108 <ferror@plt+0x2e868>
  432124:	ldr	x22, [x22]
  432128:	cbz	x22, 432108 <ferror@plt+0x2e868>
  43212c:	ldr	w8, [x22, #20]
  432130:	cbnz	w8, 432124 <ferror@plt+0x2e884>
  432134:	ldr	x0, [x22, #8]
  432138:	ldrb	w9, [x19]
  43213c:	ldrb	w8, [x0]
  432140:	cmp	w8, w9
  432144:	b.ne	432124 <ferror@plt+0x2e884>  // b.any
  432148:	mov	x1, x19
  43214c:	bl	4034a0 <strcmp@plt>
  432150:	cbnz	w0, 432124 <ferror@plt+0x2e884>
  432154:	ldr	x0, [x22, #32]
  432158:	b	4321e4 <ferror@plt+0x2e944>
  43215c:	ldr	x20, [x20]
  432160:	cbz	x20, 4321e0 <ferror@plt+0x2e940>
  432164:	ldr	x8, [x20, #16]
  432168:	cbz	x8, 43215c <ferror@plt+0x2e8bc>
  43216c:	ldr	x21, [x8]
  432170:	cbnz	x21, 432180 <ferror@plt+0x2e8e0>
  432174:	b	43215c <ferror@plt+0x2e8bc>
  432178:	ldr	x21, [x21]
  43217c:	cbz	x21, 43215c <ferror@plt+0x2e8bc>
  432180:	ldr	w8, [x21, #20]
  432184:	cbnz	w8, 432178 <ferror@plt+0x2e8d8>
  432188:	ldr	x0, [x21, #8]
  43218c:	ldrb	w9, [x19]
  432190:	ldrb	w8, [x0]
  432194:	cmp	w8, w9
  432198:	b.ne	432178 <ferror@plt+0x2e8d8>  // b.any
  43219c:	mov	x1, x19
  4321a0:	bl	4034a0 <strcmp@plt>
  4321a4:	cbnz	w0, 432178 <ferror@plt+0x2e8d8>
  4321a8:	ldr	x0, [x21, #32]
  4321ac:	b	4321e4 <ferror@plt+0x2e944>
  4321b0:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  4321b4:	add	x1, x1, #0xbdd
  4321b8:	mov	w2, #0x5                   	// #5
  4321bc:	mov	x0, xzr
  4321c0:	bl	403700 <dcgettext@plt>
  4321c4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4321c8:	ldr	x8, [x8, #3792]
  4321cc:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  4321d0:	mov	x2, x0
  4321d4:	add	x1, x1, #0x343
  4321d8:	mov	x0, x8
  4321dc:	bl	403880 <fprintf@plt>
  4321e0:	mov	x0, xzr
  4321e4:	ldp	x20, x19, [sp, #32]
  4321e8:	ldp	x22, x21, [sp, #16]
  4321ec:	ldp	x29, x30, [sp], #48
  4321f0:	ret
  4321f4:	stp	x29, x30, [sp, #-64]!
  4321f8:	stp	x22, x21, [sp, #32]
  4321fc:	stp	x20, x19, [sp, #48]
  432200:	ldr	x21, [x0]
  432204:	str	x23, [sp, #16]
  432208:	mov	x29, sp
  43220c:	cbz	x21, 432298 <ferror@plt+0x2e9f8>
  432210:	mov	w19, w2
  432214:	mov	x20, x1
  432218:	ldr	x22, [x21, #8]
  43221c:	cbnz	x22, 432234 <ferror@plt+0x2e994>
  432220:	ldr	x21, [x21]
  432224:	cbnz	x21, 432218 <ferror@plt+0x2e978>
  432228:	b	432298 <ferror@plt+0x2e9f8>
  43222c:	ldr	x22, [x22]
  432230:	cbz	x22, 432220 <ferror@plt+0x2e980>
  432234:	ldr	x8, [x22, #16]
  432238:	cbz	x8, 43222c <ferror@plt+0x2e98c>
  43223c:	ldr	x23, [x8]
  432240:	cbnz	x23, 432250 <ferror@plt+0x2e9b0>
  432244:	b	43222c <ferror@plt+0x2e98c>
  432248:	ldr	x23, [x23]
  43224c:	cbz	x23, 43222c <ferror@plt+0x2e98c>
  432250:	ldr	w8, [x23, #20]
  432254:	cmp	w8, #0x1
  432258:	b.ne	432248 <ferror@plt+0x2e9a8>  // b.any
  43225c:	cbz	w19, 432270 <ferror@plt+0x2e9d0>
  432260:	ldr	x8, [x23, #32]
  432264:	ldr	w8, [x8]
  432268:	cmp	w8, w19
  43226c:	b.ne	432248 <ferror@plt+0x2e9a8>  // b.any
  432270:	ldr	x0, [x23, #8]
  432274:	ldrb	w9, [x20]
  432278:	ldrb	w8, [x0]
  43227c:	cmp	w8, w9
  432280:	b.ne	432248 <ferror@plt+0x2e9a8>  // b.any
  432284:	mov	x1, x20
  432288:	bl	4034a0 <strcmp@plt>
  43228c:	cbnz	w0, 432248 <ferror@plt+0x2e9a8>
  432290:	ldr	x0, [x23, #32]
  432294:	b	43229c <ferror@plt+0x2e9fc>
  432298:	mov	x0, xzr
  43229c:	ldp	x20, x19, [sp, #48]
  4322a0:	ldp	x22, x21, [sp, #32]
  4322a4:	ldr	x23, [sp, #16]
  4322a8:	ldp	x29, x30, [sp], #64
  4322ac:	ret
  4322b0:	stp	x29, x30, [sp, #-16]!
  4322b4:	mov	x29, sp
  4322b8:	cbz	x1, 4322d4 <ferror@plt+0x2ea34>
  4322bc:	mov	x2, xzr
  4322c0:	bl	4322e0 <ferror@plt+0x2ea40>
  4322c4:	cbz	x0, 4322cc <ferror@plt+0x2ea2c>
  4322c8:	ldr	w0, [x0]
  4322cc:	ldp	x29, x30, [sp], #16
  4322d0:	ret
  4322d4:	mov	w0, wzr
  4322d8:	ldp	x29, x30, [sp], #16
  4322dc:	ret
  4322e0:	sub	sp, sp, #0x30
  4322e4:	stp	x29, x30, [sp, #16]
  4322e8:	stp	x20, x19, [sp, #32]
  4322ec:	ldr	w8, [x1]
  4322f0:	mov	x19, x1
  4322f4:	add	x29, sp, #0x10
  4322f8:	cmp	w8, #0x17
  4322fc:	b.hi	4323a8 <ferror@plt+0x2eb08>  // b.pmore
  432300:	mov	w9, #0x1                   	// #1
  432304:	mov	w10, #0x2                   	// #2
  432308:	lsl	w9, w9, w8
  43230c:	movk	w10, #0xc0, lsl #16
  432310:	tst	w9, w10
  432314:	b.eq	4323a8 <ferror@plt+0x2eb08>  // b.none
  432318:	mov	x9, x2
  43231c:	cbz	x9, 4323bc <ferror@plt+0x2eb1c>
  432320:	ldr	x10, [x9, #8]
  432324:	cmp	x10, x19
  432328:	b.eq	43233c <ferror@plt+0x2ea9c>  // b.none
  43232c:	ldr	x10, [x9]
  432330:	cmp	x9, x10
  432334:	mov	x9, x10
  432338:	b.ne	43231c <ferror@plt+0x2ea7c>  // b.any
  43233c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  432340:	ldr	x20, [x8, #3792]
  432344:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  432348:	add	x1, x1, #0xc40
  43234c:	mov	w2, #0x5                   	// #5
  432350:	mov	x0, xzr
  432354:	bl	403700 <dcgettext@plt>
  432358:	mov	x1, x0
  43235c:	ldr	w8, [x19]
  432360:	sub	w9, w8, #0x16
  432364:	cmp	w9, #0x2
  432368:	b.cc	432388 <ferror@plt+0x2eae8>  // b.lo, b.ul, b.last
  43236c:	cmp	w8, #0x1
  432370:	b.ne	432398 <ferror@plt+0x2eaf8>  // b.any
  432374:	ldr	x8, [x19, #16]
  432378:	ldr	x9, [x8]
  43237c:	ldr	x19, [x9]
  432380:	cbnz	x19, 43235c <ferror@plt+0x2eabc>
  432384:	b	432390 <ferror@plt+0x2eaf0>
  432388:	ldr	x8, [x19, #16]
  43238c:	ldr	x8, [x8]
  432390:	ldr	x2, [x8, #8]!
  432394:	b	43239c <ferror@plt+0x2eafc>
  432398:	mov	x2, xzr
  43239c:	mov	x0, x20
  4323a0:	bl	403880 <fprintf@plt>
  4323a4:	mov	x19, xzr
  4323a8:	mov	x0, x19
  4323ac:	ldp	x20, x19, [sp, #32]
  4323b0:	ldp	x29, x30, [sp, #16]
  4323b4:	add	sp, sp, #0x30
  4323b8:	ret
  4323bc:	and	w8, w8, #0xfffffffe
  4323c0:	cmp	w8, #0x16
  4323c4:	stp	x2, x19, [sp]
  4323c8:	b.ne	4323d8 <ferror@plt+0x2eb38>  // b.any
  4323cc:	ldr	x8, [x19, #16]
  4323d0:	ldr	x1, [x8, #8]
  4323d4:	b	4323e8 <ferror@plt+0x2eb48>
  4323d8:	ldr	x8, [x19, #16]
  4323dc:	ldr	x8, [x8]
  4323e0:	ldr	x1, [x8]
  4323e4:	cbz	x1, 4323a8 <ferror@plt+0x2eb08>
  4323e8:	mov	x2, sp
  4323ec:	bl	4322e0 <ferror@plt+0x2ea40>
  4323f0:	mov	x19, x0
  4323f4:	b	4323a8 <ferror@plt+0x2eb08>
  4323f8:	ldr	w8, [x1]
  4323fc:	cmp	w8, #0x1
  432400:	b.ne	43241c <ferror@plt+0x2eb7c>  // b.any
  432404:	ldr	x8, [x1, #16]
  432408:	ldr	x9, [x8]
  43240c:	ldr	x1, [x9]
  432410:	cbnz	x1, 4323f8 <ferror@plt+0x2eb58>
  432414:	ldr	x0, [x8, #8]!
  432418:	ret
  43241c:	sub	w8, w8, #0x16
  432420:	cmp	w8, #0x2
  432424:	b.cs	432438 <ferror@plt+0x2eb98>  // b.hs, b.nlast
  432428:	ldr	x8, [x1, #16]
  43242c:	ldr	x8, [x8]
  432430:	ldr	x0, [x8, #8]!
  432434:	ret
  432438:	mov	x0, xzr
  43243c:	ret
  432440:	cbnz	x1, 432454 <ferror@plt+0x2ebb4>
  432444:	b	432484 <ferror@plt+0x2ebe4>
  432448:	ldr	x8, [x1, #16]
  43244c:	ldr	x1, [x8, #8]
  432450:	cbz	x1, 432484 <ferror@plt+0x2ebe4>
  432454:	ldr	w0, [x1, #4]
  432458:	cbnz	w0, 432488 <ferror@plt+0x2ebe8>
  43245c:	ldr	w8, [x1]
  432460:	sub	w9, w8, #0x16
  432464:	cmp	w9, #0x2
  432468:	b.cc	432448 <ferror@plt+0x2eba8>  // b.lo, b.ul, b.last
  43246c:	cmp	w8, #0x1
  432470:	b.ne	432484 <ferror@plt+0x2ebe4>  // b.any
  432474:	ldr	x8, [x1, #16]
  432478:	ldr	x8, [x8]
  43247c:	ldr	x1, [x8]
  432480:	cbnz	x1, 432450 <ferror@plt+0x2ebb0>
  432484:	mov	x0, xzr
  432488:	ret
  43248c:	stp	x29, x30, [sp, #-16]!
  432490:	mov	x29, sp
  432494:	cbz	x1, 4324c8 <ferror@plt+0x2ec28>
  432498:	mov	x2, xzr
  43249c:	bl	4322e0 <ferror@plt+0x2ea40>
  4324a0:	cbz	x0, 4324c0 <ferror@plt+0x2ec20>
  4324a4:	ldr	w8, [x0]
  4324a8:	cmp	w8, #0x13
  4324ac:	b.eq	4324b8 <ferror@plt+0x2ec18>  // b.none
  4324b0:	cmp	w8, #0xd
  4324b4:	b.ne	4324c8 <ferror@plt+0x2ec28>  // b.any
  4324b8:	ldr	x8, [x0, #16]
  4324bc:	ldr	x0, [x8]
  4324c0:	ldp	x29, x30, [sp], #16
  4324c4:	ret
  4324c8:	mov	x0, xzr
  4324cc:	ldp	x29, x30, [sp], #16
  4324d0:	ret
  4324d4:	stp	x29, x30, [sp, #-32]!
  4324d8:	str	x19, [sp, #16]
  4324dc:	mov	x29, sp
  4324e0:	cbz	x1, 432520 <ferror@plt+0x2ec80>
  4324e4:	mov	x19, x2
  4324e8:	mov	x2, xzr
  4324ec:	bl	4322e0 <ferror@plt+0x2ea40>
  4324f0:	cbz	x0, 43253c <ferror@plt+0x2ec9c>
  4324f4:	ldr	w8, [x0]
  4324f8:	cmp	w8, #0x13
  4324fc:	b.eq	432528 <ferror@plt+0x2ec88>  // b.none
  432500:	cmp	w8, #0xd
  432504:	b.ne	432520 <ferror@plt+0x2ec80>  // b.any
  432508:	ldr	x8, [x0, #16]
  43250c:	ldr	w8, [x8, #16]
  432510:	str	w8, [x19]
  432514:	ldr	x8, [x0, #16]
  432518:	ldr	x0, [x8, #8]
  43251c:	b	43253c <ferror@plt+0x2ec9c>
  432520:	mov	x0, xzr
  432524:	b	43253c <ferror@plt+0x2ec9c>
  432528:	ldr	x8, [x0, #16]
  43252c:	ldr	w8, [x8, #24]
  432530:	str	w8, [x19]
  432534:	ldr	x8, [x0, #16]
  432538:	ldr	x0, [x8, #16]
  43253c:	ldr	x19, [sp, #16]
  432540:	ldp	x29, x30, [sp], #32
  432544:	ret
  432548:	stp	x29, x30, [sp, #-16]!
  43254c:	mov	x29, sp
  432550:	cbz	x1, 43259c <ferror@plt+0x2ecfc>
  432554:	mov	x2, xzr
  432558:	bl	4322e0 <ferror@plt+0x2ea40>
  43255c:	cbz	x0, 432594 <ferror@plt+0x2ecf4>
  432560:	ldr	w9, [x0]
  432564:	mov	x8, x0
  432568:	mov	x0, xzr
  43256c:	sub	w9, w9, #0xc
  432570:	cmp	w9, #0x9
  432574:	b.hi	432594 <ferror@plt+0x2ecf4>  // b.pmore
  432578:	adrp	x10, 44d000 <warn@@Base+0xffcc>
  43257c:	add	x10, x10, #0x840
  432580:	adr	x11, 432590 <ferror@plt+0x2ecf0>
  432584:	ldrb	w12, [x10, x9]
  432588:	add	x11, x11, x12, lsl #2
  43258c:	br	x11
  432590:	ldr	x0, [x8, #16]
  432594:	ldp	x29, x30, [sp], #16
  432598:	ret
  43259c:	mov	x0, xzr
  4325a0:	ldp	x29, x30, [sp], #16
  4325a4:	ret
  4325a8:	stp	x29, x30, [sp, #-16]!
  4325ac:	mov	x29, sp
  4325b0:	cbz	x1, 4325e0 <ferror@plt+0x2ed40>
  4325b4:	mov	x2, xzr
  4325b8:	bl	4322e0 <ferror@plt+0x2ea40>
  4325bc:	cbz	x0, 4325d8 <ferror@plt+0x2ed38>
  4325c0:	ldr	w8, [x0]
  4325c4:	sub	w8, w8, #0x7
  4325c8:	cmp	w8, #0x3
  4325cc:	b.hi	4325e0 <ferror@plt+0x2ed40>  // b.pmore
  4325d0:	ldr	x8, [x0, #16]
  4325d4:	ldr	x0, [x8]
  4325d8:	ldp	x29, x30, [sp], #16
  4325dc:	ret
  4325e0:	mov	x0, xzr
  4325e4:	ldp	x29, x30, [sp], #16
  4325e8:	ret
  4325ec:	cbz	x1, 4325f8 <ferror@plt+0x2ed58>
  4325f0:	ldr	x0, [x1, #8]
  4325f4:	ret
  4325f8:	mov	x0, xzr
  4325fc:	ret
  432600:	cbz	x1, 43260c <ferror@plt+0x2ed6c>
  432604:	ldr	x0, [x1]
  432608:	ret
  43260c:	mov	x0, xzr
  432610:	ret
  432614:	cbz	x1, 432620 <ferror@plt+0x2ed80>
  432618:	ldr	w8, [x1, #20]
  43261c:	cbz	w8, 432628 <ferror@plt+0x2ed88>
  432620:	mov	x0, #0xffffffffffffffff    	// #-1
  432624:	ret
  432628:	ldr	w0, [x1, #24]
  43262c:	ret
  432630:	cbz	x1, 43263c <ferror@plt+0x2ed9c>
  432634:	ldr	w8, [x1, #20]
  432638:	cbz	w8, 432644 <ferror@plt+0x2eda4>
  43263c:	mov	x0, #0xffffffffffffffff    	// #-1
  432640:	ret
  432644:	ldr	w0, [x1, #28]
  432648:	ret
  43264c:	cbz	x1, 432658 <ferror@plt+0x2edb8>
  432650:	ldr	w0, [x1, #16]
  432654:	ret
  432658:	mov	w0, #0x3                   	// #3
  43265c:	ret
  432660:	cbz	x1, 432674 <ferror@plt+0x2edd4>
  432664:	ldr	w8, [x1, #20]
  432668:	cbz	w8, 432674 <ferror@plt+0x2edd4>
  43266c:	ldr	x0, [x1, #24]
  432670:	ret
  432674:	mov	x0, xzr
  432678:	ret
  43267c:	stp	x29, x30, [sp, #-64]!
  432680:	stp	x24, x23, [sp, #16]
  432684:	stp	x22, x21, [sp, #32]
  432688:	stp	x20, x19, [sp, #48]
  43268c:	ldp	w8, w9, [x0, #48]
  432690:	ldr	x23, [x0]
  432694:	mov	x29, sp
  432698:	str	xzr, [x0, #80]
  43269c:	add	w8, w8, #0x1
  4326a0:	str	w9, [x0, #56]
  4326a4:	str	w8, [x0, #48]
  4326a8:	cbz	x23, 4327d4 <ferror@plt+0x2ef34>
  4326ac:	mov	x19, x2
  4326b0:	mov	x20, x1
  4326b4:	mov	x21, x0
  4326b8:	ldr	x8, [x23, #16]
  4326bc:	str	wzr, [x21, #72]
  4326c0:	mov	x0, x19
  4326c4:	str	x8, [x21, #64]
  4326c8:	ldr	x8, [x23, #8]
  4326cc:	ldr	x9, [x20]
  4326d0:	ldr	x1, [x8, #8]
  4326d4:	blr	x9
  4326d8:	cbz	w0, 4327d8 <ferror@plt+0x2ef38>
  4326dc:	ldr	x24, [x23, #8]
  4326e0:	cbz	x24, 432744 <ferror@plt+0x2eea4>
  4326e4:	mov	w8, wzr
  4326e8:	b	4326f8 <ferror@plt+0x2ee58>
  4326ec:	ldr	x24, [x24]
  4326f0:	mov	w8, #0x1                   	// #1
  4326f4:	cbz	x24, 432744 <ferror@plt+0x2eea4>
  4326f8:	tbz	w8, #0, 432710 <ferror@plt+0x2ee70>
  4326fc:	ldr	x8, [x20, #8]
  432700:	ldr	x1, [x24, #8]
  432704:	mov	x0, x19
  432708:	blr	x8
  43270c:	cbz	w0, 4327d8 <ferror@plt+0x2ef38>
  432710:	ldr	x8, [x24, #16]
  432714:	cbz	x8, 4326ec <ferror@plt+0x2ee4c>
  432718:	ldr	x22, [x8]
  43271c:	cbz	x22, 4326ec <ferror@plt+0x2ee4c>
  432720:	mov	x0, x21
  432724:	mov	x1, x20
  432728:	mov	x2, x19
  43272c:	mov	x3, x22
  432730:	bl	4327ec <ferror@plt+0x2ef4c>
  432734:	cbz	w0, 4327d8 <ferror@plt+0x2ef38>
  432738:	ldr	x22, [x22]
  43273c:	cbnz	x22, 432720 <ferror@plt+0x2ee80>
  432740:	b	4326ec <ferror@plt+0x2ee4c>
  432744:	ldr	x22, [x21, #64]
  432748:	cbz	x22, 4327c4 <ferror@plt+0x2ef24>
  43274c:	ldr	w8, [x21, #72]
  432750:	b	432768 <ferror@plt+0x2eec8>
  432754:	ldr	x22, [x22]
  432758:	mov	w8, wzr
  43275c:	str	wzr, [x21, #72]
  432760:	str	x22, [x21, #64]
  432764:	cbz	x22, 4327c4 <ferror@plt+0x2ef24>
  432768:	cmp	w8, #0x9
  43276c:	b.hi	432754 <ferror@plt+0x2eeb4>  // b.pmore
  432770:	add	x9, x22, w8, uxtw #3
  432774:	ldr	x2, [x9, #16]
  432778:	cmn	x2, #0x1
  43277c:	b.eq	432754 <ferror@plt+0x2eeb4>  // b.none
  432780:	mov	w8, w8
  432784:	add	x8, x22, x8, lsl #3
  432788:	ldr	x3, [x8, #96]
  43278c:	cmn	x3, #0x1
  432790:	b.eq	4327c4 <ferror@plt+0x2ef24>  // b.none
  432794:	ldr	x8, [x22, #8]
  432798:	ldr	x9, [x20, #344]
  43279c:	mov	x0, x19
  4327a0:	ldr	x1, [x8, #8]
  4327a4:	blr	x9
  4327a8:	cbz	w0, 4327d8 <ferror@plt+0x2ef38>
  4327ac:	ldr	w8, [x21, #72]
  4327b0:	add	w8, w8, #0x1
  4327b4:	cmp	w8, #0xa
  4327b8:	str	w8, [x21, #72]
  4327bc:	b.cc	432770 <ferror@plt+0x2eed0>  // b.lo, b.ul, b.last
  4327c0:	b	432754 <ferror@plt+0x2eeb4>
  4327c4:	ldr	x23, [x23]
  4327c8:	mov	w0, #0x1                   	// #1
  4327cc:	cbnz	x23, 4326b8 <ferror@plt+0x2ee18>
  4327d0:	b	4327d8 <ferror@plt+0x2ef38>
  4327d4:	mov	w0, #0x1                   	// #1
  4327d8:	ldp	x20, x19, [sp, #48]
  4327dc:	ldp	x22, x21, [sp, #32]
  4327e0:	ldp	x24, x23, [sp, #16]
  4327e4:	ldp	x29, x30, [sp], #64
  4327e8:	ret
  4327ec:	stp	x29, x30, [sp, #-80]!
  4327f0:	stp	x26, x25, [sp, #16]
  4327f4:	stp	x24, x23, [sp, #32]
  4327f8:	stp	x22, x21, [sp, #48]
  4327fc:	stp	x20, x19, [sp, #64]
  432800:	ldr	w8, [x3, #20]
  432804:	mov	x29, sp
  432808:	cmp	w8, #0x6
  43280c:	b.hi	432afc <ferror@plt+0x2f25c>  // b.pmore
  432810:	adrp	x9, 44d000 <warn@@Base+0xffcc>
  432814:	add	x9, x9, #0x84a
  432818:	adr	x10, 432838 <ferror@plt+0x2ef98>
  43281c:	ldrb	w11, [x9, x8]
  432820:	add	x10, x10, x11, lsl #2
  432824:	mov	x23, x3
  432828:	mov	x19, x2
  43282c:	mov	x20, x1
  432830:	mov	x21, x0
  432834:	br	x10
  432838:	ldr	x3, [x23, #32]
  43283c:	mov	x0, x21
  432840:	mov	x1, x20
  432844:	mov	x2, x19
  432848:	mov	x4, x23
  43284c:	bl	432b00 <ferror@plt+0x2f260>
  432850:	cbz	w0, 432ae0 <ferror@plt+0x2f240>
  432854:	ldr	x8, [x20, #256]
  432858:	ldr	x1, [x23, #8]
  43285c:	mov	x0, x19
  432860:	blr	x8
  432864:	cmp	w0, #0x0
  432868:	cset	w0, ne  // ne = any
  43286c:	b	432ae4 <ferror@plt+0x2f244>
  432870:	ldr	x3, [x20, #272]
  432874:	ldr	x1, [x23, #8]
  432878:	ldr	x2, [x23, #32]
  43287c:	b	4329fc <ferror@plt+0x2f15c>
  432880:	ldr	x8, [x23, #32]
  432884:	mov	x0, x21
  432888:	mov	x1, x20
  43288c:	mov	x2, x19
  432890:	ldr	x3, [x8, #8]
  432894:	mov	x4, xzr
  432898:	bl	432b00 <ferror@plt+0x2f260>
  43289c:	cbz	w0, 432ae0 <ferror@plt+0x2f240>
  4328a0:	ldr	x8, [x23, #32]
  4328a4:	ldr	x4, [x20, #296]
  4328a8:	ldr	x1, [x23, #8]
  4328ac:	mov	x0, x19
  4328b0:	ldr	w2, [x8]
  4328b4:	ldr	x3, [x8, #16]
  4328b8:	ldp	x20, x19, [sp, #64]
  4328bc:	ldp	x22, x21, [sp, #48]
  4328c0:	ldp	x24, x23, [sp, #32]
  4328c4:	ldp	x26, x25, [sp, #16]
  4328c8:	ldp	x29, x30, [sp], #80
  4328cc:	br	x4
  4328d0:	ldr	x22, [x23, #8]
  4328d4:	ldr	w24, [x23, #24]
  4328d8:	ldr	x25, [x21, #64]
  4328dc:	ldr	x23, [x23, #32]
  4328e0:	cbz	x25, 432a18 <ferror@plt+0x2f178>
  4328e4:	ldr	x8, [x23, #16]
  4328e8:	ldr	x26, [x8, #24]
  4328ec:	ldr	w8, [x21, #72]
  4328f0:	b	432908 <ferror@plt+0x2f068>
  4328f4:	ldr	x25, [x25]
  4328f8:	mov	w8, wzr
  4328fc:	str	wzr, [x21, #72]
  432900:	str	x25, [x21, #64]
  432904:	cbz	x25, 432a18 <ferror@plt+0x2f178>
  432908:	cmp	w8, #0x9
  43290c:	b.hi	4328f4 <ferror@plt+0x2f054>  // b.pmore
  432910:	add	x9, x25, w8, uxtw #3
  432914:	ldr	x2, [x9, #16]
  432918:	cmn	x2, #0x1
  43291c:	b.eq	4328f4 <ferror@plt+0x2f054>  // b.none
  432920:	mov	w8, w8
  432924:	add	x8, x25, x8, lsl #3
  432928:	ldr	x3, [x8, #96]
  43292c:	cmp	x3, x26
  432930:	b.cs	432a18 <ferror@plt+0x2f178>  // b.hs, b.nlast
  432934:	ldr	x8, [x25, #8]
  432938:	ldr	x9, [x20, #344]
  43293c:	mov	x0, x19
  432940:	ldr	x1, [x8, #8]
  432944:	blr	x9
  432948:	cbz	w0, 432ae0 <ferror@plt+0x2f240>
  43294c:	ldr	w8, [x21, #72]
  432950:	add	w8, w8, #0x1
  432954:	cmp	w8, #0xa
  432958:	str	w8, [x21, #72]
  43295c:	b.cc	432910 <ferror@plt+0x2f070>  // b.lo, b.ul, b.last
  432960:	b	4328f4 <ferror@plt+0x2f054>
  432964:	ldr	x3, [x23, #32]
  432968:	mov	x0, x21
  43296c:	mov	x1, x20
  432970:	mov	x2, x19
  432974:	mov	x4, x23
  432978:	bl	432b00 <ferror@plt+0x2f260>
  43297c:	cbz	w0, 432ae0 <ferror@plt+0x2f240>
  432980:	ldr	x2, [x20, #264]
  432984:	ldr	x1, [x23, #8]
  432988:	mov	x0, x19
  43298c:	ldp	x20, x19, [sp, #64]
  432990:	ldp	x22, x21, [sp, #48]
  432994:	ldp	x24, x23, [sp, #32]
  432998:	ldp	x26, x25, [sp, #16]
  43299c:	ldp	x29, x30, [sp], #80
  4329a0:	br	x2
  4329a4:	ldr	x2, [x20, #280]
  4329a8:	ldr	x1, [x23, #8]
  4329ac:	ldr	d0, [x23, #32]
  4329b0:	mov	x0, x19
  4329b4:	ldp	x20, x19, [sp, #64]
  4329b8:	ldp	x22, x21, [sp, #48]
  4329bc:	ldp	x24, x23, [sp, #32]
  4329c0:	ldp	x26, x25, [sp, #16]
  4329c4:	ldp	x29, x30, [sp], #80
  4329c8:	br	x2
  4329cc:	ldr	x8, [x23, #32]
  4329d0:	mov	x0, x21
  4329d4:	mov	x1, x20
  4329d8:	mov	x2, x19
  4329dc:	ldr	x3, [x8]
  4329e0:	mov	x4, xzr
  4329e4:	bl	432b00 <ferror@plt+0x2f260>
  4329e8:	cbz	w0, 432ae0 <ferror@plt+0x2f240>
  4329ec:	ldr	x8, [x23, #32]
  4329f0:	ldr	x3, [x20, #288]
  4329f4:	ldr	x1, [x23, #8]
  4329f8:	ldr	x2, [x8, #8]
  4329fc:	mov	x0, x19
  432a00:	ldp	x20, x19, [sp, #64]
  432a04:	ldp	x22, x21, [sp, #48]
  432a08:	ldp	x24, x23, [sp, #32]
  432a0c:	ldp	x26, x25, [sp, #16]
  432a10:	ldp	x29, x30, [sp], #80
  432a14:	br	x3
  432a18:	ldr	x3, [x23]
  432a1c:	mov	x0, x21
  432a20:	mov	x1, x20
  432a24:	mov	x2, x19
  432a28:	mov	x4, xzr
  432a2c:	bl	432b00 <ferror@plt+0x2f260>
  432a30:	cbz	w0, 432ae0 <ferror@plt+0x2f240>
  432a34:	ldr	x8, [x20, #304]
  432a38:	cmp	w24, #0x2
  432a3c:	cset	w2, eq  // eq = none
  432a40:	mov	x0, x19
  432a44:	mov	x1, x22
  432a48:	blr	x8
  432a4c:	cbz	w0, 432ae0 <ferror@plt+0x2f240>
  432a50:	ldr	x22, [x23, #8]
  432a54:	cbz	x22, 432a98 <ferror@plt+0x2f1f8>
  432a58:	ldr	x3, [x22, #16]
  432a5c:	mov	x0, x21
  432a60:	mov	x1, x20
  432a64:	mov	x2, x19
  432a68:	mov	x4, xzr
  432a6c:	bl	432b00 <ferror@plt+0x2f260>
  432a70:	cbz	w0, 432ae0 <ferror@plt+0x2f240>
  432a74:	ldr	x8, [x20, #312]
  432a78:	ldr	x1, [x22, #8]
  432a7c:	ldr	w2, [x22, #24]
  432a80:	ldr	x3, [x22, #32]
  432a84:	mov	x0, x19
  432a88:	blr	x8
  432a8c:	cbz	w0, 432ae0 <ferror@plt+0x2f240>
  432a90:	ldr	x22, [x22]
  432a94:	cbnz	x22, 432a58 <ferror@plt+0x2f1b8>
  432a98:	ldr	x22, [x23, #16]
  432a9c:	cbz	x22, 432ac0 <ferror@plt+0x2f220>
  432aa0:	mov	x0, x21
  432aa4:	mov	x1, x20
  432aa8:	mov	x2, x19
  432aac:	mov	x3, x22
  432ab0:	bl	433df0 <ferror@plt+0x30550>
  432ab4:	cbz	w0, 432ae0 <ferror@plt+0x2f240>
  432ab8:	ldr	x22, [x22]
  432abc:	cbnz	x22, 432aa0 <ferror@plt+0x2f200>
  432ac0:	ldr	x1, [x20, #336]
  432ac4:	mov	x0, x19
  432ac8:	ldp	x20, x19, [sp, #64]
  432acc:	ldp	x22, x21, [sp, #48]
  432ad0:	ldp	x24, x23, [sp, #32]
  432ad4:	ldp	x26, x25, [sp, #16]
  432ad8:	ldp	x29, x30, [sp], #80
  432adc:	br	x1
  432ae0:	mov	w0, wzr
  432ae4:	ldp	x20, x19, [sp, #64]
  432ae8:	ldp	x22, x21, [sp, #48]
  432aec:	ldp	x24, x23, [sp, #32]
  432af0:	ldp	x26, x25, [sp, #16]
  432af4:	ldp	x29, x30, [sp], #80
  432af8:	ret
  432afc:	bl	4033f0 <abort@plt>
  432b00:	stp	x29, x30, [sp, #-80]!
  432b04:	stp	x20, x19, [sp, #64]
  432b08:	mov	x19, x2
  432b0c:	mov	x20, x1
  432b10:	stp	x26, x25, [sp, #16]
  432b14:	stp	x24, x23, [sp, #32]
  432b18:	stp	x22, x21, [sp, #48]
  432b1c:	mov	x29, sp
  432b20:	cbz	x3, 433184 <ferror@plt+0x2f8e4>
  432b24:	adrp	x8, 44d000 <warn@@Base+0xffcc>
  432b28:	mov	x21, x3
  432b2c:	mov	x22, x0
  432b30:	add	x8, x8, #0x852
  432b34:	ldr	w9, [x21]
  432b38:	and	w10, w9, #0xfffffffe
  432b3c:	cmp	w10, #0x16
  432b40:	b.ne	432b6c <ferror@plt+0x2f2cc>  // b.any
  432b44:	ldr	x11, [x21, #16]
  432b48:	ldr	w13, [x22, #48]
  432b4c:	ldr	x11, [x11]
  432b50:	ldr	w12, [x11, #16]
  432b54:	cmp	w12, w13
  432b58:	b.eq	4330f0 <ferror@plt+0x2f850>  // b.none
  432b5c:	cmp	w9, #0x17
  432b60:	b.ne	432b6c <ferror@plt+0x2f2cc>  // b.any
  432b64:	cmp	x11, x4
  432b68:	b.ne	43311c <ferror@plt+0x2f87c>  // b.any
  432b6c:	cbz	x4, 432b80 <ferror@plt+0x2f2e0>
  432b70:	ldr	w11, [x22, #48]
  432b74:	cmp	w10, #0x16
  432b78:	str	w11, [x4, #16]
  432b7c:	b.ne	432b90 <ferror@plt+0x2f2f0>  // b.any
  432b80:	mov	x23, xzr
  432b84:	cmp	w9, #0x17
  432b88:	b.ls	432ba8 <ferror@plt+0x2f308>  // b.plast
  432b8c:	b	4334e4 <ferror@plt+0x2fc44>
  432b90:	ldr	w10, [x4, #20]
  432b94:	cmp	w10, #0x1
  432b98:	b.ne	4334e8 <ferror@plt+0x2fc48>  // b.any
  432b9c:	ldr	x23, [x4, #8]
  432ba0:	cmp	w9, #0x17
  432ba4:	b.hi	4334e4 <ferror@plt+0x2fc44>  // b.pmore
  432ba8:	mov	w9, w9
  432bac:	adr	x10, 432bbc <ferror@plt+0x2f31c>
  432bb0:	ldrh	w11, [x8, x9, lsl #1]
  432bb4:	add	x10, x10, x11, lsl #2
  432bb8:	br	x10
  432bbc:	ldr	x9, [x21, #16]
  432bc0:	ldr	x9, [x9]
  432bc4:	ldr	x21, [x9]
  432bc8:	cbnz	x21, 432b34 <ferror@plt+0x2f294>
  432bcc:	b	433184 <ferror@plt+0x2f8e4>
  432bd0:	ldr	x9, [x21, #16]
  432bd4:	mov	x4, xzr
  432bd8:	b	432be4 <ferror@plt+0x2f344>
  432bdc:	ldr	x9, [x21, #16]
  432be0:	ldr	x4, [x9]
  432be4:	ldr	x21, [x9, #8]
  432be8:	cbnz	x21, 432b34 <ferror@plt+0x2f294>
  432bec:	b	433184 <ferror@plt+0x2f8e4>
  432bf0:	ldr	x8, [x21, #16]
  432bf4:	cbz	x8, 432ff8 <ferror@plt+0x2f758>
  432bf8:	ldr	w9, [x8, #12]
  432bfc:	ldr	w10, [x22, #56]
  432c00:	cmp	w9, w10
  432c04:	b.hi	432c1c <ferror@plt+0x2f37c>  // b.pmore
  432c08:	mov	x0, x22
  432c0c:	mov	x1, x23
  432c10:	mov	x2, x21
  432c14:	bl	433528 <ferror@plt+0x2fc88>
  432c18:	ldr	x8, [x21, #16]
  432c1c:	ldr	w9, [x22, #48]
  432c20:	ldr	w10, [x8, #8]
  432c24:	cmp	w9, w10
  432c28:	b.ne	43300c <ferror@plt+0x2f76c>  // b.any
  432c2c:	ldr	w2, [x8, #12]
  432c30:	ldr	w8, [x22, #56]
  432c34:	cmp	w2, w8
  432c38:	b.hi	432ca8 <ferror@plt+0x2f408>  // b.pmore
  432c3c:	adrp	x0, 44d000 <warn@@Base+0xffcc>
  432c40:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  432c44:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  432c48:	add	x0, x0, #0xd4a
  432c4c:	add	x1, x1, #0x8b8
  432c50:	add	x3, x3, #0xc97
  432c54:	mov	w2, #0x9d2                 	// #2514
  432c58:	bl	4037c0 <__assert_fail@plt>
  432c5c:	ldr	x8, [x21, #16]
  432c60:	cbz	x8, 433000 <ferror@plt+0x2f760>
  432c64:	ldr	w9, [x8, #12]
  432c68:	ldr	w10, [x22, #56]
  432c6c:	cmp	w9, w10
  432c70:	b.hi	432c88 <ferror@plt+0x2f3e8>  // b.pmore
  432c74:	mov	x0, x22
  432c78:	mov	x1, x23
  432c7c:	mov	x2, x21
  432c80:	bl	433528 <ferror@plt+0x2fc88>
  432c84:	ldr	x8, [x21, #16]
  432c88:	ldr	w9, [x22, #48]
  432c8c:	ldr	w10, [x8, #8]
  432c90:	cmp	w9, w10
  432c94:	b.ne	4330b4 <ferror@plt+0x2f814>  // b.any
  432c98:	ldr	w2, [x8, #12]
  432c9c:	ldr	w8, [x22, #56]
  432ca0:	cmp	w2, w8
  432ca4:	b.ls	433508 <ferror@plt+0x2fc68>  // b.plast
  432ca8:	ldr	x4, [x20, #248]
  432cac:	ldr	w3, [x21]
  432cb0:	mov	x0, x19
  432cb4:	mov	x1, x23
  432cb8:	b	4331e4 <ferror@plt+0x2f944>
  432cbc:	ldr	x3, [x21, #16]
  432cc0:	mov	x0, x22
  432cc4:	mov	x1, x20
  432cc8:	mov	x2, x19
  432ccc:	mov	x4, xzr
  432cd0:	bl	432b00 <ferror@plt+0x2f260>
  432cd4:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432cd8:	ldr	x1, [x20, #136]
  432cdc:	b	433188 <ferror@plt+0x2f8e8>
  432ce0:	ldr	x8, [x21, #16]
  432ce4:	mov	x0, x22
  432ce8:	mov	x1, x20
  432cec:	mov	x2, x19
  432cf0:	ldr	x3, [x8]
  432cf4:	mov	x4, xzr
  432cf8:	bl	432b00 <ferror@plt+0x2f260>
  432cfc:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432d00:	ldr	x8, [x21, #16]
  432d04:	ldr	x9, [x8, #16]
  432d08:	cbz	x9, 4331fc <ferror@plt+0x2f95c>
  432d0c:	ldr	x3, [x9]
  432d10:	cbz	x3, 43343c <ferror@plt+0x2fb9c>
  432d14:	mov	x24, xzr
  432d18:	mov	x0, x22
  432d1c:	mov	x1, x20
  432d20:	mov	x2, x19
  432d24:	mov	x4, xzr
  432d28:	bl	432b00 <ferror@plt+0x2f260>
  432d2c:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432d30:	ldr	x8, [x21, #16]
  432d34:	add	x23, x24, #0x1
  432d38:	ldr	x9, [x8, #16]
  432d3c:	add	x9, x9, x24, lsl #3
  432d40:	ldr	x3, [x9, #8]
  432d44:	mov	x24, x23
  432d48:	cbnz	x3, 432d18 <ferror@plt+0x2f478>
  432d4c:	b	433440 <ferror@plt+0x2fba0>
  432d50:	ldr	x8, [x21, #16]
  432d54:	mov	x0, x22
  432d58:	mov	x1, x20
  432d5c:	mov	x2, x19
  432d60:	ldr	x3, [x8]
  432d64:	mov	x4, xzr
  432d68:	bl	432b00 <ferror@plt+0x2f260>
  432d6c:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432d70:	ldr	x8, [x21, #16]
  432d74:	ldr	x3, [x20, #96]
  432d78:	mov	x0, x19
  432d7c:	ldp	x20, x19, [sp, #64]
  432d80:	ldp	x1, x2, [x8, #8]
  432d84:	ldp	x22, x21, [sp, #48]
  432d88:	ldp	x24, x23, [sp, #32]
  432d8c:	ldp	x26, x25, [sp, #16]
  432d90:	ldp	x29, x30, [sp], #80
  432d94:	br	x3
  432d98:	ldr	x8, [x21, #16]
  432d9c:	mov	x0, x22
  432da0:	mov	x1, x20
  432da4:	mov	x2, x19
  432da8:	ldr	x3, [x8]
  432dac:	mov	x4, xzr
  432db0:	bl	432b00 <ferror@plt+0x2f260>
  432db4:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432db8:	ldr	x8, [x21, #16]
  432dbc:	mov	x0, x22
  432dc0:	mov	x1, x20
  432dc4:	mov	x2, x19
  432dc8:	ldr	x3, [x8, #8]
  432dcc:	mov	x4, xzr
  432dd0:	bl	432b00 <ferror@plt+0x2f260>
  432dd4:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432dd8:	ldr	x8, [x21, #16]
  432ddc:	ldr	x4, [x20, #104]
  432de0:	mov	x0, x19
  432de4:	ldp	x20, x19, [sp, #64]
  432de8:	ldp	x1, x2, [x8, #16]
  432dec:	ldr	w3, [x8, #32]
  432df0:	ldp	x22, x21, [sp, #48]
  432df4:	ldp	x24, x23, [sp, #32]
  432df8:	ldp	x26, x25, [sp, #16]
  432dfc:	ldp	x29, x30, [sp], #80
  432e00:	br	x4
  432e04:	ldr	x2, [x20, #40]
  432e08:	b	432f78 <ferror@plt+0x2f6d8>
  432e0c:	ldr	x2, [x20, #48]
  432e10:	b	432f78 <ferror@plt+0x2f6d8>
  432e14:	ldr	x8, [x21, #16]
  432e18:	ldr	x4, [x20, #64]
  432e1c:	cbz	x8, 4331a4 <ferror@plt+0x2f904>
  432e20:	ldp	x2, x3, [x8]
  432e24:	mov	x0, x19
  432e28:	mov	x1, x23
  432e2c:	b	4331b4 <ferror@plt+0x2f914>
  432e30:	ldr	x3, [x21, #16]
  432e34:	mov	x0, x22
  432e38:	mov	x1, x20
  432e3c:	mov	x2, x19
  432e40:	mov	x4, xzr
  432e44:	bl	432b00 <ferror@plt+0x2f260>
  432e48:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432e4c:	ldr	x1, [x20, #72]
  432e50:	b	433188 <ferror@plt+0x2f8e8>
  432e54:	ldr	x8, [x21, #16]
  432e58:	mov	x0, x22
  432e5c:	mov	x1, x20
  432e60:	mov	x2, x19
  432e64:	ldr	x3, [x8]
  432e68:	mov	x4, xzr
  432e6c:	bl	432b00 <ferror@plt+0x2f260>
  432e70:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432e74:	ldr	x8, [x21, #16]
  432e78:	ldr	x9, [x8, #8]
  432e7c:	cbz	x9, 433204 <ferror@plt+0x2f964>
  432e80:	ldr	x3, [x9]
  432e84:	cbz	x3, 4334bc <ferror@plt+0x2fc1c>
  432e88:	mov	x23, xzr
  432e8c:	mov	x0, x22
  432e90:	mov	x1, x20
  432e94:	mov	x2, x19
  432e98:	mov	x4, xzr
  432e9c:	bl	432b00 <ferror@plt+0x2f260>
  432ea0:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432ea4:	ldr	x8, [x21, #16]
  432ea8:	add	x1, x23, #0x1
  432eac:	ldr	x9, [x8, #8]
  432eb0:	add	x9, x9, x23, lsl #3
  432eb4:	ldr	x3, [x9, #8]
  432eb8:	mov	x23, x1
  432ebc:	cbnz	x3, 432e8c <ferror@plt+0x2f5ec>
  432ec0:	b	4334c0 <ferror@plt+0x2fc20>
  432ec4:	ldr	x8, [x21, #16]
  432ec8:	mov	x0, x22
  432ecc:	mov	x1, x20
  432ed0:	mov	x2, x19
  432ed4:	ldr	x3, [x8]
  432ed8:	mov	x4, xzr
  432edc:	bl	432b00 <ferror@plt+0x2f260>
  432ee0:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432ee4:	ldr	x8, [x21, #16]
  432ee8:	ldr	x2, [x20, #112]
  432eec:	ldr	w1, [x8, #8]
  432ef0:	b	432f7c <ferror@plt+0x2f6dc>
  432ef4:	ldr	x3, [x20, #32]
  432ef8:	ldr	w1, [x21, #4]
  432efc:	ldr	w2, [x21, #16]
  432f00:	mov	x0, x19
  432f04:	b	4334cc <ferror@plt+0x2fc2c>
  432f08:	ldr	x3, [x21, #16]
  432f0c:	mov	x0, x22
  432f10:	mov	x1, x20
  432f14:	mov	x2, x19
  432f18:	mov	x4, xzr
  432f1c:	bl	432b00 <ferror@plt+0x2f260>
  432f20:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432f24:	ldr	x1, [x20, #144]
  432f28:	b	433188 <ferror@plt+0x2f8e8>
  432f2c:	ldr	x8, [x21, #16]
  432f30:	mov	x0, x22
  432f34:	mov	x1, x20
  432f38:	mov	x2, x19
  432f3c:	ldr	x3, [x8]
  432f40:	mov	x4, xzr
  432f44:	bl	432b00 <ferror@plt+0x2f260>
  432f48:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432f4c:	ldr	x8, [x21, #16]
  432f50:	mov	x0, x22
  432f54:	mov	x1, x20
  432f58:	mov	x2, x19
  432f5c:	ldr	x3, [x8, #8]
  432f60:	mov	x4, xzr
  432f64:	bl	432b00 <ferror@plt+0x2f260>
  432f68:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432f6c:	ldr	x1, [x20, #120]
  432f70:	b	433188 <ferror@plt+0x2f8e8>
  432f74:	ldr	x2, [x20, #56]
  432f78:	ldr	w1, [x21, #4]
  432f7c:	mov	x0, x19
  432f80:	ldp	x20, x19, [sp, #64]
  432f84:	ldp	x22, x21, [sp, #48]
  432f88:	ldp	x24, x23, [sp, #32]
  432f8c:	ldp	x26, x25, [sp, #16]
  432f90:	ldp	x29, x30, [sp], #80
  432f94:	br	x2
  432f98:	ldr	x1, [x20, #24]
  432f9c:	b	433188 <ferror@plt+0x2f8e8>
  432fa0:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  432fa4:	add	x1, x1, #0xd1f
  432fa8:	mov	w2, #0x5                   	// #5
  432fac:	mov	x0, xzr
  432fb0:	bl	403700 <dcgettext@plt>
  432fb4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  432fb8:	ldr	x8, [x8, #3792]
  432fbc:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  432fc0:	mov	x2, x0
  432fc4:	add	x1, x1, #0x343
  432fc8:	mov	x0, x8
  432fcc:	bl	403880 <fprintf@plt>
  432fd0:	b	433474 <ferror@plt+0x2fbd4>
  432fd4:	ldr	x3, [x21, #16]
  432fd8:	mov	x0, x22
  432fdc:	mov	x1, x20
  432fe0:	mov	x2, x19
  432fe4:	mov	x4, xzr
  432fe8:	bl	432b00 <ferror@plt+0x2f260>
  432fec:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  432ff0:	ldr	x1, [x20, #88]
  432ff4:	b	433188 <ferror@plt+0x2f8e8>
  432ff8:	ldr	x8, [x20, #152]
  432ffc:	b	433024 <ferror@plt+0x2f784>
  433000:	mov	x25, xzr
  433004:	mov	w24, wzr
  433008:	b	433210 <ferror@plt+0x2f970>
  43300c:	str	w9, [x8, #8]
  433010:	ldr	x9, [x21, #16]
  433014:	ldr	x8, [x20, #152]
  433018:	cbz	x9, 433024 <ferror@plt+0x2f784>
  43301c:	ldr	w2, [x9, #12]
  433020:	b	433028 <ferror@plt+0x2f788>
  433024:	mov	w2, wzr
  433028:	ldp	w9, w4, [x21]
  43302c:	mov	x0, x19
  433030:	mov	x1, x23
  433034:	cmp	w9, #0x7
  433038:	cset	w3, eq  // eq = none
  43303c:	blr	x8
  433040:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  433044:	ldr	x8, [x21, #16]
  433048:	cbz	x8, 4330ac <ferror@plt+0x2f80c>
  43304c:	ldr	x8, [x8]
  433050:	cbz	x8, 4330ac <ferror@plt+0x2f80c>
  433054:	ldr	x24, [x8]
  433058:	cbz	x24, 4330ac <ferror@plt+0x2f80c>
  43305c:	mov	w23, #0x1                   	// #1
  433060:	ldr	x3, [x24, #8]
  433064:	mov	x0, x22
  433068:	mov	x1, x20
  43306c:	mov	x2, x19
  433070:	mov	x4, xzr
  433074:	bl	432b00 <ferror@plt+0x2f260>
  433078:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  43307c:	ldr	x8, [x20, #160]
  433080:	ldr	x1, [x24]
  433084:	ldp	w2, w3, [x24, #24]
  433088:	ldr	w4, [x24, #16]
  43308c:	mov	x0, x19
  433090:	blr	x8
  433094:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  433098:	ldr	x8, [x21, #16]
  43309c:	ldr	x8, [x8]
  4330a0:	ldr	x24, [x8, w23, uxtw #3]
  4330a4:	add	w23, w23, #0x1
  4330a8:	cbnz	x24, 433060 <ferror@plt+0x2f7c0>
  4330ac:	ldr	x1, [x20, #168]
  4330b0:	b	433188 <ferror@plt+0x2f8e8>
  4330b4:	str	w9, [x8, #8]
  4330b8:	ldr	x8, [x21, #16]
  4330bc:	ldr	x25, [x8, #32]
  4330c0:	ldr	w24, [x8, #12]
  4330c4:	cbz	x25, 433210 <ferror@plt+0x2f970>
  4330c8:	cmp	x25, x21
  4330cc:	b.eq	43320c <ferror@plt+0x2f96c>  // b.none
  4330d0:	mov	x0, x22
  4330d4:	mov	x1, x20
  4330d8:	mov	x2, x19
  4330dc:	mov	x3, x25
  4330e0:	mov	x4, xzr
  4330e4:	bl	432b00 <ferror@plt+0x2f260>
  4330e8:	cbnz	w0, 433210 <ferror@plt+0x2f970>
  4330ec:	b	433474 <ferror@plt+0x2fbd4>
  4330f0:	cmp	w9, #0x16
  4330f4:	b.ne	43311c <ferror@plt+0x2f87c>  // b.any
  4330f8:	ldr	x2, [x20, #240]
  4330fc:	ldr	x1, [x11, #8]
  433100:	mov	x0, x19
  433104:	ldp	x20, x19, [sp, #64]
  433108:	ldp	x22, x21, [sp, #48]
  43310c:	ldp	x24, x23, [sp, #32]
  433110:	ldp	x26, x25, [sp, #16]
  433114:	ldp	x29, x30, [sp], #80
  433118:	br	x2
  43311c:	mov	x0, x22
  433120:	mov	x1, x21
  433124:	mov	x2, xzr
  433128:	bl	4322e0 <ferror@plt+0x2ea40>
  43312c:	cbz	x0, 433184 <ferror@plt+0x2f8e4>
  433130:	ldr	w3, [x0]
  433134:	mov	x23, x0
  433138:	sub	w8, w3, #0x7
  43313c:	cmp	w8, #0x3
  433140:	b.hi	4331cc <ferror@plt+0x2f92c>  // b.pmore
  433144:	ldr	x8, [x23, #16]
  433148:	cbz	x8, 4331cc <ferror@plt+0x2f92c>
  43314c:	ldr	w2, [x8, #12]
  433150:	ldr	w8, [x22, #56]
  433154:	cmp	w2, w8
  433158:	b.hi	4331d0 <ferror@plt+0x2f930>  // b.pmore
  43315c:	ldr	x8, [x21, #16]
  433160:	mov	x0, x22
  433164:	mov	x2, x23
  433168:	ldr	x8, [x8]
  43316c:	ldr	x1, [x8, #8]
  433170:	bl	433528 <ferror@plt+0x2fc88>
  433174:	ldr	x8, [x23, #16]
  433178:	ldr	w3, [x23]
  43317c:	ldr	w2, [x8, #12]
  433180:	b	4331d0 <ferror@plt+0x2f930>
  433184:	ldr	x1, [x20, #16]
  433188:	mov	x0, x19
  43318c:	ldp	x20, x19, [sp, #64]
  433190:	ldp	x22, x21, [sp, #48]
  433194:	ldp	x24, x23, [sp, #32]
  433198:	ldp	x26, x25, [sp, #16]
  43319c:	ldp	x29, x30, [sp], #80
  4331a0:	br	x1
  4331a4:	mov	x0, x19
  4331a8:	mov	x1, x23
  4331ac:	mov	x2, xzr
  4331b0:	mov	x3, xzr
  4331b4:	ldp	x20, x19, [sp, #64]
  4331b8:	ldp	x22, x21, [sp, #48]
  4331bc:	ldp	x24, x23, [sp, #32]
  4331c0:	ldp	x26, x25, [sp, #16]
  4331c4:	ldp	x29, x30, [sp], #80
  4331c8:	br	x4
  4331cc:	mov	w2, wzr
  4331d0:	ldr	x8, [x21, #16]
  4331d4:	ldr	x4, [x20, #248]
  4331d8:	mov	x0, x19
  4331dc:	ldr	x8, [x8]
  4331e0:	ldr	x1, [x8, #8]
  4331e4:	ldp	x20, x19, [sp, #64]
  4331e8:	ldp	x22, x21, [sp, #48]
  4331ec:	ldp	x24, x23, [sp, #32]
  4331f0:	ldp	x26, x25, [sp, #16]
  4331f4:	ldp	x29, x30, [sp], #80
  4331f8:	br	x4
  4331fc:	mov	w23, #0xffffffff            	// #-1
  433200:	b	433440 <ferror@plt+0x2fba0>
  433204:	mov	w1, #0xffffffff            	// #-1
  433208:	b	4334c0 <ferror@plt+0x2fc20>
  43320c:	mov	x25, x21
  433210:	ldp	w8, w4, [x21]
  433214:	ldr	x9, [x20, #176]
  433218:	mov	x0, x19
  43321c:	mov	x1, x23
  433220:	cmp	w8, #0x9
  433224:	cset	w3, eq  // eq = none
  433228:	cmp	x25, #0x0
  43322c:	cset	w5, ne  // ne = any
  433230:	cmp	x25, x21
  433234:	cset	w6, eq  // eq = none
  433238:	mov	w2, w24
  43323c:	blr	x9
  433240:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  433244:	ldr	x8, [x21, #16]
  433248:	cbz	x8, 433434 <ferror@plt+0x2fb94>
  43324c:	ldr	x9, [x8]
  433250:	cbz	x9, 4332d8 <ferror@plt+0x2fa38>
  433254:	ldr	x24, [x9]
  433258:	cbz	x24, 4332d8 <ferror@plt+0x2fa38>
  43325c:	mov	w23, #0x1                   	// #1
  433260:	b	433294 <ferror@plt+0x2f9f4>
  433264:	ldr	x8, [x20, #160]
  433268:	ldr	x1, [x24]
  43326c:	ldp	w2, w3, [x24, #24]
  433270:	ldr	w4, [x24, #16]
  433274:	mov	x0, x19
  433278:	blr	x8
  43327c:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  433280:	ldr	x8, [x21, #16]
  433284:	ldr	x9, [x8]
  433288:	ldr	x24, [x9, w23, uxtw #3]
  43328c:	add	w23, w23, #0x1
  433290:	cbz	x24, 4332d8 <ferror@plt+0x2fa38>
  433294:	ldr	x3, [x24, #8]
  433298:	mov	x0, x22
  43329c:	mov	x1, x20
  4332a0:	mov	x2, x19
  4332a4:	mov	x4, xzr
  4332a8:	bl	432b00 <ferror@plt+0x2f260>
  4332ac:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  4332b0:	ldr	w8, [x24, #20]
  4332b4:	cbz	w8, 433264 <ferror@plt+0x2f9c4>
  4332b8:	ldr	x8, [x20, #184]
  4332bc:	ldr	x1, [x24]
  4332c0:	ldr	x2, [x24, #24]
  4332c4:	ldr	w3, [x24, #16]
  4332c8:	mov	x0, x19
  4332cc:	blr	x8
  4332d0:	cbnz	w0, 433280 <ferror@plt+0x2f9e0>
  4332d4:	b	433474 <ferror@plt+0x2fbd4>
  4332d8:	ldr	x9, [x8, #16]
  4332dc:	cbz	x9, 433334 <ferror@plt+0x2fa94>
  4332e0:	ldr	x24, [x9]
  4332e4:	cbz	x24, 433334 <ferror@plt+0x2fa94>
  4332e8:	mov	w23, #0x1                   	// #1
  4332ec:	ldr	x3, [x24]
  4332f0:	mov	x0, x22
  4332f4:	mov	x1, x20
  4332f8:	mov	x2, x19
  4332fc:	mov	x4, xzr
  433300:	bl	432b00 <ferror@plt+0x2f260>
  433304:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  433308:	ldr	x8, [x20, #192]
  43330c:	ldp	w1, w2, [x24, #8]
  433310:	ldr	w3, [x24, #16]
  433314:	mov	x0, x19
  433318:	blr	x8
  43331c:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  433320:	ldr	x8, [x21, #16]
  433324:	ldr	x9, [x8, #16]
  433328:	ldr	x24, [x9, w23, uxtw #3]
  43332c:	add	w23, w23, #0x1
  433330:	cbnz	x24, 4332ec <ferror@plt+0x2fa4c>
  433334:	ldr	x8, [x8, #24]
  433338:	cbz	x8, 433434 <ferror@plt+0x2fb94>
  43333c:	ldr	x24, [x8]
  433340:	cbz	x24, 433434 <ferror@plt+0x2fb94>
  433344:	mov	w23, wzr
  433348:	ldr	x8, [x20, #200]
  43334c:	ldr	x1, [x24]
  433350:	mov	x0, x19
  433354:	blr	x8
  433358:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  43335c:	ldr	x8, [x24, #8]
  433360:	ldr	x26, [x8]
  433364:	cbz	x26, 433410 <ferror@plt+0x2fb70>
  433368:	mov	w25, #0x1                   	// #1
  43336c:	b	43339c <ferror@plt+0x2fafc>
  433370:	ldr	x8, [x20, #216]
  433374:	ldr	x1, [x26]
  433378:	ldp	w2, w3, [x26, #16]
  43337c:	ldr	w4, [x26, #24]
  433380:	mov	x0, x19
  433384:	blr	x8
  433388:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  43338c:	ldr	x8, [x24, #8]
  433390:	ldr	x26, [x8, w25, uxtw #3]
  433394:	add	w25, w25, #0x1
  433398:	cbz	x26, 433410 <ferror@plt+0x2fb70>
  43339c:	ldr	x3, [x26, #40]
  4333a0:	cbz	x3, 4333bc <ferror@plt+0x2fb1c>
  4333a4:	mov	x0, x22
  4333a8:	mov	x1, x20
  4333ac:	mov	x2, x19
  4333b0:	mov	x4, xzr
  4333b4:	bl	432b00 <ferror@plt+0x2f260>
  4333b8:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  4333bc:	ldr	x3, [x26, #8]
  4333c0:	mov	x0, x22
  4333c4:	mov	x1, x20
  4333c8:	mov	x2, x19
  4333cc:	mov	x4, xzr
  4333d0:	bl	432b00 <ferror@plt+0x2f260>
  4333d4:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  4333d8:	ldr	x5, [x26, #32]
  4333dc:	cmn	x5, #0x1
  4333e0:	b.eq	433370 <ferror@plt+0x2fad0>  // b.none
  4333e4:	ldr	x9, [x26, #40]
  4333e8:	ldr	x8, [x20, #208]
  4333ec:	ldr	x1, [x26]
  4333f0:	ldp	w2, w3, [x26, #16]
  4333f4:	ldr	w4, [x26, #24]
  4333f8:	cmp	x9, #0x0
  4333fc:	cset	w6, ne  // ne = any
  433400:	mov	x0, x19
  433404:	blr	x8
  433408:	cbnz	w0, 43338c <ferror@plt+0x2faec>
  43340c:	b	433474 <ferror@plt+0x2fbd4>
  433410:	ldr	x8, [x20, #224]
  433414:	mov	x0, x19
  433418:	blr	x8
  43341c:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  433420:	ldr	x8, [x21, #16]
  433424:	add	w23, w23, #0x1
  433428:	ldr	x8, [x8, #24]
  43342c:	ldr	x24, [x8, w23, uxtw #3]
  433430:	cbnz	x24, 433348 <ferror@plt+0x2faa8>
  433434:	ldr	x1, [x20, #232]
  433438:	b	433188 <ferror@plt+0x2f8e8>
  43343c:	mov	w23, wzr
  433440:	ldr	x3, [x8, #8]
  433444:	cbz	x3, 433490 <ferror@plt+0x2fbf0>
  433448:	mov	x0, x22
  43344c:	mov	x1, x20
  433450:	mov	x2, x19
  433454:	mov	x4, xzr
  433458:	bl	432b00 <ferror@plt+0x2f260>
  43345c:	cbz	w0, 433474 <ferror@plt+0x2fbd4>
  433460:	ldr	x8, [x21, #16]
  433464:	ldr	x9, [x8, #8]
  433468:	cmp	x9, #0x0
  43346c:	cset	w1, ne  // ne = any
  433470:	b	433494 <ferror@plt+0x2fbf4>
  433474:	ldp	x20, x19, [sp, #64]
  433478:	ldp	x22, x21, [sp, #48]
  43347c:	ldp	x24, x23, [sp, #32]
  433480:	ldp	x26, x25, [sp, #16]
  433484:	mov	w0, wzr
  433488:	ldp	x29, x30, [sp], #80
  43348c:	ret
  433490:	mov	w1, wzr
  433494:	ldr	x4, [x20, #128]
  433498:	ldr	w3, [x8, #24]
  43349c:	mov	x0, x19
  4334a0:	mov	w2, w23
  4334a4:	ldp	x20, x19, [sp, #64]
  4334a8:	ldp	x22, x21, [sp, #48]
  4334ac:	ldp	x24, x23, [sp, #32]
  4334b0:	ldp	x26, x25, [sp, #16]
  4334b4:	ldp	x29, x30, [sp], #80
  4334b8:	br	x4
  4334bc:	mov	w1, wzr
  4334c0:	ldr	x3, [x20, #80]
  4334c4:	ldr	w2, [x8, #16]
  4334c8:	mov	x0, x19
  4334cc:	ldp	x20, x19, [sp, #64]
  4334d0:	ldp	x22, x21, [sp, #48]
  4334d4:	ldp	x24, x23, [sp, #32]
  4334d8:	ldp	x26, x25, [sp, #16]
  4334dc:	ldp	x29, x30, [sp], #80
  4334e0:	br	x3
  4334e4:	bl	4033f0 <abort@plt>
  4334e8:	adrp	x0, 44d000 <warn@@Base+0xffcc>
  4334ec:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  4334f0:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  4334f4:	add	x0, x0, #0xc78
  4334f8:	add	x1, x1, #0x8b8
  4334fc:	add	x3, x3, #0xc97
  433500:	mov	w2, #0x9ad                 	// #2477
  433504:	bl	4037c0 <__assert_fail@plt>
  433508:	adrp	x0, 44d000 <warn@@Base+0xffcc>
  43350c:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  433510:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  433514:	add	x0, x0, #0xd4a
  433518:	add	x1, x1, #0x8b8
  43351c:	add	x3, x3, #0xe54
  433520:	mov	w2, #0xa7e                 	// #2686
  433524:	bl	4037c0 <__assert_fail@plt>
  433528:	stp	x29, x30, [sp, #-64]!
  43352c:	stp	x24, x23, [sp, #16]
  433530:	stp	x22, x21, [sp, #32]
  433534:	stp	x20, x19, [sp, #48]
  433538:	ldr	w8, [x2]
  43353c:	mov	x29, sp
  433540:	sub	w9, w8, #0x7
  433544:	cmp	w9, #0x4
  433548:	b.cs	433628 <ferror@plt+0x2fd88>  // b.hs, b.nlast
  43354c:	ldr	x23, [x2, #16]
  433550:	ldr	w10, [x0, #56]
  433554:	mov	x20, x2
  433558:	mov	x21, x0
  43355c:	ldr	w9, [x23, #12]
  433560:	cmp	w9, w10
  433564:	b.hi	433600 <ferror@plt+0x2fd60>  // b.pmore
  433568:	ldr	x24, [x21, #80]
  43356c:	mov	x19, x1
  433570:	cbz	x24, 4335d8 <ferror@plt+0x2fd38>
  433574:	ldr	x22, [x24, #8]
  433578:	ldr	w9, [x22]
  43357c:	cmp	w9, w8
  433580:	b.ne	4335c8 <ferror@plt+0x2fd28>  // b.any
  433584:	ldr	x0, [x24, #16]
  433588:	cbz	x19, 4335b0 <ferror@plt+0x2fd10>
  43358c:	cbz	x0, 4335c8 <ferror@plt+0x2fd28>
  433590:	ldrb	w8, [x0]
  433594:	ldrb	w9, [x19]
  433598:	cmp	w8, w9
  43359c:	b.ne	4335c8 <ferror@plt+0x2fd28>  // b.any
  4335a0:	mov	x1, x19
  4335a4:	bl	4034a0 <strcmp@plt>
  4335a8:	cbnz	w0, 4335c8 <ferror@plt+0x2fd28>
  4335ac:	b	4335b4 <ferror@plt+0x2fd14>
  4335b0:	cbnz	x0, 4335c8 <ferror@plt+0x2fd28>
  4335b4:	mov	x0, x21
  4335b8:	mov	x1, x22
  4335bc:	mov	x2, x20
  4335c0:	bl	433648 <ferror@plt+0x2fda8>
  4335c4:	cbnz	w0, 433614 <ferror@plt+0x2fd74>
  4335c8:	ldr	x24, [x24]
  4335cc:	cbz	x24, 4335d8 <ferror@plt+0x2fd38>
  4335d0:	ldr	w8, [x20]
  4335d4:	b	433574 <ferror@plt+0x2fcd4>
  4335d8:	ldr	w8, [x21, #52]
  4335dc:	mov	w0, #0x18                  	// #24
  4335e0:	add	w8, w8, #0x1
  4335e4:	str	w8, [x21, #52]
  4335e8:	str	w8, [x23, #12]
  4335ec:	bl	403290 <xmalloc@plt>
  4335f0:	stp	x20, x19, [x0, #8]
  4335f4:	ldr	x8, [x21, #80]
  4335f8:	str	x8, [x0]
  4335fc:	str	x0, [x21, #80]
  433600:	ldp	x20, x19, [sp, #48]
  433604:	ldp	x22, x21, [sp, #32]
  433608:	ldp	x24, x23, [sp, #16]
  43360c:	ldp	x29, x30, [sp], #64
  433610:	ret
  433614:	ldr	x8, [x24, #8]
  433618:	ldr	x8, [x8, #16]
  43361c:	ldr	w8, [x8, #12]
  433620:	str	w8, [x23, #12]
  433624:	b	433600 <ferror@plt+0x2fd60>
  433628:	adrp	x0, 44d000 <warn@@Base+0xffcc>
  43362c:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  433630:	adrp	x3, 44d000 <warn@@Base+0xffcc>
  433634:	add	x0, x0, #0xd6d
  433638:	add	x1, x1, #0x8b8
  43363c:	add	x3, x3, #0xdf9
  433640:	mov	w2, #0xb81                 	// #2945
  433644:	bl	4037c0 <__assert_fail@plt>
  433648:	sub	sp, sp, #0x80
  43364c:	stp	x29, x30, [sp, #32]
  433650:	str	x27, [sp, #48]
  433654:	stp	x26, x25, [sp, #64]
  433658:	stp	x24, x23, [sp, #80]
  43365c:	stp	x22, x21, [sp, #96]
  433660:	stp	x20, x19, [sp, #112]
  433664:	add	x29, sp, #0x20
  433668:	cbz	x1, 4336d8 <ferror@plt+0x2fe38>
  43366c:	cbz	x2, 433690 <ferror@plt+0x2fdf0>
  433670:	mov	x19, x0
  433674:	ldr	w8, [x1]
  433678:	cmp	w8, #0x1
  43367c:	b.ne	4336a8 <ferror@plt+0x2fe08>  // b.any
  433680:	ldr	x8, [x1, #16]
  433684:	ldr	x8, [x8]
  433688:	ldr	x1, [x8]
  43368c:	cbnz	x1, 433674 <ferror@plt+0x2fdd4>
  433690:	mov	w0, wzr
  433694:	b	4336e0 <ferror@plt+0x2fe40>
  433698:	ldr	x9, [x2, #16]
  43369c:	ldr	x9, [x9]
  4336a0:	ldr	x2, [x9]
  4336a4:	cbz	x2, 433690 <ferror@plt+0x2fdf0>
  4336a8:	ldr	w9, [x2]
  4336ac:	cmp	w9, #0x1
  4336b0:	b.eq	433698 <ferror@plt+0x2fdf8>  // b.none
  4336b4:	cmp	x1, x2
  4336b8:	b.eq	4337a0 <ferror@plt+0x2ff00>  // b.none
  4336bc:	cmp	w8, #0x16
  4336c0:	b.ne	433700 <ferror@plt+0x2fe60>  // b.any
  4336c4:	cmp	w9, #0x17
  4336c8:	b.ne	433700 <ferror@plt+0x2fe60>  // b.any
  4336cc:	ldr	x8, [x1, #16]
  4336d0:	ldr	x1, [x8, #8]
  4336d4:	b	433718 <ferror@plt+0x2fe78>
  4336d8:	cmp	x2, #0x0
  4336dc:	cset	w0, eq  // eq = none
  4336e0:	ldp	x20, x19, [sp, #112]
  4336e4:	ldp	x22, x21, [sp, #96]
  4336e8:	ldp	x24, x23, [sp, #80]
  4336ec:	ldp	x26, x25, [sp, #64]
  4336f0:	ldr	x27, [sp, #48]
  4336f4:	ldp	x29, x30, [sp, #32]
  4336f8:	add	sp, sp, #0x80
  4336fc:	ret
  433700:	cmp	w8, #0x17
  433704:	b.ne	433724 <ferror@plt+0x2fe84>  // b.any
  433708:	cmp	w9, #0x16
  43370c:	b.ne	433724 <ferror@plt+0x2fe84>  // b.any
  433710:	ldr	x8, [x2, #16]
  433714:	ldr	x2, [x8, #8]
  433718:	mov	x0, x19
  43371c:	bl	433648 <ferror@plt+0x2fda8>
  433720:	b	4336e0 <ferror@plt+0x2fe40>
  433724:	cmp	w8, w9
  433728:	b.ne	433690 <ferror@plt+0x2fdf0>  // b.any
  43372c:	ldr	w9, [x1, #4]
  433730:	ldr	w10, [x2, #4]
  433734:	cmp	w9, w10
  433738:	b.ne	433690 <ferror@plt+0x2fdf0>  // b.any
  43373c:	sub	w9, w8, #0x4
  433740:	cmp	w9, #0x3
  433744:	mov	w0, #0x1                   	// #1
  433748:	b.cc	4336e0 <ferror@plt+0x2fe40>  // b.lo, b.ul, b.last
  43374c:	cmp	w8, #0x2
  433750:	b.eq	4336e0 <ferror@plt+0x2fe40>  // b.none
  433754:	cmp	w8, #0x3
  433758:	b.ne	433770 <ferror@plt+0x2fed0>  // b.any
  43375c:	ldr	w8, [x1, #16]
  433760:	ldr	w9, [x2, #16]
  433764:	cmp	w8, w9
  433768:	cset	w0, eq  // eq = none
  43376c:	b	4336e0 <ferror@plt+0x2fe40>
  433770:	ldr	x9, [x19, #88]
  433774:	cbz	x9, 4337a8 <ferror@plt+0x2ff08>
  433778:	mov	x10, x9
  43377c:	b	433788 <ferror@plt+0x2fee8>
  433780:	ldr	x10, [x10]
  433784:	cbz	x10, 4337a8 <ferror@plt+0x2ff08>
  433788:	ldr	x11, [x10, #8]
  43378c:	cmp	x11, x1
  433790:	b.ne	433780 <ferror@plt+0x2fee0>  // b.any
  433794:	ldr	x11, [x10, #16]
  433798:	cmp	x11, x2
  43379c:	b.ne	433780 <ferror@plt+0x2fee0>  // b.any
  4337a0:	mov	w0, #0x1                   	// #1
  4337a4:	b	4336e0 <ferror@plt+0x2fe40>
  4337a8:	sub	w8, w8, #0x7
  4337ac:	str	x9, [sp, #8]
  4337b0:	add	x9, sp, #0x8
  4337b4:	cmp	w8, #0x10
  4337b8:	stp	x1, x2, [sp, #16]
  4337bc:	str	x9, [x19, #88]
  4337c0:	b.hi	433dec <ferror@plt+0x3054c>  // b.pmore
  4337c4:	adrp	x9, 44d000 <warn@@Base+0xffcc>
  4337c8:	add	x9, x9, #0x882
  4337cc:	adr	x10, 4337dc <ferror@plt+0x2ff3c>
  4337d0:	ldrh	w11, [x9, x8, lsl #1]
  4337d4:	add	x10, x10, x11, lsl #2
  4337d8:	br	x10
  4337dc:	ldr	x1, [x1, #16]
  4337e0:	ldr	x2, [x2, #16]
  4337e4:	mov	x0, x19
  4337e8:	bl	433648 <ferror@plt+0x2fda8>
  4337ec:	b	433d60 <ferror@plt+0x304c0>
  4337f0:	ldr	x8, [x1, #16]
  4337f4:	ldr	x9, [x2, #16]
  4337f8:	cbz	x8, 433858 <ferror@plt+0x2ffb8>
  4337fc:	cbz	x9, 433d5c <ferror@plt+0x304bc>
  433800:	mov	x20, x9
  433804:	mov	x22, x8
  433808:	ldr	w8, [x8, #12]
  43380c:	ldr	w9, [x19, #56]
  433810:	cmp	w8, w9
  433814:	b.ls	433864 <ferror@plt+0x2ffc4>  // b.plast
  433818:	ldr	w9, [x20, #12]
  43381c:	cmp	w8, w9
  433820:	b.ne	433864 <ferror@plt+0x2ffc4>  // b.any
  433824:	mov	w0, #0x1                   	// #1
  433828:	b	433d60 <ferror@plt+0x304c0>
  43382c:	ldr	x20, [x1, #16]
  433830:	ldr	x21, [x2, #16]
  433834:	ldr	x8, [x20]
  433838:	ldr	x9, [x21]
  43383c:	ldr	x0, [x8, #8]
  433840:	ldr	x1, [x9, #8]
  433844:	bl	4034a0 <strcmp@plt>
  433848:	cbnz	w0, 433d5c <ferror@plt+0x304bc>
  43384c:	ldr	x1, [x20, #8]
  433850:	ldr	x2, [x21, #8]
  433854:	b	433d34 <ferror@plt+0x30494>
  433858:	cmp	x9, #0x0
  43385c:	cset	w0, eq  // eq = none
  433860:	b	433d60 <ferror@plt+0x304c0>
  433864:	ldr	x8, [x22]
  433868:	ldr	x9, [x20]
  43386c:	cmp	x8, #0x0
  433870:	cset	w10, eq  // eq = none
  433874:	cmp	x9, #0x0
  433878:	cset	w11, eq  // eq = none
  43387c:	eor	w10, w10, w11
  433880:	tbnz	w10, #0, 433d5c <ferror@plt+0x304bc>
  433884:	ldr	x10, [x22, #16]
  433888:	ldr	x11, [x20, #16]
  43388c:	cmp	x10, #0x0
  433890:	cset	w10, eq  // eq = none
  433894:	cmp	x11, #0x0
  433898:	cset	w11, eq  // eq = none
  43389c:	eor	w10, w10, w11
  4338a0:	tbnz	w10, #0, 433d5c <ferror@plt+0x304bc>
  4338a4:	ldr	x10, [x22, #24]
  4338a8:	ldr	x11, [x20, #24]
  4338ac:	cmp	x10, #0x0
  4338b0:	cset	w10, eq  // eq = none
  4338b4:	cmp	x11, #0x0
  4338b8:	cset	w11, eq  // eq = none
  4338bc:	eor	w10, w10, w11
  4338c0:	tbnz	w10, #0, 433d5c <ferror@plt+0x304bc>
  4338c4:	ldr	x1, [x22, #32]
  4338c8:	ldr	x10, [x20, #32]
  4338cc:	cmp	x1, #0x0
  4338d0:	cset	w11, eq  // eq = none
  4338d4:	cmp	x10, #0x0
  4338d8:	cset	w10, eq  // eq = none
  4338dc:	eor	w10, w11, w10
  4338e0:	tbnz	w10, #0, 433d5c <ferror@plt+0x304bc>
  4338e4:	cbz	x8, 4339dc <ferror@plt+0x3013c>
  4338e8:	ldr	x26, [x9]
  4338ec:	ldr	x27, [x8]
  4338f0:	cmp	x26, #0x0
  4338f4:	cset	w10, eq  // eq = none
  4338f8:	cbz	x27, 4339d4 <ferror@plt+0x30134>
  4338fc:	add	x24, x8, #0x8
  433900:	add	x25, x9, #0x8
  433904:	tbnz	w10, #0, 433d5c <ferror@plt+0x304bc>
  433908:	ldr	x23, [x27]
  43390c:	ldr	x21, [x26]
  433910:	ldrb	w8, [x23]
  433914:	ldrb	w9, [x21]
  433918:	cmp	w8, w9
  43391c:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433920:	ldr	w8, [x27, #16]
  433924:	ldr	w9, [x26, #16]
  433928:	cmp	w8, w9
  43392c:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433930:	ldr	w8, [x27, #20]
  433934:	ldr	w9, [x26, #20]
  433938:	cmp	w8, w9
  43393c:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433940:	cbz	w8, 433958 <ferror@plt+0x300b8>
  433944:	ldr	x0, [x27, #24]
  433948:	ldr	x1, [x26, #24]
  43394c:	bl	4034a0 <strcmp@plt>
  433950:	cbz	w0, 433978 <ferror@plt+0x300d8>
  433954:	b	433d5c <ferror@plt+0x304bc>
  433958:	ldr	w8, [x27, #24]
  43395c:	ldr	w9, [x26, #24]
  433960:	cmp	w8, w9
  433964:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433968:	ldr	w8, [x27, #28]
  43396c:	ldr	w9, [x26, #28]
  433970:	cmp	w8, w9
  433974:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433978:	mov	x0, x23
  43397c:	mov	x1, x21
  433980:	bl	4034a0 <strcmp@plt>
  433984:	cbnz	w0, 433d5c <ferror@plt+0x304bc>
  433988:	ldr	x1, [x27, #8]
  43398c:	mov	x0, x19
  433990:	mov	x2, xzr
  433994:	bl	4322e0 <ferror@plt+0x2ea40>
  433998:	ldr	x1, [x26, #8]
  43399c:	mov	x21, x0
  4339a0:	mov	x0, x19
  4339a4:	mov	x2, xzr
  4339a8:	bl	4322e0 <ferror@plt+0x2ea40>
  4339ac:	mov	x2, x0
  4339b0:	mov	x0, x19
  4339b4:	mov	x1, x21
  4339b8:	bl	433648 <ferror@plt+0x2fda8>
  4339bc:	cbz	w0, 433d60 <ferror@plt+0x304c0>
  4339c0:	ldr	x27, [x24], #8
  4339c4:	ldr	x26, [x25], #8
  4339c8:	cmp	x26, #0x0
  4339cc:	cset	w10, eq  // eq = none
  4339d0:	cbnz	x27, 433904 <ferror@plt+0x30064>
  4339d4:	cbz	w10, 433d5c <ferror@plt+0x304bc>
  4339d8:	ldr	x1, [x22, #32]
  4339dc:	cbz	x1, 4339f0 <ferror@plt+0x30150>
  4339e0:	ldr	x2, [x20, #32]
  4339e4:	mov	x0, x19
  4339e8:	bl	433648 <ferror@plt+0x2fda8>
  4339ec:	cbz	w0, 433d60 <ferror@plt+0x304c0>
  4339f0:	ldr	x11, [x22, #16]
  4339f4:	cbz	x11, 433a78 <ferror@plt+0x301d8>
  4339f8:	ldr	x12, [x20, #16]
  4339fc:	ldr	x8, [x11]
  433a00:	ldr	x9, [x12]
  433a04:	cmp	x9, #0x0
  433a08:	cset	w10, eq  // eq = none
  433a0c:	cbz	x8, 433a74 <ferror@plt+0x301d4>
  433a10:	add	x21, x11, #0x8
  433a14:	add	x23, x12, #0x8
  433a18:	tbnz	w10, #0, 433d5c <ferror@plt+0x304bc>
  433a1c:	ldr	w10, [x8, #8]
  433a20:	ldr	w11, [x9, #8]
  433a24:	cmp	w10, w11
  433a28:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433a2c:	ldr	w10, [x8, #12]
  433a30:	ldr	w11, [x9, #12]
  433a34:	cmp	w10, w11
  433a38:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433a3c:	ldr	w10, [x8, #16]
  433a40:	ldr	w11, [x9, #16]
  433a44:	cmp	w10, w11
  433a48:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433a4c:	ldr	x1, [x8]
  433a50:	ldr	x2, [x9]
  433a54:	mov	x0, x19
  433a58:	bl	433648 <ferror@plt+0x2fda8>
  433a5c:	cbz	w0, 433d60 <ferror@plt+0x304c0>
  433a60:	ldr	x8, [x21], #8
  433a64:	ldr	x9, [x23], #8
  433a68:	cmp	x9, #0x0
  433a6c:	cset	w10, eq  // eq = none
  433a70:	cbnz	x8, 433a18 <ferror@plt+0x30178>
  433a74:	cbz	w10, 433d5c <ferror@plt+0x304bc>
  433a78:	ldr	x9, [x22, #24]
  433a7c:	cbz	x9, 433824 <ferror@plt+0x2ff84>
  433a80:	ldr	x10, [x20, #24]
  433a84:	ldr	x23, [x9]
  433a88:	ldr	x22, [x10]
  433a8c:	cmp	x22, #0x0
  433a90:	cset	w8, eq  // eq = none
  433a94:	cbz	x23, 433de4 <ferror@plt+0x30544>
  433a98:	add	x20, x10, #0x8
  433a9c:	add	x21, x9, #0x8
  433aa0:	b	433d90 <ferror@plt+0x304f0>
  433aa4:	ldr	x8, [x1, #16]
  433aa8:	ldr	x9, [x2, #16]
  433aac:	ldr	w10, [x8, #24]
  433ab0:	ldr	w11, [x9, #24]
  433ab4:	cmp	w10, w11
  433ab8:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433abc:	mov	x21, x1
  433ac0:	mov	x20, x2
  433ac4:	ldr	x1, [x8]
  433ac8:	ldr	x2, [x9]
  433acc:	mov	x0, x19
  433ad0:	bl	433648 <ferror@plt+0x2fda8>
  433ad4:	cbz	w0, 433d60 <ferror@plt+0x304c0>
  433ad8:	ldr	x8, [x21, #16]
  433adc:	ldr	x9, [x20, #16]
  433ae0:	mov	x0, x19
  433ae4:	ldr	x1, [x8, #8]
  433ae8:	ldr	x2, [x9, #8]
  433aec:	bl	433648 <ferror@plt+0x2fda8>
  433af0:	cbz	w0, 433d60 <ferror@plt+0x304c0>
  433af4:	ldr	x8, [x21, #16]
  433af8:	ldr	x9, [x20, #16]
  433afc:	ldr	x8, [x8, #16]
  433b00:	ldr	x20, [x9, #16]
  433b04:	cmp	x8, #0x0
  433b08:	cset	w9, eq  // eq = none
  433b0c:	cmp	x20, #0x0
  433b10:	cset	w10, eq  // eq = none
  433b14:	eor	w9, w9, w10
  433b18:	eor	w0, w9, #0x1
  433b1c:	cbz	x8, 433d60 <ferror@plt+0x304c0>
  433b20:	cbz	x20, 433d60 <ferror@plt+0x304c0>
  433b24:	ldr	x1, [x8]
  433b28:	cbz	x1, 433d6c <ferror@plt+0x304cc>
  433b2c:	add	x21, x8, #0x8
  433b30:	ldr	x2, [x20]
  433b34:	cbz	x2, 433d5c <ferror@plt+0x304bc>
  433b38:	mov	x0, x19
  433b3c:	bl	433648 <ferror@plt+0x2fda8>
  433b40:	cbz	w0, 433d54 <ferror@plt+0x304b4>
  433b44:	ldr	x1, [x21], #8
  433b48:	add	x20, x20, #0x8
  433b4c:	cbnz	x1, 433b30 <ferror@plt+0x30290>
  433b50:	b	433d6c <ferror@plt+0x304cc>
  433b54:	ldr	x9, [x1, #16]
  433b58:	ldr	x10, [x2, #16]
  433b5c:	cbz	x9, 433d48 <ferror@plt+0x304a8>
  433b60:	cbz	x10, 433d5c <ferror@plt+0x304bc>
  433b64:	ldr	x12, [x10]
  433b68:	ldr	x11, [x9]
  433b6c:	ldr	x1, [x12]
  433b70:	ldr	x8, [x11]
  433b74:	cmp	x1, #0x0
  433b78:	cset	w0, eq  // eq = none
  433b7c:	cbz	x8, 433d60 <ferror@plt+0x304c0>
  433b80:	ldr	x20, [x10, #8]
  433b84:	ldr	x21, [x9, #8]
  433b88:	add	x22, x12, #0x8
  433b8c:	add	x23, x11, #0x8
  433b90:	tbnz	w0, #0, 433d5c <ferror@plt+0x304bc>
  433b94:	ldrb	w9, [x8]
  433b98:	ldrb	w10, [x1]
  433b9c:	cmp	w9, w10
  433ba0:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433ba4:	ldr	x9, [x21]
  433ba8:	ldr	x10, [x20]
  433bac:	cmp	x9, x10
  433bb0:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433bb4:	mov	x0, x8
  433bb8:	bl	4034a0 <strcmp@plt>
  433bbc:	cbnz	w0, 433d5c <ferror@plt+0x304bc>
  433bc0:	ldr	x8, [x23], #8
  433bc4:	ldr	x1, [x22], #8
  433bc8:	add	x21, x21, #0x8
  433bcc:	add	x20, x20, #0x8
  433bd0:	cmp	x1, #0x0
  433bd4:	cset	w0, eq  // eq = none
  433bd8:	cbnz	x8, 433b90 <ferror@plt+0x302f0>
  433bdc:	b	433d60 <ferror@plt+0x304c0>
  433be0:	ldr	x8, [x1, #16]
  433be4:	ldr	x9, [x2, #16]
  433be8:	ldr	x10, [x8, #16]
  433bec:	ldr	x11, [x9, #16]
  433bf0:	cmp	x10, x11
  433bf4:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433bf8:	ldr	x10, [x8, #24]
  433bfc:	ldr	x11, [x9, #24]
  433c00:	cmp	x10, x11
  433c04:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433c08:	ldr	w10, [x8, #32]
  433c0c:	ldr	w11, [x9, #32]
  433c10:	cmp	w10, w11
  433c14:	b.eq	433cf4 <ferror@plt+0x30454>  // b.none
  433c18:	b	433d5c <ferror@plt+0x304bc>
  433c1c:	ldr	x8, [x1, #16]
  433c20:	ldr	x9, [x2, #16]
  433c24:	ldr	w10, [x8, #16]
  433c28:	ldr	w11, [x9, #16]
  433c2c:	cmp	w10, w11
  433c30:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433c34:	mov	x21, x1
  433c38:	mov	x20, x2
  433c3c:	ldr	x1, [x8]
  433c40:	ldr	x2, [x9]
  433c44:	mov	x0, x19
  433c48:	bl	433648 <ferror@plt+0x2fda8>
  433c4c:	cbz	w0, 433d60 <ferror@plt+0x304c0>
  433c50:	ldr	x8, [x21, #16]
  433c54:	ldr	x9, [x20, #16]
  433c58:	ldr	x8, [x8, #8]
  433c5c:	ldr	x20, [x9, #8]
  433c60:	cmp	x8, #0x0
  433c64:	cset	w9, eq  // eq = none
  433c68:	cmp	x20, #0x0
  433c6c:	cset	w10, eq  // eq = none
  433c70:	eor	w9, w9, w10
  433c74:	eor	w0, w9, #0x1
  433c78:	cbz	x8, 433d60 <ferror@plt+0x304c0>
  433c7c:	cbz	x20, 433d60 <ferror@plt+0x304c0>
  433c80:	ldr	x1, [x8]
  433c84:	cbz	x1, 433d6c <ferror@plt+0x304cc>
  433c88:	add	x21, x8, #0x8
  433c8c:	ldr	x2, [x20]
  433c90:	cbz	x2, 433d5c <ferror@plt+0x304bc>
  433c94:	mov	x0, x19
  433c98:	bl	433648 <ferror@plt+0x2fda8>
  433c9c:	cbz	w0, 433d54 <ferror@plt+0x304b4>
  433ca0:	ldr	x1, [x21], #8
  433ca4:	add	x20, x20, #0x8
  433ca8:	cbnz	x1, 433c8c <ferror@plt+0x303ec>
  433cac:	b	433d6c <ferror@plt+0x304cc>
  433cb0:	ldr	x8, [x1, #16]
  433cb4:	ldr	x9, [x2, #16]
  433cb8:	ldr	w10, [x8, #8]
  433cbc:	ldr	w11, [x9, #8]
  433cc0:	cmp	w10, w11
  433cc4:	b.eq	433cf4 <ferror@plt+0x30454>  // b.none
  433cc8:	b	433d5c <ferror@plt+0x304bc>
  433ccc:	ldr	x8, [x1, #16]
  433cd0:	ldr	x9, [x2, #16]
  433cd4:	ldr	x10, [x8, #8]
  433cd8:	ldr	x11, [x9, #8]
  433cdc:	cmp	x10, x11
  433ce0:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433ce4:	ldr	x10, [x8, #16]
  433ce8:	ldr	x11, [x9, #16]
  433cec:	cmp	x10, x11
  433cf0:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433cf4:	ldr	x1, [x8]
  433cf8:	ldr	x2, [x9]
  433cfc:	b	433d34 <ferror@plt+0x30494>
  433d00:	ldr	x8, [x1, #16]
  433d04:	ldr	x9, [x2, #16]
  433d08:	mov	x21, x1
  433d0c:	mov	x20, x2
  433d10:	ldr	x1, [x8]
  433d14:	ldr	x2, [x9]
  433d18:	mov	x0, x19
  433d1c:	bl	433648 <ferror@plt+0x2fda8>
  433d20:	cbz	w0, 433d60 <ferror@plt+0x304c0>
  433d24:	ldr	x8, [x21, #16]
  433d28:	ldr	x9, [x20, #16]
  433d2c:	ldr	x1, [x8, #8]
  433d30:	ldr	x2, [x9, #8]
  433d34:	mov	x0, x19
  433d38:	bl	433648 <ferror@plt+0x2fda8>
  433d3c:	cmp	w0, #0x0
  433d40:	cset	w0, ne  // ne = any
  433d44:	b	433d60 <ferror@plt+0x304c0>
  433d48:	cmp	x10, #0x0
  433d4c:	cset	w0, eq  // eq = none
  433d50:	b	433d60 <ferror@plt+0x304c0>
  433d54:	ldur	x8, [x21, #-8]
  433d58:	cbz	x8, 433d6c <ferror@plt+0x304cc>
  433d5c:	mov	w0, wzr
  433d60:	ldr	x8, [sp, #8]
  433d64:	str	x8, [x19, #88]
  433d68:	b	4336e0 <ferror@plt+0x2fe40>
  433d6c:	ldr	x8, [x20]
  433d70:	cmp	x8, #0x0
  433d74:	cset	w0, eq  // eq = none
  433d78:	b	433d60 <ferror@plt+0x304c0>
  433d7c:	ldr	x23, [x21], #8
  433d80:	ldr	x22, [x20], #8
  433d84:	cmp	x22, #0x0
  433d88:	cset	w8, eq  // eq = none
  433d8c:	cbz	x23, 433de4 <ferror@plt+0x30544>
  433d90:	tbnz	w8, #0, 433d5c <ferror@plt+0x304bc>
  433d94:	ldr	x0, [x23]
  433d98:	ldr	x1, [x22]
  433d9c:	ldrb	w8, [x0]
  433da0:	ldrb	w9, [x1]
  433da4:	cmp	w8, w9
  433da8:	b.ne	433d5c <ferror@plt+0x304bc>  // b.any
  433dac:	bl	4034a0 <strcmp@plt>
  433db0:	cbnz	w0, 433d5c <ferror@plt+0x304bc>
  433db4:	ldr	x9, [x23, #8]
  433db8:	ldr	x8, [x22, #8]
  433dbc:	cmp	x9, #0x0
  433dc0:	cset	w10, eq  // eq = none
  433dc4:	cmp	x8, #0x0
  433dc8:	cset	w11, eq  // eq = none
  433dcc:	eor	w10, w10, w11
  433dd0:	tbnz	w10, #0, 433d5c <ferror@plt+0x304bc>
  433dd4:	cbnz	x9, 433d7c <ferror@plt+0x304dc>
  433dd8:	ldr	x8, [x8]
  433ddc:	cbz	x8, 433d7c <ferror@plt+0x304dc>
  433de0:	b	433d5c <ferror@plt+0x304bc>
  433de4:	tbnz	w8, #0, 433824 <ferror@plt+0x2ff84>
  433de8:	b	433d5c <ferror@plt+0x304bc>
  433dec:	bl	4033f0 <abort@plt>
  433df0:	stp	x29, x30, [sp, #-64]!
  433df4:	stp	x24, x23, [sp, #16]
  433df8:	stp	x22, x21, [sp, #32]
  433dfc:	stp	x20, x19, [sp, #48]
  433e00:	ldr	x23, [x0, #64]
  433e04:	mov	x20, x3
  433e08:	mov	x19, x2
  433e0c:	mov	x22, x0
  433e10:	mov	x21, x1
  433e14:	mov	x29, sp
  433e18:	cbz	x23, 433e98 <ferror@plt+0x305f8>
  433e1c:	ldr	x24, [x20, #24]
  433e20:	ldr	w8, [x22, #72]
  433e24:	b	433e3c <ferror@plt+0x3059c>
  433e28:	ldr	x23, [x23]
  433e2c:	mov	w8, wzr
  433e30:	str	wzr, [x22, #72]
  433e34:	str	x23, [x22, #64]
  433e38:	cbz	x23, 433e98 <ferror@plt+0x305f8>
  433e3c:	cmp	w8, #0x9
  433e40:	b.hi	433e28 <ferror@plt+0x30588>  // b.pmore
  433e44:	add	x9, x23, w8, uxtw #3
  433e48:	ldr	x2, [x9, #16]
  433e4c:	cmn	x2, #0x1
  433e50:	b.eq	433e28 <ferror@plt+0x30588>  // b.none
  433e54:	mov	w8, w8
  433e58:	add	x8, x23, x8, lsl #3
  433e5c:	ldr	x3, [x8, #96]
  433e60:	cmp	x3, x24
  433e64:	b.cs	433e98 <ferror@plt+0x305f8>  // b.hs, b.nlast
  433e68:	ldr	x8, [x23, #8]
  433e6c:	ldr	x9, [x21, #344]
  433e70:	mov	x0, x19
  433e74:	ldr	x1, [x8, #8]
  433e78:	blr	x9
  433e7c:	cbz	w0, 433fc4 <ferror@plt+0x30724>
  433e80:	ldr	w8, [x22, #72]
  433e84:	add	w8, w8, #0x1
  433e88:	cmp	w8, #0xa
  433e8c:	str	w8, [x22, #72]
  433e90:	b.cc	433e44 <ferror@plt+0x305a4>  // b.lo, b.ul, b.last
  433e94:	b	433e28 <ferror@plt+0x30588>
  433e98:	ldr	x8, [x20, #40]
  433e9c:	cbz	x8, 433ee8 <ferror@plt+0x30648>
  433ea0:	ldr	x8, [x21, #320]
  433ea4:	ldr	x1, [x20, #24]
  433ea8:	mov	x0, x19
  433eac:	blr	x8
  433eb0:	cbz	w0, 433fc4 <ferror@plt+0x30724>
  433eb4:	ldr	x8, [x20, #40]
  433eb8:	cbz	x8, 433ef0 <ferror@plt+0x30650>
  433ebc:	ldr	x23, [x8]
  433ec0:	cbz	x23, 433ef0 <ferror@plt+0x30650>
  433ec4:	mov	x0, x22
  433ec8:	mov	x1, x21
  433ecc:	mov	x2, x19
  433ed0:	mov	x3, x23
  433ed4:	bl	4327ec <ferror@plt+0x2ef4c>
  433ed8:	cbz	w0, 433fc4 <ferror@plt+0x30724>
  433edc:	ldr	x23, [x23]
  433ee0:	cbnz	x23, 433ec4 <ferror@plt+0x30624>
  433ee4:	b	433ef0 <ferror@plt+0x30650>
  433ee8:	ldr	x8, [x20, #8]
  433eec:	cbz	x8, 433ea0 <ferror@plt+0x30600>
  433ef0:	ldr	x23, [x20, #16]
  433ef4:	cbz	x23, 433f18 <ferror@plt+0x30678>
  433ef8:	mov	x0, x22
  433efc:	mov	x1, x21
  433f00:	mov	x2, x19
  433f04:	mov	x3, x23
  433f08:	bl	433df0 <ferror@plt+0x30550>
  433f0c:	cbz	w0, 433fc4 <ferror@plt+0x30724>
  433f10:	ldr	x23, [x23]
  433f14:	cbnz	x23, 433ef8 <ferror@plt+0x30658>
  433f18:	ldr	x23, [x22, #64]
  433f1c:	cbz	x23, 433f9c <ferror@plt+0x306fc>
  433f20:	ldr	x24, [x20, #32]
  433f24:	ldr	w8, [x22, #72]
  433f28:	b	433f40 <ferror@plt+0x306a0>
  433f2c:	ldr	x23, [x23]
  433f30:	mov	w8, wzr
  433f34:	str	wzr, [x22, #72]
  433f38:	str	x23, [x22, #64]
  433f3c:	cbz	x23, 433f9c <ferror@plt+0x306fc>
  433f40:	cmp	w8, #0x9
  433f44:	b.hi	433f2c <ferror@plt+0x3068c>  // b.pmore
  433f48:	add	x9, x23, w8, uxtw #3
  433f4c:	ldr	x2, [x9, #16]
  433f50:	cmn	x2, #0x1
  433f54:	b.eq	433f2c <ferror@plt+0x3068c>  // b.none
  433f58:	mov	w8, w8
  433f5c:	add	x8, x23, x8, lsl #3
  433f60:	ldr	x3, [x8, #96]
  433f64:	cmp	x3, x24
  433f68:	b.cs	433f9c <ferror@plt+0x306fc>  // b.hs, b.nlast
  433f6c:	ldr	x8, [x23, #8]
  433f70:	ldr	x9, [x21, #344]
  433f74:	mov	x0, x19
  433f78:	ldr	x1, [x8, #8]
  433f7c:	blr	x9
  433f80:	cbz	w0, 433fc4 <ferror@plt+0x30724>
  433f84:	ldr	w8, [x22, #72]
  433f88:	add	w8, w8, #0x1
  433f8c:	cmp	w8, #0xa
  433f90:	str	w8, [x22, #72]
  433f94:	b.cc	433f48 <ferror@plt+0x306a8>  // b.lo, b.ul, b.last
  433f98:	b	433f2c <ferror@plt+0x3068c>
  433f9c:	ldr	x8, [x20, #40]
  433fa0:	cbnz	x8, 433fac <ferror@plt+0x3070c>
  433fa4:	ldr	x8, [x20, #8]
  433fa8:	cbnz	x8, 433fc0 <ferror@plt+0x30720>
  433fac:	ldr	x8, [x21, #328]
  433fb0:	ldr	x1, [x20, #32]
  433fb4:	mov	x0, x19
  433fb8:	blr	x8
  433fbc:	cbz	w0, 433fc4 <ferror@plt+0x30724>
  433fc0:	mov	w0, #0x1                   	// #1
  433fc4:	ldp	x20, x19, [sp, #48]
  433fc8:	ldp	x22, x21, [sp, #32]
  433fcc:	ldp	x24, x23, [sp, #16]
  433fd0:	ldp	x29, x30, [sp], #64
  433fd4:	ret
  433fd8:	stp	x29, x30, [sp, #-64]!
  433fdc:	mov	w0, #0x1b0                 	// #432
  433fe0:	str	x23, [sp, #16]
  433fe4:	stp	x22, x21, [sp, #32]
  433fe8:	stp	x20, x19, [sp, #48]
  433fec:	mov	x29, sp
  433ff0:	mov	x19, x4
  433ff4:	mov	x20, x3
  433ff8:	mov	w21, w2
  433ffc:	mov	x22, x1
  434000:	bl	403290 <xmalloc@plt>
  434004:	movi	v0.2d, #0x0
  434008:	mov	w8, #0x1                   	// #1
  43400c:	mov	x23, x0
  434010:	stp	q0, q0, [x0]
  434014:	str	x22, [x0]
  434018:	stp	q0, q0, [x0, #32]
  43401c:	stp	q0, q0, [x0, #64]
  434020:	stp	q0, q0, [x0, #96]
  434024:	stp	q0, q0, [x0, #128]
  434028:	stp	q0, q0, [x0, #160]
  43402c:	stp	q0, q0, [x0, #192]
  434030:	stp	q0, q0, [x0, #224]
  434034:	stp	q0, q0, [x0, #256]
  434038:	stp	q0, q0, [x0, #288]
  43403c:	stp	q0, q0, [x0, #320]
  434040:	stp	q0, q0, [x0, #352]
  434044:	stp	q0, q0, [x0, #384]
  434048:	str	q0, [x0, #416]
  43404c:	str	w21, [x0, #8]
  434050:	stp	x20, x19, [x0, #16]
  434054:	str	w8, [x0, #128]
  434058:	mov	w0, #0x8                   	// #8
  43405c:	bl	403290 <xmalloc@plt>
  434060:	mov	x8, #0xffffffffffffffff    	// #-1
  434064:	str	x0, [x23, #136]
  434068:	str	xzr, [x0]
  43406c:	str	x8, [x23, #104]
  434070:	mov	x0, x23
  434074:	ldp	x20, x19, [sp, #48]
  434078:	ldp	x22, x21, [sp, #32]
  43407c:	ldr	x23, [sp, #16]
  434080:	ldp	x29, x30, [sp], #64
  434084:	ret
  434088:	stp	x29, x30, [sp, #-48]!
  43408c:	stp	x22, x21, [sp, #16]
  434090:	stp	x20, x19, [sp, #32]
  434094:	ldr	w8, [x1, #96]
  434098:	mov	x20, x1
  43409c:	mov	x19, x0
  4340a0:	mov	x29, sp
  4340a4:	cbz	w8, 4340fc <ferror@plt+0x3085c>
  4340a8:	ldr	x21, [x20, #120]
  4340ac:	cbz	x21, 4340dc <ferror@plt+0x3083c>
  4340b0:	ldp	x1, x2, [x21, #8]
  4340b4:	ldr	w3, [x21, #24]
  4340b8:	ldr	x4, [x21, #32]
  4340bc:	mov	x0, x19
  4340c0:	bl	431398 <ferror@plt+0x2daf8>
  4340c4:	cbz	w0, 434134 <ferror@plt+0x30894>
  4340c8:	ldr	x22, [x21]
  4340cc:	mov	x0, x21
  4340d0:	bl	403510 <free@plt>
  4340d4:	mov	x21, x22
  4340d8:	cbnz	x22, 4340b0 <ferror@plt+0x30810>
  4340dc:	ldr	x1, [x20, #104]
  4340e0:	mov	x0, x19
  4340e4:	str	xzr, [x20, #120]
  4340e8:	bl	430c74 <ferror@plt+0x2d3d4>
  4340ec:	cbz	w0, 434134 <ferror@plt+0x30894>
  4340f0:	mov	x8, #0xffffffffffffffff    	// #-1
  4340f4:	str	wzr, [x20, #96]
  4340f8:	str	x8, [x20, #104]
  4340fc:	ldr	x20, [x20, #416]
  434100:	cbz	x20, 434130 <ferror@plt+0x30890>
  434104:	mov	w21, #0x7                   	// #7
  434108:	ldr	w8, [x20, #16]
  43410c:	ldr	x1, [x20, #8]
  434110:	mov	x0, x19
  434114:	cmp	w8, #0x0
  434118:	csel	w2, w21, w8, eq  // eq = none
  43411c:	bl	431b84 <ferror@plt+0x2e2e4>
  434120:	str	x0, [x20, #24]
  434124:	cbz	x0, 434134 <ferror@plt+0x30894>
  434128:	ldr	x20, [x20]
  43412c:	cbnz	x20, 434108 <ferror@plt+0x30868>
  434130:	mov	w0, #0x1                   	// #1
  434134:	ldp	x20, x19, [sp, #32]
  434138:	ldp	x22, x21, [sp, #16]
  43413c:	ldp	x29, x30, [sp], #48
  434140:	ret
  434144:	sub	sp, sp, #0x70
  434148:	stp	x29, x30, [sp, #16]
  43414c:	stp	x28, x27, [sp, #32]
  434150:	stp	x26, x25, [sp, #48]
  434154:	stp	x24, x23, [sp, #64]
  434158:	stp	x22, x21, [sp, #80]
  43415c:	stp	x20, x19, [sp, #96]
  434160:	mov	x20, x1
  434164:	ldr	x1, [x1, #32]
  434168:	mov	x23, x5
  43416c:	mov	x21, x4
  434170:	mov	w24, w3
  434174:	mov	w25, w2
  434178:	mov	x19, x0
  43417c:	add	x29, sp, #0x10
  434180:	cbz	x1, 4341e0 <ferror@plt+0x30940>
  434184:	cmp	w25, #0x64
  434188:	b.ne	4341a0 <ferror@plt+0x30900>  // b.any
  43418c:	ldrb	w8, [x23]
  434190:	cbz	w8, 4341a0 <ferror@plt+0x30900>
  434194:	ldr	x8, [x20, #40]
  434198:	cmp	x8, x21
  43419c:	b.eq	4342e0 <ferror@plt+0x30a40>  // b.none
  4341a0:	mov	x0, x19
  4341a4:	bl	43091c <ferror@plt+0x2d07c>
  4341a8:	cbz	w0, 434990 <ferror@plt+0x310f0>
  4341ac:	ldr	x8, [x20, #32]
  4341b0:	ldr	w9, [x20, #8]
  4341b4:	stp	xzr, x8, [x20, #64]
  4341b8:	cbnz	w9, 4341c4 <ferror@plt+0x30924>
  4341bc:	ldr	x8, [x20, #40]
  4341c0:	str	x8, [x20, #48]
  4341c4:	mov	w8, #0x1                   	// #1
  4341c8:	mov	w0, #0x8                   	// #8
  4341cc:	str	w8, [x20, #128]
  4341d0:	bl	403290 <xmalloc@plt>
  4341d4:	str	x0, [x20, #136]
  4341d8:	str	xzr, [x0]
  4341dc:	str	xzr, [x20, #32]
  4341e0:	mov	x0, x23
  4341e4:	bl	402fd0 <strlen@plt>
  4341e8:	cmp	w25, #0xa1
  4341ec:	mov	x22, x0
  4341f0:	b.gt	434244 <ferror@plt+0x309a4>
  4341f4:	sub	w8, w25, #0x1e
  4341f8:	cmp	w8, #0x66
  4341fc:	b.hi	434380 <ferror@plt+0x30ae0>  // b.pmore
  434200:	adrp	x9, 44d000 <warn@@Base+0xffcc>
  434204:	add	x9, x9, #0xedc
  434208:	adr	x10, 434218 <ferror@plt+0x30978>
  43420c:	ldrh	w11, [x9, x8, lsl #1]
  434210:	add	x10, x10, x11, lsl #2
  434214:	br	x10
  434218:	ldrb	w9, [x23]
  43421c:	ldr	w8, [x20, #96]
  434220:	cbz	w9, 434744 <ferror@plt+0x30ea4>
  434224:	cbz	w8, 4343cc <ferror@plt+0x30b2c>
  434228:	ldr	x8, [x20, #104]
  43422c:	cmn	x8, #0x1
  434230:	b.eq	43423c <ferror@plt+0x3099c>  // b.none
  434234:	cmp	x8, x21
  434238:	b.ls	4343cc <ferror@plt+0x30b2c>  // b.plast
  43423c:	str	x21, [x20, #104]
  434240:	b	4343cc <ferror@plt+0x30b2c>
  434244:	sub	w8, w25, #0xc0
  434248:	cmp	w8, #0x24
  43424c:	b.hi	43438c <ferror@plt+0x30aec>  // b.pmore
  434250:	adrp	x9, 44d000 <warn@@Base+0xffcc>
  434254:	add	x9, x9, #0xfaa
  434258:	adr	x10, 434268 <ferror@plt+0x309c8>
  43425c:	ldrb	w11, [x9, x8]
  434260:	add	x10, x10, x11, lsl #2
  434264:	br	x10
  434268:	cmp	w24, #0x1
  43426c:	b.ne	434278 <ferror@plt+0x309d8>  // b.any
  434270:	ldr	w8, [x20, #68]
  434274:	cbnz	w8, 43498c <ferror@plt+0x310ec>
  434278:	ldr	w8, [x20, #96]
  43427c:	cbz	w8, 434870 <ferror@plt+0x30fd0>
  434280:	ldp	x8, x9, [x20, #48]
  434284:	mov	x0, x19
  434288:	add	x8, x8, x21
  43428c:	add	x1, x8, x9
  434290:	bl	430cf8 <ferror@plt+0x2d458>
  434294:	cbz	w0, 434990 <ferror@plt+0x310f0>
  434298:	ldr	x21, [x20, #120]
  43429c:	cbz	x21, 4342cc <ferror@plt+0x30a2c>
  4342a0:	ldp	x1, x2, [x21, #8]
  4342a4:	ldr	w3, [x21, #24]
  4342a8:	ldr	x4, [x21, #32]
  4342ac:	mov	x0, x19
  4342b0:	bl	431398 <ferror@plt+0x2daf8>
  4342b4:	cbz	w0, 434990 <ferror@plt+0x310f0>
  4342b8:	ldr	x22, [x21]
  4342bc:	mov	x0, x21
  4342c0:	bl	403510 <free@plt>
  4342c4:	mov	x21, x22
  4342c8:	cbnz	x22, 4342a0 <ferror@plt+0x30a00>
  4342cc:	ldr	w8, [x20, #112]
  4342d0:	str	xzr, [x20, #120]
  4342d4:	add	w8, w8, #0x1
  4342d8:	str	w8, [x20, #112]
  4342dc:	b	43498c <ferror@plt+0x310ec>
  4342e0:	ldr	w8, [x20, #96]
  4342e4:	cbz	w8, 43435c <ferror@plt+0x30abc>
  4342e8:	ldrb	w8, [x23]
  4342ec:	mov	x22, x21
  4342f0:	cbz	w8, 434308 <ferror@plt+0x30a68>
  4342f4:	ldr	x8, [x20, #104]
  4342f8:	mov	x9, #0xffffffffffffffff    	// #-1
  4342fc:	cmp	x8, x21
  434300:	ccmp	x8, x9, #0x4, cc  // cc = lo, ul, last
  434304:	csel	x22, x8, x21, ne  // ne = any
  434308:	ldr	x24, [x20, #120]
  43430c:	cbz	x24, 43433c <ferror@plt+0x30a9c>
  434310:	ldp	x1, x2, [x24, #8]
  434314:	ldr	w3, [x24, #24]
  434318:	ldr	x4, [x24, #32]
  43431c:	mov	x0, x19
  434320:	bl	431398 <ferror@plt+0x2daf8>
  434324:	cbz	w0, 434990 <ferror@plt+0x310f0>
  434328:	ldr	x25, [x24]
  43432c:	mov	x0, x24
  434330:	bl	403510 <free@plt>
  434334:	mov	x24, x25
  434338:	cbnz	x25, 434310 <ferror@plt+0x30a70>
  43433c:	mov	x0, x19
  434340:	mov	x1, x22
  434344:	str	xzr, [x20, #120]
  434348:	bl	430c74 <ferror@plt+0x2d3d4>
  43434c:	cbz	w0, 434990 <ferror@plt+0x310f0>
  434350:	mov	x8, #0xffffffffffffffff    	// #-1
  434354:	str	wzr, [x20, #96]
  434358:	str	x8, [x20, #104]
  43435c:	ldrb	w8, [x23]
  434360:	cbz	w8, 43498c <ferror@plt+0x310ec>
  434364:	ldr	x19, [x20, #32]
  434368:	cbz	x19, 434710 <ferror@plt+0x30e70>
  43436c:	cmp	w8, #0x2f
  434370:	b.ne	434720 <ferror@plt+0x30e80>  // b.any
  434374:	mov	x0, x23
  434378:	bl	4032c0 <xstrdup@plt>
  43437c:	b	434730 <ferror@plt+0x30e90>
  434380:	cmp	w25, #0xc
  434384:	b.eq	43498c <ferror@plt+0x310ec>  // b.none
  434388:	b	4343cc <ferror@plt+0x30b2c>
  43438c:	cmp	w25, #0xa2
  434390:	b.ne	4343cc <ferror@plt+0x30b2c>  // b.any
  434394:	ldr	x8, [x20, #80]
  434398:	cbz	x8, 4346f8 <ferror@plt+0x30e58>
  43439c:	ldr	x9, [x8, #8]
  4343a0:	ldr	w11, [x20, #128]
  4343a4:	str	x9, [x20, #80]
  4343a8:	ldr	w10, [x8, #32]
  4343ac:	cmp	w10, w11
  4343b0:	b.cs	4346f8 <ferror@plt+0x30e58>  // b.hs, b.nlast
  4343b4:	ldr	x11, [x20, #136]
  4343b8:	ldr	x10, [x11, x10, lsl #3]
  4343bc:	str	x10, [x8, #40]
  4343c0:	cbz	x9, 4346f8 <ferror@plt+0x30e58>
  4343c4:	add	x8, x9, #0x10
  4343c8:	b	4346fc <ferror@plt+0x30e5c>
  4343cc:	mov	w1, #0x3a                  	// #58
  4343d0:	mov	x0, x23
  4343d4:	bl	403560 <strchr@plt>
  4343d8:	cbz	x0, 43446c <ferror@plt+0x30bcc>
  4343dc:	ldrb	w8, [x0, #1]
  4343e0:	orr	w8, w8, #0x20
  4343e4:	cmp	w8, #0x66
  4343e8:	b.ne	43446c <ferror@plt+0x30bcc>  // b.any
  4343ec:	ldr	w8, [x20, #96]
  4343f0:	cbz	w8, 434458 <ferror@plt+0x30bb8>
  4343f4:	ldr	x8, [x20, #104]
  4343f8:	ldr	x26, [x20, #120]
  4343fc:	mov	x9, #0xffffffffffffffff    	// #-1
  434400:	cmp	x8, x21
  434404:	ccmp	x8, x9, #0x4, cc  // cc = lo, ul, last
  434408:	csel	x24, x8, x21, ne  // ne = any
  43440c:	cbz	x26, 43443c <ferror@plt+0x30b9c>
  434410:	ldp	x1, x2, [x26, #8]
  434414:	ldr	w3, [x26, #24]
  434418:	ldr	x4, [x26, #32]
  43441c:	mov	x0, x19
  434420:	bl	431398 <ferror@plt+0x2daf8>
  434424:	cbz	w0, 434990 <ferror@plt+0x310f0>
  434428:	ldr	x27, [x26]
  43442c:	mov	x0, x26
  434430:	bl	403510 <free@plt>
  434434:	mov	x26, x27
  434438:	cbnz	x27, 434410 <ferror@plt+0x30b70>
  43443c:	mov	x0, x19
  434440:	mov	x1, x24
  434444:	str	xzr, [x20, #120]
  434448:	bl	430c74 <ferror@plt+0x2d3d4>
  43444c:	cbz	w0, 434990 <ferror@plt+0x310f0>
  434450:	mov	x8, #0xffffffffffffffff    	// #-1
  434454:	str	x8, [x20, #104]
  434458:	ldr	w8, [x20, #8]
  43445c:	cbz	w8, 434464 <ferror@plt+0x30bc4>
  434460:	str	x21, [x20, #56]
  434464:	mov	w8, #0x1                   	// #1
  434468:	str	w8, [x20, #96]
  43446c:	mov	w1, #0x3a                  	// #58
  434470:	mov	x0, x23
  434474:	bl	403560 <strchr@plt>
  434478:	str	x0, [sp, #8]
  43447c:	cbz	x0, 43498c <ferror@plt+0x310ec>
  434480:	mov	x26, x0
  434484:	add	x24, x23, x22
  434488:	ldrb	w8, [x26, #1]
  43448c:	cmp	w8, #0x3a
  434490:	b.ne	4347c8 <ferror@plt+0x30f28>  // b.any
  434494:	add	x0, x26, #0x2
  434498:	mov	w1, #0x3a                  	// #58
  43449c:	bl	403560 <strchr@plt>
  4344a0:	mov	x26, x0
  4344a4:	str	x0, [sp, #8]
  4344a8:	cbnz	x0, 434488 <ferror@plt+0x30be8>
  4344ac:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4344b0:	ldr	x19, [x8, #3792]
  4344b4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4344b8:	add	x1, x1, #0x482
  4344bc:	mov	w2, #0x5                   	// #5
  4344c0:	bl	403700 <dcgettext@plt>
  4344c4:	mov	x1, x0
  4344c8:	mov	x0, x19
  4344cc:	mov	x2, x23
  4344d0:	bl	403880 <fprintf@plt>
  4344d4:	mov	w0, wzr
  4344d8:	b	434990 <ferror@plt+0x310f0>
  4344dc:	ldr	w8, [x20, #128]
  4344e0:	ldr	x0, [x20, #136]
  4344e4:	add	w8, w8, #0x1
  4344e8:	lsl	x1, x8, #3
  4344ec:	str	w8, [x20, #128]
  4344f0:	bl	4031e0 <xrealloc@plt>
  4344f4:	ldr	x22, [x20, #88]
  4344f8:	str	x0, [x20, #136]
  4344fc:	cbz	x22, 43469c <ferror@plt+0x30dfc>
  434500:	mov	x19, x0
  434504:	b	434510 <ferror@plt+0x30c70>
  434508:	ldr	x22, [x22]
  43450c:	cbz	x22, 43469c <ferror@plt+0x30dfc>
  434510:	ldr	x8, [x22, #24]
  434514:	cmp	x8, x21
  434518:	b.ne	434508 <ferror@plt+0x30c68>  // b.any
  43451c:	ldr	x0, [x22, #16]
  434520:	mov	x1, x23
  434524:	bl	4034a0 <strcmp@plt>
  434528:	cbnz	w0, 434508 <ferror@plt+0x30c68>
  43452c:	ldr	w8, [x20, #128]
  434530:	ldr	x9, [x22, #40]
  434534:	sub	w8, w8, #0x1
  434538:	str	x9, [x19, w8, uxtw #3]
  43453c:	b	43498c <ferror@plt+0x310ec>
  434540:	cmp	w24, #0x1
  434544:	b.ne	434550 <ferror@plt+0x30cb0>  // b.any
  434548:	ldr	w8, [x20, #68]
  43454c:	cbnz	w8, 43498c <ferror@plt+0x310ec>
  434550:	ldr	x22, [x20, #120]
  434554:	cbz	x22, 434584 <ferror@plt+0x30ce4>
  434558:	ldp	x1, x2, [x22, #8]
  43455c:	ldr	w3, [x22, #24]
  434560:	ldr	x4, [x22, #32]
  434564:	mov	x0, x19
  434568:	bl	431398 <ferror@plt+0x2daf8>
  43456c:	cbz	w0, 434990 <ferror@plt+0x310f0>
  434570:	ldr	x23, [x22]
  434574:	mov	x0, x22
  434578:	bl	403510 <free@plt>
  43457c:	mov	x22, x23
  434580:	cbnz	x23, 434558 <ferror@plt+0x30cb8>
  434584:	ldp	x8, x9, [x20, #48]
  434588:	mov	x0, x19
  43458c:	str	xzr, [x20, #120]
  434590:	add	x8, x8, x21
  434594:	add	x1, x8, x9
  434598:	bl	430da0 <ferror@plt+0x2d500>
  43459c:	cbz	w0, 434990 <ferror@plt+0x310f0>
  4345a0:	ldr	w8, [x20, #112]
  4345a4:	sub	w9, w8, #0x1
  4345a8:	cmp	w8, #0x0
  4345ac:	str	w9, [x20, #112]
  4345b0:	b.gt	43498c <ferror@plt+0x310ec>
  4345b4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4345b8:	ldr	x19, [x8, #3792]
  4345bc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4345c0:	add	x1, x1, #0x42b
  4345c4:	b	434880 <ferror@plt+0x30fe0>
  4345c8:	mov	x0, x19
  4345cc:	mov	x1, x23
  4345d0:	bl	431000 <ferror@plt+0x2d760>
  4345d4:	cbnz	w0, 43498c <ferror@plt+0x310ec>
  4345d8:	b	434990 <ferror@plt+0x310f0>
  4345dc:	mov	x0, x19
  4345e0:	mov	x1, x23
  4345e4:	bl	431044 <ferror@plt+0x2d7a4>
  4345e8:	cbnz	w0, 43498c <ferror@plt+0x310ec>
  4345ec:	b	434990 <ferror@plt+0x310f0>
  4345f0:	cbz	x23, 43461c <ferror@plt+0x30d7c>
  4345f4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4345f8:	add	x1, x1, #0x43e
  4345fc:	mov	x0, x23
  434600:	bl	4034a0 <strcmp@plt>
  434604:	cbz	w0, 434830 <ferror@plt+0x30f90>
  434608:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43460c:	add	x1, x1, #0x44d
  434610:	mov	x0, x23
  434614:	bl	4034a0 <strcmp@plt>
  434618:	cbz	w0, 43483c <ferror@plt+0x30f9c>
  43461c:	mov	w8, #0x1                   	// #1
  434620:	str	w8, [x20, #68]
  434624:	b	43498c <ferror@plt+0x310ec>
  434628:	ldr	w8, [x20, #96]
  43462c:	sxtw	x1, w24
  434630:	cbz	w8, 4347b0 <ferror@plt+0x30f10>
  434634:	ldr	x8, [x20, #56]
  434638:	b	4347b4 <ferror@plt+0x30f14>
  43463c:	mov	w0, #0x30                  	// #48
  434640:	bl	403290 <xmalloc@plt>
  434644:	ldr	q0, [x20, #80]
  434648:	stp	x23, x21, [x0, #16]
  43464c:	mov	x22, x0
  434650:	ext	v0.16b, v0.16b, v0.16b, #8
  434654:	str	q0, [x0]
  434658:	ldr	w8, [x20, #128]
  43465c:	str	xzr, [x0, #40]
  434660:	str	w8, [x0, #32]
  434664:	stp	x0, x0, [x20, #80]
  434668:	ldr	x0, [x20, #136]
  43466c:	add	w8, w8, #0x1
  434670:	lsl	x1, x8, #3
  434674:	str	w8, [x20, #128]
  434678:	bl	4031e0 <xrealloc@plt>
  43467c:	str	x0, [x20, #136]
  434680:	ldr	w8, [x22, #32]
  434684:	str	xzr, [x0, x8, lsl #3]
  434688:	mov	x0, x19
  43468c:	mov	x1, x23
  434690:	bl	4309c0 <ferror@plt+0x2d120>
  434694:	cbnz	w0, 43498c <ferror@plt+0x310ec>
  434698:	b	434990 <ferror@plt+0x310f0>
  43469c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4346a0:	add	x1, x1, #0x956
  4346a4:	mov	w2, #0x5                   	// #5
  4346a8:	mov	x0, xzr
  4346ac:	bl	403700 <dcgettext@plt>
  4346b0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4346b4:	ldr	x19, [x8, #3792]
  4346b8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4346bc:	mov	x21, x0
  4346c0:	add	x1, x1, #0x490
  4346c4:	mov	w2, #0x5                   	// #5
  4346c8:	mov	x0, xzr
  4346cc:	bl	403700 <dcgettext@plt>
  4346d0:	mov	x1, x0
  4346d4:	mov	x0, x19
  4346d8:	mov	x2, x21
  4346dc:	mov	x3, x23
  4346e0:	bl	403880 <fprintf@plt>
  4346e4:	ldr	w8, [x20, #128]
  4346e8:	ldr	x9, [x20, #136]
  4346ec:	sub	w8, w8, #0x1
  4346f0:	str	xzr, [x9, w8, uxtw #3]
  4346f4:	b	43498c <ferror@plt+0x310ec>
  4346f8:	add	x8, x20, #0x48
  4346fc:	ldr	x1, [x8]
  434700:	mov	x0, x19
  434704:	bl	4309c0 <ferror@plt+0x2d120>
  434708:	cbnz	w0, 43498c <ferror@plt+0x310ec>
  43470c:	b	434990 <ferror@plt+0x310f0>
  434710:	mov	x0, x23
  434714:	bl	4032c0 <xstrdup@plt>
  434718:	stp	x0, x21, [x20, #32]
  43471c:	b	43498c <ferror@plt+0x310ec>
  434720:	mov	x0, x19
  434724:	mov	x1, x23
  434728:	mov	x2, xzr
  43472c:	bl	403200 <concat@plt>
  434730:	str	x0, [x20, #32]
  434734:	mov	x0, x19
  434738:	bl	403510 <free@plt>
  43473c:	str	x21, [x20, #40]
  434740:	b	43498c <ferror@plt+0x310ec>
  434744:	cbz	w8, 43498c <ferror@plt+0x310ec>
  434748:	ldr	w8, [x20, #8]
  43474c:	cbz	w8, 434758 <ferror@plt+0x30eb8>
  434750:	ldr	x8, [x20, #56]
  434754:	add	x21, x8, x21
  434758:	ldr	x22, [x20, #120]
  43475c:	cbz	x22, 43478c <ferror@plt+0x30eec>
  434760:	ldp	x1, x2, [x22, #8]
  434764:	ldr	w3, [x22, #24]
  434768:	ldr	x4, [x22, #32]
  43476c:	mov	x0, x19
  434770:	bl	431398 <ferror@plt+0x2daf8>
  434774:	cbz	w0, 434990 <ferror@plt+0x310f0>
  434778:	ldr	x23, [x22]
  43477c:	mov	x0, x22
  434780:	bl	403510 <free@plt>
  434784:	mov	x22, x23
  434788:	cbnz	x23, 434760 <ferror@plt+0x30ec0>
  43478c:	mov	x0, x19
  434790:	mov	x1, x21
  434794:	str	xzr, [x20, #120]
  434798:	bl	430c74 <ferror@plt+0x2d3d4>
  43479c:	cbz	w0, 434990 <ferror@plt+0x310f0>
  4347a0:	mov	x8, #0xffffffffffffffff    	// #-1
  4347a4:	str	wzr, [x20, #96]
  4347a8:	str	x8, [x20, #104]
  4347ac:	b	43498c <ferror@plt+0x310ec>
  4347b0:	mov	x8, xzr
  4347b4:	add	x2, x8, x21
  4347b8:	mov	x0, x19
  4347bc:	bl	430e1c <ferror@plt+0x2d57c>
  4347c0:	cbnz	w0, 43498c <ferror@plt+0x310ec>
  4347c4:	b	434990 <ferror@plt+0x310f0>
  4347c8:	ldrb	w8, [x23]
  4347cc:	add	x28, x26, #0x1
  4347d0:	cmp	w8, #0x24
  4347d4:	b.ne	434808 <ferror@plt+0x30f68>  // b.any
  4347d8:	ldrb	w8, [x23, #1]
  4347dc:	sub	w8, w8, #0x58
  4347e0:	cmp	w8, #0x1e
  4347e4:	b.hi	4349b0 <ferror@plt+0x31110>  // b.pmore
  4347e8:	adrp	x9, 44d000 <warn@@Base+0xffcc>
  4347ec:	add	x9, x9, #0xfcf
  4347f0:	adr	x10, 434808 <ferror@plt+0x30f68>
  4347f4:	ldrb	w11, [x9, x8]
  4347f8:	add	x10, x10, x11, lsl #2
  4347fc:	adrp	x22, 44e000 <warn@@Base+0x10fcc>
  434800:	add	x22, x22, #0x45b
  434804:	br	x10
  434808:	subs	x27, x26, x23
  43480c:	b.eq	434828 <ferror@plt+0x30f88>  // b.none
  434810:	mov	x9, x23
  434814:	ldrb	w8, [x9], #1
  434818:	cmp	x26, x9
  43481c:	b.ne	434848 <ferror@plt+0x30fa8>  // b.any
  434820:	cmp	w8, #0x20
  434824:	b.ne	434848 <ferror@plt+0x30fa8>  // b.any
  434828:	mov	x22, xzr
  43482c:	b	4348a8 <ferror@plt+0x31008>
  434830:	mov	w8, #0x2                   	// #2
  434834:	str	w8, [x20, #64]
  434838:	b	43498c <ferror@plt+0x310ec>
  43483c:	mov	w8, #0x1                   	// #1
  434840:	str	w8, [x20, #64]
  434844:	b	43498c <ferror@plt+0x310ec>
  434848:	add	w8, w27, #0x1
  43484c:	sxtw	x0, w8
  434850:	bl	403290 <xmalloc@plt>
  434854:	sxtw	x27, w27
  434858:	mov	x1, x23
  43485c:	mov	x2, x27
  434860:	mov	x22, x0
  434864:	bl	402f70 <memcpy@plt>
  434868:	strb	wzr, [x22, x27]
  43486c:	b	4348a8 <ferror@plt+0x31008>
  434870:	adrp	x8, 465000 <_sch_istable+0x1c50>
  434874:	ldr	x19, [x8, #3792]
  434878:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43487c:	add	x1, x1, #0x40e
  434880:	mov	w2, #0x5                   	// #5
  434884:	mov	x0, xzr
  434888:	bl	403700 <dcgettext@plt>
  43488c:	mov	x1, x0
  434890:	mov	x0, x19
  434894:	bl	403880 <fprintf@plt>
  434898:	mov	w0, wzr
  43489c:	b	434990 <ferror@plt+0x310f0>
  4348a0:	adrp	x22, 44e000 <warn@@Base+0x10fcc>
  4348a4:	add	x22, x22, #0x460
  4348a8:	str	x28, [sp, #8]
  4348ac:	ldrb	w8, [x28]
  4348b0:	adrp	x9, 463000 <warn@@Base+0x25fcc>
  4348b4:	add	x9, x9, #0x3b0
  4348b8:	ldrh	w9, [x9, x8, lsl #1]
  4348bc:	tbnz	w9, #2, 434904 <ferror@plt+0x31064>
  4348c0:	cmp	w8, #0x28
  4348c4:	b.eq	434904 <ferror@plt+0x31064>  // b.none
  4348c8:	cmp	w8, #0x2d
  4348cc:	b.eq	434904 <ferror@plt+0x31064>  // b.none
  4348d0:	cbz	w8, 434f54 <ferror@plt+0x316b4>
  4348d4:	add	x8, x26, #0x2
  4348d8:	str	x8, [sp, #8]
  4348dc:	ldrb	w27, [x26, #1]
  4348e0:	sub	w9, w27, #0x43
  4348e4:	cmp	w9, #0x33
  4348e8:	b.hi	434f54 <ferror@plt+0x316b4>  // b.pmore
  4348ec:	adrp	x10, 44d000 <warn@@Base+0xffcc>
  4348f0:	add	x10, x10, #0xfee
  4348f4:	adr	x11, 434904 <ferror@plt+0x31064>
  4348f8:	ldrh	w12, [x10, x9, lsl #1]
  4348fc:	add	x11, x11, x12, lsl #2
  434900:	br	x11
  434904:	add	x3, sp, #0x8
  434908:	mov	x0, x19
  43490c:	mov	x1, x20
  434910:	mov	x2, xzr
  434914:	mov	x4, xzr
  434918:	mov	x5, x24
  43491c:	bl	435004 <ferror@plt+0x31764>
  434920:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434924:	ldr	w8, [x20, #96]
  434928:	mov	x23, x0
  43492c:	cbz	w8, 434970 <ferror@plt+0x310d0>
  434930:	ldr	w8, [x20, #64]
  434934:	cbz	w8, 434968 <ferror@plt+0x310c8>
  434938:	mov	w0, #0x28                  	// #40
  43493c:	bl	403290 <xmalloc@plt>
  434940:	movi	v0.2d, #0x0
  434944:	mov	w8, #0x4                   	// #4
  434948:	stp	q0, q0, [x0]
  43494c:	ldr	x9, [x20, #120]
  434950:	stp	x22, x23, [x0, #8]
  434954:	str	w8, [x0, #24]
  434958:	str	x21, [x0, #32]
  43495c:	str	x9, [x0]
  434960:	str	x0, [x20, #120]
  434964:	b	43498c <ferror@plt+0x310ec>
  434968:	ldr	w8, [x20, #68]
  43496c:	cbz	w8, 434938 <ferror@plt+0x31098>
  434970:	mov	w3, #0x4                   	// #4
  434974:	mov	x0, x19
  434978:	mov	x1, x22
  43497c:	mov	x2, x23
  434980:	mov	x4, x21
  434984:	bl	431398 <ferror@plt+0x2daf8>
  434988:	cbz	w0, 4344d4 <ferror@plt+0x30c34>
  43498c:	mov	w0, #0x1                   	// #1
  434990:	ldp	x20, x19, [sp, #96]
  434994:	ldp	x22, x21, [sp, #80]
  434998:	ldp	x24, x23, [sp, #64]
  43499c:	ldp	x26, x25, [sp, #48]
  4349a0:	ldp	x28, x27, [sp, #32]
  4349a4:	ldp	x29, x30, [sp, #16]
  4349a8:	add	sp, sp, #0x70
  4349ac:	ret
  4349b0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4349b4:	add	x1, x1, #0x469
  4349b8:	mov	w2, #0x5                   	// #5
  4349bc:	mov	x0, xzr
  4349c0:	bl	403700 <dcgettext@plt>
  4349c4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4349c8:	ldr	x22, [x8, #3792]
  4349cc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4349d0:	mov	x27, x0
  4349d4:	add	x1, x1, #0x490
  4349d8:	mov	w2, #0x5                   	// #5
  4349dc:	mov	x0, xzr
  4349e0:	bl	403700 <dcgettext@plt>
  4349e4:	mov	x1, x0
  4349e8:	mov	x0, x22
  4349ec:	mov	x2, x27
  4349f0:	mov	x3, x23
  4349f4:	bl	403880 <fprintf@plt>
  4349f8:	subs	x27, x26, x23
  4349fc:	b.ne	434810 <ferror@plt+0x30f70>  // b.any
  434a00:	b	434828 <ferror@plt+0x30f88>
  434a04:	add	x3, sp, #0x8
  434a08:	mov	x0, x19
  434a0c:	mov	x1, x20
  434a10:	mov	x2, xzr
  434a14:	mov	x4, xzr
  434a18:	mov	x5, x24
  434a1c:	bl	435004 <ferror@plt+0x31764>
  434a20:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434a24:	cmp	w27, #0x46
  434a28:	mov	x2, x0
  434a2c:	cset	w3, eq  // eq = none
  434a30:	mov	x0, x19
  434a34:	mov	x1, x22
  434a38:	mov	x4, x21
  434a3c:	bl	430a88 <ferror@plt+0x2d1e8>
  434a40:	cbz	w0, 4344d4 <ferror@plt+0x30c34>
  434a44:	ldr	x8, [sp, #8]
  434a48:	ldrb	w9, [x8]
  434a4c:	cmp	w9, #0x3b
  434a50:	b.ne	43498c <ferror@plt+0x310ec>  // b.any
  434a54:	add	x8, x8, #0x1
  434a58:	add	x3, sp, #0x8
  434a5c:	mov	x0, x19
  434a60:	mov	x1, x20
  434a64:	mov	x2, xzr
  434a68:	mov	x4, xzr
  434a6c:	mov	x5, x24
  434a70:	str	x8, [sp, #8]
  434a74:	bl	435004 <ferror@plt+0x31764>
  434a78:	cbnz	x0, 434a44 <ferror@plt+0x311a4>
  434a7c:	b	4344d4 <ferror@plt+0x30c34>
  434a80:	add	x3, sp, #0x8
  434a84:	mov	x0, x19
  434a88:	mov	x1, x20
  434a8c:	mov	x2, xzr
  434a90:	mov	x4, xzr
  434a94:	mov	x5, x24
  434a98:	bl	435004 <ferror@plt+0x31764>
  434a9c:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434aa0:	mov	x2, x0
  434aa4:	mov	x0, x19
  434aa8:	mov	x1, x22
  434aac:	mov	x3, x21
  434ab0:	bl	431354 <ferror@plt+0x2dab4>
  434ab4:	cbnz	w0, 43498c <ferror@plt+0x310ec>
  434ab8:	b	4344d4 <ferror@plt+0x30c34>
  434abc:	add	x3, sp, #0x8
  434ac0:	mov	x0, x19
  434ac4:	mov	x1, x20
  434ac8:	mov	x2, xzr
  434acc:	mov	x4, xzr
  434ad0:	mov	x5, x24
  434ad4:	bl	435004 <ferror@plt+0x31764>
  434ad8:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434adc:	mov	x23, x0
  434ae0:	cbz	x22, 434b60 <ferror@plt+0x312c0>
  434ae4:	ldr	x8, [x20, #24]
  434ae8:	cmp	x8, #0x1
  434aec:	b.lt	434b60 <ferror@plt+0x312c0>  // b.tstop
  434af0:	ldr	x9, [x20]
  434af4:	ldr	x20, [x20, #16]
  434af8:	ldrb	w25, [x22]
  434afc:	add	x26, x8, #0x1
  434b00:	ldr	x9, [x9, #8]
  434b04:	ldrb	w24, [x9, #28]
  434b08:	b	434b1c <ferror@plt+0x3127c>
  434b0c:	sub	x26, x26, #0x1
  434b10:	cmp	x26, #0x1
  434b14:	add	x20, x20, #0x8
  434b18:	b.le	434b60 <ferror@plt+0x312c0>
  434b1c:	ldr	x27, [x20]
  434b20:	ldr	x0, [x27, #8]
  434b24:	cbz	w24, 434b38 <ferror@plt+0x31298>
  434b28:	mov	x8, x0
  434b2c:	ldrb	w9, [x8], #1
  434b30:	cmp	w9, w24
  434b34:	csel	x0, x8, x0, eq  // eq = none
  434b38:	ldrb	w8, [x0]
  434b3c:	cmp	w8, w25
  434b40:	b.ne	434b0c <ferror@plt+0x3126c>  // b.any
  434b44:	mov	x1, x22
  434b48:	bl	4034a0 <strcmp@plt>
  434b4c:	cbnz	w0, 434b0c <ferror@plt+0x3126c>
  434b50:	ldr	x8, [x27, #32]
  434b54:	ldr	x9, [x27, #16]
  434b58:	ldr	x8, [x8, #40]
  434b5c:	add	x21, x9, x8
  434b60:	mov	w3, #0x1                   	// #1
  434b64:	b	434974 <ferror@plt+0x310d4>
  434b68:	cmp	w25, #0x24
  434b6c:	b.ne	434bac <ferror@plt+0x3130c>  // b.any
  434b70:	ldrb	w9, [x8]
  434b74:	cmp	w9, #0x3b
  434b78:	b.ne	43498c <ferror@plt+0x310ec>  // b.any
  434b7c:	add	x8, x8, #0x1
  434b80:	add	x3, sp, #0x8
  434b84:	mov	x0, x19
  434b88:	mov	x1, x20
  434b8c:	mov	x2, xzr
  434b90:	mov	x4, xzr
  434b94:	mov	x5, x24
  434b98:	str	x8, [sp, #8]
  434b9c:	bl	435004 <ferror@plt+0x31764>
  434ba0:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434ba4:	ldr	x8, [sp, #8]
  434ba8:	b	434b70 <ferror@plt+0x312d0>
  434bac:	add	x3, sp, #0x8
  434bb0:	mov	x0, x19
  434bb4:	mov	x1, x20
  434bb8:	mov	x2, xzr
  434bbc:	mov	x4, xzr
  434bc0:	mov	x5, x24
  434bc4:	bl	435004 <ferror@plt+0x31764>
  434bc8:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434bcc:	mov	x2, x0
  434bd0:	mov	w3, #0x2                   	// #2
  434bd4:	b	434ee0 <ferror@plt+0x31640>
  434bd8:	add	x3, sp, #0x8
  434bdc:	mov	x0, x19
  434be0:	mov	x1, x20
  434be4:	mov	x2, xzr
  434be8:	mov	x4, xzr
  434bec:	mov	x5, x24
  434bf0:	bl	435004 <ferror@plt+0x31764>
  434bf4:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434bf8:	mov	x2, x0
  434bfc:	mov	w3, #0x2                   	// #2
  434c00:	mov	x0, x19
  434c04:	mov	x1, x22
  434c08:	b	434980 <ferror@plt+0x310e0>
  434c0c:	ldrb	w8, [x8]
  434c10:	cmp	w8, #0x74
  434c14:	b.ne	434e3c <ferror@plt+0x3159c>  // b.any
  434c18:	add	x8, x26, #0x3
  434c1c:	mov	w23, #0x1                   	// #1
  434c20:	str	x8, [sp, #8]
  434c24:	b	434e40 <ferror@plt+0x315a0>
  434c28:	add	x3, sp, #0x8
  434c2c:	mov	x0, x19
  434c30:	mov	x1, x20
  434c34:	mov	x2, xzr
  434c38:	mov	x4, xzr
  434c3c:	mov	x5, x24
  434c40:	bl	435004 <ferror@plt+0x31764>
  434c44:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434c48:	ldr	w8, [x20, #96]
  434c4c:	mov	x23, x0
  434c50:	cbz	w8, 434f9c <ferror@plt+0x316fc>
  434c54:	ldr	w8, [x20, #64]
  434c58:	cbz	w8, 434f94 <ferror@plt+0x316f4>
  434c5c:	mov	w0, #0x28                  	// #40
  434c60:	bl	403290 <xmalloc@plt>
  434c64:	movi	v0.2d, #0x0
  434c68:	mov	w8, #0x3                   	// #3
  434c6c:	b	434948 <ferror@plt+0x310a8>
  434c70:	add	x8, x26, #0x3
  434c74:	str	x8, [sp, #8]
  434c78:	ldrb	w8, [x26, #3]
  434c7c:	cmp	w8, #0x6e
  434c80:	b.ne	434f54 <ferror@plt+0x316b4>  // b.any
  434c84:	add	x8, x26, #0x4
  434c88:	str	x8, [sp, #8]
  434c8c:	ldrb	w8, [x26, #4]
  434c90:	cmp	w8, #0x30
  434c94:	b.ne	434f54 <ferror@plt+0x316b4>  // b.any
  434c98:	add	x8, x26, #0x5
  434c9c:	str	x8, [sp, #8]
  434ca0:	add	x8, x26, #0x6
  434ca4:	ldurb	w9, [x8, #-1]
  434ca8:	str	x8, [sp, #8]
  434cac:	add	x8, x8, #0x1
  434cb0:	cmp	w9, #0x3b
  434cb4:	b.ne	434ca4 <ferror@plt+0x31404>  // b.any
  434cb8:	b	43498c <ferror@plt+0x310ec>
  434cbc:	add	x3, sp, #0x8
  434cc0:	mov	x0, x19
  434cc4:	mov	x1, x20
  434cc8:	mov	x2, xzr
  434ccc:	mov	x4, xzr
  434cd0:	mov	x5, x24
  434cd4:	bl	435004 <ferror@plt+0x31764>
  434cd8:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434cdc:	mov	x2, x0
  434ce0:	mov	w3, #0x4                   	// #4
  434ce4:	b	434ee0 <ferror@plt+0x31640>
  434ce8:	ldrb	w8, [x8]
  434cec:	cmp	w8, #0x3d
  434cf0:	b.ne	434f54 <ferror@plt+0x316b4>  // b.any
  434cf4:	add	x0, x26, #0x4
  434cf8:	str	x0, [sp, #8]
  434cfc:	ldrb	w8, [x26, #3]
  434d00:	cmp	w8, #0x65
  434d04:	b.eq	434ef8 <ferror@plt+0x31658>  // b.none
  434d08:	cmp	w8, #0x69
  434d0c:	b.eq	434f70 <ferror@plt+0x316d0>  // b.none
  434d10:	cmp	w8, #0x72
  434d14:	b.ne	434f54 <ferror@plt+0x316b4>  // b.any
  434d18:	mov	x1, xzr
  434d1c:	bl	403030 <strtod@plt>
  434d20:	mov	x0, x19
  434d24:	mov	x1, x22
  434d28:	bl	431168 <ferror@plt+0x2d8c8>
  434d2c:	cbnz	w0, 43498c <ferror@plt+0x310ec>
  434d30:	b	4344d4 <ferror@plt+0x30c34>
  434d34:	ldrb	w8, [x8]
  434d38:	cmp	w8, #0x46
  434d3c:	b.ne	434eb8 <ferror@plt+0x31618>  // b.any
  434d40:	add	x8, x26, #0x3
  434d44:	add	x3, sp, #0x8
  434d48:	mov	x0, x19
  434d4c:	mov	x1, x20
  434d50:	mov	x2, xzr
  434d54:	mov	x4, xzr
  434d58:	mov	x5, x24
  434d5c:	str	x8, [sp, #8]
  434d60:	bl	435004 <ferror@plt+0x31764>
  434d64:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434d68:	mov	x1, x0
  434d6c:	mov	x0, x19
  434d70:	mov	x2, xzr
  434d74:	mov	w3, wzr
  434d78:	bl	4317dc <ferror@plt+0x2df3c>
  434d7c:	mov	x1, x0
  434d80:	mov	x0, x19
  434d84:	bl	431788 <ferror@plt+0x2dee8>
  434d88:	b	434ed4 <ferror@plt+0x31634>
  434d8c:	add	x3, sp, #0x8
  434d90:	mov	x0, x19
  434d94:	mov	x1, x20
  434d98:	mov	x2, xzr
  434d9c:	mov	x4, xzr
  434da0:	mov	x5, x24
  434da4:	bl	435004 <ferror@plt+0x31764>
  434da8:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434dac:	ldr	w8, [x20, #96]
  434db0:	mov	x23, x0
  434db4:	cbz	w8, 434fac <ferror@plt+0x3170c>
  434db8:	ldr	w8, [x20, #64]
  434dbc:	cbz	w8, 434fa4 <ferror@plt+0x31704>
  434dc0:	mov	w0, #0x28                  	// #40
  434dc4:	bl	403290 <xmalloc@plt>
  434dc8:	movi	v0.2d, #0x0
  434dcc:	mov	w8, #0x5                   	// #5
  434dd0:	b	434948 <ferror@plt+0x310a8>
  434dd4:	add	x3, sp, #0x8
  434dd8:	mov	x4, sp
  434ddc:	mov	x0, x19
  434de0:	mov	x1, x20
  434de4:	mov	x2, x22
  434de8:	mov	x5, x24
  434dec:	bl	435004 <ferror@plt+0x31764>
  434df0:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434df4:	cbz	x22, 43498c <ferror@plt+0x310ec>
  434df8:	mov	x2, x0
  434dfc:	mov	x0, x19
  434e00:	mov	x1, x22
  434e04:	bl	431f48 <ferror@plt+0x2e6a8>
  434e08:	cbnz	x0, 434ea8 <ferror@plt+0x31608>
  434e0c:	b	4344d4 <ferror@plt+0x30c34>
  434e10:	add	x3, sp, #0x8
  434e14:	mov	x0, x19
  434e18:	mov	x1, x20
  434e1c:	mov	x2, xzr
  434e20:	mov	x4, xzr
  434e24:	mov	x5, x24
  434e28:	bl	435004 <ferror@plt+0x31764>
  434e2c:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434e30:	mov	x2, x0
  434e34:	mov	w3, #0x3                   	// #3
  434e38:	b	434ee0 <ferror@plt+0x31640>
  434e3c:	mov	w23, wzr
  434e40:	add	x3, sp, #0x8
  434e44:	mov	x4, sp
  434e48:	mov	x0, x19
  434e4c:	mov	x1, x20
  434e50:	mov	x2, x22
  434e54:	mov	x5, x24
  434e58:	bl	435004 <ferror@plt+0x31764>
  434e5c:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434e60:	cbz	x22, 43498c <ferror@plt+0x310ec>
  434e64:	ldr	w24, [x20, #424]
  434e68:	mov	x2, x0
  434e6c:	mov	x0, x19
  434e70:	mov	x1, x22
  434e74:	bl	431c24 <ferror@plt+0x2e384>
  434e78:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434e7c:	ldr	x8, [sp]
  434e80:	mov	x21, x0
  434e84:	cbz	x8, 434e8c <ferror@plt+0x315ec>
  434e88:	str	x21, [x8]
  434e8c:	cbz	w24, 434fb4 <ferror@plt+0x31714>
  434e90:	cbz	w23, 43498c <ferror@plt+0x310ec>
  434e94:	mov	x0, x19
  434e98:	mov	x1, x22
  434e9c:	mov	x2, x21
  434ea0:	bl	431f48 <ferror@plt+0x2e6a8>
  434ea4:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434ea8:	ldr	x8, [sp]
  434eac:	cbz	x8, 43498c <ferror@plt+0x310ec>
  434eb0:	str	x0, [x8]
  434eb4:	b	43498c <ferror@plt+0x310ec>
  434eb8:	add	x3, sp, #0x8
  434ebc:	mov	x0, x19
  434ec0:	mov	x1, x20
  434ec4:	mov	x2, xzr
  434ec8:	mov	x4, xzr
  434ecc:	mov	x5, x24
  434ed0:	bl	435004 <ferror@plt+0x31764>
  434ed4:	mov	x2, x0
  434ed8:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434edc:	mov	w3, #0x1                   	// #1
  434ee0:	mov	x0, x19
  434ee4:	mov	x1, x22
  434ee8:	mov	x4, x21
  434eec:	bl	430bac <ferror@plt+0x2d30c>
  434ef0:	cbnz	w0, 43498c <ferror@plt+0x310ec>
  434ef4:	b	4344d4 <ferror@plt+0x30c34>
  434ef8:	add	x3, sp, #0x8
  434efc:	mov	x0, x19
  434f00:	mov	x1, x20
  434f04:	mov	x2, xzr
  434f08:	mov	x4, xzr
  434f0c:	mov	x5, x24
  434f10:	bl	435004 <ferror@plt+0x31764>
  434f14:	cbz	x0, 4344d4 <ferror@plt+0x30c34>
  434f18:	mov	x20, x0
  434f1c:	ldr	x0, [sp, #8]
  434f20:	ldrb	w8, [x0]
  434f24:	cmp	w8, #0x2c
  434f28:	b.ne	434f54 <ferror@plt+0x316b4>  // b.any
  434f2c:	mov	w2, #0xa                   	// #10
  434f30:	mov	x1, xzr
  434f34:	bl	4034e0 <strtol@plt>
  434f38:	sxtw	x3, w0
  434f3c:	mov	x0, x19
  434f40:	mov	x1, x22
  434f44:	mov	x2, x20
  434f48:	bl	431250 <ferror@plt+0x2d9b0>
  434f4c:	cbnz	w0, 43498c <ferror@plt+0x310ec>
  434f50:	b	4344d4 <ferror@plt+0x30c34>
  434f54:	adrp	x8, 465000 <_sch_istable+0x1c50>
  434f58:	ldr	x19, [x8, #3792]
  434f5c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  434f60:	add	x1, x1, #0x482
  434f64:	mov	w2, #0x5                   	// #5
  434f68:	mov	x0, xzr
  434f6c:	b	4344c0 <ferror@plt+0x30c20>
  434f70:	mov	w2, #0xa                   	// #10
  434f74:	mov	x1, xzr
  434f78:	bl	4034e0 <strtol@plt>
  434f7c:	sxtw	x2, w0
  434f80:	mov	x0, x19
  434f84:	mov	x1, x22
  434f88:	bl	431088 <ferror@plt+0x2d7e8>
  434f8c:	cbnz	w0, 43498c <ferror@plt+0x310ec>
  434f90:	b	4344d4 <ferror@plt+0x30c34>
  434f94:	ldr	w8, [x20, #68]
  434f98:	cbz	w8, 434c5c <ferror@plt+0x313bc>
  434f9c:	mov	w3, #0x3                   	// #3
  434fa0:	b	434974 <ferror@plt+0x310d4>
  434fa4:	ldr	w8, [x20, #68]
  434fa8:	cbz	w8, 434dc0 <ferror@plt+0x31520>
  434fac:	mov	w3, #0x5                   	// #5
  434fb0:	b	434974 <ferror@plt+0x310d4>
  434fb4:	ldr	x24, [x20, #416]
  434fb8:	cbz	x24, 434e90 <ferror@plt+0x315f0>
  434fbc:	ldrb	w25, [x22]
  434fc0:	add	x20, x20, #0x1a0
  434fc4:	b	434fd4 <ferror@plt+0x31734>
  434fc8:	mov	x20, x24
  434fcc:	ldr	x24, [x24]
  434fd0:	cbz	x24, 434e90 <ferror@plt+0x315f0>
  434fd4:	ldr	x0, [x24, #8]
  434fd8:	ldrb	w8, [x0]
  434fdc:	cmp	w8, w25
  434fe0:	b.ne	434fc8 <ferror@plt+0x31728>  // b.any
  434fe4:	mov	x1, x22
  434fe8:	bl	4034a0 <strcmp@plt>
  434fec:	cbnz	w0, 434fc8 <ferror@plt+0x31728>
  434ff0:	str	x21, [x24, #24]
  434ff4:	ldr	x8, [x20]
  434ff8:	ldr	x8, [x8]
  434ffc:	str	x8, [x20]
  435000:	b	434e90 <ferror@plt+0x315f0>
  435004:	sub	sp, sp, #0x190
  435008:	stp	x24, x23, [sp, #352]
  43500c:	stp	x22, x21, [sp, #368]
  435010:	stp	x20, x19, [sp, #384]
  435014:	mov	x23, x5
  435018:	mov	x21, x4
  43501c:	mov	x22, x3
  435020:	mov	x24, x2
  435024:	mov	x20, x1
  435028:	mov	x19, x0
  43502c:	stp	x29, x30, [sp, #304]
  435030:	stp	x28, x27, [sp, #320]
  435034:	stp	x26, x25, [sp, #336]
  435038:	add	x29, sp, #0x130
  43503c:	cbz	x4, 435044 <ferror@plt+0x317a4>
  435040:	str	xzr, [x21]
  435044:	ldr	x25, [x22]
  435048:	cmp	x25, x23
  43504c:	b.cs	435db0 <ferror@plt+0x32510>  // b.hs, b.nlast
  435050:	str	wzr, [x20, #424]
  435054:	ldrb	w8, [x25]
  435058:	adrp	x27, 463000 <warn@@Base+0x25fcc>
  43505c:	add	x27, x27, #0x3b0
  435060:	ldrh	w9, [x27, x8, lsl #1]
  435064:	tbnz	w9, #2, 435078 <ferror@plt+0x317d8>
  435068:	cmp	w8, #0x28
  43506c:	b.eq	435078 <ferror@plt+0x317d8>  // b.none
  435070:	cmp	w8, #0x2d
  435074:	b.ne	4350fc <ferror@plt+0x3185c>  // b.any
  435078:	sub	x1, x29, #0x60
  43507c:	mov	x0, x22
  435080:	mov	x2, x23
  435084:	bl	437eb0 <ferror@plt+0x34610>
  435088:	cbz	w0, 435db0 <ferror@plt+0x32510>
  43508c:	ldr	x8, [x22]
  435090:	ldrb	w9, [x8]
  435094:	cmp	w9, #0x3d
  435098:	b.ne	4350e4 <ferror@plt+0x31844>  // b.any
  43509c:	ldur	w28, [x29, #-96]
  4350a0:	cbz	x21, 4350c4 <ferror@plt+0x31824>
  4350a4:	tbnz	w28, #31, 4350c4 <ferror@plt+0x31824>
  4350a8:	ldur	w9, [x29, #-92]
  4350ac:	tbnz	w9, #31, 4350c4 <ferror@plt+0x31824>
  4350b0:	sub	x1, x29, #0x60
  4350b4:	mov	x0, x20
  4350b8:	bl	438600 <ferror@plt+0x34d60>
  4350bc:	str	x0, [x21]
  4350c0:	ldr	x8, [x22]
  4350c4:	add	x21, x8, #0x1
  4350c8:	str	x21, [x22]
  4350cc:	ldrb	w8, [x8, #1]
  4350d0:	cmp	w8, #0x40
  4350d4:	b.ne	4351b4 <ferror@plt+0x31914>  // b.any
  4350d8:	mov	w26, wzr
  4350dc:	mov	w2, #0xffffffff            	// #-1
  4350e0:	b	43514c <ferror@plt+0x318ac>
  4350e4:	sub	x2, x29, #0x60
  4350e8:	mov	x0, x19
  4350ec:	mov	x1, x20
  4350f0:	bl	438134 <ferror@plt+0x34894>
  4350f4:	mov	x24, x0
  4350f8:	b	435db4 <ferror@plt+0x32514>
  4350fc:	movi	v0.2d, #0xffffffffffffffff
  435100:	mov	w26, wzr
  435104:	mov	w28, #0xffffffff            	// #-1
  435108:	mov	x21, x25
  43510c:	stur	d0, [x29, #-96]
  435110:	b	4351b8 <ferror@plt+0x31918>
  435114:	add	x0, x21, #0x2
  435118:	mov	w2, #0xa                   	// #10
  43511c:	mov	x1, xzr
  435120:	bl	4034e0 <strtol@plt>
  435124:	add	w8, w0, #0x7
  435128:	cmp	w0, #0x0
  43512c:	ldr	x21, [x22]
  435130:	csel	w8, w8, w0, lt  // lt = tstop
  435134:	asr	w8, w8, #3
  435138:	cmp	w0, #0x8
  43513c:	csinv	w2, w8, wzr, ge  // ge = tcont
  435140:	ldrb	w8, [x21]
  435144:	cmp	w8, #0x40
  435148:	b.ne	4351bc <ferror@plt+0x3191c>  // b.any
  43514c:	ldrb	w9, [x21, #1]
  435150:	ldrh	w8, [x27, x9, lsl #1]
  435154:	tbnz	w8, #2, 43527c <ferror@plt+0x319dc>
  435158:	cmp	w9, #0x28
  43515c:	b.eq	43527c <ferror@plt+0x319dc>  // b.none
  435160:	cmp	w9, #0x2d
  435164:	b.eq	43527c <ferror@plt+0x319dc>  // b.none
  435168:	add	x8, x21, #0x2
  43516c:	and	w9, w9, #0xff
  435170:	cmp	w9, #0x3b
  435174:	b.eq	435184 <ferror@plt+0x318e4>  // b.none
  435178:	cbz	w9, 435d84 <ferror@plt+0x324e4>
  43517c:	ldrb	w9, [x8], #1
  435180:	b	43516c <ferror@plt+0x318cc>
  435184:	str	x8, [x22]
  435188:	ldrb	w9, [x21, #1]
  43518c:	cmp	w9, #0x53
  435190:	b.eq	4351a8 <ferror@plt+0x31908>  // b.none
  435194:	cmp	w9, #0x73
  435198:	b.eq	435114 <ferror@plt+0x31874>  // b.none
  43519c:	mov	x21, x8
  4351a0:	cbnz	w9, 435140 <ferror@plt+0x318a0>
  4351a4:	b	435d84 <ferror@plt+0x324e4>
  4351a8:	mov	w26, #0x1                   	// #1
  4351ac:	mov	x21, x8
  4351b0:	b	435140 <ferror@plt+0x318a0>
  4351b4:	mov	w26, wzr
  4351b8:	mov	w2, #0xffffffff            	// #-1
  4351bc:	sub	w9, w8, #0x23
  4351c0:	add	x27, x21, #0x1
  4351c4:	cmp	w9, #0x55
  4351c8:	str	x27, [x22]
  4351cc:	b.hi	435d84 <ferror@plt+0x324e4>  // b.pmore
  4351d0:	adrp	x10, 44e000 <warn@@Base+0x10fcc>
  4351d4:	add	x10, x10, #0x56
  4351d8:	adr	x11, 4351e8 <ferror@plt+0x31948>
  4351dc:	ldrh	w12, [x10, x9, lsl #1]
  4351e0:	add	x11, x11, x12, lsl #2
  4351e4:	br	x11
  4351e8:	mov	w25, w2
  4351ec:	sub	x1, x29, #0x48
  4351f0:	mov	x0, x22
  4351f4:	mov	x2, x23
  4351f8:	str	x21, [x22]
  4351fc:	bl	437eb0 <ferror@plt+0x34610>
  435200:	cbz	w0, 435db0 <ferror@plt+0x32510>
  435204:	ldur	w8, [x29, #-72]
  435208:	cmp	w28, w8
  43520c:	b.ne	435230 <ferror@plt+0x31990>  // b.any
  435210:	ldur	w8, [x29, #-92]
  435214:	ldur	w9, [x29, #-68]
  435218:	cmp	w8, w9
  43521c:	b.ne	435230 <ferror@plt+0x31990>  // b.any
  435220:	mov	x0, x19
  435224:	bl	43152c <ferror@plt+0x2dc8c>
  435228:	mov	x24, x0
  43522c:	b	435258 <ferror@plt+0x319b8>
  435230:	mov	x0, x19
  435234:	mov	x1, x20
  435238:	mov	x2, xzr
  43523c:	mov	x3, x22
  435240:	mov	x4, xzr
  435244:	mov	x5, x23
  435248:	str	x21, [x22]
  43524c:	bl	435004 <ferror@plt+0x31764>
  435250:	mov	x24, x0
  435254:	cbz	x0, 435db0 <ferror@plt+0x32510>
  435258:	cmn	w28, #0x1
  43525c:	b.eq	435274 <ferror@plt+0x319d4>  // b.none
  435260:	sub	x1, x29, #0x60
  435264:	mov	x0, x20
  435268:	bl	438600 <ferror@plt+0x34d60>
  43526c:	cbz	x0, 435db0 <ferror@plt+0x32510>
  435270:	str	x24, [x0]
  435274:	mov	w2, w25
  435278:	b	437d0c <ferror@plt+0x3446c>
  43527c:	add	x8, x21, #0x1
  435280:	str	x8, [x22]
  435284:	mov	w26, w2
  435288:	mov	x0, x19
  43528c:	mov	x1, x20
  435290:	mov	x2, xzr
  435294:	mov	x3, x22
  435298:	mov	x4, xzr
  43529c:	mov	x5, x23
  4352a0:	bl	435004 <ferror@plt+0x31764>
  4352a4:	cbz	x0, 435db0 <ferror@plt+0x32510>
  4352a8:	ldr	x8, [x22]
  4352ac:	ldrb	w9, [x8]
  4352b0:	cmp	w9, #0x2c
  4352b4:	b.ne	435d84 <ferror@plt+0x324e4>  // b.any
  4352b8:	mov	x21, x0
  4352bc:	add	x8, x8, #0x1
  4352c0:	mov	x0, x19
  4352c4:	mov	x1, x20
  4352c8:	mov	x2, xzr
  4352cc:	mov	x3, x22
  4352d0:	mov	x4, xzr
  4352d4:	mov	x5, x23
  4352d8:	str	x8, [x22]
  4352dc:	bl	435004 <ferror@plt+0x31764>
  4352e0:	cbz	x0, 435db0 <ferror@plt+0x32510>
  4352e4:	mov	x2, x0
  4352e8:	mov	x0, x19
  4352ec:	mov	x1, x21
  4352f0:	bl	431a04 <ferror@plt+0x2e164>
  4352f4:	mov	x24, x0
  4352f8:	mov	w2, w26
  4352fc:	b	437d0c <ferror@plt+0x3446c>
  435300:	cmp	w8, #0x73
  435304:	cset	w25, eq  // eq = none
  435308:	cmp	x27, x23
  43530c:	b.cs	436150 <ferror@plt+0x328b0>  // b.hs, b.nlast
  435310:	ldrb	w8, [x27]
  435314:	cbz	w8, 436150 <ferror@plt+0x328b0>
  435318:	mov	w26, w2
  43531c:	bl	4037d0 <__errno_location@plt>
  435320:	mov	x21, x0
  435324:	str	wzr, [x0]
  435328:	mov	x0, x27
  43532c:	mov	x1, x22
  435330:	mov	w2, wzr
  435334:	bl	402fc0 <strtoul@plt>
  435338:	mov	w2, w26
  43533c:	cmn	x0, #0x1
  435340:	b.ne	436154 <ferror@plt+0x328b4>  // b.any
  435344:	ldr	w8, [x21]
  435348:	cbnz	w8, 4360fc <ferror@plt+0x3285c>
  43534c:	mov	x0, #0xffffffffffffffff    	// #-1
  435350:	b	436154 <ferror@plt+0x328b4>
  435354:	ldrb	w8, [x27]
  435358:	stur	w2, [x29, #-100]
  43535c:	cmp	w8, #0x23
  435360:	b.ne	4356fc <ferror@plt+0x31e5c>  // b.any
  435364:	add	x8, x21, #0x2
  435368:	mov	x0, x19
  43536c:	mov	x1, x20
  435370:	mov	x2, xzr
  435374:	mov	x3, x22
  435378:	mov	x4, xzr
  43537c:	mov	x5, x23
  435380:	str	x8, [x22]
  435384:	bl	435004 <ferror@plt+0x31764>
  435388:	cbz	x0, 435db0 <ferror@plt+0x32510>
  43538c:	ldr	x8, [x22]
  435390:	ldrb	w9, [x8]
  435394:	cmp	w9, #0x3b
  435398:	b.ne	435d84 <ferror@plt+0x324e4>  // b.any
  43539c:	add	x8, x8, #0x1
  4353a0:	mov	x1, x0
  4353a4:	str	x8, [x22]
  4353a8:	mov	x0, x19
  4353ac:	mov	x2, xzr
  4353b0:	mov	x3, xzr
  4353b4:	mov	w4, wzr
  4353b8:	b	435d60 <ferror@plt+0x324c0>
  4353bc:	mov	x0, x19
  4353c0:	mov	x1, x20
  4353c4:	mov	w21, w2
  4353c8:	mov	x2, xzr
  4353cc:	mov	x3, x22
  4353d0:	mov	x4, xzr
  4353d4:	mov	x5, x23
  4353d8:	bl	435004 <ferror@plt+0x31764>
  4353dc:	mov	x1, x0
  4353e0:	mov	x0, x19
  4353e4:	bl	431850 <ferror@plt+0x2dfb0>
  4353e8:	b	435650 <ferror@plt+0x31db0>
  4353ec:	mov	x0, x19
  4353f0:	mov	x1, x20
  4353f4:	mov	w21, w2
  4353f8:	mov	x2, xzr
  4353fc:	mov	x3, x22
  435400:	mov	x4, xzr
  435404:	mov	x5, x23
  435408:	bl	435004 <ferror@plt+0x31764>
  43540c:	mov	x1, x0
  435410:	mov	x0, x19
  435414:	bl	431788 <ferror@plt+0x2dee8>
  435418:	b	435650 <ferror@plt+0x31db0>
  43541c:	mov	x0, x19
  435420:	mov	x1, x20
  435424:	mov	w21, w2
  435428:	mov	x2, xzr
  43542c:	mov	x3, x22
  435430:	mov	x4, xzr
  435434:	mov	x5, x23
  435438:	bl	435004 <ferror@plt+0x31764>
  43543c:	mov	x1, x0
  435440:	mov	x0, x19
  435444:	bl	431b3c <ferror@plt+0x2e29c>
  435448:	b	435650 <ferror@plt+0x31db0>
  43544c:	cmp	x27, x23
  435450:	b.cs	435db0 <ferror@plt+0x32510>  // b.hs, b.nlast
  435454:	ldrb	w8, [x27]
  435458:	mov	w26, w2
  43545c:	cbz	w8, 436234 <ferror@plt+0x32994>
  435460:	bl	4037d0 <__errno_location@plt>
  435464:	mov	x21, x0
  435468:	str	wzr, [x0]
  43546c:	mov	x0, x27
  435470:	mov	x1, x22
  435474:	mov	w2, wzr
  435478:	bl	402fc0 <strtoul@plt>
  43547c:	mov	x24, x0
  435480:	cmn	x0, #0x1
  435484:	b.ne	436238 <ferror@plt+0x32998>  // b.any
  435488:	ldr	w8, [x21]
  43548c:	cbnz	w8, 4361ec <ferror@plt+0x3294c>
  435490:	mov	x24, #0xffffffffffffffff    	// #-1
  435494:	b	436238 <ferror@plt+0x32998>
  435498:	mov	x0, x19
  43549c:	mov	x1, x20
  4354a0:	mov	w21, w2
  4354a4:	mov	x2, xzr
  4354a8:	mov	x3, x22
  4354ac:	mov	x4, xzr
  4354b0:	mov	x5, x23
  4354b4:	bl	435004 <ferror@plt+0x31764>
  4354b8:	mov	x1, x0
  4354bc:	mov	x0, x19
  4354c0:	mov	w2, w26
  4354c4:	bl	431998 <ferror@plt+0x2e0f8>
  4354c8:	b	435650 <ferror@plt+0x31db0>
  4354cc:	ldrb	w8, [x27]
  4354d0:	cmp	w8, #0x72
  4354d4:	b.ne	435d84 <ferror@plt+0x324e4>  // b.any
  4354d8:	add	x24, x21, #0x2
  4354dc:	cmp	x24, x23
  4354e0:	str	x24, [x22]
  4354e4:	b.cs	4367f0 <ferror@plt+0x32f50>  // b.hs, b.nlast
  4354e8:	stur	w2, [x29, #-100]
  4354ec:	sub	x0, x29, #0x48
  4354f0:	sub	x1, x29, #0x10
  4354f4:	mov	x2, x23
  4354f8:	stur	x24, [x29, #-72]
  4354fc:	bl	437eb0 <ferror@plt+0x34610>
  435500:	cbz	w0, 437d04 <ferror@plt+0x34464>
  435504:	ldur	w8, [x29, #-16]
  435508:	cbnz	w8, 435524 <ferror@plt+0x31c84>
  43550c:	ldur	w8, [x29, #-12]
  435510:	cbnz	w8, 435524 <ferror@plt+0x31c84>
  435514:	ldr	x8, [x22]
  435518:	ldrb	w8, [x8]
  43551c:	cmp	w8, #0x3d
  435520:	b.ne	43609c <ferror@plt+0x327fc>  // b.any
  435524:	mov	x0, x19
  435528:	mov	x1, x20
  43552c:	mov	x2, xzr
  435530:	mov	x3, x22
  435534:	mov	x4, xzr
  435538:	mov	x5, x23
  43553c:	bl	435004 <ferror@plt+0x31764>
  435540:	ldr	x8, [x22]
  435544:	ldrb	w9, [x8]
  435548:	adrp	x27, 463000 <warn@@Base+0x25fcc>
  43554c:	add	x27, x27, #0x3b0
  435550:	cmp	w9, #0x3b
  435554:	b.ne	437cd8 <ferror@plt+0x34438>  // b.any
  435558:	add	x25, x8, #0x1
  43555c:	str	x25, [x22]
  435560:	ldrb	w9, [x8, #1]
  435564:	ldrh	w10, [x27, x9, lsl #1]
  435568:	tbnz	w10, #2, 435c70 <ferror@plt+0x323d0>
  43556c:	stur	wzr, [x29, #-112]
  435570:	cbz	w9, 435c74 <ferror@plt+0x323d4>
  435574:	cmp	w9, #0x2d
  435578:	b.eq	435c74 <ferror@plt+0x323d4>  // b.none
  43557c:	add	x25, x8, #0x2
  435580:	mov	w8, #0x1                   	// #1
  435584:	str	x25, [x22]
  435588:	stur	w8, [x29, #-112]
  43558c:	b	435c74 <ferror@plt+0x323d4>
  435590:	cmp	x27, x23
  435594:	b.cs	435db0 <ferror@plt+0x32510>  // b.hs, b.nlast
  435598:	ldrb	w8, [x27]
  43559c:	cmp	w8, #0x73
  4355a0:	b.eq	435890 <ferror@plt+0x31ff0>  // b.none
  4355a4:	cmp	w8, #0x75
  4355a8:	b.ne	436304 <ferror@plt+0x32a64>  // b.any
  4355ac:	mov	w24, #0x1                   	// #1
  4355b0:	b	435894 <ferror@plt+0x31ff4>
  4355b4:	cmp	x27, x23
  4355b8:	b.cs	435db0 <ferror@plt+0x32510>  // b.hs, b.nlast
  4355bc:	ldrb	w8, [x27]
  4355c0:	cmp	w8, #0x2d
  4355c4:	b.ne	4359d4 <ferror@plt+0x32134>  // b.any
  4355c8:	add	x8, x21, #0x2
  4355cc:	mov	w9, #0x2d                  	// #45
  4355d0:	and	w9, w9, #0xff
  4355d4:	cmp	w9, #0x3a
  4355d8:	b.eq	4359d0 <ferror@plt+0x32130>  // b.none
  4355dc:	cbz	w9, 436304 <ferror@plt+0x32a64>
  4355e0:	str	x8, [x22]
  4355e4:	ldrb	w9, [x8], #1
  4355e8:	b	4355d0 <ferror@plt+0x31d30>
  4355ec:	mov	x0, x19
  4355f0:	mov	x1, x20
  4355f4:	mov	w21, w2
  4355f8:	mov	x2, xzr
  4355fc:	mov	x3, x22
  435600:	mov	x4, xzr
  435604:	mov	x5, x23
  435608:	bl	435004 <ferror@plt+0x31764>
  43560c:	mov	x1, x0
  435610:	mov	x0, x19
  435614:	mov	x2, xzr
  435618:	mov	w3, wzr
  43561c:	bl	4317dc <ferror@plt+0x2df3c>
  435620:	b	435650 <ferror@plt+0x31db0>
  435624:	mov	x0, x19
  435628:	mov	x1, x20
  43562c:	mov	w21, w2
  435630:	mov	x2, xzr
  435634:	mov	x3, x22
  435638:	mov	x4, xzr
  43563c:	mov	x5, x23
  435640:	bl	435004 <ferror@plt+0x31764>
  435644:	mov	x1, x0
  435648:	mov	x0, x19
  43564c:	bl	431af4 <ferror@plt+0x2e254>
  435650:	mov	w2, w21
  435654:	mov	x24, x0
  435658:	b	437d0c <ferror@plt+0x3446c>
  43565c:	cmp	x27, x23
  435660:	b.cs	4367f0 <ferror@plt+0x32f50>  // b.hs, b.nlast
  435664:	stur	w2, [x29, #-100]
  435668:	sub	x1, x29, #0x10
  43566c:	mov	x0, x22
  435670:	mov	x2, x23
  435674:	bl	437eb0 <ferror@plt+0x34610>
  435678:	cbz	w0, 437d04 <ferror@plt+0x34464>
  43567c:	ldp	w8, w9, [x29, #-16]
  435680:	ldr	x26, [x22]
  435684:	ldur	w10, [x29, #-92]
  435688:	cmp	w8, w28
  43568c:	ldrb	w8, [x26]
  435690:	cset	w21, eq  // eq = none
  435694:	cmp	w9, w10
  435698:	cset	w25, eq  // eq = none
  43569c:	cmp	w8, #0x3d
  4356a0:	b.ne	435c00 <ferror@plt+0x32360>  // b.any
  4356a4:	mov	x0, x19
  4356a8:	mov	x1, x20
  4356ac:	mov	x2, xzr
  4356b0:	mov	x3, x22
  4356b4:	mov	x4, xzr
  4356b8:	mov	x5, x23
  4356bc:	str	x27, [x22]
  4356c0:	bl	435004 <ferror@plt+0x31764>
  4356c4:	cbz	x0, 437d04 <ferror@plt+0x34464>
  4356c8:	ldr	x26, [x22]
  4356cc:	ldrb	w8, [x26]
  4356d0:	b	435c04 <ferror@plt+0x32364>
  4356d4:	ldrb	w8, [x27]
  4356d8:	cmp	w8, #0x72
  4356dc:	b.le	4357ec <ferror@plt+0x31f4c>
  4356e0:	cmp	w8, #0x73
  4356e4:	b.eq	435800 <ferror@plt+0x31f60>  // b.none
  4356e8:	cmp	w8, #0x75
  4356ec:	b.ne	435eb4 <ferror@plt+0x32614>  // b.any
  4356f0:	mov	w28, w2
  4356f4:	mov	w23, #0x8                   	// #8
  4356f8:	b	435808 <ferror@plt+0x31f68>
  4356fc:	mov	x0, x19
  435700:	mov	x1, x20
  435704:	mov	x2, xzr
  435708:	mov	x3, x22
  43570c:	mov	x4, xzr
  435710:	mov	x5, x23
  435714:	bl	435004 <ferror@plt+0x31764>
  435718:	cbz	x0, 435db0 <ferror@plt+0x32510>
  43571c:	ldr	x8, [x22]
  435720:	ldrb	w9, [x8]
  435724:	cmp	w9, #0x2c
  435728:	b.ne	435d84 <ferror@plt+0x324e4>  // b.any
  43572c:	mov	x26, x0
  435730:	add	x8, x8, #0x1
  435734:	mov	x0, x19
  435738:	mov	x1, x20
  43573c:	mov	x2, xzr
  435740:	mov	x3, x22
  435744:	mov	x4, xzr
  435748:	mov	x5, x23
  43574c:	str	x8, [x22]
  435750:	bl	435004 <ferror@plt+0x31764>
  435754:	cbz	x0, 435db0 <ferror@plt+0x32510>
  435758:	mov	x27, x0
  43575c:	mov	w0, #0x50                  	// #80
  435760:	bl	403290 <xmalloc@plt>
  435764:	mov	x28, x0
  435768:	mov	w21, wzr
  43576c:	mov	w10, #0xa                   	// #10
  435770:	ldr	x8, [x22]
  435774:	ldrb	w9, [x8]
  435778:	cmp	w9, #0x2c
  43577c:	b.ne	435bcc <ferror@plt+0x3232c>  // b.any
  435780:	stur	x27, [x29, #-112]
  435784:	add	w27, w21, #0x1
  435788:	add	x8, x8, #0x1
  43578c:	cmp	w27, w10
  435790:	str	x8, [x22]
  435794:	b.cs	4357a0 <ferror@plt+0x31f00>  // b.hs, b.nlast
  435798:	stur	x10, [x29, #-120]
  43579c:	b	4357b8 <ferror@plt+0x31f18>
  4357a0:	add	w10, w10, #0xa
  4357a4:	lsl	x1, x10, #3
  4357a8:	mov	x0, x28
  4357ac:	stur	x10, [x29, #-120]
  4357b0:	bl	4031e0 <xrealloc@plt>
  4357b4:	mov	x28, x0
  4357b8:	mov	x0, x19
  4357bc:	mov	x1, x20
  4357c0:	mov	x2, xzr
  4357c4:	mov	x3, x22
  4357c8:	mov	x4, xzr
  4357cc:	mov	x5, x23
  4357d0:	bl	435004 <ferror@plt+0x31764>
  4357d4:	str	x0, [x28, w21, uxtw #3]
  4357d8:	mov	w21, w27
  4357dc:	ldp	x10, x27, [x29, #-120]
  4357e0:	mov	x24, xzr
  4357e4:	cbnz	x0, 435770 <ferror@plt+0x31ed0>
  4357e8:	b	435db4 <ferror@plt+0x32514>
  4357ec:	cmp	w8, #0x65
  4357f0:	b.ne	435d80 <ferror@plt+0x324e0>  // b.any
  4357f4:	mov	w28, w2
  4357f8:	mov	w23, #0xb                   	// #11
  4357fc:	b	435808 <ferror@plt+0x31f68>
  435800:	mov	w28, w2
  435804:	mov	w23, #0x7                   	// #7
  435808:	add	x26, x27, #0x1
  43580c:	mov	w1, #0x3c                  	// #60
  435810:	mov	x0, x26
  435814:	str	x26, [x22]
  435818:	bl	403560 <strchr@plt>
  43581c:	mov	x27, x0
  435820:	mov	w1, #0x3a                  	// #58
  435824:	mov	x0, x26
  435828:	bl	403560 <strchr@plt>
  43582c:	cbz	x0, 435d68 <ferror@plt+0x324c8>
  435830:	mov	x21, x0
  435834:	cbz	x27, 435ddc <ferror@plt+0x3253c>
  435838:	cmp	x21, x27
  43583c:	b.ls	435ddc <ferror@plt+0x3253c>  // b.plast
  435840:	ldrb	w8, [x21, #1]
  435844:	cmp	w8, #0x3a
  435848:	b.ne	435ddc <ferror@plt+0x3253c>  // b.any
  43584c:	mov	w8, wzr
  435850:	b	43585c <ferror@plt+0x31fbc>
  435854:	sub	w8, w8, #0x1
  435858:	add	x27, x27, #0x1
  43585c:	ldrb	w9, [x27]
  435860:	cmp	w9, #0x3c
  435864:	b.eq	435884 <ferror@plt+0x31fe4>  // b.none
  435868:	cmp	w9, #0x3e
  43586c:	b.eq	435854 <ferror@plt+0x31fb4>  // b.none
  435870:	cbz	w9, 435d84 <ferror@plt+0x324e4>
  435874:	cbnz	w8, 435888 <ferror@plt+0x31fe8>
  435878:	cmp	w9, #0x3a
  43587c:	b.ne	435888 <ferror@plt+0x31fe8>  // b.any
  435880:	b	435dd8 <ferror@plt+0x32538>
  435884:	add	w8, w8, #0x1
  435888:	add	x27, x27, #0x1
  43588c:	b	43585c <ferror@plt+0x31fbc>
  435890:	mov	w24, wzr
  435894:	add	x25, x21, #0x2
  435898:	str	x25, [x22]
  43589c:	ldrb	w8, [x21, #2]
  4358a0:	sub	w8, w8, #0x62
  4358a4:	cmp	w8, #0x14
  4358a8:	b.hi	4358cc <ferror@plt+0x3202c>  // b.pmore
  4358ac:	mov	w9, #0x1                   	// #1
  4358b0:	lsl	w8, w9, w8
  4358b4:	mov	w9, #0x3                   	// #3
  4358b8:	movk	w9, #0x10, lsl #16
  4358bc:	tst	w8, w9
  4358c0:	b.eq	4358cc <ferror@plt+0x3202c>  // b.none
  4358c4:	add	x25, x21, #0x3
  4358c8:	str	x25, [x22]
  4358cc:	cmp	x25, x23
  4358d0:	b.cs	435910 <ferror@plt+0x32070>  // b.hs, b.nlast
  4358d4:	ldrb	w8, [x25]
  4358d8:	cbz	w8, 435910 <ferror@plt+0x32070>
  4358dc:	mov	w28, w2
  4358e0:	bl	4037d0 <__errno_location@plt>
  4358e4:	mov	x21, x0
  4358e8:	str	wzr, [x0]
  4358ec:	mov	x0, x25
  4358f0:	mov	x1, x22
  4358f4:	mov	w2, wzr
  4358f8:	bl	402fc0 <strtoul@plt>
  4358fc:	mov	w2, w28
  435900:	cmn	x0, #0x1
  435904:	b.ne	435910 <ferror@plt+0x32070>  // b.any
  435908:	ldr	w8, [x21]
  43590c:	cbnz	w8, 4379a8 <ferror@plt+0x34108>
  435910:	ldr	x8, [x22]
  435914:	ldrb	w9, [x8]
  435918:	cmp	w9, #0x3b
  43591c:	b.ne	436304 <ferror@plt+0x32a64>  // b.any
  435920:	add	x21, x8, #0x1
  435924:	cmp	x21, x23
  435928:	str	x21, [x22]
  43592c:	b.cs	43596c <ferror@plt+0x320cc>  // b.hs, b.nlast
  435930:	ldrb	w8, [x21]
  435934:	cbz	w8, 43596c <ferror@plt+0x320cc>
  435938:	mov	w28, w2
  43593c:	bl	4037d0 <__errno_location@plt>
  435940:	mov	x25, x0
  435944:	str	wzr, [x0]
  435948:	mov	x0, x21
  43594c:	mov	x1, x22
  435950:	mov	w2, wzr
  435954:	bl	402fc0 <strtoul@plt>
  435958:	mov	w2, w28
  43595c:	cmn	x0, #0x1
  435960:	b.ne	43596c <ferror@plt+0x320cc>  // b.any
  435964:	ldr	w8, [x25]
  435968:	cbnz	w8, 437a44 <ferror@plt+0x341a4>
  43596c:	ldr	x8, [x22]
  435970:	ldrb	w9, [x8]
  435974:	cmp	w9, #0x3b
  435978:	b.ne	436304 <ferror@plt+0x32a64>  // b.any
  43597c:	add	x21, x8, #0x1
  435980:	cmp	x21, x23
  435984:	str	x21, [x22]
  435988:	b.cs	437ae0 <ferror@plt+0x34240>  // b.hs, b.nlast
  43598c:	ldrb	w8, [x21]
  435990:	cbz	w8, 437ae0 <ferror@plt+0x34240>
  435994:	mov	w26, w2
  435998:	bl	4037d0 <__errno_location@plt>
  43599c:	mov	x23, x0
  4359a0:	str	wzr, [x0]
  4359a4:	mov	x0, x21
  4359a8:	mov	x1, x22
  4359ac:	mov	w2, wzr
  4359b0:	bl	402fc0 <strtoul@plt>
  4359b4:	mov	w2, w26
  4359b8:	cmn	x0, #0x1
  4359bc:	b.ne	437ae4 <ferror@plt+0x34244>  // b.any
  4359c0:	ldr	w8, [x23]
  4359c4:	cbnz	w8, 437a94 <ferror@plt+0x341f4>
  4359c8:	mov	x0, #0xffffffffffffffff    	// #-1
  4359cc:	b	437ae4 <ferror@plt+0x34244>
  4359d0:	str	x8, [x22]
  4359d4:	mov	w0, #0x50                  	// #80
  4359d8:	stur	w2, [x29, #-100]
  4359dc:	bl	403290 <xmalloc@plt>
  4359e0:	mov	x26, x0
  4359e4:	mov	w0, #0x50                  	// #80
  4359e8:	bl	403290 <xmalloc@plt>
  4359ec:	mov	x24, x0
  4359f0:	mov	w10, wzr
  4359f4:	mov	w8, #0xa                   	// #10
  4359f8:	stur	x8, [x29, #-136]
  4359fc:	b	435a44 <ferror@plt+0x321a4>
  435a00:	ldur	x0, [x29, #-128]
  435a04:	add	w9, w9, #0xa
  435a08:	lsl	x24, x9, #3
  435a0c:	mov	x1, x24
  435a10:	stur	x9, [x29, #-136]
  435a14:	bl	4031e0 <xrealloc@plt>
  435a18:	mov	x26, x0
  435a1c:	ldur	x0, [x29, #-120]
  435a20:	mov	x1, x24
  435a24:	bl	4031e0 <xrealloc@plt>
  435a28:	ldur	w10, [x29, #-112]
  435a2c:	mov	x24, x0
  435a30:	mov	w8, w10
  435a34:	lsl	x8, x8, #3
  435a38:	str	x25, [x26, x8]
  435a3c:	str	x21, [x24, x8]
  435a40:	mov	w10, w28
  435a44:	ldr	x21, [x22]
  435a48:	mov	x11, #0x1                   	// #1
  435a4c:	mov	w9, #0x1                   	// #1
  435a50:	movk	x11, #0x1000, lsl #32
  435a54:	ldrb	w8, [x21]
  435a58:	movk	x11, #0x800, lsl #48
  435a5c:	lsl	x9, x9, x8
  435a60:	cmp	w8, #0x3b
  435a64:	and	x9, x9, x11
  435a68:	ccmp	x9, #0x0, #0x4, ls  // ls = plast
  435a6c:	b.ne	435d08 <ferror@plt+0x32468>  // b.any
  435a70:	add	x28, x21, #0x1
  435a74:	and	w8, w8, #0xff
  435a78:	cmp	w8, #0x3a
  435a7c:	b.eq	435a8c <ferror@plt+0x321ec>  // b.none
  435a80:	cbz	w8, 435b90 <ferror@plt+0x322f0>
  435a84:	ldrb	w8, [x28], #1
  435a88:	b	435a74 <ferror@plt+0x321d4>
  435a8c:	mvn	x8, x21
  435a90:	stp	x26, x24, [x29, #-128]
  435a94:	add	x24, x8, x28
  435a98:	add	w8, w24, #0x1
  435a9c:	sxtw	x0, w8
  435aa0:	stur	w10, [x29, #-112]
  435aa4:	bl	403290 <xmalloc@plt>
  435aa8:	sxtw	x24, w24
  435aac:	mov	x1, x21
  435ab0:	mov	x2, x24
  435ab4:	mov	x25, x0
  435ab8:	bl	402f70 <memcpy@plt>
  435abc:	cmp	x28, x23
  435ac0:	strb	wzr, [x25, x24]
  435ac4:	str	x28, [x22]
  435ac8:	b.cs	435b58 <ferror@plt+0x322b8>  // b.hs, b.nlast
  435acc:	ldrb	w8, [x28]
  435ad0:	cbz	w8, 435b58 <ferror@plt+0x322b8>
  435ad4:	bl	4037d0 <__errno_location@plt>
  435ad8:	mov	x24, x0
  435adc:	str	wzr, [x0]
  435ae0:	mov	x0, x28
  435ae4:	mov	x1, x22
  435ae8:	mov	w2, wzr
  435aec:	bl	402fc0 <strtoul@plt>
  435af0:	ldur	w10, [x29, #-112]
  435af4:	mov	x21, x0
  435af8:	cmn	x0, #0x1
  435afc:	b.ne	435b60 <ferror@plt+0x322c0>  // b.any
  435b00:	ldr	w8, [x24]
  435b04:	cbnz	w8, 435b10 <ferror@plt+0x32270>
  435b08:	mov	x21, #0xffffffffffffffff    	// #-1
  435b0c:	b	435b60 <ferror@plt+0x322c0>
  435b10:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  435b14:	mov	w2, #0x5                   	// #5
  435b18:	mov	x0, xzr
  435b1c:	add	x1, x1, #0x4c3
  435b20:	bl	403700 <dcgettext@plt>
  435b24:	adrp	x8, 465000 <_sch_istable+0x1c50>
  435b28:	ldr	x21, [x8, #3792]
  435b2c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  435b30:	mov	x24, x0
  435b34:	mov	w2, #0x5                   	// #5
  435b38:	mov	x0, xzr
  435b3c:	add	x1, x1, #0x490
  435b40:	bl	403700 <dcgettext@plt>
  435b44:	mov	x1, x0
  435b48:	mov	x0, x21
  435b4c:	mov	x2, x24
  435b50:	mov	x3, x28
  435b54:	bl	403880 <fprintf@plt>
  435b58:	ldur	w10, [x29, #-112]
  435b5c:	mov	x21, xzr
  435b60:	ldr	x8, [x22]
  435b64:	ldrb	w9, [x8]
  435b68:	cmp	w9, #0x2c
  435b6c:	b.ne	435cc0 <ferror@plt+0x32420>  // b.any
  435b70:	ldur	x9, [x29, #-136]
  435b74:	add	w28, w10, #0x1
  435b78:	add	x8, x8, #0x1
  435b7c:	str	x8, [x22]
  435b80:	cmp	w28, w9
  435b84:	b.cs	435a00 <ferror@plt+0x32160>  // b.hs, b.nlast
  435b88:	ldp	x26, x24, [x29, #-128]
  435b8c:	b	435a30 <ferror@plt+0x32190>
  435b90:	adrp	x8, 465000 <_sch_istable+0x1c50>
  435b94:	ldr	x19, [x8, #3792]
  435b98:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  435b9c:	add	x1, x1, #0x482
  435ba0:	mov	w2, #0x5                   	// #5
  435ba4:	mov	x0, xzr
  435ba8:	bl	403700 <dcgettext@plt>
  435bac:	mov	x1, x0
  435bb0:	mov	x0, x19
  435bb4:	mov	x2, x27
  435bb8:	bl	403880 <fprintf@plt>
  435bbc:	mov	x0, x26
  435bc0:	bl	403510 <free@plt>
  435bc4:	mov	x0, x24
  435bc8:	b	435d00 <ferror@plt+0x32460>
  435bcc:	cmp	w9, #0x3b
  435bd0:	b.ne	435d84 <ferror@plt+0x324e4>  // b.any
  435bd4:	add	x8, x8, #0x1
  435bd8:	str	x8, [x22]
  435bdc:	cbz	w21, 435d44 <ferror@plt+0x324a4>
  435be0:	sub	w22, w21, #0x1
  435be4:	ldr	x1, [x28, w22, uxtw #3]
  435be8:	mov	x0, x19
  435bec:	bl	4322b0 <ferror@plt+0x2ea10>
  435bf0:	cmp	w0, #0x2
  435bf4:	cset	w4, ne  // ne = any
  435bf8:	csel	w8, w22, w21, eq  // eq = none
  435bfc:	b	435d4c <ferror@plt+0x324ac>
  435c00:	mov	x0, xzr
  435c04:	cmp	w8, #0x3b
  435c08:	b.ne	435c14 <ferror@plt+0x32374>  // b.any
  435c0c:	add	x26, x26, #0x1
  435c10:	str	x26, [x22]
  435c14:	cmp	x26, x23
  435c18:	stur	w21, [x29, #-112]
  435c1c:	stur	w25, [x29, #-120]
  435c20:	b.cs	435c64 <ferror@plt+0x323c4>  // b.hs, b.nlast
  435c24:	ldrb	w8, [x26]
  435c28:	cbz	w8, 435c64 <ferror@plt+0x323c4>
  435c2c:	stur	x0, [x29, #-128]
  435c30:	bl	4037d0 <__errno_location@plt>
  435c34:	mov	x21, x0
  435c38:	str	wzr, [x0]
  435c3c:	mov	x0, x26
  435c40:	mov	x1, x22
  435c44:	mov	w2, wzr
  435c48:	bl	402fc0 <strtoul@plt>
  435c4c:	cmn	x0, #0x1
  435c50:	b.eq	435e34 <ferror@plt+0x32594>  // b.none
  435c54:	mov	x8, x0
  435c58:	mov	w28, wzr
  435c5c:	mov	x21, x0
  435c60:	b	435e44 <ferror@plt+0x325a4>
  435c64:	mov	w28, wzr
  435c68:	mov	x21, xzr
  435c6c:	b	435e48 <ferror@plt+0x325a8>
  435c70:	stur	wzr, [x29, #-112]
  435c74:	cmp	x25, x23
  435c78:	stur	x0, [x29, #-120]
  435c7c:	b.cs	437b98 <ferror@plt+0x342f8>  // b.hs, b.nlast
  435c80:	ldrb	w8, [x25]
  435c84:	cbz	w8, 437b98 <ferror@plt+0x342f8>
  435c88:	bl	4037d0 <__errno_location@plt>
  435c8c:	mov	x21, x0
  435c90:	str	wzr, [x0]
  435c94:	mov	x0, x25
  435c98:	mov	x1, x22
  435c9c:	mov	w2, wzr
  435ca0:	bl	402fc0 <strtoul@plt>
  435ca4:	mov	x28, x0
  435ca8:	cmn	x0, #0x1
  435cac:	b.ne	437b9c <ferror@plt+0x342fc>  // b.any
  435cb0:	ldr	w8, [x21]
  435cb4:	cbnz	w8, 437b48 <ferror@plt+0x342a8>
  435cb8:	mov	x28, #0xffffffffffffffff    	// #-1
  435cbc:	b	437b9c <ferror@plt+0x342fc>
  435cc0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  435cc4:	ldr	x19, [x8, #3792]
  435cc8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  435ccc:	add	x1, x1, #0x482
  435cd0:	mov	w2, #0x5                   	// #5
  435cd4:	mov	x0, xzr
  435cd8:	bl	403700 <dcgettext@plt>
  435cdc:	mov	x1, x0
  435ce0:	mov	x0, x19
  435ce4:	mov	x2, x27
  435ce8:	bl	403880 <fprintf@plt>
  435cec:	mov	x0, x25
  435cf0:	bl	403510 <free@plt>
  435cf4:	ldur	x0, [x29, #-128]
  435cf8:	bl	403510 <free@plt>
  435cfc:	ldur	x0, [x29, #-120]
  435d00:	bl	403510 <free@plt>
  435d04:	b	435db0 <ferror@plt+0x32510>
  435d08:	mov	w8, w10
  435d0c:	lsl	x8, x8, #3
  435d10:	str	xzr, [x26, x8]
  435d14:	str	xzr, [x24, x8]
  435d18:	ldr	x8, [x22]
  435d1c:	ldrb	w9, [x8]
  435d20:	cmp	w9, #0x3b
  435d24:	b.ne	435d30 <ferror@plt+0x32490>  // b.any
  435d28:	add	x8, x8, #0x1
  435d2c:	str	x8, [x22]
  435d30:	mov	x0, x19
  435d34:	mov	x1, x26
  435d38:	mov	x2, x24
  435d3c:	bl	43172c <ferror@plt+0x2de8c>
  435d40:	b	437cd0 <ferror@plt+0x34430>
  435d44:	mov	x8, xzr
  435d48:	mov	w4, #0x1                   	// #1
  435d4c:	mov	x0, x19
  435d50:	mov	x1, x27
  435d54:	mov	x2, x26
  435d58:	mov	x3, x28
  435d5c:	str	xzr, [x28, x8, lsl #3]
  435d60:	bl	431a6c <ferror@plt+0x2e1cc>
  435d64:	b	437cd0 <ferror@plt+0x34430>
  435d68:	adrp	x8, 465000 <_sch_istable+0x1c50>
  435d6c:	ldr	x19, [x8, #3792]
  435d70:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  435d74:	add	x1, x1, #0x482
  435d78:	mov	w2, #0x5                   	// #5
  435d7c:	b	435d9c <ferror@plt+0x324fc>
  435d80:	cbnz	w8, 435eb4 <ferror@plt+0x32614>
  435d84:	adrp	x8, 465000 <_sch_istable+0x1c50>
  435d88:	ldr	x19, [x8, #3792]
  435d8c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  435d90:	add	x1, x1, #0x482
  435d94:	mov	w2, #0x5                   	// #5
  435d98:	mov	x0, xzr
  435d9c:	bl	403700 <dcgettext@plt>
  435da0:	mov	x1, x0
  435da4:	mov	x0, x19
  435da8:	mov	x2, x25
  435dac:	bl	403880 <fprintf@plt>
  435db0:	mov	x24, xzr
  435db4:	mov	x0, x24
  435db8:	ldp	x20, x19, [sp, #384]
  435dbc:	ldp	x22, x21, [sp, #368]
  435dc0:	ldp	x24, x23, [sp, #352]
  435dc4:	ldp	x26, x25, [sp, #336]
  435dc8:	ldp	x28, x27, [sp, #320]
  435dcc:	ldp	x29, x30, [sp, #304]
  435dd0:	add	sp, sp, #0x190
  435dd4:	ret
  435dd8:	mov	x21, x27
  435ddc:	sub	x25, x21, x26
  435de0:	cbz	x24, 435e08 <ferror@plt+0x32568>
  435de4:	mov	x0, x24
  435de8:	mov	x1, x26
  435dec:	mov	x2, x25
  435df0:	bl	403210 <strncmp@plt>
  435df4:	cbnz	w0, 435e08 <ferror@plt+0x32568>
  435df8:	ldrb	w8, [x24, x25]
  435dfc:	cbnz	w8, 435e08 <ferror@plt+0x32568>
  435e00:	mov	w8, #0x1                   	// #1
  435e04:	str	w8, [x20, #424]
  435e08:	mov	x0, x19
  435e0c:	mov	x1, x20
  435e10:	mov	x2, x26
  435e14:	mov	w3, w25
  435e18:	mov	w4, w23
  435e1c:	bl	438740 <ferror@plt+0x34ea0>
  435e20:	add	x8, x21, #0x1
  435e24:	mov	x24, x0
  435e28:	str	x8, [x22]
  435e2c:	mov	w2, w28
  435e30:	b	437d0c <ferror@plt+0x3446c>
  435e34:	ldr	w8, [x21]
  435e38:	cmp	w8, #0x0
  435e3c:	cset	w28, ne  // ne = any
  435e40:	csetm	x21, eq  // eq = none
  435e44:	ldur	x0, [x29, #-128]
  435e48:	ldr	x8, [x22]
  435e4c:	ldrb	w9, [x8]
  435e50:	cmp	w9, #0x3b
  435e54:	b.ne	436070 <ferror@plt+0x327d0>  // b.any
  435e58:	add	x25, x8, #0x1
  435e5c:	cmp	x25, x23
  435e60:	str	x25, [x22]
  435e64:	b.cs	435ea8 <ferror@plt+0x32608>  // b.hs, b.nlast
  435e68:	ldrb	w8, [x25]
  435e6c:	cbz	w8, 435eac <ferror@plt+0x3260c>
  435e70:	stur	x0, [x29, #-128]
  435e74:	mov	x23, x21
  435e78:	bl	4037d0 <__errno_location@plt>
  435e7c:	mov	x21, x0
  435e80:	str	wzr, [x0]
  435e84:	mov	x0, x25
  435e88:	mov	x1, x22
  435e8c:	mov	w2, wzr
  435e90:	bl	402fc0 <strtoul@plt>
  435e94:	cmn	x0, #0x1
  435e98:	b.eq	435f08 <ferror@plt+0x32668>  // b.none
  435e9c:	mov	x9, x0
  435ea0:	mov	w8, wzr
  435ea4:	b	435f18 <ferror@plt+0x32678>
  435ea8:	mov	w8, wzr
  435eac:	mov	x23, xzr
  435eb0:	b	435f24 <ferror@plt+0x32684>
  435eb4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  435eb8:	mov	w28, w2
  435ebc:	add	x1, x1, #0x4a1
  435ec0:	mov	w2, #0x5                   	// #5
  435ec4:	mov	x0, xzr
  435ec8:	bl	403700 <dcgettext@plt>
  435ecc:	adrp	x8, 465000 <_sch_istable+0x1c50>
  435ed0:	ldr	x21, [x8, #3792]
  435ed4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  435ed8:	mov	x23, x0
  435edc:	add	x1, x1, #0x490
  435ee0:	mov	w2, #0x5                   	// #5
  435ee4:	mov	x0, xzr
  435ee8:	bl	403700 <dcgettext@plt>
  435eec:	mov	x1, x0
  435ef0:	mov	x0, x21
  435ef4:	mov	x2, x23
  435ef8:	mov	x3, x25
  435efc:	bl	403880 <fprintf@plt>
  435f00:	ldr	x27, [x22]
  435f04:	b	435804 <ferror@plt+0x31f64>
  435f08:	ldr	w8, [x21]
  435f0c:	cmp	w8, #0x0
  435f10:	cset	w8, ne  // ne = any
  435f14:	csetm	x9, eq  // eq = none
  435f18:	ldur	x0, [x29, #-128]
  435f1c:	mov	x21, x23
  435f20:	mov	x23, x9
  435f24:	ldr	x9, [x22]
  435f28:	ldrb	w10, [x9]
  435f2c:	cmp	w10, #0x3b
  435f30:	b.ne	436070 <ferror@plt+0x327d0>  // b.any
  435f34:	add	x9, x9, #0x1
  435f38:	orr	w8, w8, w28
  435f3c:	str	x9, [x22]
  435f40:	cbz	w8, 43600c <ferror@plt+0x3276c>
  435f44:	mov	x22, x0
  435f48:	cbnz	x0, 435fb0 <ferror@plt+0x32710>
  435f4c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  435f50:	add	x1, x1, #0x60b
  435f54:	mov	w2, #0x18                  	// #24
  435f58:	mov	x0, x26
  435f5c:	bl	403210 <strncmp@plt>
  435f60:	cbnz	w0, 435f7c <ferror@plt+0x326dc>
  435f64:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  435f68:	add	x1, x1, #0x624
  435f6c:	mov	w2, #0x17                  	// #23
  435f70:	mov	x0, x25
  435f74:	bl	403210 <strncmp@plt>
  435f78:	cbz	w0, 437e88 <ferror@plt+0x345e8>
  435f7c:	cbnz	w28, 435fb0 <ferror@plt+0x32710>
  435f80:	cbnz	x21, 435fb0 <ferror@plt+0x32710>
  435f84:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  435f88:	add	x1, x1, #0x63c
  435f8c:	mov	w2, #0x18                  	// #24
  435f90:	mov	x0, x25
  435f94:	bl	403210 <strncmp@plt>
  435f98:	cbnz	w0, 435fb0 <ferror@plt+0x32710>
  435f9c:	mov	w1, #0x8                   	// #8
  435fa0:	mov	w2, #0x1                   	// #1
  435fa4:	mov	x0, x19
  435fa8:	bl	431554 <ferror@plt+0x2dcb4>
  435fac:	b	437cd0 <ferror@plt+0x34430>
  435fb0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  435fb4:	add	x1, x1, #0x4c3
  435fb8:	mov	w2, #0x5                   	// #5
  435fbc:	mov	x0, xzr
  435fc0:	bl	403700 <dcgettext@plt>
  435fc4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  435fc8:	mov	x25, x23
  435fcc:	mov	x23, x21
  435fd0:	ldr	x21, [x8, #3792]
  435fd4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  435fd8:	mov	x26, x0
  435fdc:	add	x1, x1, #0x490
  435fe0:	mov	w2, #0x5                   	// #5
  435fe4:	mov	x0, xzr
  435fe8:	bl	403700 <dcgettext@plt>
  435fec:	mov	x1, x0
  435ff0:	mov	x0, x21
  435ff4:	mov	x2, x26
  435ff8:	mov	x3, x27
  435ffc:	mov	x21, x23
  436000:	mov	x23, x25
  436004:	bl	403880 <fprintf@plt>
  436008:	mov	x0, x22
  43600c:	ldur	w8, [x29, #-112]
  436010:	ldur	w9, [x29, #-120]
  436014:	and	w8, w8, w9
  436018:	cbz	x0, 43604c <ferror@plt+0x327ac>
  43601c:	cbnz	w8, 436070 <ferror@plt+0x327d0>
  436020:	sub	x2, x29, #0x10
  436024:	mov	x0, x19
  436028:	mov	x1, x20
  43602c:	bl	438134 <ferror@plt+0x34894>
  436030:	mov	x1, x0
  436034:	cbz	x0, 436370 <ferror@plt+0x32ad0>
  436038:	mov	x0, x19
  43603c:	mov	x2, x21
  436040:	mov	x3, x23
  436044:	bl	431898 <ferror@plt+0x2dff8>
  436048:	b	437cd0 <ferror@plt+0x34430>
  43604c:	cmp	x21, #0x0
  436050:	cset	w9, eq  // eq = none
  436054:	and	w9, w8, w9
  436058:	cmp	w9, #0x1
  43605c:	b.ne	4360d0 <ferror@plt+0x32830>  // b.any
  436060:	cbnz	x23, 4360d0 <ferror@plt+0x32830>
  436064:	mov	x0, x19
  436068:	bl	43152c <ferror@plt+0x2dc8c>
  43606c:	b	437cd0 <ferror@plt+0x34430>
  436070:	adrp	x8, 465000 <_sch_istable+0x1c50>
  436074:	ldr	x21, [x8, #3792]
  436078:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43607c:	add	x1, x1, #0x482
  436080:	mov	w2, #0x5                   	// #5
  436084:	mov	x0, xzr
  436088:	bl	403700 <dcgettext@plt>
  43608c:	mov	x1, x0
  436090:	mov	x0, x21
  436094:	mov	x2, x27
  436098:	b	437d00 <ferror@plt+0x34460>
  43609c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4360a0:	add	x1, x1, #0x676
  4360a4:	mov	x0, x19
  4360a8:	bl	4320d8 <ferror@plt+0x2e838>
  4360ac:	cbnz	x0, 4360c4 <ferror@plt+0x32824>
  4360b0:	mov	w1, #0x4                   	// #4
  4360b4:	mov	x0, x19
  4360b8:	mov	w2, wzr
  4360bc:	bl	431554 <ferror@plt+0x2dcb4>
  4360c0:	cbz	x0, 437d04 <ferror@plt+0x34464>
  4360c4:	ldur	x8, [x29, #-72]
  4360c8:	str	x8, [x22]
  4360cc:	b	435544 <ferror@plt+0x31ca4>
  4360d0:	cmp	x23, #0x0
  4360d4:	mov	x11, x23
  4360d8:	cset	w10, eq  // eq = none
  4360dc:	cmp	x21, #0x1
  4360e0:	b.lt	4361d0 <ferror@plt+0x32930>  // b.tstop
  4360e4:	and	w10, w8, w10
  4360e8:	cbz	w10, 4361d0 <ferror@plt+0x32930>
  4360ec:	mov	x0, x19
  4360f0:	mov	w1, w21
  4360f4:	bl	4315f0 <ferror@plt+0x2dd50>
  4360f8:	b	437cd0 <ferror@plt+0x34430>
  4360fc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436100:	add	x1, x1, #0x4c3
  436104:	mov	w2, #0x5                   	// #5
  436108:	mov	x0, xzr
  43610c:	bl	403700 <dcgettext@plt>
  436110:	adrp	x8, 465000 <_sch_istable+0x1c50>
  436114:	ldr	x21, [x8, #3792]
  436118:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43611c:	mov	w28, w25
  436120:	mov	x25, x0
  436124:	add	x1, x1, #0x490
  436128:	mov	w2, #0x5                   	// #5
  43612c:	mov	x0, xzr
  436130:	bl	403700 <dcgettext@plt>
  436134:	mov	x1, x0
  436138:	mov	x0, x21
  43613c:	mov	x2, x25
  436140:	mov	x3, x27
  436144:	mov	w25, w28
  436148:	bl	403880 <fprintf@plt>
  43614c:	mov	w2, w26
  436150:	mov	x0, xzr
  436154:	ldr	x26, [x22]
  436158:	cmp	x26, x23
  43615c:	b.cs	4367f0 <ferror@plt+0x32f50>  // b.hs, b.nlast
  436160:	ldrb	w8, [x26]
  436164:	stur	x0, [x29, #-128]
  436168:	cmp	w8, #0x21
  43616c:	b.ne	4361c8 <ferror@plt+0x32928>  // b.any
  436170:	add	x21, x26, #0x1
  436174:	cmp	x21, x23
  436178:	mov	w28, w25
  43617c:	str	x21, [x22]
  436180:	b.cs	436430 <ferror@plt+0x32b90>  // b.hs, b.nlast
  436184:	ldrb	w8, [x21]
  436188:	cbz	w8, 436430 <ferror@plt+0x32b90>
  43618c:	mov	w27, w2
  436190:	bl	4037d0 <__errno_location@plt>
  436194:	mov	x25, x0
  436198:	str	wzr, [x0]
  43619c:	mov	x0, x21
  4361a0:	mov	x1, x22
  4361a4:	mov	w2, wzr
  4361a8:	bl	402fc0 <strtoul@plt>
  4361ac:	mov	w2, w27
  4361b0:	cmn	x0, #0x1
  4361b4:	b.ne	436434 <ferror@plt+0x32b94>  // b.any
  4361b8:	ldr	w8, [x25]
  4361bc:	cbnz	w8, 4363dc <ferror@plt+0x32b3c>
  4361c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4361c4:	b	436434 <ferror@plt+0x32b94>
  4361c8:	mov	x0, xzr
  4361cc:	b	4366c8 <ferror@plt+0x32e28>
  4361d0:	mov	x1, x21
  4361d4:	cmp	x21, #0x1
  4361d8:	b.lt	436330 <ferror@plt+0x32a90>  // b.tstop
  4361dc:	cbnz	x11, 436330 <ferror@plt+0x32a90>
  4361e0:	mov	x0, x19
  4361e4:	bl	431590 <ferror@plt+0x2dcf0>
  4361e8:	b	437cd0 <ferror@plt+0x34430>
  4361ec:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4361f0:	add	x1, x1, #0x4c3
  4361f4:	mov	w2, #0x5                   	// #5
  4361f8:	mov	x0, xzr
  4361fc:	bl	403700 <dcgettext@plt>
  436200:	adrp	x8, 465000 <_sch_istable+0x1c50>
  436204:	ldr	x21, [x8, #3792]
  436208:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43620c:	mov	x24, x0
  436210:	add	x1, x1, #0x490
  436214:	mov	w2, #0x5                   	// #5
  436218:	mov	x0, xzr
  43621c:	bl	403700 <dcgettext@plt>
  436220:	mov	x1, x0
  436224:	mov	x0, x21
  436228:	mov	x2, x24
  43622c:	mov	x3, x27
  436230:	bl	403880 <fprintf@plt>
  436234:	mov	x24, xzr
  436238:	ldr	x21, [x22]
  43623c:	ldrb	w8, [x21]
  436240:	cmp	w8, #0x3b
  436244:	b.ne	436304 <ferror@plt+0x32a64>  // b.any
  436248:	cmp	x21, x23
  43624c:	b.cs	4362d0 <ferror@plt+0x32a30>  // b.hs, b.nlast
  436250:	bl	4037d0 <__errno_location@plt>
  436254:	mov	x23, x0
  436258:	str	wzr, [x0]
  43625c:	mov	x0, x21
  436260:	mov	x1, x22
  436264:	mov	w2, wzr
  436268:	bl	402fc0 <strtoul@plt>
  43626c:	mov	x1, x0
  436270:	cmn	x0, #0x1
  436274:	b.ne	4362d4 <ferror@plt+0x32a34>  // b.any
  436278:	ldr	w8, [x23]
  43627c:	cbnz	w8, 436288 <ferror@plt+0x329e8>
  436280:	mov	x1, #0xffffffffffffffff    	// #-1
  436284:	b	4362d4 <ferror@plt+0x32a34>
  436288:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43628c:	add	x1, x1, #0x4c3
  436290:	mov	w2, #0x5                   	// #5
  436294:	mov	x0, xzr
  436298:	bl	403700 <dcgettext@plt>
  43629c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4362a0:	ldr	x23, [x8, #3792]
  4362a4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4362a8:	mov	x25, x0
  4362ac:	add	x1, x1, #0x490
  4362b0:	mov	w2, #0x5                   	// #5
  4362b4:	mov	x0, xzr
  4362b8:	bl	403700 <dcgettext@plt>
  4362bc:	mov	x1, x0
  4362c0:	mov	x0, x23
  4362c4:	mov	x2, x25
  4362c8:	mov	x3, x21
  4362cc:	bl	403880 <fprintf@plt>
  4362d0:	mov	x1, xzr
  4362d4:	ldr	x8, [x22]
  4362d8:	ldrb	w8, [x8]
  4362dc:	cmp	w8, #0x3b
  4362e0:	b.ne	436304 <ferror@plt+0x32a64>  // b.any
  4362e4:	sub	x8, x24, #0x3
  4362e8:	mov	x0, x19
  4362ec:	cmp	x8, #0x2
  4362f0:	b.hi	4362fc <ferror@plt+0x32a5c>  // b.pmore
  4362f4:	bl	4315f0 <ferror@plt+0x2dd50>
  4362f8:	b	4352f4 <ferror@plt+0x31a54>
  4362fc:	bl	431590 <ferror@plt+0x2dcf0>
  436300:	b	4352f4 <ferror@plt+0x31a54>
  436304:	adrp	x8, 465000 <_sch_istable+0x1c50>
  436308:	ldr	x19, [x8, #3792]
  43630c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436310:	add	x1, x1, #0x482
  436314:	mov	w2, #0x5                   	// #5
  436318:	mov	x0, xzr
  43631c:	bl	403700 <dcgettext@plt>
  436320:	mov	x1, x0
  436324:	mov	x0, x19
  436328:	mov	x2, x27
  43632c:	b	435dac <ferror@plt+0x3250c>
  436330:	cbnz	x1, 437b2c <ferror@plt+0x3428c>
  436334:	cmn	x11, #0x1
  436338:	b.ne	437b2c <ferror@plt+0x3428c>  // b.any
  43633c:	cbz	x24, 436368 <ferror@plt+0x32ac8>
  436340:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436344:	add	x1, x1, #0x655
  436348:	mov	x0, x24
  43634c:	bl	4034a0 <strcmp@plt>
  436350:	cbz	w0, 437e88 <ferror@plt+0x345e8>
  436354:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436358:	add	x1, x1, #0x663
  43635c:	mov	x0, x24
  436360:	bl	4034a0 <strcmp@plt>
  436364:	cbz	w0, 435f9c <ferror@plt+0x326fc>
  436368:	mov	w1, #0x4                   	// #4
  43636c:	b	435fa0 <ferror@plt+0x32700>
  436370:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436374:	add	x1, x1, #0x67a
  436378:	mov	w2, #0x5                   	// #5
  43637c:	bl	403700 <dcgettext@plt>
  436380:	adrp	x8, 465000 <_sch_istable+0x1c50>
  436384:	mov	x24, x23
  436388:	mov	x23, x21
  43638c:	ldr	x21, [x8, #3792]
  436390:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436394:	mov	x22, x0
  436398:	add	x1, x1, #0x490
  43639c:	mov	w2, #0x5                   	// #5
  4363a0:	mov	x0, xzr
  4363a4:	bl	403700 <dcgettext@plt>
  4363a8:	mov	x1, x0
  4363ac:	mov	x0, x21
  4363b0:	mov	x2, x22
  4363b4:	mov	x3, x27
  4363b8:	mov	x21, x23
  4363bc:	mov	x23, x24
  4363c0:	bl	403880 <fprintf@plt>
  4363c4:	mov	w1, #0x4                   	// #4
  4363c8:	mov	x0, x19
  4363cc:	mov	w2, wzr
  4363d0:	bl	431554 <ferror@plt+0x2dcb4>
  4363d4:	mov	x1, x0
  4363d8:	b	436038 <ferror@plt+0x32798>
  4363dc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4363e0:	add	x1, x1, #0x4c3
  4363e4:	mov	w2, #0x5                   	// #5
  4363e8:	mov	x0, xzr
  4363ec:	bl	403700 <dcgettext@plt>
  4363f0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4363f4:	ldr	x25, [x8, #3792]
  4363f8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4363fc:	stur	x26, [x29, #-136]
  436400:	mov	x26, x0
  436404:	add	x1, x1, #0x490
  436408:	mov	w2, #0x5                   	// #5
  43640c:	mov	x0, xzr
  436410:	bl	403700 <dcgettext@plt>
  436414:	mov	x2, x26
  436418:	ldur	x26, [x29, #-136]
  43641c:	mov	x1, x0
  436420:	mov	x0, x25
  436424:	mov	x3, x21
  436428:	bl	403880 <fprintf@plt>
  43642c:	mov	w2, w27
  436430:	mov	x0, xzr
  436434:	ldr	x8, [x22]
  436438:	stur	w2, [x29, #-100]
  43643c:	ldrb	w9, [x8]
  436440:	cmp	w9, #0x2c
  436444:	b.ne	43778c <ferror@plt+0x33eec>  // b.any
  436448:	add	x8, x8, #0x1
  43644c:	lsl	x9, x0, #3
  436450:	str	x8, [x22]
  436454:	add	x8, x9, #0x8
  436458:	mov	x21, x0
  43645c:	and	x0, x8, #0x7fffffff8
  436460:	bl	403290 <xmalloc@plt>
  436464:	cbz	w21, 4366b0 <ferror@plt+0x32e10>
  436468:	stp	x21, x0, [sp, #144]
  43646c:	ldr	x8, [x22]
  436470:	stur	x26, [x29, #-136]
  436474:	stur	w28, [x29, #-140]
  436478:	and	x26, x21, #0xffffffff
  43647c:	mov	x28, x0
  436480:	ldrb	w9, [x8]
  436484:	cmp	w9, #0x30
  436488:	b.eq	4364ec <ferror@plt+0x32c4c>  // b.none
  43648c:	cmp	w9, #0x31
  436490:	b.ne	43649c <ferror@plt+0x32bfc>  // b.any
  436494:	mov	w10, #0x1                   	// #1
  436498:	b	4364f0 <ferror@plt+0x32c50>
  43649c:	cbz	w9, 4368d8 <ferror@plt+0x33038>
  4364a0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4364a4:	mov	w2, #0x5                   	// #5
  4364a8:	mov	x0, xzr
  4364ac:	add	x1, x1, #0x68d
  4364b0:	bl	403700 <dcgettext@plt>
  4364b4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4364b8:	ldr	x21, [x8, #3792]
  4364bc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4364c0:	mov	x25, x0
  4364c4:	mov	w2, #0x5                   	// #5
  4364c8:	mov	x0, xzr
  4364cc:	add	x1, x1, #0x490
  4364d0:	bl	403700 <dcgettext@plt>
  4364d4:	ldur	x3, [x29, #-136]
  4364d8:	mov	x1, x0
  4364dc:	mov	x0, x21
  4364e0:	mov	x2, x25
  4364e4:	bl	403880 <fprintf@plt>
  4364e8:	ldr	x8, [x22]
  4364ec:	mov	w10, wzr
  4364f0:	add	x9, x8, #0x1
  4364f4:	str	x9, [x22]
  4364f8:	ldrb	w8, [x8, #1]
  4364fc:	stur	w10, [x29, #-112]
  436500:	cmp	w8, #0x30
  436504:	b.le	436524 <ferror@plt+0x32c84>
  436508:	cmp	w8, #0x32
  43650c:	b.eq	436584 <ferror@plt+0x32ce4>  // b.none
  436510:	cmp	w8, #0x31
  436514:	b.ne	436538 <ferror@plt+0x32c98>  // b.any
  436518:	mov	w8, #0x1                   	// #1
  43651c:	stur	w8, [x29, #-120]
  436520:	b	436588 <ferror@plt+0x32ce8>
  436524:	b.ne	436534 <ferror@plt+0x32c94>  // b.any
  436528:	mov	w8, #0x2                   	// #2
  43652c:	stur	w8, [x29, #-120]
  436530:	b	436588 <ferror@plt+0x32ce8>
  436534:	cbz	w8, 4368d8 <ferror@plt+0x33038>
  436538:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43653c:	mov	w2, #0x5                   	// #5
  436540:	mov	x0, xzr
  436544:	add	x1, x1, #0x6b5
  436548:	bl	403700 <dcgettext@plt>
  43654c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  436550:	ldr	x21, [x8, #3792]
  436554:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436558:	mov	x25, x0
  43655c:	mov	w2, #0x5                   	// #5
  436560:	mov	x0, xzr
  436564:	add	x1, x1, #0x490
  436568:	bl	403700 <dcgettext@plt>
  43656c:	ldur	x3, [x29, #-136]
  436570:	mov	x1, x0
  436574:	mov	x0, x21
  436578:	mov	x2, x25
  43657c:	bl	403880 <fprintf@plt>
  436580:	ldr	x9, [x22]
  436584:	stur	wzr, [x29, #-120]
  436588:	add	x21, x9, #0x1
  43658c:	cmp	x21, x23
  436590:	str	x21, [x22]
  436594:	b.cs	436620 <ferror@plt+0x32d80>  // b.hs, b.nlast
  436598:	ldrb	w8, [x21]
  43659c:	cbz	w8, 436620 <ferror@plt+0x32d80>
  4365a0:	bl	4037d0 <__errno_location@plt>
  4365a4:	mov	x27, x0
  4365a8:	str	wzr, [x0]
  4365ac:	mov	x0, x21
  4365b0:	mov	x1, x22
  4365b4:	mov	w2, wzr
  4365b8:	bl	402fc0 <strtoul@plt>
  4365bc:	mov	x25, x0
  4365c0:	cmn	x0, #0x1
  4365c4:	b.ne	436624 <ferror@plt+0x32d84>  // b.any
  4365c8:	ldr	w8, [x27]
  4365cc:	cbnz	w8, 4365d8 <ferror@plt+0x32d38>
  4365d0:	mov	x25, #0xffffffffffffffff    	// #-1
  4365d4:	b	436624 <ferror@plt+0x32d84>
  4365d8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4365dc:	mov	w2, #0x5                   	// #5
  4365e0:	mov	x0, xzr
  4365e4:	add	x1, x1, #0x4c3
  4365e8:	bl	403700 <dcgettext@plt>
  4365ec:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4365f0:	ldr	x25, [x8, #3792]
  4365f4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4365f8:	mov	x27, x0
  4365fc:	mov	w2, #0x5                   	// #5
  436600:	mov	x0, xzr
  436604:	add	x1, x1, #0x490
  436608:	bl	403700 <dcgettext@plt>
  43660c:	mov	x1, x0
  436610:	mov	x0, x25
  436614:	mov	x2, x27
  436618:	mov	x3, x21
  43661c:	bl	403880 <fprintf@plt>
  436620:	mov	x25, xzr
  436624:	ldr	x8, [x22]
  436628:	ldrb	w9, [x8]
  43662c:	cmp	w9, #0x2c
  436630:	b.ne	4368d8 <ferror@plt+0x33038>  // b.any
  436634:	add	x8, x8, #0x1
  436638:	mov	x0, x19
  43663c:	mov	x1, x20
  436640:	mov	x2, xzr
  436644:	mov	x3, x22
  436648:	mov	x4, xzr
  43664c:	mov	x5, x23
  436650:	str	x8, [x22]
  436654:	bl	435004 <ferror@plt+0x31764>
  436658:	cbz	x0, 437d04 <ferror@plt+0x34464>
  43665c:	ldur	w3, [x29, #-112]
  436660:	ldur	w4, [x29, #-120]
  436664:	mov	x1, x0
  436668:	mov	x0, x19
  43666c:	mov	x2, x25
  436670:	bl	431d6c <ferror@plt+0x2e4cc>
  436674:	str	x0, [x28]
  436678:	cbz	x0, 437d04 <ferror@plt+0x34464>
  43667c:	ldr	x8, [x22]
  436680:	ldur	w2, [x29, #-100]
  436684:	ldrb	w9, [x8]
  436688:	cmp	w9, #0x3b
  43668c:	b.ne	4367f0 <ferror@plt+0x32f50>  // b.any
  436690:	add	x8, x8, #0x1
  436694:	subs	x26, x26, #0x1
  436698:	add	x28, x28, #0x8
  43669c:	str	x8, [x22]
  4366a0:	b.ne	436480 <ferror@plt+0x32be0>  // b.any
  4366a4:	ldur	w25, [x29, #-140]
  4366a8:	ldp	x9, x0, [sp, #144]
  4366ac:	b	4366c0 <ferror@plt+0x32e20>
  4366b0:	ldr	x8, [x22]
  4366b4:	ldur	w2, [x29, #-100]
  4366b8:	mov	x9, xzr
  4366bc:	mov	w25, w28
  4366c0:	mov	x26, x8
  4366c4:	str	xzr, [x0, w9, uxtw #3]
  4366c8:	cmp	x26, x23
  4366cc:	stur	wzr, [x29, #-84]
  4366d0:	b.cs	4367f0 <ferror@plt+0x32f50>  // b.hs, b.nlast
  4366d4:	str	x0, [sp, #152]
  4366d8:	mov	w0, #0x50                  	// #80
  4366dc:	stur	w25, [x29, #-140]
  4366e0:	stur	w2, [x29, #-100]
  4366e4:	bl	403290 <xmalloc@plt>
  4366e8:	ldr	x25, [x22]
  4366ec:	mov	x3, x0
  4366f0:	ldrb	w8, [x25]
  4366f4:	cmp	w8, #0x3b
  4366f8:	b.ne	4367f8 <ferror@plt+0x32f58>  // b.any
  4366fc:	mov	w26, wzr
  436700:	str	xzr, [x3, w26, uxtw #3]
  436704:	ldr	x25, [x22]
  436708:	cmp	x25, x23
  43670c:	b.cs	4378b4 <ferror@plt+0x34014>  // b.hs, b.nlast
  436710:	ldrb	w26, [x25]
  436714:	cmp	w26, #0x3b
  436718:	b.ne	436904 <ferror@plt+0x33064>  // b.any
  43671c:	mov	x5, xzr
  436720:	cmp	x25, x23
  436724:	b.cs	4378b4 <ferror@plt+0x34014>  // b.hs, b.nlast
  436728:	ldrb	w9, [x25]
  43672c:	mov	x8, x25
  436730:	cmp	w9, #0x3b
  436734:	b.ne	436744 <ferror@plt+0x32ea4>  // b.any
  436738:	add	x8, x25, #0x1
  43673c:	str	x8, [x22]
  436740:	ldrb	w9, [x25, #1]
  436744:	cmp	w9, #0x7e
  436748:	b.ne	4377b8 <ferror@plt+0x33f18>  // b.any
  43674c:	add	x9, x8, #0x1
  436750:	str	x9, [x22]
  436754:	ldrb	w9, [x8, #1]
  436758:	ldur	w28, [x29, #-140]
  43675c:	mov	x26, x5
  436760:	mov	x24, x3
  436764:	cmp	w9, #0x3d
  436768:	mov	w10, #0x1                   	// #1
  43676c:	b.hi	436798 <ferror@plt+0x32ef8>  // b.pmore
  436770:	mov	w11, #0x1                   	// #1
  436774:	mov	x12, #0x280000000000        	// #43980465111040
  436778:	lsl	x11, x11, x9
  43677c:	movk	x12, #0x2000, lsl #48
  436780:	tst	x11, x12
  436784:	b.eq	436798 <ferror@plt+0x32ef8>  // b.none
  436788:	add	x9, x8, #0x2
  43678c:	str	x9, [x22]
  436790:	ldrb	w9, [x8, #2]
  436794:	mov	w10, #0x2                   	// #2
  436798:	cmp	w9, #0x25
  43679c:	b.ne	437814 <ferror@plt+0x33f74>  // b.any
  4367a0:	add	x8, x8, x10
  4367a4:	add	x21, x8, #0x1
  4367a8:	sub	x1, x29, #0x10
  4367ac:	mov	x0, x22
  4367b0:	mov	x2, x23
  4367b4:	str	x21, [x22]
  4367b8:	bl	437eb0 <ferror@plt+0x34610>
  4367bc:	mov	x3, x24
  4367c0:	cbz	w0, 4378b4 <ferror@plt+0x34014>
  4367c4:	ldur	w8, [x29, #-16]
  4367c8:	ldur	w9, [x29, #-96]
  4367cc:	cmp	w8, w9
  4367d0:	b.ne	4378e8 <ferror@plt+0x34048>  // b.any
  4367d4:	ldur	w8, [x29, #-12]
  4367d8:	ldur	w9, [x29, #-92]
  4367dc:	cmp	w8, w9
  4367e0:	b.ne	4378e8 <ferror@plt+0x34048>  // b.any
  4367e4:	mov	x6, xzr
  4367e8:	mov	w7, #0x1                   	// #1
  4367ec:	b	437960 <ferror@plt+0x340c0>
  4367f0:	mov	x24, xzr
  4367f4:	b	437d0c <ferror@plt+0x3446c>
  4367f8:	mov	w27, wzr
  4367fc:	mov	w21, #0xa                   	// #10
  436800:	stur	x26, [x29, #-136]
  436804:	b	43684c <ferror@plt+0x32fac>
  436808:	ldr	x8, [x22]
  43680c:	mov	x28, x3
  436810:	add	x3, x3, w27, uxtw #3
  436814:	mov	x0, x19
  436818:	add	x8, x8, #0x1
  43681c:	mov	x1, x20
  436820:	mov	x2, x22
  436824:	mov	x4, x23
  436828:	str	x8, [x22]
  43682c:	bl	438858 <ferror@plt+0x34fb8>
  436830:	cbz	w0, 437778 <ferror@plt+0x33ed8>
  436834:	ldr	x25, [x22]
  436838:	mov	w27, w26
  43683c:	mov	x3, x28
  436840:	ldrb	w8, [x25]
  436844:	cmp	w8, #0x3b
  436848:	b.eq	436700 <ferror@plt+0x32e60>  // b.none
  43684c:	add	w26, w27, #0x1
  436850:	cmp	w26, w21
  436854:	b.cc	436870 <ferror@plt+0x32fd0>  // b.lo, b.ul, b.last
  436858:	add	w21, w21, #0xa
  43685c:	lsl	x1, x21, #3
  436860:	mov	x0, x3
  436864:	bl	4031e0 <xrealloc@plt>
  436868:	ldrb	w8, [x25]
  43686c:	mov	x3, x0
  436870:	and	w8, w8, #0xff
  436874:	cmp	w8, #0x2e
  436878:	b.eq	436884 <ferror@plt+0x32fe4>  // b.none
  43687c:	cmp	w8, #0x24
  436880:	b.ne	436890 <ferror@plt+0x32ff0>  // b.any
  436884:	ldrb	w8, [x25, #1]
  436888:	cmp	w8, #0x5f
  43688c:	b.ne	436808 <ferror@plt+0x32f68>  // b.any
  436890:	mov	w1, #0x3a                  	// #58
  436894:	mov	x0, x25
  436898:	mov	x28, x3
  43689c:	bl	403560 <strchr@plt>
  4368a0:	cbz	x0, 437750 <ferror@plt+0x33eb0>
  4368a4:	ldrb	w8, [x0, #1]
  4368a8:	mov	x3, x0
  4368ac:	cmp	w8, #0x3a
  4368b0:	b.eq	437780 <ferror@plt+0x33ee0>  // b.none
  4368b4:	add	x4, x28, w27, uxtw #3
  4368b8:	sub	x5, x29, #0x54
  4368bc:	mov	x0, x19
  4368c0:	mov	x1, x20
  4368c4:	mov	x2, x22
  4368c8:	mov	x6, x23
  4368cc:	bl	438b2c <ferror@plt+0x3528c>
  4368d0:	cbnz	w0, 436834 <ferror@plt+0x32f94>
  4368d4:	b	437d04 <ferror@plt+0x34464>
  4368d8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4368dc:	ldr	x21, [x8, #3792]
  4368e0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4368e4:	add	x1, x1, #0x482
  4368e8:	mov	w2, #0x5                   	// #5
  4368ec:	mov	x0, xzr
  4368f0:	bl	403700 <dcgettext@plt>
  4368f4:	ldur	x2, [x29, #-136]
  4368f8:	mov	x1, x0
  4368fc:	mov	x0, x21
  436900:	b	437d00 <ferror@plt+0x34460>
  436904:	sub	x8, x29, #0x48
  436908:	mov	x27, xzr
  43690c:	mov	x28, xzr
  436910:	add	x9, x8, #0x10
  436914:	add	x8, x8, #0x18
  436918:	str	x3, [sp, #88]
  43691c:	stur	xzr, [x29, #-112]
  436920:	stur	xzr, [x29, #-136]
  436924:	str	xzr, [sp, #24]
  436928:	str	wzr, [sp, #36]
  43692c:	stp	x8, x9, [sp, #48]
  436930:	str	x25, [sp, #40]
  436934:	mov	w1, #0x3a                  	// #58
  436938:	mov	x0, x25
  43693c:	bl	403560 <strchr@plt>
  436940:	cbz	x0, 4378c4 <ferror@plt+0x34024>
  436944:	ldrb	w8, [x0, #1]
  436948:	mov	x21, x0
  43694c:	cmp	w8, #0x3a
  436950:	b.ne	4378c4 <ferror@plt+0x34024>  // b.any
  436954:	and	w8, w26, #0xff
  436958:	cmp	w8, #0x6f
  43695c:	str	x27, [sp, #16]
  436960:	b.ne	4369a0 <ferror@plt+0x33100>  // b.any
  436964:	ldrb	w8, [x25, #1]
  436968:	cmp	w8, #0x70
  43696c:	b.ne	4369a0 <ferror@plt+0x33100>  // b.any
  436970:	ldrb	w8, [x25, #2]
  436974:	cmp	w8, #0x24
  436978:	b.ne	4369a0 <ferror@plt+0x33100>  // b.any
  43697c:	add	x21, x21, #0x2
  436980:	mov	x26, x21
  436984:	str	x21, [x22]
  436988:	ldrb	w8, [x26]
  43698c:	cmp	w8, #0x2e
  436990:	b.eq	4376a0 <ferror@plt+0x33e00>  // b.none
  436994:	cbz	w8, 437db8 <ferror@plt+0x34518>
  436998:	add	x26, x26, #0x1
  43699c:	b	436988 <ferror@plt+0x330e8>
  4369a0:	sub	x26, x21, x25
  4369a4:	add	w8, w26, #0x1
  4369a8:	sxtw	x0, w8
  4369ac:	bl	403290 <xmalloc@plt>
  4369b0:	sxtw	x26, w26
  4369b4:	mov	x1, x25
  4369b8:	mov	x2, x26
  4369bc:	mov	x27, x0
  4369c0:	bl	402f70 <memcpy@plt>
  4369c4:	stur	x27, [x29, #-136]
  4369c8:	strb	wzr, [x27, x26]
  4369cc:	add	x8, x21, #0x2
  4369d0:	mov	w0, #0x50                  	// #80
  4369d4:	str	x8, [x22]
  4369d8:	bl	403290 <xmalloc@plt>
  4369dc:	mov	x25, x0
  4369e0:	mov	x26, xzr
  4369e4:	mov	w8, #0xa                   	// #10
  4369e8:	mov	x27, x28
  4369ec:	str	wzr, [sp, #144]
  4369f0:	str	x8, [sp, #112]
  4369f4:	stur	x25, [x29, #-112]
  4369f8:	cbz	x26, 436a08 <ferror@plt+0x33168>
  4369fc:	ldr	x8, [x22]
  436a00:	mov	x25, x26
  436a04:	b	436a3c <ferror@plt+0x3319c>
  436a08:	mov	x0, x19
  436a0c:	mov	x1, x20
  436a10:	mov	x2, xzr
  436a14:	mov	x3, x22
  436a18:	mov	x4, xzr
  436a1c:	mov	x5, x23
  436a20:	bl	435004 <ferror@plt+0x31764>
  436a24:	cbz	x0, 437884 <ferror@plt+0x33fe4>
  436a28:	ldr	x8, [x22]
  436a2c:	ldrb	w9, [x8]
  436a30:	cmp	w9, #0x3a
  436a34:	b.ne	4377e4 <ferror@plt+0x33f44>  // b.any
  436a38:	mov	x25, x0
  436a3c:	add	x0, x8, #0x1
  436a40:	mov	w1, #0x3b                  	// #59
  436a44:	str	x0, [x22]
  436a48:	bl	403560 <strchr@plt>
  436a4c:	cbz	x0, 4377cc <ferror@plt+0x33f2c>
  436a50:	mov	x26, x0
  436a54:	mov	x0, x19
  436a58:	mov	x1, x25
  436a5c:	bl	4322b0 <ferror@plt+0x2ea10>
  436a60:	cmp	w0, #0x13
  436a64:	b.ne	436a88 <ferror@plt+0x331e8>  // b.any
  436a68:	sub	x2, x29, #0x50
  436a6c:	mov	x0, x19
  436a70:	mov	x1, x25
  436a74:	bl	4324d4 <ferror@plt+0x2ec34>
  436a78:	cmp	x0, #0x0
  436a7c:	cset	w8, eq  // eq = none
  436a80:	str	w8, [sp, #132]
  436a84:	b	436a8c <ferror@plt+0x331ec>
  436a88:	str	wzr, [sp, #132]
  436a8c:	ldr	x21, [x22]
  436a90:	sub	x27, x26, x21
  436a94:	add	w8, w27, #0x1
  436a98:	sxtw	x0, w8
  436a9c:	bl	403290 <xmalloc@plt>
  436aa0:	sxtw	x27, w27
  436aa4:	mov	x1, x21
  436aa8:	mov	x2, x27
  436aac:	mov	x28, x0
  436ab0:	bl	402f70 <memcpy@plt>
  436ab4:	add	x8, x26, #0x1
  436ab8:	strb	wzr, [x28, x27]
  436abc:	str	x8, [x22]
  436ac0:	ldrb	w8, [x26, #1]
  436ac4:	mov	x27, x28
  436ac8:	cmp	w8, #0x30
  436acc:	b.eq	436ae4 <ferror@plt+0x33244>  // b.none
  436ad0:	cmp	w8, #0x31
  436ad4:	b.eq	436aec <ferror@plt+0x3324c>  // b.none
  436ad8:	cbz	w8, 4377e4 <ferror@plt+0x33f44>
  436adc:	str	wzr, [sp, #128]
  436ae0:	b	436af4 <ferror@plt+0x33254>
  436ae4:	mov	w8, #0x2                   	// #2
  436ae8:	b	436af0 <ferror@plt+0x33250>
  436aec:	mov	w8, #0x1                   	// #1
  436af0:	str	w8, [sp, #128]
  436af4:	add	x8, x26, #0x2
  436af8:	str	x8, [x22]
  436afc:	ldrb	w9, [x26, #2]
  436b00:	sub	w10, w9, #0x2a
  436b04:	cmp	w10, #0x1a
  436b08:	b.hi	436c30 <ferror@plt+0x33390>  // b.pmore
  436b0c:	adrp	x13, 44e000 <warn@@Base+0x10fcc>
  436b10:	add	x13, x13, #0x102
  436b14:	adr	x11, 436b2c <ferror@plt+0x3328c>
  436b18:	ldrb	w12, [x13, x10]
  436b1c:	add	x11, x11, x12, lsl #2
  436b20:	mov	w14, wzr
  436b24:	mov	w10, wzr
  436b28:	br	x11
  436b2c:	add	x8, x26, #0x3
  436b30:	mov	w14, wzr
  436b34:	mov	w10, wzr
  436b38:	str	x8, [x22]
  436b3c:	b	436b70 <ferror@plt+0x332d0>
  436b40:	add	x8, x26, #0x3
  436b44:	mov	w10, wzr
  436b48:	str	x8, [x22]
  436b4c:	mov	w14, #0x1                   	// #1
  436b50:	b	436b70 <ferror@plt+0x332d0>
  436b54:	mov	w14, wzr
  436b58:	add	x8, x26, #0x3
  436b5c:	b	436b68 <ferror@plt+0x332c8>
  436b60:	add	x8, x26, #0x3
  436b64:	mov	w14, #0x1                   	// #1
  436b68:	str	x8, [x22]
  436b6c:	mov	w10, #0x1                   	// #1
  436b70:	ldrb	w9, [x8]
  436b74:	cmp	w9, #0x3f
  436b78:	stur	x27, [x29, #-120]
  436b7c:	stp	w10, w14, [sp, #136]
  436b80:	b.eq	436be0 <ferror@plt+0x33340>  // b.none
  436b84:	cmp	w9, #0x2e
  436b88:	b.eq	436c18 <ferror@plt+0x33378>  // b.none
  436b8c:	cmp	w9, #0x2a
  436b90:	b.ne	436c88 <ferror@plt+0x333e8>  // b.any
  436b94:	add	x21, x8, #0x1
  436b98:	cmp	x21, x23
  436b9c:	str	x21, [x22]
  436ba0:	b.cs	436d14 <ferror@plt+0x33474>  // b.hs, b.nlast
  436ba4:	ldrb	w8, [x21]
  436ba8:	cbz	w8, 436d14 <ferror@plt+0x33474>
  436bac:	bl	4037d0 <__errno_location@plt>
  436bb0:	mov	x26, x0
  436bb4:	str	wzr, [x0]
  436bb8:	mov	x0, x21
  436bbc:	mov	x1, x22
  436bc0:	mov	w2, wzr
  436bc4:	bl	402fc0 <strtoul@plt>
  436bc8:	cmn	x0, #0x1
  436bcc:	b.ne	436d18 <ferror@plt+0x33478>  // b.any
  436bd0:	ldr	w8, [x26]
  436bd4:	cbnz	w8, 436ccc <ferror@plt+0x3342c>
  436bd8:	mov	x0, #0xffffffffffffffff    	// #-1
  436bdc:	b	436d18 <ferror@plt+0x33478>
  436be0:	ldur	x21, [x29, #-136]
  436be4:	add	x8, x8, #0x1
  436be8:	str	x8, [x22]
  436bec:	mov	x0, x21
  436bf0:	bl	402fd0 <strlen@plt>
  436bf4:	mov	x2, x0
  436bf8:	mov	x0, x27
  436bfc:	mov	x1, x21
  436c00:	bl	403210 <strncmp@plt>
  436c04:	mov	x26, xzr
  436c08:	mov	w21, #0x1                   	// #1
  436c0c:	stp	xzr, xzr, [sp, #96]
  436c10:	cbnz	w0, 436d60 <ferror@plt+0x334c0>
  436c14:	b	436d58 <ferror@plt+0x334b8>
  436c18:	mov	x26, xzr
  436c1c:	mov	w21, wzr
  436c20:	add	x8, x8, #0x1
  436c24:	stp	xzr, xzr, [sp, #96]
  436c28:	str	x8, [x22]
  436c2c:	b	436d58 <ferror@plt+0x334b8>
  436c30:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436c34:	mov	w2, #0x5                   	// #5
  436c38:	mov	x0, xzr
  436c3c:	add	x1, x1, #0x75f
  436c40:	bl	403700 <dcgettext@plt>
  436c44:	adrp	x8, 465000 <_sch_istable+0x1c50>
  436c48:	ldr	x21, [x8, #3792]
  436c4c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436c50:	mov	x26, x0
  436c54:	mov	w2, #0x5                   	// #5
  436c58:	mov	x0, xzr
  436c5c:	add	x1, x1, #0x490
  436c60:	bl	403700 <dcgettext@plt>
  436c64:	ldr	x3, [sp, #40]
  436c68:	mov	x1, x0
  436c6c:	mov	x0, x21
  436c70:	mov	x2, x26
  436c74:	bl	403880 <fprintf@plt>
  436c78:	ldr	x8, [x22]
  436c7c:	mov	w14, wzr
  436c80:	mov	w10, wzr
  436c84:	b	436b70 <ferror@plt+0x332d0>
  436c88:	adrp	x8, 465000 <_sch_istable+0x1c50>
  436c8c:	ldr	x21, [x8, #3792]
  436c90:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436c94:	mov	w2, #0x5                   	// #5
  436c98:	mov	x0, xzr
  436c9c:	add	x1, x1, #0x490
  436ca0:	bl	403700 <dcgettext@plt>
  436ca4:	ldr	x3, [sp, #40]
  436ca8:	adrp	x2, 44e000 <warn@@Base+0x10fcc>
  436cac:	mov	x1, x0
  436cb0:	mov	x0, x21
  436cb4:	add	x2, x2, #0x780
  436cb8:	bl	403880 <fprintf@plt>
  436cbc:	mov	x26, xzr
  436cc0:	mov	w21, wzr
  436cc4:	stp	xzr, xzr, [sp, #96]
  436cc8:	b	436d58 <ferror@plt+0x334b8>
  436ccc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436cd0:	mov	w2, #0x5                   	// #5
  436cd4:	mov	x0, xzr
  436cd8:	add	x1, x1, #0x4c3
  436cdc:	bl	403700 <dcgettext@plt>
  436ce0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  436ce4:	ldr	x26, [x8, #3792]
  436ce8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436cec:	mov	x27, x0
  436cf0:	mov	w2, #0x5                   	// #5
  436cf4:	mov	x0, xzr
  436cf8:	add	x1, x1, #0x490
  436cfc:	bl	403700 <dcgettext@plt>
  436d00:	mov	x1, x0
  436d04:	mov	x0, x26
  436d08:	mov	x2, x27
  436d0c:	mov	x3, x21
  436d10:	bl	403880 <fprintf@plt>
  436d14:	mov	x0, xzr
  436d18:	ldr	x8, [x22]
  436d1c:	ldrb	w9, [x8]
  436d20:	cmp	w9, #0x3b
  436d24:	b.ne	4379f8 <ferror@plt+0x34158>  // b.any
  436d28:	add	x9, x8, #0x1
  436d2c:	str	x9, [x22]
  436d30:	ldrb	w8, [x8, #1]
  436d34:	mov	w21, wzr
  436d38:	mov	x26, xzr
  436d3c:	and	x9, x0, #0x7fffffff
  436d40:	str	x9, [sp, #96]
  436d44:	cbz	w8, 436d50 <ferror@plt+0x334b0>
  436d48:	cmp	w8, #0x3b
  436d4c:	b.ne	436e84 <ferror@plt+0x335e4>  // b.any
  436d50:	ldur	x27, [x29, #-120]
  436d54:	str	x26, [sp, #104]
  436d58:	ldr	w8, [sp, #132]
  436d5c:	cbz	w8, 436e50 <ferror@plt+0x335b0>
  436d60:	sub	x2, x29, #0x60
  436d64:	mov	x0, x19
  436d68:	mov	x1, x20
  436d6c:	bl	438134 <ferror@plt+0x34894>
  436d70:	str	x0, [sp, #80]
  436d74:	cbz	x0, 437884 <ferror@plt+0x33fe4>
  436d78:	mov	x0, x19
  436d7c:	mov	x1, x25
  436d80:	str	w21, [sp, #132]
  436d84:	str	x26, [sp, #72]
  436d88:	bl	43248c <ferror@plt+0x2ebec>
  436d8c:	cbz	x0, 4377cc <ferror@plt+0x33f2c>
  436d90:	ldrb	w21, [x27]
  436d94:	str	x0, [sp, #64]
  436d98:	cmp	w21, #0x5f
  436d9c:	b.ne	436de0 <ferror@plt+0x33540>  // b.any
  436da0:	ldrb	w8, [x27, #1]
  436da4:	cmp	w8, #0x5f
  436da8:	b.ne	436de0 <ferror@plt+0x33540>  // b.any
  436dac:	ldrb	w8, [x27, #2]
  436db0:	adrp	x9, 463000 <warn@@Base+0x25fcc>
  436db4:	add	x9, x9, #0x3b0
  436db8:	ldrh	w9, [x9, x8, lsl #1]
  436dbc:	tbnz	w9, #2, 436ed4 <ferror@plt+0x33634>
  436dc0:	mov	w26, #0x5f                  	// #95
  436dc4:	cmp	w8, #0x51
  436dc8:	mov	w25, #0x1                   	// #1
  436dcc:	b.eq	436ef8 <ferror@plt+0x33658>  // b.none
  436dd0:	ldur	x27, [x29, #-120]
  436dd4:	cmp	w8, #0x74
  436dd8:	mov	w28, #0x1                   	// #1
  436ddc:	b.eq	436f00 <ferror@plt+0x33660>  // b.none
  436de0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436de4:	mov	w2, #0x4                   	// #4
  436de8:	mov	x0, x27
  436dec:	add	x1, x1, #0x79d
  436df0:	bl	403210 <strncmp@plt>
  436df4:	cmp	w0, #0x0
  436df8:	cset	w25, eq  // eq = none
  436dfc:	mov	w28, w25
  436e00:	cbz	w0, 436e20 <ferror@plt+0x33580>
  436e04:	cbz	x24, 436e20 <ferror@plt+0x33580>
  436e08:	ldur	x0, [x29, #-136]
  436e0c:	mov	x1, x24
  436e10:	bl	4034a0 <strcmp@plt>
  436e14:	cmp	w0, #0x0
  436e18:	mov	w25, wzr
  436e1c:	cset	w28, eq  // eq = none
  436e20:	cmp	w21, #0x5f
  436e24:	b.ne	436e60 <ferror@plt+0x335c0>  // b.any
  436e28:	ldrb	w26, [x27, #1]
  436e2c:	cmp	w26, #0x2e
  436e30:	b.eq	436e3c <ferror@plt+0x3359c>  // b.none
  436e34:	cmp	w26, #0x24
  436e38:	b.ne	436f00 <ferror@plt+0x33660>  // b.any
  436e3c:	ldrb	w8, [x27, #2]
  436e40:	cmp	w8, #0x5f
  436e44:	b.ne	436efc <ferror@plt+0x3365c>  // b.any
  436e48:	mov	w27, #0x1                   	// #1
  436e4c:	b	436f1c <ferror@plt+0x3367c>
  436e50:	ldr	x8, [sp, #112]
  436e54:	str	w21, [sp, #132]
  436e58:	str	x27, [sp, #120]
  436e5c:	b	437540 <ferror@plt+0x33ca0>
  436e60:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436e64:	mov	w2, #0x4                   	// #4
  436e68:	mov	x0, x27
  436e6c:	add	x1, x1, #0x7a2
  436e70:	bl	403210 <strncmp@plt>
  436e74:	cmp	w0, #0x0
  436e78:	mov	w8, wzr
  436e7c:	cset	w27, eq  // eq = none
  436e80:	b	436f24 <ferror@plt+0x33684>
  436e84:	mov	x0, x19
  436e88:	mov	x1, x20
  436e8c:	mov	x2, xzr
  436e90:	mov	x3, x22
  436e94:	mov	x4, xzr
  436e98:	mov	x5, x23
  436e9c:	bl	435004 <ferror@plt+0x31764>
  436ea0:	ldr	x8, [x22]
  436ea4:	str	x0, [sp, #104]
  436ea8:	ldrb	w9, [x8]
  436eac:	cmp	w9, #0x3a
  436eb0:	b.eq	436ee4 <ferror@plt+0x33644>  // b.none
  436eb4:	cmp	w9, #0x3b
  436eb8:	b.ne	4379f8 <ferror@plt+0x34158>  // b.any
  436ebc:	ldur	x27, [x29, #-120]
  436ec0:	add	x8, x8, #0x1
  436ec4:	mov	x26, xzr
  436ec8:	mov	w21, wzr
  436ecc:	str	x8, [x22]
  436ed0:	b	436d58 <ferror@plt+0x334b8>
  436ed4:	mov	w26, #0x5f                  	// #95
  436ed8:	mov	w25, #0x1                   	// #1
  436edc:	mov	w28, #0x1                   	// #1
  436ee0:	b	436f00 <ferror@plt+0x33660>
  436ee4:	ldr	x26, [sp, #104]
  436ee8:	ldur	x27, [x29, #-120]
  436eec:	mov	w21, wzr
  436ef0:	str	xzr, [sp, #104]
  436ef4:	b	436d58 <ferror@plt+0x334b8>
  436ef8:	mov	w28, #0x1                   	// #1
  436efc:	ldur	x27, [x29, #-120]
  436f00:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436f04:	mov	w2, #0x4                   	// #4
  436f08:	mov	x0, x27
  436f0c:	add	x1, x1, #0x7a2
  436f10:	bl	403210 <strncmp@plt>
  436f14:	cmp	w0, #0x0
  436f18:	cset	w27, eq  // eq = none
  436f1c:	cmp	w26, #0x5a
  436f20:	cset	w8, eq  // eq = none
  436f24:	mov	w26, wzr
  436f28:	tbnz	w27, #0, 436fb4 <ferror@plt+0x33714>
  436f2c:	tbnz	w25, #0, 436fb4 <ferror@plt+0x33714>
  436f30:	ldur	x25, [x29, #-120]
  436f34:	tbnz	w8, #0, 4370e8 <ferror@plt+0x33848>
  436f38:	str	w28, [sp, #120]
  436f3c:	cbz	x24, 436fbc <ferror@plt+0x3371c>
  436f40:	mov	x0, x24
  436f44:	bl	402fd0 <strlen@plt>
  436f48:	ldr	w8, [sp, #140]
  436f4c:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  436f50:	add	x9, x9, #0x620
  436f54:	mov	x26, x0
  436f58:	cmp	w8, #0x0
  436f5c:	adrp	x8, 441000 <warn@@Base+0x3fcc>
  436f60:	add	x8, x8, #0xeb7
  436f64:	csel	x21, x9, x8, eq  // eq = none
  436f68:	ldr	w8, [sp, #136]
  436f6c:	cmp	w8, #0x0
  436f70:	adrp	x8, 44e000 <warn@@Base+0x10fcc>
  436f74:	add	x8, x8, #0x736
  436f78:	csel	x25, x9, x8, eq  // eq = none
  436f7c:	cbz	w26, 436fec <ferror@plt+0x3374c>
  436f80:	mov	w1, #0x3c                  	// #60
  436f84:	mov	x0, x24
  436f88:	bl	403560 <strchr@plt>
  436f8c:	cbz	x0, 4374bc <ferror@plt+0x33c1c>
  436f90:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436f94:	sub	x0, x29, #0x48
  436f98:	add	x1, x1, #0x7a7
  436f9c:	mov	x2, x21
  436fa0:	mov	x3, x25
  436fa4:	bl	4030a0 <sprintf@plt>
  436fa8:	mov	x26, xzr
  436fac:	mov	x28, xzr
  436fb0:	b	43700c <ferror@plt+0x3376c>
  436fb4:	ldur	x25, [x29, #-120]
  436fb8:	b	4370e8 <ferror@plt+0x33848>
  436fbc:	ldr	w8, [sp, #140]
  436fc0:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  436fc4:	add	x9, x9, #0x620
  436fc8:	cmp	w8, #0x0
  436fcc:	adrp	x8, 441000 <warn@@Base+0x3fcc>
  436fd0:	add	x8, x8, #0xeb7
  436fd4:	csel	x21, x9, x8, eq  // eq = none
  436fd8:	ldr	w8, [sp, #136]
  436fdc:	cmp	w8, #0x0
  436fe0:	adrp	x8, 44e000 <warn@@Base+0x10fcc>
  436fe4:	add	x8, x8, #0x736
  436fe8:	csel	x25, x9, x8, eq  // eq = none
  436fec:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  436ff0:	sub	x0, x29, #0x48
  436ff4:	add	x1, x1, #0x7a7
  436ff8:	mov	x2, x21
  436ffc:	mov	x3, x25
  437000:	bl	4030a0 <sprintf@plt>
  437004:	mov	x26, xzr
  437008:	mov	x28, x24
  43700c:	ldr	w8, [sp, #120]
  437010:	tbz	w8, #0, 43701c <ferror@plt+0x3377c>
  437014:	mov	x21, xzr
  437018:	b	437028 <ferror@plt+0x33788>
  43701c:	ldur	x0, [x29, #-136]
  437020:	bl	402fd0 <strlen@plt>
  437024:	mov	x21, x0
  437028:	sub	x0, x29, #0x48
  43702c:	bl	402fd0 <strlen@plt>
  437030:	mov	x25, x0
  437034:	ldur	x0, [x29, #-120]
  437038:	bl	402fd0 <strlen@plt>
  43703c:	ldur	x8, [x29, #-136]
  437040:	ldrb	w8, [x8]
  437044:	cmp	w8, #0x6f
  437048:	b.ne	437074 <ferror@plt+0x337d4>  // b.any
  43704c:	ldur	x8, [x29, #-136]
  437050:	ldrb	w8, [x8, #1]
  437054:	cmp	w8, #0x70
  437058:	b.ne	437074 <ferror@plt+0x337d4>  // b.any
  43705c:	ldur	x8, [x29, #-136]
  437060:	ldrb	w8, [x8, #2]
  437064:	cmp	w8, #0x24
  437068:	b.eq	437880 <ferror@plt+0x33fe0>  // b.none
  43706c:	cmp	w8, #0x2e
  437070:	b.eq	437880 <ferror@plt+0x33fe0>  // b.none
  437074:	add	x8, x26, x21
  437078:	add	x8, x8, x25
  43707c:	add	x8, x8, x0
  437080:	add	x8, x8, #0x1
  437084:	and	x0, x8, #0xffffffff
  437088:	bl	403290 <xmalloc@plt>
  43708c:	ldr	w8, [sp, #120]
  437090:	mov	x25, x0
  437094:	cbz	w8, 4370a0 <ferror@plt+0x33800>
  437098:	strb	wzr, [x25]
  43709c:	b	4370ac <ferror@plt+0x3380c>
  4370a0:	ldur	x1, [x29, #-136]
  4370a4:	mov	x0, x25
  4370a8:	bl	403620 <strcpy@plt>
  4370ac:	mov	x0, x25
  4370b0:	bl	402fd0 <strlen@plt>
  4370b4:	mov	x26, x0
  4370b8:	sub	x1, x29, #0x48
  4370bc:	mov	x0, x25
  4370c0:	bl	403260 <strcat@plt>
  4370c4:	cbz	x28, 4370d4 <ferror@plt+0x33834>
  4370c8:	mov	x0, x25
  4370cc:	mov	x1, x28
  4370d0:	bl	403260 <strcat@plt>
  4370d4:	ldur	x21, [x29, #-120]
  4370d8:	mov	x0, x25
  4370dc:	mov	x1, x21
  4370e0:	bl	403260 <strcat@plt>
  4370e4:	ldrb	w21, [x21]
  4370e8:	cmp	w21, #0x0
  4370ec:	cset	w8, ne  // ne = any
  4370f0:	bic	w8, w8, w27
  4370f4:	str	x25, [sp, #120]
  4370f8:	tbnz	w8, #0, 437128 <ferror@plt+0x33888>
  4370fc:	mov	w0, #0x8                   	// #8
  437100:	bl	403290 <xmalloc@plt>
  437104:	ldr	x1, [sp, #64]
  437108:	ldr	x2, [sp, #80]
  43710c:	mov	x3, x0
  437110:	str	xzr, [x0]
  437114:	mov	x0, x19
  437118:	mov	w4, wzr
  43711c:	bl	431a6c <ferror@plt+0x2e1cc>
  437120:	ldur	x27, [x29, #-120]
  437124:	b	437530 <ferror@plt+0x33c90>
  437128:	ldrb	w8, [x25]
  43712c:	stur	x25, [x29, #-24]
  437130:	cmp	w8, #0x5f
  437134:	b.ne	43719c <ferror@plt+0x338fc>  // b.any
  437138:	ldrb	w8, [x25, #1]
  43713c:	cmp	w8, #0x5a
  437140:	b.ne	43719c <ferror@plt+0x338fc>  // b.any
  437144:	sub	x2, x29, #0x10
  437148:	mov	w1, #0x3                   	// #3
  43714c:	mov	x0, x25
  437150:	bl	43e99c <warn@@Base+0x1968>
  437154:	cbz	x0, 437670 <ferror@plt+0x33dd0>
  437158:	ldr	w8, [x0]
  43715c:	cmp	w8, #0x3
  437160:	b.ne	437608 <ferror@plt+0x33d68>  // b.any
  437164:	ldr	x8, [x0, #24]
  437168:	ldr	w9, [x8]
  43716c:	cmp	w9, #0x29
  437170:	b.ne	437608 <ferror@plt+0x33d68>  // b.any
  437174:	ldr	x2, [x8, #24]
  437178:	sub	x3, x29, #0x4c
  43717c:	mov	x0, x19
  437180:	mov	x1, x20
  437184:	bl	438f30 <ferror@plt+0x35690>
  437188:	ldur	x8, [x29, #-16]
  43718c:	mov	x21, x0
  437190:	mov	x0, x8
  437194:	bl	403510 <free@plt>
  437198:	b	437510 <ferror@plt+0x33c70>
  43719c:	mov	w8, #0xa                   	// #10
  4371a0:	mov	w0, #0xa0                  	// #160
  4371a4:	stp	x19, x20, [x29, #-72]
  4371a8:	stur	xzr, [x29, #-56]
  4371ac:	stur	wzr, [x29, #-48]
  4371b0:	stur	w8, [x29, #-28]
  4371b4:	bl	403290 <xmalloc@plt>
  4371b8:	stur	x0, [x29, #-40]
  4371bc:	mov	x0, x25
  4371c0:	stur	wzr, [x29, #-32]
  4371c4:	cbz	w26, 437208 <ferror@plt+0x33968>
  4371c8:	add	x21, x25, w26, uxtw
  4371cc:	cmp	x21, x25
  4371d0:	b.eq	437248 <ferror@plt+0x339a8>  // b.none
  4371d4:	ldrb	w8, [x21, #2]
  4371d8:	cbz	w8, 437d94 <ferror@plt+0x344f4>
  4371dc:	sub	x0, x29, #0x48
  4371e0:	sub	x1, x29, #0x18
  4371e4:	mov	x2, x21
  4371e8:	bl	439680 <ferror@plt+0x35de0>
  4371ec:	adrp	x27, 463000 <warn@@Base+0x25fcc>
  4371f0:	add	x27, x27, #0x3b0
  4371f4:	cbz	w0, 437874 <ferror@plt+0x33fd4>
  4371f8:	ldur	x8, [x29, #-24]
  4371fc:	str	x8, [sp, #8]
  437200:	ldrb	w8, [x8]
  437204:	b	437280 <ferror@plt+0x339e0>
  437208:	mov	w1, #0x5f                  	// #95
  43720c:	bl	403560 <strchr@plt>
  437210:	cbz	x0, 437820 <ferror@plt+0x33f80>
  437214:	mov	x21, x0
  437218:	ldrb	w8, [x0, #1]!
  43721c:	cmp	w8, #0x5f
  437220:	b.ne	437208 <ferror@plt+0x33968>  // b.any
  437224:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437228:	mov	x0, x21
  43722c:	add	x1, x1, #0x91e
  437230:	bl	403550 <strspn@plt>
  437234:	cmp	w0, #0x3
  437238:	b.cc	4371cc <ferror@plt+0x3392c>  // b.lo, b.ul, b.last
  43723c:	sub	w8, w0, #0x2
  437240:	add	x21, x21, x8
  437244:	b	4371cc <ferror@plt+0x3392c>
  437248:	ldrb	w8, [x25, #2]!
  43724c:	adrp	x9, 463000 <warn@@Base+0x25fcc>
  437250:	add	x9, x9, #0x3b0
  437254:	ldrh	w9, [x9, x8, lsl #1]
  437258:	str	x25, [sp, #8]
  43725c:	tbnz	w9, #2, 437270 <ferror@plt+0x339d0>
  437260:	cmp	w8, #0x51
  437264:	b.eq	437270 <ferror@plt+0x339d0>  // b.none
  437268:	cmp	w8, #0x74
  43726c:	b.ne	4375d4 <ferror@plt+0x33d34>  // b.any
  437270:	ldr	x9, [sp, #8]
  437274:	adrp	x27, 463000 <warn@@Base+0x25fcc>
  437278:	add	x27, x27, #0x3b0
  43727c:	stur	x9, [x29, #-24]
  437280:	cbz	w8, 4374f4 <ferror@plt+0x33c54>
  437284:	ldr	x25, [sp, #8]
  437288:	mov	w26, wzr
  43728c:	mov	w9, wzr
  437290:	mov	x21, xzr
  437294:	and	w10, w8, #0xff
  437298:	cmp	w10, #0x74
  43729c:	b.hi	4373b8 <ferror@plt+0x33b18>  // b.pmore
  4372a0:	adrp	x13, 44e000 <warn@@Base+0x10fcc>
  4372a4:	and	x10, x8, #0xff
  4372a8:	add	x13, x13, #0x11e
  4372ac:	adr	x11, 4372bc <ferror@plt+0x33a1c>
  4372b0:	ldrh	w12, [x13, x10, lsl #1]
  4372b4:	add	x11, x11, x12, lsl #2
  4372b8:	br	x11
  4372bc:	and	x9, x8, #0xff
  4372c0:	ldrh	w9, [x27, x9, lsl #1]
  4372c4:	cmp	x21, #0x0
  4372c8:	mov	x28, x27
  4372cc:	csel	x27, x25, x21, eq  // eq = none
  4372d0:	tbnz	w9, #2, 4372e0 <ferror@plt+0x33a40>
  4372d4:	mov	x26, xzr
  4372d8:	mov	x21, x25
  4372dc:	b	437324 <ferror@plt+0x33a84>
  4372e0:	mov	w10, wzr
  4372e4:	add	x9, x25, #0x1
  4372e8:	mov	x12, x28
  4372ec:	mov	w13, #0xa                   	// #10
  4372f0:	mul	w10, w10, w13
  4372f4:	stur	x9, [x29, #-24]
  4372f8:	add	w10, w10, w8, uxtb
  4372fc:	ldrb	w8, [x9], #1
  437300:	sub	w10, w10, #0x30
  437304:	ldrh	w11, [x12, x8, lsl #1]
  437308:	tbnz	w11, #2, 4372f0 <ferror@plt+0x33a50>
  43730c:	sub	x21, x9, #0x1
  437310:	mov	x0, x21
  437314:	mov	w26, w10
  437318:	bl	402fd0 <strlen@plt>
  43731c:	cmp	x0, x26
  437320:	b.cc	437d54 <ferror@plt+0x344b4>  // b.lo, b.ul, b.last
  437324:	ldp	w8, w9, [x29, #-32]
  437328:	add	x10, x21, x26
  43732c:	sub	x26, x10, x27
  437330:	stur	x10, [x29, #-24]
  437334:	cmp	w8, w9
  437338:	b.cs	437344 <ferror@plt+0x33aa4>  // b.hs, b.nlast
  43733c:	ldur	x0, [x29, #-40]
  437340:	b	437360 <ferror@plt+0x33ac0>
  437344:	ldur	x0, [x29, #-40]
  437348:	add	w8, w9, #0xa
  43734c:	lsl	x1, x8, #4
  437350:	stur	w8, [x29, #-28]
  437354:	bl	4031e0 <xrealloc@plt>
  437358:	ldur	w8, [x29, #-32]
  43735c:	stur	x0, [x29, #-40]
  437360:	add	x9, x0, w8, uxtw #4
  437364:	str	x27, [x9], #8
  437368:	add	w8, w8, #0x1
  43736c:	mov	x21, xzr
  437370:	str	w26, [x9]
  437374:	stur	w8, [x29, #-32]
  437378:	mov	w26, #0x1                   	// #1
  43737c:	mov	x27, x28
  437380:	ldp	x3, x2, [sp, #48]
  437384:	sub	x0, x29, #0x48
  437388:	sub	x1, x29, #0x18
  43738c:	bl	43a060 <ferror@plt+0x367c0>
  437390:	cbz	w0, 437874 <ferror@plt+0x33fd4>
  437394:	mov	w9, #0x1                   	// #1
  437398:	ldur	x25, [x29, #-24]
  43739c:	ldrb	w8, [x25]
  4373a0:	b	437294 <ferror@plt+0x339f4>
  4373a4:	cmp	x21, #0x0
  4373a8:	add	x8, x25, #0x1
  4373ac:	csel	x21, x25, x21, eq  // eq = none
  4373b0:	stur	x8, [x29, #-24]
  4373b4:	b	4373f4 <ferror@plt+0x33b54>
  4373b8:	ldp	x3, x2, [sp, #48]
  4373bc:	sub	x0, x29, #0x48
  4373c0:	sub	x1, x29, #0x18
  4373c4:	bl	43a060 <ferror@plt+0x367c0>
  4373c8:	cbnz	w0, 4373f0 <ferror@plt+0x33b50>
  4373cc:	b	437874 <ferror@plt+0x33fd4>
  4373d0:	ldp	x3, x2, [sp, #48]
  4373d4:	add	x8, x25, #0x1
  4373d8:	sub	x0, x29, #0x48
  4373dc:	sub	x1, x29, #0x18
  4373e0:	stur	x8, [x29, #-24]
  4373e4:	bl	43a060 <ferror@plt+0x367c0>
  4373e8:	cbz	w0, 437874 <ferror@plt+0x33fd4>
  4373ec:	mov	x21, xzr
  4373f0:	mov	w9, #0x1                   	// #1
  4373f4:	cbnz	w26, 437380 <ferror@plt+0x33ae0>
  4373f8:	b	437398 <ferror@plt+0x33af8>
  4373fc:	sub	x0, x29, #0x48
  437400:	sub	x1, x29, #0x18
  437404:	mov	x2, xzr
  437408:	bl	43a3f8 <ferror@plt+0x36b58>
  43740c:	cbz	w0, 437874 <ferror@plt+0x33fd4>
  437410:	ldp	w8, w9, [x29, #-32]
  437414:	ldur	x10, [x29, #-24]
  437418:	mov	x28, x27
  43741c:	cmp	w8, w9
  437420:	sub	x26, x10, x25
  437424:	b.cs	43746c <ferror@plt+0x33bcc>  // b.hs, b.nlast
  437428:	ldur	x0, [x29, #-40]
  43742c:	b	437488 <ferror@plt+0x33be8>
  437430:	cmp	x21, #0x0
  437434:	sub	x0, x29, #0x48
  437438:	sub	x1, x29, #0x18
  43743c:	mov	x2, xzr
  437440:	csel	x21, x25, x21, eq  // eq = none
  437444:	bl	43a770 <ferror@plt+0x36ed0>
  437448:	cbz	w0, 437874 <ferror@plt+0x33fd4>
  43744c:	ldp	w8, w9, [x29, #-32]
  437450:	ldur	x10, [x29, #-24]
  437454:	mov	x28, x27
  437458:	cmp	w8, w9
  43745c:	sub	x26, x10, x21
  437460:	b.cs	437494 <ferror@plt+0x33bf4>  // b.hs, b.nlast
  437464:	ldur	x0, [x29, #-40]
  437468:	b	4374b0 <ferror@plt+0x33c10>
  43746c:	ldur	x0, [x29, #-40]
  437470:	add	w8, w9, #0xa
  437474:	lsl	x1, x8, #4
  437478:	stur	w8, [x29, #-28]
  43747c:	bl	4031e0 <xrealloc@plt>
  437480:	ldur	w8, [x29, #-32]
  437484:	stur	x0, [x29, #-40]
  437488:	add	x9, x0, w8, uxtw #4
  43748c:	str	x25, [x9], #8
  437490:	b	437368 <ferror@plt+0x33ac8>
  437494:	ldur	x0, [x29, #-40]
  437498:	add	w8, w9, #0xa
  43749c:	lsl	x1, x8, #4
  4374a0:	stur	w8, [x29, #-28]
  4374a4:	bl	4031e0 <xrealloc@plt>
  4374a8:	ldur	w8, [x29, #-32]
  4374ac:	stur	x0, [x29, #-40]
  4374b0:	add	x9, x0, w8, uxtw #4
  4374b4:	str	x21, [x9], #8
  4374b8:	b	437368 <ferror@plt+0x33ac8>
  4374bc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4374c0:	sub	x0, x29, #0x48
  4374c4:	add	x1, x1, #0x7ae
  4374c8:	mov	x2, x21
  4374cc:	mov	x3, x25
  4374d0:	mov	w4, w26
  4374d4:	bl	4030a0 <sprintf@plt>
  4374d8:	b	437008 <ferror@plt+0x33768>
  4374dc:	cbnz	w9, 4374f4 <ferror@plt+0x33c54>
  4374e0:	ldp	x3, x2, [sp, #48]
  4374e4:	sub	x0, x29, #0x48
  4374e8:	sub	x1, x29, #0x18
  4374ec:	bl	43a060 <ferror@plt+0x367c0>
  4374f0:	cbz	w0, 437874 <ferror@plt+0x33fd4>
  4374f4:	ldur	x0, [x29, #-40]
  4374f8:	bl	403510 <free@plt>
  4374fc:	ldur	x21, [x29, #-56]
  437500:	stur	xzr, [x29, #-40]
  437504:	cbz	x21, 437640 <ferror@plt+0x33da0>
  437508:	ldur	w8, [x29, #-48]
  43750c:	stur	w8, [x29, #-76]
  437510:	ldur	x27, [x29, #-120]
  437514:	cbz	x21, 437884 <ferror@plt+0x33fe4>
  437518:	ldur	w4, [x29, #-76]
  43751c:	ldr	x1, [sp, #64]
  437520:	ldr	x2, [sp, #80]
  437524:	mov	x0, x19
  437528:	mov	x3, x21
  43752c:	bl	431a6c <ferror@plt+0x2e1cc>
  437530:	mov	x25, x0
  437534:	ldr	x8, [sp, #112]
  437538:	ldr	x26, [sp, #72]
  43753c:	cbz	x25, 437884 <ferror@plt+0x33fe4>
  437540:	ldr	w9, [sp, #144]
  437544:	add	w21, w9, #0x1
  437548:	cmp	w21, w8
  43754c:	b.cc	437568 <ferror@plt+0x33cc8>  // b.lo, b.ul, b.last
  437550:	ldur	x0, [x29, #-112]
  437554:	add	w8, w8, #0xa
  437558:	lsl	x1, x8, #3
  43755c:	str	x8, [sp, #112]
  437560:	bl	4031e0 <xrealloc@plt>
  437564:	stur	x0, [x29, #-112]
  437568:	ldr	w8, [sp, #132]
  43756c:	cbz	w8, 43758c <ferror@plt+0x33cec>
  437570:	ldr	x1, [sp, #120]
  437574:	ldr	w3, [sp, #128]
  437578:	ldp	w5, w4, [sp, #136]
  43757c:	mov	x0, x19
  437580:	mov	x2, x25
  437584:	bl	431ee4 <ferror@plt+0x2e644>
  437588:	b	4375a8 <ferror@plt+0x33d08>
  43758c:	ldr	x1, [sp, #120]
  437590:	ldr	w3, [sp, #128]
  437594:	ldp	w5, w4, [sp, #136]
  437598:	ldp	x6, x7, [sp, #96]
  43759c:	mov	x0, x19
  4375a0:	mov	x2, x25
  4375a4:	bl	431e78 <ferror@plt+0x2e5d8>
  4375a8:	ldur	x25, [x29, #-112]
  4375ac:	ldr	w8, [sp, #144]
  4375b0:	str	x0, [x25, w8, uxtw #3]
  4375b4:	cbz	x0, 437a38 <ferror@plt+0x34198>
  4375b8:	ldr	x8, [x22]
  4375bc:	ldrb	w8, [x8]
  4375c0:	cmp	w8, #0x3b
  4375c4:	b.eq	4376d4 <ferror@plt+0x33e34>  // b.none
  4375c8:	str	w21, [sp, #144]
  4375cc:	cbnz	w8, 4369f4 <ferror@plt+0x33154>
  4375d0:	b	4376d4 <ferror@plt+0x33e34>
  4375d4:	ldr	x8, [sp, #120]
  4375d8:	sub	x0, x8, #0x1
  4375dc:	ldrb	w8, [x0, #1]!
  4375e0:	cmp	w8, #0x5f
  4375e4:	b.eq	4375dc <ferror@plt+0x33d3c>  // b.none
  4375e8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4375ec:	add	x1, x1, #0x91d
  4375f0:	bl	4036d0 <strstr@plt>
  4375f4:	cbz	x0, 437d94 <ferror@plt+0x344f4>
  4375f8:	mov	x21, x0
  4375fc:	ldrb	w8, [x21, #2]
  437600:	cbnz	w8, 4371dc <ferror@plt+0x3393c>
  437604:	b	437d94 <ferror@plt+0x344f4>
  437608:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43760c:	ldr	x21, [x8, #3792]
  437610:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437614:	mov	w2, #0x5                   	// #5
  437618:	mov	x0, xzr
  43761c:	add	x1, x1, #0x7dc
  437620:	bl	403700 <dcgettext@plt>
  437624:	mov	x1, x0
  437628:	mov	x0, x21
  43762c:	bl	403880 <fprintf@plt>
  437630:	ldur	x0, [x29, #-16]
  437634:	bl	403510 <free@plt>
  437638:	mov	x21, xzr
  43763c:	b	437510 <ferror@plt+0x33c70>
  437640:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437644:	ldr	x21, [x8, #3792]
  437648:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43764c:	mov	w2, #0x5                   	// #5
  437650:	mov	x0, xzr
  437654:	add	x1, x1, #0x7b7
  437658:	bl	403700 <dcgettext@plt>
  43765c:	mov	x1, x0
  437660:	mov	x0, x21
  437664:	bl	403880 <fprintf@plt>
  437668:	ldur	x21, [x29, #-56]
  43766c:	b	437508 <ferror@plt+0x33c68>
  437670:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437674:	ldr	x21, [x8, #3792]
  437678:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43767c:	mov	w2, #0x5                   	// #5
  437680:	add	x1, x1, #0x7fe
  437684:	bl	403700 <dcgettext@plt>
  437688:	ldr	x2, [sp, #120]
  43768c:	mov	x1, x0
  437690:	mov	x0, x21
  437694:	bl	403880 <fprintf@plt>
  437698:	mov	x21, xzr
  43769c:	b	437510 <ferror@plt+0x33c70>
  4376a0:	sub	x25, x26, x21
  4376a4:	add	w8, w25, #0x1
  4376a8:	sxtw	x0, w8
  4376ac:	bl	403290 <xmalloc@plt>
  4376b0:	sxtw	x25, w25
  4376b4:	mov	x1, x21
  4376b8:	mov	x2, x25
  4376bc:	mov	x27, x0
  4376c0:	bl	402f70 <memcpy@plt>
  4376c4:	add	x8, x26, #0x1
  4376c8:	stur	x27, [x29, #-136]
  4376cc:	strb	wzr, [x27, x25]
  4376d0:	b	4369d0 <ferror@plt+0x33130>
  4376d4:	str	xzr, [x25, w21, uxtw #3]
  4376d8:	ldr	x8, [x22]
  4376dc:	ldrb	w9, [x8]
  4376e0:	cbz	w9, 4376ec <ferror@plt+0x33e4c>
  4376e4:	add	x8, x8, #0x1
  4376e8:	str	x8, [x22]
  4376ec:	ldr	w8, [sp, #36]
  4376f0:	add	w21, w8, #0x1
  4376f4:	ldr	x8, [sp, #24]
  4376f8:	cmp	w21, w8
  4376fc:	b.cc	437718 <ferror@plt+0x33e78>  // b.lo, b.ul, b.last
  437700:	ldp	x0, x8, [sp, #16]
  437704:	add	w8, w8, #0xa
  437708:	lsl	x1, x8, #3
  43770c:	str	x8, [sp, #24]
  437710:	bl	4031e0 <xrealloc@plt>
  437714:	str	x0, [sp, #16]
  437718:	ldur	x1, [x29, #-136]
  43771c:	ldur	x2, [x29, #-112]
  437720:	mov	x0, x19
  437724:	bl	431e4c <ferror@plt+0x2e5ac>
  437728:	ldr	x27, [sp, #16]
  43772c:	ldr	w8, [sp, #36]
  437730:	ldur	x28, [x29, #-120]
  437734:	str	w21, [sp, #36]
  437738:	str	x0, [x27, w8, uxtw #3]
  43773c:	ldr	x25, [x22]
  437740:	ldrb	w26, [x25]
  437744:	cmp	w26, #0x3b
  437748:	b.ne	436934 <ferror@plt+0x33094>  // b.any
  43774c:	b	4378c8 <ferror@plt+0x34028>
  437750:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437754:	ldr	x21, [x8, #3792]
  437758:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43775c:	add	x1, x1, #0x482
  437760:	mov	w2, #0x5                   	// #5
  437764:	bl	403700 <dcgettext@plt>
  437768:	ldur	x2, [x29, #-136]
  43776c:	mov	x1, x0
  437770:	mov	x0, x21
  437774:	bl	403880 <fprintf@plt>
  437778:	mov	x0, x28
  43777c:	b	4378bc <ferror@plt+0x3401c>
  437780:	mov	w26, w27
  437784:	mov	x3, x28
  437788:	b	436700 <ferror@plt+0x32e60>
  43778c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437790:	ldr	x21, [x8, #3792]
  437794:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437798:	add	x1, x1, #0x482
  43779c:	mov	w2, #0x5                   	// #5
  4377a0:	mov	x0, xzr
  4377a4:	bl	403700 <dcgettext@plt>
  4377a8:	mov	x1, x0
  4377ac:	mov	x0, x21
  4377b0:	mov	x2, x26
  4377b4:	b	437d00 <ferror@plt+0x34460>
  4377b8:	ldr	x4, [sp, #152]
  4377bc:	ldur	w1, [x29, #-140]
  4377c0:	mov	x6, xzr
  4377c4:	mov	w7, wzr
  4377c8:	b	437970 <ferror@plt+0x340d0>
  4377cc:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4377d0:	ldr	x21, [x8, #3792]
  4377d4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4377d8:	add	x1, x1, #0x482
  4377dc:	mov	w2, #0x5                   	// #5
  4377e0:	b	4377fc <ferror@plt+0x33f5c>
  4377e4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4377e8:	ldr	x21, [x8, #3792]
  4377ec:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4377f0:	add	x1, x1, #0x482
  4377f4:	mov	w2, #0x5                   	// #5
  4377f8:	mov	x0, xzr
  4377fc:	bl	403700 <dcgettext@plt>
  437800:	ldr	x2, [sp, #40]
  437804:	mov	x1, x0
  437808:	mov	x0, x21
  43780c:	bl	403880 <fprintf@plt>
  437810:	b	437884 <ferror@plt+0x33fe4>
  437814:	mov	x6, xzr
  437818:	mov	w7, wzr
  43781c:	b	437960 <ferror@plt+0x340c0>
  437820:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437824:	ldr	x21, [x8, #3792]
  437828:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43782c:	add	x1, x1, #0x7fe
  437830:	mov	w2, #0x5                   	// #5
  437834:	bl	403700 <dcgettext@plt>
  437838:	mov	x1, x0
  43783c:	mov	x0, x21
  437840:	mov	x2, x25
  437844:	b	437870 <ferror@plt+0x33fd0>
  437848:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43784c:	ldr	x21, [x8, #3792]
  437850:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437854:	add	x1, x1, #0x7fe
  437858:	mov	w2, #0x5                   	// #5
  43785c:	mov	x0, xzr
  437860:	bl	403700 <dcgettext@plt>
  437864:	ldr	x2, [sp, #8]
  437868:	mov	x1, x0
  43786c:	mov	x0, x21
  437870:	bl	403880 <fprintf@plt>
  437874:	ldur	x0, [x29, #-40]
  437878:	cbz	x0, 437880 <ferror@plt+0x33fe0>
  43787c:	bl	403510 <free@plt>
  437880:	ldur	x27, [x29, #-120]
  437884:	ldur	x0, [x29, #-136]
  437888:	ldur	x25, [x29, #-112]
  43788c:	cbz	x0, 437894 <ferror@plt+0x33ff4>
  437890:	bl	403510 <free@plt>
  437894:	cbz	x25, 4378a0 <ferror@plt+0x34000>
  437898:	mov	x0, x25
  43789c:	bl	403510 <free@plt>
  4378a0:	ldr	x3, [sp, #88]
  4378a4:	cbz	x27, 4378b4 <ferror@plt+0x34014>
  4378a8:	mov	x0, x27
  4378ac:	bl	403510 <free@plt>
  4378b0:	ldr	x3, [sp, #88]
  4378b4:	cbz	x3, 437d04 <ferror@plt+0x34464>
  4378b8:	mov	x0, x3
  4378bc:	bl	403510 <free@plt>
  4378c0:	b	437d04 <ferror@plt+0x34464>
  4378c4:	ldr	w21, [sp, #36]
  4378c8:	mov	x5, x27
  4378cc:	cbz	x27, 4378d8 <ferror@plt+0x34038>
  4378d0:	str	xzr, [x5, w21, uxtw #3]
  4378d4:	ldr	x25, [x22]
  4378d8:	ldr	x3, [sp, #88]
  4378dc:	cmp	x25, x23
  4378e0:	b.cc	436728 <ferror@plt+0x32e88>  // b.lo, b.ul, b.last
  4378e4:	b	4378b4 <ferror@plt+0x34014>
  4378e8:	mov	x0, x19
  4378ec:	mov	x1, x20
  4378f0:	mov	x2, xzr
  4378f4:	mov	x3, x22
  4378f8:	mov	x4, xzr
  4378fc:	mov	x5, x23
  437900:	str	x21, [x22]
  437904:	bl	435004 <ferror@plt+0x31764>
  437908:	ldr	x8, [x22]
  43790c:	mov	x6, x0
  437910:	add	x8, x8, #0x1
  437914:	ldurb	w9, [x8, #-1]
  437918:	cmp	w9, #0x3b
  43791c:	b.eq	437958 <ferror@plt+0x340b8>  // b.none
  437920:	cbnz	w9, 437910 <ferror@plt+0x34070>
  437924:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437928:	ldr	x21, [x8, #3792]
  43792c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437930:	add	x1, x1, #0x482
  437934:	mov	w2, #0x5                   	// #5
  437938:	mov	x0, xzr
  43793c:	bl	403700 <dcgettext@plt>
  437940:	mov	x1, x0
  437944:	mov	x0, x21
  437948:	mov	x2, x25
  43794c:	bl	403880 <fprintf@plt>
  437950:	mov	x3, x24
  437954:	b	4378b4 <ferror@plt+0x34014>
  437958:	mov	w7, wzr
  43795c:	str	x8, [x22]
  437960:	ldr	x4, [sp, #152]
  437964:	mov	w1, w28
  437968:	mov	x3, x24
  43796c:	mov	x5, x26
  437970:	cbnz	w7, 437998 <ferror@plt+0x340f8>
  437974:	cbnz	x6, 437998 <ferror@plt+0x340f8>
  437978:	cbnz	x5, 437998 <ferror@plt+0x340f8>
  43797c:	cbnz	x4, 437998 <ferror@plt+0x340f8>
  437980:	ldur	w8, [x29, #-84]
  437984:	cbnz	w8, 437998 <ferror@plt+0x340f8>
  437988:	ldur	x2, [x29, #-128]
  43798c:	mov	x0, x19
  437990:	bl	431620 <ferror@plt+0x2dd80>
  437994:	b	437cd0 <ferror@plt+0x34430>
  437998:	ldur	x2, [x29, #-128]
  43799c:	mov	x0, x19
  4379a0:	bl	43168c <ferror@plt+0x2ddec>
  4379a4:	b	437cd0 <ferror@plt+0x34430>
  4379a8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4379ac:	add	x1, x1, #0x4c3
  4379b0:	mov	w2, #0x5                   	// #5
  4379b4:	mov	x0, xzr
  4379b8:	bl	403700 <dcgettext@plt>
  4379bc:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4379c0:	ldr	x21, [x8, #3792]
  4379c4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4379c8:	mov	x26, x0
  4379cc:	add	x1, x1, #0x490
  4379d0:	mov	w2, #0x5                   	// #5
  4379d4:	mov	x0, xzr
  4379d8:	bl	403700 <dcgettext@plt>
  4379dc:	mov	x1, x0
  4379e0:	mov	x0, x21
  4379e4:	mov	x2, x26
  4379e8:	mov	x3, x25
  4379ec:	bl	403880 <fprintf@plt>
  4379f0:	mov	w2, w28
  4379f4:	b	435910 <ferror@plt+0x32070>
  4379f8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4379fc:	ldr	x21, [x8, #3792]
  437a00:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437a04:	add	x1, x1, #0x482
  437a08:	mov	w2, #0x5                   	// #5
  437a0c:	mov	x0, xzr
  437a10:	bl	403700 <dcgettext@plt>
  437a14:	ldr	x2, [sp, #40]
  437a18:	mov	x1, x0
  437a1c:	mov	x0, x21
  437a20:	bl	403880 <fprintf@plt>
  437a24:	ldur	x0, [x29, #-136]
  437a28:	ldur	x27, [x29, #-120]
  437a2c:	ldur	x25, [x29, #-112]
  437a30:	cbnz	x0, 437890 <ferror@plt+0x33ff0>
  437a34:	b	437894 <ferror@plt+0x33ff4>
  437a38:	ldur	x0, [x29, #-136]
  437a3c:	cbnz	x0, 437890 <ferror@plt+0x33ff0>
  437a40:	b	437894 <ferror@plt+0x33ff4>
  437a44:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437a48:	add	x1, x1, #0x4c3
  437a4c:	mov	w2, #0x5                   	// #5
  437a50:	mov	x0, xzr
  437a54:	bl	403700 <dcgettext@plt>
  437a58:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437a5c:	ldr	x25, [x8, #3792]
  437a60:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437a64:	mov	x26, x0
  437a68:	add	x1, x1, #0x490
  437a6c:	mov	w2, #0x5                   	// #5
  437a70:	mov	x0, xzr
  437a74:	bl	403700 <dcgettext@plt>
  437a78:	mov	x1, x0
  437a7c:	mov	x0, x25
  437a80:	mov	x2, x26
  437a84:	mov	x3, x21
  437a88:	bl	403880 <fprintf@plt>
  437a8c:	mov	w2, w28
  437a90:	b	43596c <ferror@plt+0x320cc>
  437a94:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437a98:	add	x1, x1, #0x4c3
  437a9c:	mov	w2, #0x5                   	// #5
  437aa0:	mov	x0, xzr
  437aa4:	bl	403700 <dcgettext@plt>
  437aa8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437aac:	ldr	x23, [x8, #3792]
  437ab0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437ab4:	mov	x25, x0
  437ab8:	add	x1, x1, #0x490
  437abc:	mov	w2, #0x5                   	// #5
  437ac0:	mov	x0, xzr
  437ac4:	bl	403700 <dcgettext@plt>
  437ac8:	mov	x1, x0
  437acc:	mov	x0, x23
  437ad0:	mov	x2, x25
  437ad4:	mov	x3, x21
  437ad8:	bl	403880 <fprintf@plt>
  437adc:	mov	w2, w26
  437ae0:	mov	x0, xzr
  437ae4:	ldr	x8, [x22]
  437ae8:	ldrb	w9, [x8]
  437aec:	cmp	w9, #0x3b
  437af0:	b.ne	437afc <ferror@plt+0x3425c>  // b.any
  437af4:	add	x8, x8, #0x1
  437af8:	str	x8, [x22]
  437afc:	mov	w21, w2
  437b00:	cbz	x0, 437b18 <ferror@plt+0x34278>
  437b04:	lsr	x1, x0, #3
  437b08:	mov	x0, x19
  437b0c:	mov	w2, w24
  437b10:	bl	431554 <ferror@plt+0x2dcb4>
  437b14:	b	437b20 <ferror@plt+0x34280>
  437b18:	mov	x0, x19
  437b1c:	bl	43152c <ferror@plt+0x2dc8c>
  437b20:	mov	x24, x0
  437b24:	mov	w2, w21
  437b28:	b	437d0c <ferror@plt+0x3446c>
  437b2c:	cmp	x11, #0x7f
  437b30:	cset	w10, ne  // ne = any
  437b34:	eor	w9, w9, #0x1
  437b38:	orr	w9, w9, w10
  437b3c:	tbnz	w9, #0, 437d70 <ferror@plt+0x344d0>
  437b40:	mov	w1, #0x1                   	// #1
  437b44:	b	437e8c <ferror@plt+0x345ec>
  437b48:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437b4c:	add	x1, x1, #0x4c3
  437b50:	mov	w2, #0x5                   	// #5
  437b54:	mov	x0, xzr
  437b58:	bl	403700 <dcgettext@plt>
  437b5c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437b60:	ldr	x21, [x8, #3792]
  437b64:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437b68:	mov	x27, x0
  437b6c:	add	x1, x1, #0x490
  437b70:	mov	w2, #0x5                   	// #5
  437b74:	mov	x0, xzr
  437b78:	bl	403700 <dcgettext@plt>
  437b7c:	mov	x1, x0
  437b80:	mov	x0, x21
  437b84:	mov	x2, x27
  437b88:	adrp	x27, 463000 <warn@@Base+0x25fcc>
  437b8c:	mov	x3, x25
  437b90:	add	x27, x27, #0x3b0
  437b94:	bl	403880 <fprintf@plt>
  437b98:	mov	x28, xzr
  437b9c:	ldr	x8, [x22]
  437ba0:	ldrb	w9, [x8]
  437ba4:	cmp	w9, #0x3b
  437ba8:	b.ne	437cd8 <ferror@plt+0x34438>  // b.any
  437bac:	mov	x10, x27
  437bb0:	add	x27, x8, #0x1
  437bb4:	str	x27, [x22]
  437bb8:	ldrb	w9, [x8, #1]
  437bbc:	ldrh	w10, [x10, x9, lsl #1]
  437bc0:	tbnz	w10, #2, 437be0 <ferror@plt+0x34340>
  437bc4:	cbz	w9, 437be0 <ferror@plt+0x34340>
  437bc8:	cmp	w9, #0x2d
  437bcc:	b.eq	437be0 <ferror@plt+0x34340>  // b.none
  437bd0:	add	x27, x8, #0x2
  437bd4:	mov	w8, #0x1                   	// #1
  437bd8:	str	x27, [x22]
  437bdc:	stur	w8, [x29, #-112]
  437be0:	cmp	x27, x23
  437be4:	b.cs	437c70 <ferror@plt+0x343d0>  // b.hs, b.nlast
  437be8:	ldrb	w8, [x27]
  437bec:	cbz	w8, 437c70 <ferror@plt+0x343d0>
  437bf0:	bl	4037d0 <__errno_location@plt>
  437bf4:	mov	x25, x0
  437bf8:	str	wzr, [x0]
  437bfc:	mov	x0, x27
  437c00:	mov	x1, x22
  437c04:	mov	w2, wzr
  437c08:	bl	402fc0 <strtoul@plt>
  437c0c:	mov	x21, x0
  437c10:	cmn	x0, #0x1
  437c14:	b.ne	437c74 <ferror@plt+0x343d4>  // b.any
  437c18:	ldr	w8, [x25]
  437c1c:	cbnz	w8, 437c28 <ferror@plt+0x34388>
  437c20:	mov	x21, #0xffffffffffffffff    	// #-1
  437c24:	b	437c74 <ferror@plt+0x343d4>
  437c28:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437c2c:	add	x1, x1, #0x4c3
  437c30:	mov	w2, #0x5                   	// #5
  437c34:	mov	x0, xzr
  437c38:	bl	403700 <dcgettext@plt>
  437c3c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437c40:	ldr	x21, [x8, #3792]
  437c44:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437c48:	mov	x25, x0
  437c4c:	add	x1, x1, #0x490
  437c50:	mov	w2, #0x5                   	// #5
  437c54:	mov	x0, xzr
  437c58:	bl	403700 <dcgettext@plt>
  437c5c:	mov	x1, x0
  437c60:	mov	x0, x21
  437c64:	mov	x2, x25
  437c68:	mov	x3, x27
  437c6c:	bl	403880 <fprintf@plt>
  437c70:	mov	x21, xzr
  437c74:	ldr	x8, [x22]
  437c78:	ldrb	w9, [x8]
  437c7c:	cmp	w9, #0x3b
  437c80:	b.ne	437cd8 <ferror@plt+0x34438>  // b.any
  437c84:	add	x8, x8, #0x1
  437c88:	mov	x0, x19
  437c8c:	mov	x1, x20
  437c90:	mov	x2, xzr
  437c94:	mov	x3, x22
  437c98:	mov	x4, xzr
  437c9c:	mov	x5, x23
  437ca0:	str	x8, [x22]
  437ca4:	bl	435004 <ferror@plt+0x31764>
  437ca8:	cbz	x0, 437d04 <ferror@plt+0x34464>
  437cac:	ldur	w8, [x29, #-112]
  437cb0:	ldur	x2, [x29, #-120]
  437cb4:	mov	x1, x0
  437cb8:	mov	x0, x19
  437cbc:	cmp	w8, #0x0
  437cc0:	csel	x3, x28, xzr, eq  // eq = none
  437cc4:	csinv	x4, x21, xzr, eq  // eq = none
  437cc8:	mov	w5, w26
  437ccc:	bl	431908 <ferror@plt+0x2e068>
  437cd0:	ldur	w2, [x29, #-100]
  437cd4:	b	435654 <ferror@plt+0x31db4>
  437cd8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437cdc:	ldr	x21, [x8, #3792]
  437ce0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437ce4:	add	x1, x1, #0x482
  437ce8:	mov	w2, #0x5                   	// #5
  437cec:	mov	x0, xzr
  437cf0:	bl	403700 <dcgettext@plt>
  437cf4:	mov	x1, x0
  437cf8:	mov	x0, x21
  437cfc:	mov	x2, x24
  437d00:	bl	403880 <fprintf@plt>
  437d04:	ldur	w2, [x29, #-100]
  437d08:	mov	x24, xzr
  437d0c:	cbz	x24, 435db4 <ferror@plt+0x32514>
  437d10:	ldur	w8, [x29, #-96]
  437d14:	cmn	w8, #0x1
  437d18:	b.eq	437d38 <ferror@plt+0x34498>  // b.none
  437d1c:	sub	x1, x29, #0x60
  437d20:	mov	x0, x20
  437d24:	mov	w21, w2
  437d28:	bl	438600 <ferror@plt+0x34d60>
  437d2c:	cbz	x0, 435db0 <ferror@plt+0x32510>
  437d30:	mov	w2, w21
  437d34:	str	x24, [x0]
  437d38:	cmn	w2, #0x1
  437d3c:	b.eq	435db4 <ferror@plt+0x32514>  // b.none
  437d40:	mov	x0, x19
  437d44:	mov	x1, x24
  437d48:	bl	432064 <ferror@plt+0x2e7c4>
  437d4c:	cbnz	w0, 435db4 <ferror@plt+0x32514>
  437d50:	b	435db0 <ferror@plt+0x32510>
  437d54:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437d58:	ldr	x21, [x8, #3792]
  437d5c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437d60:	add	x1, x1, #0x7fe
  437d64:	mov	w2, #0x5                   	// #5
  437d68:	mov	x0, xzr
  437d6c:	b	437834 <ferror@plt+0x33f94>
  437d70:	cbz	x1, 437df8 <ferror@plt+0x34558>
  437d74:	cmn	x1, #0x8
  437d78:	cset	w9, ne  // ne = any
  437d7c:	bic	w9, w9, w8
  437d80:	tbnz	w9, #0, 437e2c <ferror@plt+0x3458c>
  437d84:	tbz	x1, #63, 437e2c <ferror@plt+0x3458c>
  437d88:	cbnz	x11, 437e2c <ferror@plt+0x3458c>
  437d8c:	neg	w1, w1
  437d90:	b	435fa0 <ferror@plt+0x32700>
  437d94:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437d98:	ldr	x21, [x8, #3792]
  437d9c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437da0:	add	x1, x1, #0x7fe
  437da4:	mov	w2, #0x5                   	// #5
  437da8:	mov	x0, xzr
  437dac:	bl	403700 <dcgettext@plt>
  437db0:	ldr	x2, [sp, #120]
  437db4:	b	437868 <ferror@plt+0x33fc8>
  437db8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437dbc:	ldr	x21, [x8, #3792]
  437dc0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437dc4:	add	x1, x1, #0x482
  437dc8:	mov	w2, #0x5                   	// #5
  437dcc:	mov	x0, xzr
  437dd0:	bl	403700 <dcgettext@plt>
  437dd4:	ldr	x2, [sp, #40]
  437dd8:	mov	x1, x0
  437ddc:	mov	x0, x21
  437de0:	bl	403880 <fprintf@plt>
  437de4:	ldur	x0, [x29, #-136]
  437de8:	mov	x27, x28
  437dec:	ldur	x25, [x29, #-112]
  437df0:	cbnz	x0, 437890 <ferror@plt+0x33ff0>
  437df4:	b	437894 <ferror@plt+0x33ff4>
  437df8:	tbnz	x11, #63, 437e98 <ferror@plt+0x345f8>
  437dfc:	mov	w9, #0xffffffff            	// #-1
  437e00:	cmp	x11, x9
  437e04:	b.eq	436368 <ferror@plt+0x32ac8>  // b.none
  437e08:	mov	w9, #0xffff                	// #65535
  437e0c:	cmp	x11, x9
  437e10:	b.eq	437ea0 <ferror@plt+0x34600>  // b.none
  437e14:	mov	x23, x11
  437e18:	cmp	x11, #0xff
  437e1c:	mov	x21, x1
  437e20:	b.ne	43601c <ferror@plt+0x3277c>  // b.any
  437e24:	mov	w1, #0x1                   	// #1
  437e28:	b	435fa0 <ferror@plt+0x32700>
  437e2c:	mvn	x9, x11
  437e30:	mov	x23, x11
  437e34:	cmp	x1, x9
  437e38:	b.eq	437e4c <ferror@plt+0x345ac>  // b.none
  437e3c:	add	x9, x23, #0x1
  437e40:	mov	x21, x1
  437e44:	cmp	x1, x9
  437e48:	b.ne	43601c <ferror@plt+0x3277c>  // b.any
  437e4c:	cmp	x23, #0x7f
  437e50:	b.eq	437b40 <ferror@plt+0x342a0>  // b.none
  437e54:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  437e58:	cmp	x11, x9
  437e5c:	b.eq	437e88 <ferror@plt+0x345e8>  // b.none
  437e60:	mov	w9, #0x7fffffff            	// #2147483647
  437e64:	cmp	x11, x9
  437e68:	b.eq	437ea8 <ferror@plt+0x34608>  // b.none
  437e6c:	mov	w9, #0x7fff                	// #32767
  437e70:	mov	x23, x11
  437e74:	cmp	x11, x9
  437e78:	mov	x21, x1
  437e7c:	b.ne	43601c <ferror@plt+0x3277c>  // b.any
  437e80:	mov	w1, #0x2                   	// #2
  437e84:	b	437e8c <ferror@plt+0x345ec>
  437e88:	mov	w1, #0x8                   	// #8
  437e8c:	mov	x0, x19
  437e90:	mov	w2, wzr
  437e94:	b	435fa8 <ferror@plt+0x32708>
  437e98:	neg	w1, w11
  437e9c:	b	435fa0 <ferror@plt+0x32700>
  437ea0:	mov	w1, #0x2                   	// #2
  437ea4:	b	435fa0 <ferror@plt+0x32700>
  437ea8:	mov	w1, #0x4                   	// #4
  437eac:	b	437e8c <ferror@plt+0x345ec>
  437eb0:	stp	x29, x30, [sp, #-80]!
  437eb4:	stp	x24, x23, [sp, #32]
  437eb8:	stp	x22, x21, [sp, #48]
  437ebc:	stp	x20, x19, [sp, #64]
  437ec0:	ldr	x19, [x0]
  437ec4:	mov	x22, x2
  437ec8:	mov	x21, x0
  437ecc:	mov	x20, x1
  437ed0:	ldrb	w8, [x19]
  437ed4:	str	x25, [sp, #16]
  437ed8:	mov	x29, sp
  437edc:	cmp	w8, #0x28
  437ee0:	b.ne	437f30 <ferror@plt+0x34690>  // b.any
  437ee4:	add	x23, x19, #0x1
  437ee8:	cmp	x23, x22
  437eec:	str	x23, [x21]
  437ef0:	b.cs	437fc4 <ferror@plt+0x34724>  // b.hs, b.nlast
  437ef4:	ldrb	w8, [x23]
  437ef8:	cbz	w8, 437fc4 <ferror@plt+0x34724>
  437efc:	bl	4037d0 <__errno_location@plt>
  437f00:	mov	x24, x0
  437f04:	str	wzr, [x0]
  437f08:	mov	x0, x23
  437f0c:	mov	x1, x21
  437f10:	mov	w2, wzr
  437f14:	bl	402fc0 <strtoul@plt>
  437f18:	cmn	x0, #0x1
  437f1c:	b.ne	437fc8 <ferror@plt+0x34728>  // b.any
  437f20:	ldr	w8, [x24]
  437f24:	cbnz	w8, 437f7c <ferror@plt+0x346dc>
  437f28:	mov	x0, #0xffffffffffffffff    	// #-1
  437f2c:	b	437fc8 <ferror@plt+0x34728>
  437f30:	cmp	x19, x22
  437f34:	str	wzr, [x20]
  437f38:	b.cs	438070 <ferror@plt+0x347d0>  // b.hs, b.nlast
  437f3c:	ldrb	w8, [x19]
  437f40:	cbz	w8, 438070 <ferror@plt+0x347d0>
  437f44:	bl	4037d0 <__errno_location@plt>
  437f48:	mov	x22, x0
  437f4c:	str	wzr, [x0]
  437f50:	mov	x0, x19
  437f54:	mov	x1, x21
  437f58:	mov	w2, wzr
  437f5c:	bl	402fc0 <strtoul@plt>
  437f60:	cmn	x0, #0x1
  437f64:	b.ne	438074 <ferror@plt+0x347d4>  // b.any
  437f68:	ldr	w8, [x22]
  437f6c:	cbnz	w8, 438028 <ferror@plt+0x34788>
  437f70:	mov	x0, #0xffffffffffffffff    	// #-1
  437f74:	str	w0, [x20, #4]
  437f78:	b	4380e4 <ferror@plt+0x34844>
  437f7c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437f80:	add	x1, x1, #0x4c3
  437f84:	mov	w2, #0x5                   	// #5
  437f88:	mov	x0, xzr
  437f8c:	bl	403700 <dcgettext@plt>
  437f90:	adrp	x8, 465000 <_sch_istable+0x1c50>
  437f94:	ldr	x24, [x8, #3792]
  437f98:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  437f9c:	mov	x25, x0
  437fa0:	add	x1, x1, #0x490
  437fa4:	mov	w2, #0x5                   	// #5
  437fa8:	mov	x0, xzr
  437fac:	bl	403700 <dcgettext@plt>
  437fb0:	mov	x1, x0
  437fb4:	mov	x0, x24
  437fb8:	mov	x2, x25
  437fbc:	mov	x3, x23
  437fc0:	bl	403880 <fprintf@plt>
  437fc4:	mov	x0, xzr
  437fc8:	str	w0, [x20]
  437fcc:	ldr	x8, [x21]
  437fd0:	ldrb	w9, [x8]
  437fd4:	cmp	w9, #0x2c
  437fd8:	b.ne	438100 <ferror@plt+0x34860>  // b.any
  437fdc:	add	x23, x8, #0x1
  437fe0:	cmp	x23, x22
  437fe4:	str	x23, [x21]
  437fe8:	b.cs	4380c4 <ferror@plt+0x34824>  // b.hs, b.nlast
  437fec:	ldrb	w8, [x23]
  437ff0:	cbz	w8, 4380c4 <ferror@plt+0x34824>
  437ff4:	bl	4037d0 <__errno_location@plt>
  437ff8:	mov	x22, x0
  437ffc:	str	wzr, [x0]
  438000:	mov	x0, x23
  438004:	mov	x1, x21
  438008:	mov	w2, wzr
  43800c:	bl	402fc0 <strtoul@plt>
  438010:	cmn	x0, #0x1
  438014:	b.ne	4380c8 <ferror@plt+0x34828>  // b.any
  438018:	ldr	w8, [x22]
  43801c:	cbnz	w8, 43807c <ferror@plt+0x347dc>
  438020:	mov	x0, #0xffffffffffffffff    	// #-1
  438024:	b	4380c8 <ferror@plt+0x34828>
  438028:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43802c:	add	x1, x1, #0x4c3
  438030:	mov	w2, #0x5                   	// #5
  438034:	mov	x0, xzr
  438038:	bl	403700 <dcgettext@plt>
  43803c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  438040:	ldr	x21, [x8, #3792]
  438044:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438048:	mov	x22, x0
  43804c:	add	x1, x1, #0x490
  438050:	mov	w2, #0x5                   	// #5
  438054:	mov	x0, xzr
  438058:	bl	403700 <dcgettext@plt>
  43805c:	mov	x1, x0
  438060:	mov	x0, x21
  438064:	mov	x2, x22
  438068:	mov	x3, x19
  43806c:	bl	403880 <fprintf@plt>
  438070:	mov	x0, xzr
  438074:	str	w0, [x20, #4]
  438078:	b	4380e4 <ferror@plt+0x34844>
  43807c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438080:	add	x1, x1, #0x4c3
  438084:	mov	w2, #0x5                   	// #5
  438088:	mov	x0, xzr
  43808c:	bl	403700 <dcgettext@plt>
  438090:	adrp	x8, 465000 <_sch_istable+0x1c50>
  438094:	ldr	x22, [x8, #3792]
  438098:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43809c:	mov	x24, x0
  4380a0:	add	x1, x1, #0x490
  4380a4:	mov	w2, #0x5                   	// #5
  4380a8:	mov	x0, xzr
  4380ac:	bl	403700 <dcgettext@plt>
  4380b0:	mov	x1, x0
  4380b4:	mov	x0, x22
  4380b8:	mov	x2, x24
  4380bc:	mov	x3, x23
  4380c0:	bl	403880 <fprintf@plt>
  4380c4:	mov	x0, xzr
  4380c8:	str	w0, [x20, #4]
  4380cc:	ldr	x8, [x21]
  4380d0:	ldrb	w9, [x8]
  4380d4:	cmp	w9, #0x29
  4380d8:	b.ne	438100 <ferror@plt+0x34860>  // b.any
  4380dc:	add	x8, x8, #0x1
  4380e0:	str	x8, [x21]
  4380e4:	mov	w0, #0x1                   	// #1
  4380e8:	ldp	x20, x19, [sp, #64]
  4380ec:	ldp	x22, x21, [sp, #48]
  4380f0:	ldp	x24, x23, [sp, #32]
  4380f4:	ldr	x25, [sp, #16]
  4380f8:	ldp	x29, x30, [sp], #80
  4380fc:	ret
  438100:	adrp	x8, 465000 <_sch_istable+0x1c50>
  438104:	ldr	x20, [x8, #3792]
  438108:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43810c:	add	x1, x1, #0x482
  438110:	mov	w2, #0x5                   	// #5
  438114:	mov	x0, xzr
  438118:	bl	403700 <dcgettext@plt>
  43811c:	mov	x1, x0
  438120:	mov	x0, x20
  438124:	mov	x2, x19
  438128:	bl	403880 <fprintf@plt>
  43812c:	mov	w0, wzr
  438130:	b	4380e8 <ferror@plt+0x34848>
  438134:	stp	x29, x30, [sp, #-32]!
  438138:	stp	x20, x19, [sp, #16]
  43813c:	ldr	w8, [x2]
  438140:	mov	x19, x0
  438144:	mov	x29, sp
  438148:	cbnz	w8, 438154 <ferror@plt+0x348b4>
  43814c:	ldr	w20, [x2, #4]
  438150:	tbnz	w20, #31, 438190 <ferror@plt+0x348f0>
  438154:	mov	x0, x1
  438158:	mov	x1, x2
  43815c:	bl	438600 <ferror@plt+0x34d60>
  438160:	cbz	x0, 438170 <ferror@plt+0x348d0>
  438164:	mov	x1, x0
  438168:	ldr	x0, [x0]
  43816c:	cbz	x0, 43817c <ferror@plt+0x348dc>
  438170:	ldp	x20, x19, [sp, #16]
  438174:	ldp	x29, x30, [sp], #32
  438178:	ret
  43817c:	mov	x0, x19
  438180:	ldp	x20, x19, [sp, #16]
  438184:	mov	x2, xzr
  438188:	ldp	x29, x30, [sp], #32
  43818c:	b	4314d0 <ferror@plt+0x2dc30>
  438190:	cmn	w20, #0x23
  438194:	b.ls	4381f8 <ferror@plt+0x34958>  // b.plast
  438198:	neg	w8, w20
  43819c:	add	x20, x1, w8, sxtw #3
  4381a0:	ldr	x0, [x20, #144]!
  4381a4:	cbnz	x0, 438170 <ferror@plt+0x348d0>
  4381a8:	sub	w8, w8, #0x1
  4381ac:	cmp	w8, #0x21
  4381b0:	b.hi	4385fc <ferror@plt+0x34d5c>  // b.pmore
  4381b4:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  4381b8:	add	x9, x9, #0x208
  4381bc:	adr	x10, 4381d8 <ferror@plt+0x34938>
  4381c0:	ldrh	w11, [x9, x8, lsl #1]
  4381c4:	add	x10, x10, x11, lsl #2
  4381c8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4381cc:	mov	x2, xzr
  4381d0:	add	x1, x1, #0x53a
  4381d4:	br	x10
  4381d8:	mov	w1, #0x4                   	// #4
  4381dc:	mov	x0, x19
  4381e0:	mov	w2, wzr
  4381e4:	bl	431554 <ferror@plt+0x2dcb4>
  4381e8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4381ec:	mov	x2, x0
  4381f0:	add	x1, x1, #0x676
  4381f4:	b	4385ec <ferror@plt+0x34d4c>
  4381f8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4381fc:	ldr	x19, [x8, #3792]
  438200:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438204:	add	x1, x1, #0x4d4
  438208:	mov	w2, #0x5                   	// #5
  43820c:	mov	x0, xzr
  438210:	bl	403700 <dcgettext@plt>
  438214:	mov	x1, x0
  438218:	mov	x0, x19
  43821c:	mov	w2, w20
  438220:	bl	403880 <fprintf@plt>
  438224:	mov	x0, xzr
  438228:	b	438170 <ferror@plt+0x348d0>
  43822c:	mov	w1, #0x4                   	// #4
  438230:	mov	x0, x19
  438234:	bl	4315c0 <ferror@plt+0x2dd20>
  438238:	adrp	x1, 451000 <warn@@Base+0x13fcc>
  43823c:	mov	x2, x0
  438240:	add	x1, x1, #0xf12
  438244:	b	4385ec <ferror@plt+0x34d4c>
  438248:	mov	w1, #0x2                   	// #2
  43824c:	mov	x0, x19
  438250:	mov	w2, wzr
  438254:	bl	431554 <ferror@plt+0x2dcb4>
  438258:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43825c:	mov	x2, x0
  438260:	add	x1, x1, #0x585
  438264:	b	4385ec <ferror@plt+0x34d4c>
  438268:	mov	x0, x19
  43826c:	bl	43152c <ferror@plt+0x2dc8c>
  438270:	adrp	x1, 451000 <warn@@Base+0x13fcc>
  438274:	mov	x2, x0
  438278:	add	x1, x1, #0xef7
  43827c:	b	4385ec <ferror@plt+0x34d4c>
  438280:	mov	w1, #0x8                   	// #8
  438284:	mov	x0, x19
  438288:	bl	431590 <ferror@plt+0x2dcf0>
  43828c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438290:	mov	x2, x0
  438294:	add	x1, x1, #0x51b
  438298:	b	4385ec <ferror@plt+0x34d4c>
  43829c:	mov	w1, #0x8                   	// #8
  4382a0:	mov	x0, x19
  4382a4:	mov	w2, wzr
  4382a8:	bl	431554 <ferror@plt+0x2dcb4>
  4382ac:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4382b0:	mov	x2, x0
  4382b4:	add	x1, x1, #0x5bc
  4382b8:	b	4385ec <ferror@plt+0x34d4c>
  4382bc:	mov	w1, #0x1                   	// #1
  4382c0:	mov	x0, x19
  4382c4:	mov	w2, wzr
  4382c8:	bl	431554 <ferror@plt+0x2dcb4>
  4382cc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4382d0:	mov	x2, x0
  4382d4:	add	x1, x1, #0x4f9
  4382d8:	b	4385ec <ferror@plt+0x34d4c>
  4382dc:	mov	w1, #0x2                   	// #2
  4382e0:	mov	x0, x19
  4382e4:	mov	w2, wzr
  4382e8:	bl	431554 <ferror@plt+0x2dcb4>
  4382ec:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4382f0:	mov	x2, x0
  4382f4:	add	x1, x1, #0x507
  4382f8:	b	4385ec <ferror@plt+0x34d4c>
  4382fc:	mov	w1, #0x4                   	// #4
  438300:	mov	x0, x19
  438304:	mov	w2, wzr
  438308:	bl	431554 <ferror@plt+0x2dcb4>
  43830c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438310:	mov	x2, x0
  438314:	add	x1, x1, #0x516
  438318:	b	4385ec <ferror@plt+0x34d4c>
  43831c:	mov	w1, #0x2                   	// #2
  438320:	mov	w2, #0x1                   	// #1
  438324:	mov	x0, x19
  438328:	bl	431554 <ferror@plt+0x2dcb4>
  43832c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438330:	mov	x2, x0
  438334:	add	x1, x1, #0x4fe
  438338:	b	4385ec <ferror@plt+0x34d4c>
  43833c:	mov	w1, #0x4                   	// #4
  438340:	mov	w2, #0x1                   	// #1
  438344:	mov	x0, x19
  438348:	bl	431554 <ferror@plt+0x2dcb4>
  43834c:	adrp	x1, 451000 <warn@@Base+0x13fcc>
  438350:	mov	x2, x0
  438354:	add	x1, x1, #0xf64
  438358:	b	4385ec <ferror@plt+0x34d4c>
  43835c:	mov	w1, #0x4                   	// #4
  438360:	mov	x0, x19
  438364:	bl	431590 <ferror@plt+0x2dcf0>
  438368:	adrp	x1, 451000 <warn@@Base+0x13fcc>
  43836c:	mov	x2, x0
  438370:	add	x1, x1, #0xf36
  438374:	b	4385ec <ferror@plt+0x34d4c>
  438378:	mov	w1, #0x4                   	// #4
  43837c:	mov	x0, x19
  438380:	mov	w2, wzr
  438384:	bl	431554 <ferror@plt+0x2dcb4>
  438388:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43838c:	mov	x2, x0
  438390:	add	x1, x1, #0x527
  438394:	b	4385ec <ferror@plt+0x34d4c>
  438398:	mov	w1, #0x8                   	// #8
  43839c:	mov	x0, x19
  4383a0:	bl	4315f0 <ferror@plt+0x2dd50>
  4383a4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4383a8:	mov	x2, x0
  4383ac:	add	x1, x1, #0x573
  4383b0:	b	4385ec <ferror@plt+0x34d4c>
  4383b4:	mov	w1, #0x10                  	// #16
  4383b8:	mov	x0, x19
  4383bc:	bl	4315f0 <ferror@plt+0x2dd50>
  4383c0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4383c4:	mov	x2, x0
  4383c8:	add	x1, x1, #0x56c
  4383cc:	b	4385ec <ferror@plt+0x34d4c>
  4383d0:	mov	w1, #0x1                   	// #1
  4383d4:	mov	w2, #0x1                   	// #1
  4383d8:	mov	x0, x19
  4383dc:	bl	431554 <ferror@plt+0x2dcb4>
  4383e0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4383e4:	mov	x2, x0
  4383e8:	add	x1, x1, #0x4f0
  4383ec:	b	4385ec <ferror@plt+0x34d4c>
  4383f0:	mov	w1, #0x1                   	// #1
  4383f4:	mov	x0, x19
  4383f8:	mov	w2, wzr
  4383fc:	bl	431554 <ferror@plt+0x2dcb4>
  438400:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438404:	mov	x2, x0
  438408:	add	x1, x1, #0x4f2
  43840c:	b	4385ec <ferror@plt+0x34d4c>
  438410:	mov	w1, #0x4                   	// #4
  438414:	mov	w2, #0x1                   	// #1
  438418:	mov	x0, x19
  43841c:	bl	431554 <ferror@plt+0x2dcb4>
  438420:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438424:	mov	x2, x0
  438428:	add	x1, x1, #0x66d
  43842c:	b	4385ec <ferror@plt+0x34d4c>
  438430:	mov	w1, #0x4                   	// #4
  438434:	mov	w2, #0x1                   	// #1
  438438:	mov	x0, x19
  43843c:	bl	431554 <ferror@plt+0x2dcb4>
  438440:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438444:	mov	x2, x0
  438448:	add	x1, x1, #0x50d
  43844c:	b	4385ec <ferror@plt+0x34d4c>
  438450:	mov	w1, #0x8                   	// #8
  438454:	mov	x0, x19
  438458:	bl	431590 <ferror@plt+0x2dcf0>
  43845c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438460:	mov	x2, x0
  438464:	add	x1, x1, #0x520
  438468:	b	4385ec <ferror@plt+0x34d4c>
  43846c:	mov	w1, #0x4                   	// #4
  438470:	mov	x0, x19
  438474:	bl	431590 <ferror@plt+0x2dcf0>
  438478:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43847c:	mov	x2, x0
  438480:	add	x1, x1, #0x52f
  438484:	b	4385ec <ferror@plt+0x34d4c>
  438488:	mov	w1, #0x8                   	// #8
  43848c:	mov	x0, x19
  438490:	bl	431590 <ferror@plt+0x2dcf0>
  438494:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438498:	mov	x2, x0
  43849c:	add	x1, x1, #0x535
  4384a0:	b	4385ec <ferror@plt+0x34d4c>
  4384a4:	mov	w1, #0x1                   	// #1
  4384a8:	mov	x0, x19
  4384ac:	bl	4315c0 <ferror@plt+0x2dd20>
  4384b0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4384b4:	mov	x2, x0
  4384b8:	add	x1, x1, #0x54e
  4384bc:	b	4385ec <ferror@plt+0x34d4c>
  4384c0:	mov	w1, #0x2                   	// #2
  4384c4:	mov	x0, x19
  4384c8:	bl	4315c0 <ferror@plt+0x2dd20>
  4384cc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4384d0:	mov	x2, x0
  4384d4:	add	x1, x1, #0x558
  4384d8:	b	4385ec <ferror@plt+0x34d4c>
  4384dc:	mov	w1, #0x8                   	// #8
  4384e0:	mov	x0, x19
  4384e4:	mov	w2, wzr
  4384e8:	bl	431554 <ferror@plt+0x2dcb4>
  4384ec:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4384f0:	mov	x2, x0
  4384f4:	add	x1, x1, #0x5a8
  4384f8:	b	4385ec <ferror@plt+0x34d4c>
  4384fc:	mov	w1, #0x8                   	// #8
  438500:	mov	w2, #0x1                   	// #1
  438504:	mov	x0, x19
  438508:	bl	431554 <ferror@plt+0x2dcb4>
  43850c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438510:	mov	x2, x0
  438514:	add	x1, x1, #0x59f
  438518:	b	4385ec <ferror@plt+0x34d4c>
  43851c:	mov	w1, #0x8                   	// #8
  438520:	mov	x0, x19
  438524:	bl	4315c0 <ferror@plt+0x2dd20>
  438528:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43852c:	mov	x2, x0
  438530:	add	x1, x1, #0x5b2
  438534:	b	4385ec <ferror@plt+0x34d4c>
  438538:	mov	w1, #0x1                   	// #1
  43853c:	mov	w2, #0x1                   	// #1
  438540:	mov	x0, x19
  438544:	bl	431554 <ferror@plt+0x2dcb4>
  438548:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43854c:	mov	x2, x0
  438550:	add	x1, x1, #0x544
  438554:	b	4385ec <ferror@plt+0x34d4c>
  438558:	mov	w1, #0x4                   	// #4
  43855c:	mov	x0, x19
  438560:	bl	4315c0 <ferror@plt+0x2dd20>
  438564:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438568:	mov	x2, x0
  43856c:	add	x1, x1, #0x562
  438570:	b	4385ec <ferror@plt+0x34d4c>
  438574:	mov	w1, #0x4                   	// #4
  438578:	mov	x0, x19
  43857c:	bl	4315c0 <ferror@plt+0x2dd20>
  438580:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  438584:	mov	x2, x0
  438588:	add	x1, x1, #0x5fa
  43858c:	b	4385ec <ferror@plt+0x34d4c>
  438590:	mov	w1, #0x4                   	// #4
  438594:	mov	x0, x19
  438598:	mov	w2, wzr
  43859c:	bl	431554 <ferror@plt+0x2dcb4>
  4385a0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4385a4:	mov	x2, x0
  4385a8:	add	x1, x1, #0x58f
  4385ac:	b	4385ec <ferror@plt+0x34d4c>
  4385b0:	mov	w1, #0x1                   	// #1
  4385b4:	mov	x0, x19
  4385b8:	mov	w2, wzr
  4385bc:	bl	431554 <ferror@plt+0x2dcb4>
  4385c0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4385c4:	mov	x2, x0
  4385c8:	add	x1, x1, #0x57b
  4385cc:	b	4385ec <ferror@plt+0x34d4c>
  4385d0:	mov	w1, #0x2                   	// #2
  4385d4:	mov	x0, x19
  4385d8:	mov	w2, wzr
  4385dc:	bl	431554 <ferror@plt+0x2dcb4>
  4385e0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4385e4:	mov	x2, x0
  4385e8:	add	x1, x1, #0x599
  4385ec:	mov	x0, x19
  4385f0:	bl	431f48 <ferror@plt+0x2e6a8>
  4385f4:	str	x0, [x20]
  4385f8:	b	438170 <ferror@plt+0x348d0>
  4385fc:	bl	4033f0 <abort@plt>
  438600:	stp	x29, x30, [sp, #-48]!
  438604:	stp	x20, x19, [sp, #32]
  438608:	ldr	w20, [x1]
  43860c:	str	x21, [sp, #16]
  438610:	mov	x29, sp
  438614:	tbnz	w20, #31, 4386e0 <ferror@plt+0x34e40>
  438618:	ldr	w8, [x0, #128]
  43861c:	cmp	w20, w8
  438620:	b.cs	4386e0 <ferror@plt+0x34e40>  // b.hs, b.nlast
  438624:	ldr	w19, [x1, #4]
  438628:	tbnz	w19, #31, 43870c <ferror@plt+0x34e6c>
  43862c:	ldr	x8, [x0, #136]
  438630:	add	x20, x8, x20, lsl #3
  438634:	ldr	x8, [x20]
  438638:	cmp	x8, #0x0
  43863c:	cset	w9, eq  // eq = none
  438640:	cmp	w19, #0x10
  438644:	b.ge	4386b0 <ferror@plt+0x34e10>  // b.tcont
  438648:	mov	w21, w19
  43864c:	cbz	w9, 438678 <ferror@plt+0x34dd8>
  438650:	mov	w0, #0x88                  	// #136
  438654:	bl	403290 <xmalloc@plt>
  438658:	movi	v0.2d, #0x0
  43865c:	str	x0, [x20]
  438660:	stp	q0, q0, [x0]
  438664:	stp	q0, q0, [x0, #32]
  438668:	stp	q0, q0, [x0, #64]
  43866c:	stp	q0, q0, [x0, #96]
  438670:	str	xzr, [x0, #128]
  438674:	ldr	x8, [x20]
  438678:	add	x8, x8, w21, sxtw #3
  43867c:	add	x0, x8, #0x8
  438680:	ldp	x20, x19, [sp, #32]
  438684:	ldr	x21, [sp, #16]
  438688:	ldp	x29, x30, [sp], #48
  43868c:	ret
  438690:	mov	x20, x8
  438694:	ldr	x8, [x8]
  438698:	sub	w21, w19, #0x10
  43869c:	cmp	x8, #0x0
  4386a0:	cset	w9, eq  // eq = none
  4386a4:	cmp	w19, #0x1f
  4386a8:	mov	w19, w21
  4386ac:	b.le	43864c <ferror@plt+0x34dac>
  4386b0:	tbz	w9, #0, 438690 <ferror@plt+0x34df0>
  4386b4:	mov	w0, #0x88                  	// #136
  4386b8:	bl	403290 <xmalloc@plt>
  4386bc:	movi	v0.2d, #0x0
  4386c0:	str	x0, [x20]
  4386c4:	stp	q0, q0, [x0]
  4386c8:	stp	q0, q0, [x0, #32]
  4386cc:	stp	q0, q0, [x0, #64]
  4386d0:	stp	q0, q0, [x0, #96]
  4386d4:	str	xzr, [x0, #128]
  4386d8:	ldr	x8, [x20]
  4386dc:	b	438690 <ferror@plt+0x34df0>
  4386e0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4386e4:	ldr	x19, [x8, #3792]
  4386e8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4386ec:	add	x1, x1, #0x5c6
  4386f0:	mov	w2, #0x5                   	// #5
  4386f4:	mov	x0, xzr
  4386f8:	bl	403700 <dcgettext@plt>
  4386fc:	mov	x1, x0
  438700:	mov	x0, x19
  438704:	mov	w2, w20
  438708:	b	438734 <ferror@plt+0x34e94>
  43870c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  438710:	ldr	x20, [x8, #3792]
  438714:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438718:	add	x1, x1, #0x5e8
  43871c:	mov	w2, #0x5                   	// #5
  438720:	mov	x0, xzr
  438724:	bl	403700 <dcgettext@plt>
  438728:	mov	x1, x0
  43872c:	mov	x0, x20
  438730:	mov	w2, w19
  438734:	bl	403880 <fprintf@plt>
  438738:	mov	x0, xzr
  43873c:	b	438680 <ferror@plt+0x34de0>
  438740:	stp	x29, x30, [sp, #-64]!
  438744:	add	w8, w3, #0x1
  438748:	stp	x22, x21, [sp, #32]
  43874c:	mov	x22, x0
  438750:	sxtw	x0, w8
  438754:	stp	x24, x23, [sp, #16]
  438758:	stp	x20, x19, [sp, #48]
  43875c:	mov	x29, sp
  438760:	mov	w20, w4
  438764:	mov	w23, w3
  438768:	mov	x24, x2
  43876c:	mov	x19, x1
  438770:	bl	403290 <xmalloc@plt>
  438774:	sxtw	x23, w23
  438778:	mov	x1, x24
  43877c:	mov	x2, x23
  438780:	mov	x21, x0
  438784:	bl	402f70 <memcpy@plt>
  438788:	mov	x0, x22
  43878c:	mov	x1, x21
  438790:	mov	w2, wzr
  438794:	strb	wzr, [x21, x23]
  438798:	bl	4321f4 <ferror@plt+0x2e954>
  43879c:	cbz	x0, 4387b0 <ferror@plt+0x34f10>
  4387a0:	mov	x23, x0
  4387a4:	mov	x0, x21
  4387a8:	bl	403510 <free@plt>
  4387ac:	b	438840 <ferror@plt+0x34fa0>
  4387b0:	ldr	x23, [x19, #416]
  4387b4:	cbz	x23, 4387fc <ferror@plt+0x34f5c>
  4387b8:	ldrb	w24, [x21]
  4387bc:	b	4387c8 <ferror@plt+0x34f28>
  4387c0:	ldr	x23, [x23]
  4387c4:	cbz	x23, 4387fc <ferror@plt+0x34f5c>
  4387c8:	ldr	x0, [x23, #8]
  4387cc:	ldrb	w8, [x0]
  4387d0:	cmp	w8, w24
  4387d4:	b.ne	4387c0 <ferror@plt+0x34f20>  // b.any
  4387d8:	mov	x1, x21
  4387dc:	bl	4034a0 <strcmp@plt>
  4387e0:	cbnz	w0, 4387c0 <ferror@plt+0x34f20>
  4387e4:	ldr	w8, [x23, #16]
  4387e8:	cbnz	w8, 4387f0 <ferror@plt+0x34f50>
  4387ec:	str	w20, [x23, #16]
  4387f0:	mov	x0, x21
  4387f4:	bl	403510 <free@plt>
  4387f8:	b	43883c <ferror@plt+0x34f9c>
  4387fc:	mov	w0, #0x28                  	// #40
  438800:	bl	403290 <xmalloc@plt>
  438804:	movi	v0.2d, #0x0
  438808:	str	xzr, [x0, #32]
  43880c:	stp	q0, q0, [x0]
  438810:	ldr	x8, [x19, #416]
  438814:	mov	x1, x0
  438818:	mov	x23, x0
  43881c:	str	w20, [x0, #16]
  438820:	stp	x8, x21, [x0]
  438824:	str	xzr, [x1, #24]!
  438828:	mov	x0, x22
  43882c:	mov	x2, x21
  438830:	bl	4314d0 <ferror@plt+0x2dc30>
  438834:	str	x0, [x23, #32]
  438838:	str	x23, [x19, #416]
  43883c:	ldr	x23, [x23, #32]
  438840:	mov	x0, x23
  438844:	ldp	x20, x19, [sp, #48]
  438848:	ldp	x22, x21, [sp, #32]
  43884c:	ldp	x24, x23, [sp, #16]
  438850:	ldp	x29, x30, [sp], #64
  438854:	ret
  438858:	stp	x29, x30, [sp, #-96]!
  43885c:	stp	x26, x25, [sp, #32]
  438860:	stp	x24, x23, [sp, #48]
  438864:	stp	x22, x21, [sp, #64]
  438868:	stp	x20, x19, [sp, #80]
  43886c:	str	xzr, [x3]
  438870:	ldr	x19, [x2]
  438874:	str	x27, [sp, #16]
  438878:	mov	x29, sp
  43887c:	cmp	x19, x4
  438880:	b.cs	438b0c <ferror@plt+0x3526c>  // b.hs, b.nlast
  438884:	ldrb	w8, [x19]
  438888:	cmp	w8, #0x76
  43888c:	b.ne	438ae0 <ferror@plt+0x35240>  // b.any
  438890:	add	x8, x19, #0x1
  438894:	str	x8, [x2]
  438898:	ldrb	w25, [x19, #1]
  43889c:	mov	x22, x2
  4388a0:	cbz	w25, 438ae0 <ferror@plt+0x35240>
  4388a4:	mov	x23, x4
  4388a8:	mov	x20, x3
  4388ac:	add	x8, x19, #0x2
  4388b0:	mov	x2, xzr
  4388b4:	mov	x3, x22
  4388b8:	mov	x4, xzr
  4388bc:	mov	x5, x23
  4388c0:	mov	x24, x1
  4388c4:	mov	x21, x0
  4388c8:	str	x8, [x22]
  4388cc:	bl	435004 <ferror@plt+0x31764>
  4388d0:	cbz	x0, 438b10 <ferror@plt+0x35270>
  4388d4:	cmp	w25, #0x66
  4388d8:	b.eq	438910 <ferror@plt+0x35070>  // b.none
  4388dc:	cmp	w25, #0x62
  4388e0:	b.ne	4389b0 <ferror@plt+0x35110>  // b.any
  4388e4:	mov	x1, x0
  4388e8:	mov	x0, x21
  4388ec:	bl	4323f8 <ferror@plt+0x2eb58>
  4388f0:	mov	x1, x0
  4388f4:	cbz	x0, 438a04 <ferror@plt+0x35164>
  4388f8:	adrp	x0, 44e000 <warn@@Base+0x10fcc>
  4388fc:	add	x0, x0, #0x6fc
  438900:	mov	x2, xzr
  438904:	bl	403200 <concat@plt>
  438908:	mov	x25, x0
  43890c:	b	438918 <ferror@plt+0x35078>
  438910:	adrp	x25, 44e000 <warn@@Base+0x10fcc>
  438914:	add	x25, x25, #0x6e0
  438918:	ldr	x8, [x22]
  43891c:	ldrb	w9, [x8]
  438920:	cmp	w9, #0x3a
  438924:	b.ne	438ae0 <ferror@plt+0x35240>  // b.any
  438928:	add	x8, x8, #0x1
  43892c:	mov	x0, x21
  438930:	mov	x1, x24
  438934:	mov	x2, xzr
  438938:	mov	x3, x22
  43893c:	mov	x4, xzr
  438940:	mov	x5, x23
  438944:	str	x8, [x22]
  438948:	bl	435004 <ferror@plt+0x31764>
  43894c:	ldr	x8, [x22]
  438950:	ldrb	w9, [x8]
  438954:	cmp	w9, #0x2c
  438958:	b.ne	438ae0 <ferror@plt+0x35240>  // b.any
  43895c:	add	x26, x8, #0x1
  438960:	mov	x24, x0
  438964:	cmp	x26, x23
  438968:	str	x26, [x22]
  43896c:	b.cs	438a9c <ferror@plt+0x351fc>  // b.hs, b.nlast
  438970:	ldrb	w8, [x26]
  438974:	cbz	w8, 438a9c <ferror@plt+0x351fc>
  438978:	bl	4037d0 <__errno_location@plt>
  43897c:	mov	x23, x0
  438980:	str	wzr, [x0]
  438984:	mov	x0, x26
  438988:	mov	x1, x22
  43898c:	mov	w2, wzr
  438990:	bl	402fc0 <strtoul@plt>
  438994:	mov	x3, x0
  438998:	cmn	x0, #0x1
  43899c:	b.ne	438aa0 <ferror@plt+0x35200>  // b.any
  4389a0:	ldr	w8, [x23]
  4389a4:	cbnz	w8, 438a54 <ferror@plt+0x351b4>
  4389a8:	mov	x3, #0xffffffffffffffff    	// #-1
  4389ac:	b	438aa0 <ferror@plt+0x35200>
  4389b0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4389b4:	add	x1, x1, #0x701
  4389b8:	mov	w2, #0x5                   	// #5
  4389bc:	mov	x0, xzr
  4389c0:	bl	403700 <dcgettext@plt>
  4389c4:	adrp	x8, 465000 <_sch_istable+0x1c50>
  4389c8:	ldr	x25, [x8, #3792]
  4389cc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4389d0:	mov	x26, x0
  4389d4:	add	x1, x1, #0x490
  4389d8:	mov	w2, #0x5                   	// #5
  4389dc:	mov	x0, xzr
  4389e0:	bl	403700 <dcgettext@plt>
  4389e4:	mov	x1, x0
  4389e8:	mov	x0, x25
  4389ec:	mov	x2, x26
  4389f0:	mov	x3, x19
  4389f4:	bl	403880 <fprintf@plt>
  4389f8:	adrp	x25, 44e000 <warn@@Base+0x10fcc>
  4389fc:	add	x25, x25, #0x71f
  438a00:	b	438918 <ferror@plt+0x35078>
  438a04:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438a08:	add	x1, x1, #0x6e7
  438a0c:	mov	w2, #0x5                   	// #5
  438a10:	bl	403700 <dcgettext@plt>
  438a14:	adrp	x8, 465000 <_sch_istable+0x1c50>
  438a18:	ldr	x25, [x8, #3792]
  438a1c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438a20:	mov	x26, x0
  438a24:	add	x1, x1, #0x490
  438a28:	mov	w2, #0x5                   	// #5
  438a2c:	mov	x0, xzr
  438a30:	bl	403700 <dcgettext@plt>
  438a34:	mov	x1, x0
  438a38:	mov	x0, x25
  438a3c:	mov	x2, x26
  438a40:	mov	x3, x19
  438a44:	bl	403880 <fprintf@plt>
  438a48:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438a4c:	add	x1, x1, #0x6f8
  438a50:	b	4388f8 <ferror@plt+0x35058>
  438a54:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438a58:	add	x1, x1, #0x4c3
  438a5c:	mov	w2, #0x5                   	// #5
  438a60:	mov	x0, xzr
  438a64:	bl	403700 <dcgettext@plt>
  438a68:	adrp	x8, 465000 <_sch_istable+0x1c50>
  438a6c:	ldr	x23, [x8, #3792]
  438a70:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438a74:	mov	x27, x0
  438a78:	add	x1, x1, #0x490
  438a7c:	mov	w2, #0x5                   	// #5
  438a80:	mov	x0, xzr
  438a84:	bl	403700 <dcgettext@plt>
  438a88:	mov	x1, x0
  438a8c:	mov	x0, x23
  438a90:	mov	x2, x27
  438a94:	mov	x3, x26
  438a98:	bl	403880 <fprintf@plt>
  438a9c:	mov	x3, xzr
  438aa0:	ldr	x8, [x22]
  438aa4:	ldrb	w9, [x8]
  438aa8:	cmp	w9, #0x3b
  438aac:	b.ne	438ae0 <ferror@plt+0x35240>  // b.any
  438ab0:	add	x8, x8, #0x1
  438ab4:	mov	w5, #0x2                   	// #2
  438ab8:	mov	x0, x21
  438abc:	mov	x1, x25
  438ac0:	mov	x2, x24
  438ac4:	mov	x4, xzr
  438ac8:	str	x8, [x22]
  438acc:	bl	431db4 <ferror@plt+0x2e514>
  438ad0:	cmp	x0, #0x0
  438ad4:	str	x0, [x20]
  438ad8:	cset	w0, ne  // ne = any
  438adc:	b	438b10 <ferror@plt+0x35270>
  438ae0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  438ae4:	ldr	x20, [x8, #3792]
  438ae8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438aec:	add	x1, x1, #0x482
  438af0:	mov	w2, #0x5                   	// #5
  438af4:	mov	x0, xzr
  438af8:	bl	403700 <dcgettext@plt>
  438afc:	mov	x1, x0
  438b00:	mov	x0, x20
  438b04:	mov	x2, x19
  438b08:	bl	403880 <fprintf@plt>
  438b0c:	mov	w0, wzr
  438b10:	ldp	x20, x19, [sp, #80]
  438b14:	ldp	x22, x21, [sp, #64]
  438b18:	ldp	x24, x23, [sp, #48]
  438b1c:	ldp	x26, x25, [sp, #32]
  438b20:	ldr	x27, [sp, #16]
  438b24:	ldp	x29, x30, [sp], #96
  438b28:	ret
  438b2c:	sub	sp, sp, #0x70
  438b30:	stp	x29, x30, [sp, #16]
  438b34:	stp	x28, x27, [sp, #32]
  438b38:	stp	x26, x25, [sp, #48]
  438b3c:	stp	x24, x23, [sp, #64]
  438b40:	stp	x22, x21, [sp, #80]
  438b44:	stp	x20, x19, [sp, #96]
  438b48:	ldr	x20, [x2]
  438b4c:	add	x29, sp, #0x10
  438b50:	cmp	x20, x6
  438b54:	b.cs	438f0c <ferror@plt+0x3566c>  // b.hs, b.nlast
  438b58:	sub	x21, x3, x20
  438b5c:	add	w8, w21, #0x1
  438b60:	mov	x22, x0
  438b64:	sxtw	x0, w8
  438b68:	mov	x26, x6
  438b6c:	mov	x27, x5
  438b70:	mov	x28, x3
  438b74:	mov	x23, x2
  438b78:	mov	x25, x1
  438b7c:	str	x4, [sp, #8]
  438b80:	bl	403290 <xmalloc@plt>
  438b84:	sxtw	x24, w21
  438b88:	mov	x1, x20
  438b8c:	mov	x2, x24
  438b90:	mov	x19, x0
  438b94:	bl	402f70 <memcpy@plt>
  438b98:	add	x8, x28, #0x1
  438b9c:	strb	wzr, [x19, x24]
  438ba0:	str	x8, [x23]
  438ba4:	ldrb	w8, [x28, #1]
  438ba8:	mov	w24, wzr
  438bac:	cmp	w8, #0x2f
  438bb0:	b.ne	438c78 <ferror@plt+0x353d8>  // b.any
  438bb4:	add	x8, x28, #0x2
  438bb8:	str	x8, [x23]
  438bbc:	ldrb	w9, [x28, #2]
  438bc0:	cmp	w9, #0x30
  438bc4:	b.le	438be0 <ferror@plt+0x35340>
  438bc8:	cmp	w9, #0x32
  438bcc:	b.eq	438c6c <ferror@plt+0x353cc>  // b.none
  438bd0:	cmp	w9, #0x31
  438bd4:	b.ne	438c20 <ferror@plt+0x35380>  // b.any
  438bd8:	mov	w24, #0x1                   	// #1
  438bdc:	b	438c70 <ferror@plt+0x353d0>
  438be0:	b.ne	438bec <ferror@plt+0x3534c>  // b.any
  438be4:	mov	w24, #0x2                   	// #2
  438be8:	b	438c70 <ferror@plt+0x353d0>
  438bec:	cbnz	w9, 438c20 <ferror@plt+0x35380>
  438bf0:	adrp	x8, 465000 <_sch_istable+0x1c50>
  438bf4:	ldr	x19, [x8, #3792]
  438bf8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438bfc:	add	x1, x1, #0x482
  438c00:	mov	w2, #0x5                   	// #5
  438c04:	mov	x0, xzr
  438c08:	bl	403700 <dcgettext@plt>
  438c0c:	mov	x1, x0
  438c10:	mov	x0, x19
  438c14:	mov	x2, x20
  438c18:	bl	403880 <fprintf@plt>
  438c1c:	b	438f0c <ferror@plt+0x3566c>
  438c20:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438c24:	add	x1, x1, #0x738
  438c28:	mov	w2, #0x5                   	// #5
  438c2c:	mov	x0, xzr
  438c30:	bl	403700 <dcgettext@plt>
  438c34:	adrp	x8, 465000 <_sch_istable+0x1c50>
  438c38:	ldr	x24, [x8, #3792]
  438c3c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438c40:	mov	x28, x0
  438c44:	add	x1, x1, #0x490
  438c48:	mov	w2, #0x5                   	// #5
  438c4c:	mov	x0, xzr
  438c50:	bl	403700 <dcgettext@plt>
  438c54:	mov	x1, x0
  438c58:	mov	x0, x24
  438c5c:	mov	x2, x28
  438c60:	mov	x3, x20
  438c64:	bl	403880 <fprintf@plt>
  438c68:	ldr	x8, [x23]
  438c6c:	mov	w24, wzr
  438c70:	add	x8, x8, #0x1
  438c74:	str	x8, [x23]
  438c78:	mov	x0, x22
  438c7c:	mov	x1, x25
  438c80:	mov	x2, xzr
  438c84:	mov	x3, x23
  438c88:	mov	x4, xzr
  438c8c:	mov	x5, x26
  438c90:	bl	435004 <ferror@plt+0x31764>
  438c94:	cbz	x0, 438f04 <ferror@plt+0x35664>
  438c98:	ldr	x8, [x23]
  438c9c:	mov	x25, x0
  438ca0:	ldrb	w9, [x8]
  438ca4:	cmp	w9, #0x2c
  438ca8:	b.eq	438d2c <ferror@plt+0x3548c>  // b.none
  438cac:	cmp	w9, #0x3a
  438cb0:	b.ne	438ed8 <ferror@plt+0x35638>  // b.any
  438cb4:	add	x26, x8, #0x1
  438cb8:	mov	w1, #0x3b                  	// #59
  438cbc:	mov	x0, x26
  438cc0:	str	x26, [x23]
  438cc4:	bl	403560 <strchr@plt>
  438cc8:	cbz	x0, 438d7c <ferror@plt+0x354dc>
  438ccc:	sub	x21, x0, x26
  438cd0:	add	w8, w21, #0x1
  438cd4:	mov	x28, x0
  438cd8:	sxtw	x0, w8
  438cdc:	bl	403290 <xmalloc@plt>
  438ce0:	sxtw	x21, w21
  438ce4:	mov	x1, x26
  438ce8:	mov	x2, x21
  438cec:	mov	x20, x0
  438cf0:	bl	402f70 <memcpy@plt>
  438cf4:	add	x8, x28, #0x1
  438cf8:	mov	x0, x22
  438cfc:	mov	x1, x19
  438d00:	mov	x2, x25
  438d04:	mov	x3, x20
  438d08:	mov	w4, w24
  438d0c:	strb	wzr, [x20, x21]
  438d10:	str	x8, [x23]
  438d14:	bl	431e04 <ferror@plt+0x2e564>
  438d18:	ldr	x8, [sp, #8]
  438d1c:	str	x0, [x8]
  438d20:	mov	w0, #0x1                   	// #1
  438d24:	str	w0, [x27]
  438d28:	b	438f10 <ferror@plt+0x35670>
  438d2c:	add	x28, x8, #0x1
  438d30:	cmp	x28, x26
  438d34:	str	x28, [x23]
  438d38:	b.cs	438ddc <ferror@plt+0x3553c>  // b.hs, b.nlast
  438d3c:	ldrb	w8, [x28]
  438d40:	cbz	w8, 438ddc <ferror@plt+0x3553c>
  438d44:	bl	4037d0 <__errno_location@plt>
  438d48:	mov	x21, x0
  438d4c:	str	wzr, [x0]
  438d50:	mov	x0, x28
  438d54:	mov	x1, x23
  438d58:	mov	w2, wzr
  438d5c:	bl	402fc0 <strtoul@plt>
  438d60:	mov	x27, x0
  438d64:	cmn	x0, #0x1
  438d68:	b.ne	438de0 <ferror@plt+0x35540>  // b.any
  438d6c:	ldr	w8, [x21]
  438d70:	cbnz	w8, 438d94 <ferror@plt+0x354f4>
  438d74:	mov	x27, #0xffffffffffffffff    	// #-1
  438d78:	b	438de0 <ferror@plt+0x35540>
  438d7c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  438d80:	ldr	x21, [x8, #3792]
  438d84:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438d88:	add	x1, x1, #0x482
  438d8c:	mov	w2, #0x5                   	// #5
  438d90:	b	438ef0 <ferror@plt+0x35650>
  438d94:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438d98:	add	x1, x1, #0x4c3
  438d9c:	mov	w2, #0x5                   	// #5
  438da0:	mov	x0, xzr
  438da4:	bl	403700 <dcgettext@plt>
  438da8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  438dac:	ldr	x21, [x8, #3792]
  438db0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438db4:	mov	x27, x0
  438db8:	add	x1, x1, #0x490
  438dbc:	mov	w2, #0x5                   	// #5
  438dc0:	mov	x0, xzr
  438dc4:	bl	403700 <dcgettext@plt>
  438dc8:	mov	x1, x0
  438dcc:	mov	x0, x21
  438dd0:	mov	x2, x27
  438dd4:	mov	x3, x28
  438dd8:	bl	403880 <fprintf@plt>
  438ddc:	mov	x27, xzr
  438de0:	ldr	x8, [x23]
  438de4:	ldrb	w9, [x8]
  438de8:	cmp	w9, #0x2c
  438dec:	b.ne	438ed8 <ferror@plt+0x35638>  // b.any
  438df0:	add	x28, x8, #0x1
  438df4:	cmp	x28, x26
  438df8:	str	x28, [x23]
  438dfc:	b.cs	438e88 <ferror@plt+0x355e8>  // b.hs, b.nlast
  438e00:	ldrb	w8, [x28]
  438e04:	cbz	w8, 438e88 <ferror@plt+0x355e8>
  438e08:	bl	4037d0 <__errno_location@plt>
  438e0c:	mov	x26, x0
  438e10:	str	wzr, [x0]
  438e14:	mov	x0, x28
  438e18:	mov	x1, x23
  438e1c:	mov	w2, wzr
  438e20:	bl	402fc0 <strtoul@plt>
  438e24:	mov	x4, x0
  438e28:	cmn	x0, #0x1
  438e2c:	b.ne	438e8c <ferror@plt+0x355ec>  // b.any
  438e30:	ldr	w8, [x26]
  438e34:	cbnz	w8, 438e40 <ferror@plt+0x355a0>
  438e38:	mov	x4, #0xffffffffffffffff    	// #-1
  438e3c:	b	438e8c <ferror@plt+0x355ec>
  438e40:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438e44:	add	x1, x1, #0x4c3
  438e48:	mov	w2, #0x5                   	// #5
  438e4c:	mov	x0, xzr
  438e50:	bl	403700 <dcgettext@plt>
  438e54:	adrp	x8, 465000 <_sch_istable+0x1c50>
  438e58:	ldr	x21, [x8, #3792]
  438e5c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438e60:	mov	x26, x0
  438e64:	add	x1, x1, #0x490
  438e68:	mov	w2, #0x5                   	// #5
  438e6c:	mov	x0, xzr
  438e70:	bl	403700 <dcgettext@plt>
  438e74:	mov	x1, x0
  438e78:	mov	x0, x21
  438e7c:	mov	x2, x26
  438e80:	mov	x3, x28
  438e84:	bl	403880 <fprintf@plt>
  438e88:	mov	x4, xzr
  438e8c:	ldr	x8, [x23]
  438e90:	ldrb	w9, [x8]
  438e94:	cmp	w9, #0x3b
  438e98:	b.ne	438ed8 <ferror@plt+0x35638>  // b.any
  438e9c:	add	x8, x8, #0x1
  438ea0:	orr	x9, x4, x27
  438ea4:	str	x8, [x23]
  438ea8:	cmp	x9, #0x0
  438eac:	mov	w8, #0x3                   	// #3
  438eb0:	csel	w5, w8, w24, eq  // eq = none
  438eb4:	mov	x0, x22
  438eb8:	mov	x1, x19
  438ebc:	mov	x2, x25
  438ec0:	mov	x3, x27
  438ec4:	bl	431db4 <ferror@plt+0x2e514>
  438ec8:	ldr	x8, [sp, #8]
  438ecc:	str	x0, [x8]
  438ed0:	mov	w0, #0x1                   	// #1
  438ed4:	b	438f10 <ferror@plt+0x35670>
  438ed8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  438edc:	ldr	x21, [x8, #3792]
  438ee0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  438ee4:	add	x1, x1, #0x482
  438ee8:	mov	w2, #0x5                   	// #5
  438eec:	mov	x0, xzr
  438ef0:	bl	403700 <dcgettext@plt>
  438ef4:	mov	x1, x0
  438ef8:	mov	x0, x21
  438efc:	mov	x2, x20
  438f00:	bl	403880 <fprintf@plt>
  438f04:	mov	x0, x19
  438f08:	bl	403510 <free@plt>
  438f0c:	mov	w0, wzr
  438f10:	ldp	x20, x19, [sp, #96]
  438f14:	ldp	x22, x21, [sp, #80]
  438f18:	ldp	x24, x23, [sp, #64]
  438f1c:	ldp	x26, x25, [sp, #48]
  438f20:	ldp	x28, x27, [sp, #32]
  438f24:	ldp	x29, x30, [sp, #16]
  438f28:	add	sp, sp, #0x70
  438f2c:	ret
  438f30:	sub	sp, sp, #0x70
  438f34:	stp	x24, x23, [sp, #64]
  438f38:	mov	x23, x0
  438f3c:	mov	w0, #0x50                  	// #80
  438f40:	stp	x29, x30, [sp, #16]
  438f44:	stp	x28, x27, [sp, #32]
  438f48:	stp	x26, x25, [sp, #48]
  438f4c:	stp	x22, x21, [sp, #80]
  438f50:	stp	x20, x19, [sp, #96]
  438f54:	add	x29, sp, #0x10
  438f58:	mov	x20, x3
  438f5c:	mov	x21, x2
  438f60:	mov	x22, x1
  438f64:	bl	403290 <xmalloc@plt>
  438f68:	mov	x19, x0
  438f6c:	mov	w25, wzr
  438f70:	str	wzr, [x20]
  438f74:	cbz	x21, 438ffc <ferror@plt+0x3575c>
  438f78:	mov	w26, #0xa                   	// #10
  438f7c:	mov	w27, #0x1                   	// #1
  438f80:	b	438f94 <ferror@plt+0x356f4>
  438f84:	str	x24, [x19, w25, uxtw #3]
  438f88:	mov	w25, w28
  438f8c:	ldr	x21, [x21, #24]
  438f90:	cbz	x21, 438ffc <ferror@plt+0x3575c>
  438f94:	ldr	w8, [x21]
  438f98:	cmp	w8, #0x2e
  438f9c:	b.ne	439004 <ferror@plt+0x35764>  // b.any
  438fa0:	ldr	x2, [x21, #16]
  438fa4:	cbz	x2, 438ffc <ferror@plt+0x3575c>
  438fa8:	sub	x4, x29, #0x4
  438fac:	mov	x0, x23
  438fb0:	mov	x1, x22
  438fb4:	mov	x3, xzr
  438fb8:	bl	43905c <ferror@plt+0x357bc>
  438fbc:	cbz	x0, 438fe8 <ferror@plt+0x35748>
  438fc0:	add	w28, w25, #0x1
  438fc4:	mov	x24, x0
  438fc8:	cmp	w28, w26
  438fcc:	b.cc	438f84 <ferror@plt+0x356e4>  // b.lo, b.ul, b.last
  438fd0:	add	w26, w26, #0xa
  438fd4:	lsl	x1, x26, #3
  438fd8:	mov	x0, x19
  438fdc:	bl	4031e0 <xrealloc@plt>
  438fe0:	mov	x19, x0
  438fe4:	b	438f84 <ferror@plt+0x356e4>
  438fe8:	ldur	w8, [x29, #-4]
  438fec:	cbz	w8, 43902c <ferror@plt+0x3578c>
  438ff0:	str	w27, [x20]
  438ff4:	ldr	x21, [x21, #24]
  438ff8:	cbnz	x21, 438f94 <ferror@plt+0x356f4>
  438ffc:	str	xzr, [x19, w25, uxtw #3]
  439000:	b	439038 <ferror@plt+0x35798>
  439004:	adrp	x8, 465000 <_sch_istable+0x1c50>
  439008:	ldr	x20, [x8, #3792]
  43900c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439010:	add	x1, x1, #0x815
  439014:	mov	w2, #0x5                   	// #5
  439018:	mov	x0, xzr
  43901c:	bl	403700 <dcgettext@plt>
  439020:	mov	x1, x0
  439024:	mov	x0, x20
  439028:	bl	403880 <fprintf@plt>
  43902c:	mov	x0, x19
  439030:	bl	403510 <free@plt>
  439034:	mov	x19, xzr
  439038:	mov	x0, x19
  43903c:	ldp	x20, x19, [sp, #96]
  439040:	ldp	x22, x21, [sp, #80]
  439044:	ldp	x24, x23, [sp, #64]
  439048:	ldp	x26, x25, [sp, #48]
  43904c:	ldp	x28, x27, [sp, #32]
  439050:	ldp	x29, x30, [sp, #16]
  439054:	add	sp, sp, #0x70
  439058:	ret
  43905c:	sub	sp, sp, #0x50
  439060:	stp	x22, x21, [sp, #48]
  439064:	stp	x20, x19, [sp, #64]
  439068:	mov	x21, x4
  43906c:	mov	x22, x2
  439070:	mov	x20, x1
  439074:	mov	x19, x0
  439078:	stp	x29, x30, [sp, #16]
  43907c:	stp	x24, x23, [sp, #32]
  439080:	add	x29, sp, #0x10
  439084:	cbz	x4, 43908c <ferror@plt+0x357ec>
  439088:	str	wzr, [x21]
  43908c:	ldr	w8, [x22]
  439090:	cmp	w8, #0x29
  439094:	b.hi	439440 <ferror@plt+0x35ba0>  // b.pmore
  439098:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  43909c:	add	x9, x9, #0x24c
  4390a0:	adr	x10, 4390b0 <ferror@plt+0x35810>
  4390a4:	ldrb	w11, [x9, x8]
  4390a8:	add	x10, x10, x11, lsl #2
  4390ac:	br	x10
  4390b0:	ldr	x2, [x22, #16]
  4390b4:	mov	x0, x19
  4390b8:	mov	x1, x20
  4390bc:	mov	x3, xzr
  4390c0:	mov	x4, xzr
  4390c4:	bl	43905c <ferror@plt+0x357bc>
  4390c8:	mov	x21, x0
  4390cc:	cbz	x0, 43955c <ferror@plt+0x35cbc>
  4390d0:	ldr	w8, [x22]
  4390d4:	sub	w8, w8, #0x19
  4390d8:	cmp	w8, #0xa
  4390dc:	b.hi	43967c <ferror@plt+0x35ddc>  // b.pmore
  4390e0:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  4390e4:	add	x9, x9, #0x276
  4390e8:	adr	x10, 4390f8 <ferror@plt+0x35858>
  4390ec:	ldrh	w11, [x9, x8, lsl #1]
  4390f0:	add	x10, x10, x11, lsl #2
  4390f4:	br	x10
  4390f8:	mov	x0, x19
  4390fc:	mov	x1, x21
  439100:	ldp	x20, x19, [sp, #64]
  439104:	ldp	x22, x21, [sp, #48]
  439108:	ldp	x24, x23, [sp, #32]
  43910c:	ldp	x29, x30, [sp, #16]
  439110:	add	sp, sp, #0x50
  439114:	b	431b3c <ferror@plt+0x2e29c>
  439118:	add	x3, sp, #0x8
  43911c:	mov	w0, #0x3                   	// #3
  439120:	mov	w2, #0x14                  	// #20
  439124:	mov	x1, x22
  439128:	bl	402f90 <cplus_demangle_print@plt>
  43912c:	cbz	x0, 439578 <ferror@plt+0x35cd8>
  439130:	mov	x22, x0
  439134:	bl	402fd0 <strlen@plt>
  439138:	mov	x3, x0
  43913c:	mov	w4, #0x9                   	// #9
  439140:	mov	x0, x19
  439144:	mov	x1, x20
  439148:	mov	x2, x22
  43914c:	bl	438740 <ferror@plt+0x34ea0>
  439150:	mov	x21, x0
  439154:	mov	x0, x22
  439158:	b	439558 <ferror@plt+0x35cb8>
  43915c:	cbz	x3, 4391d4 <ferror@plt+0x35934>
  439160:	mov	x0, x19
  439164:	mov	x1, x3
  439168:	bl	4325a8 <ferror@plt+0x2ed08>
  43916c:	cbz	x0, 4391d4 <ferror@plt+0x35934>
  439170:	ldr	x1, [x0]
  439174:	cbz	x1, 4391d4 <ferror@plt+0x35934>
  439178:	add	x24, x0, #0x8
  43917c:	b	439188 <ferror@plt+0x358e8>
  439180:	ldr	x1, [x24], #8
  439184:	cbz	x1, 4391d4 <ferror@plt+0x35934>
  439188:	mov	x0, x19
  43918c:	bl	4325ec <ferror@plt+0x2ed4c>
  439190:	mov	x21, x0
  439194:	cbz	x0, 43955c <ferror@plt+0x35cbc>
  439198:	mov	x0, x19
  43919c:	mov	x1, x21
  4391a0:	bl	4323f8 <ferror@plt+0x2eb58>
  4391a4:	cbz	x0, 439180 <ferror@plt+0x358e0>
  4391a8:	mov	x23, x0
  4391ac:	bl	402fd0 <strlen@plt>
  4391b0:	ldr	w8, [x22, #24]
  4391b4:	cmp	w8, w0
  4391b8:	b.ne	439180 <ferror@plt+0x358e0>  // b.any
  4391bc:	ldr	x1, [x22, #16]
  4391c0:	sxtw	x2, w0
  4391c4:	mov	x0, x23
  4391c8:	bl	403210 <strncmp@plt>
  4391cc:	cbnz	w0, 439180 <ferror@plt+0x358e0>
  4391d0:	b	43955c <ferror@plt+0x35cbc>
  4391d4:	ldr	x2, [x22, #16]
  4391d8:	ldr	w3, [x22, #24]
  4391dc:	mov	x0, x19
  4391e0:	mov	x1, x20
  4391e4:	ldp	x20, x19, [sp, #64]
  4391e8:	ldp	x22, x21, [sp, #48]
  4391ec:	ldp	x24, x23, [sp, #32]
  4391f0:	ldp	x29, x30, [sp, #16]
  4391f4:	mov	w4, wzr
  4391f8:	add	sp, sp, #0x50
  4391fc:	b	438740 <ferror@plt+0x34ea0>
  439200:	ldr	x2, [x22, #16]
  439204:	mov	x0, x19
  439208:	mov	x1, x20
  43920c:	mov	x4, xzr
  439210:	bl	43905c <ferror@plt+0x357bc>
  439214:	cbz	x0, 43952c <ferror@plt+0x35c8c>
  439218:	mov	x3, x0
  43921c:	ldr	x2, [x22, #24]
  439220:	mov	x0, x19
  439224:	mov	x1, x20
  439228:	ldp	x20, x19, [sp, #64]
  43922c:	ldp	x22, x21, [sp, #48]
  439230:	ldp	x24, x23, [sp, #32]
  439234:	ldp	x29, x30, [sp, #16]
  439238:	mov	x4, xzr
  43923c:	add	sp, sp, #0x50
  439240:	b	43905c <ferror@plt+0x357bc>
  439244:	add	x3, sp, #0x8
  439248:	mov	w0, #0x3                   	// #3
  43924c:	mov	w2, #0x14                  	// #20
  439250:	mov	x1, x22
  439254:	bl	402f90 <cplus_demangle_print@plt>
  439258:	cbz	x0, 43958c <ferror@plt+0x35cec>
  43925c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439260:	add	x1, x1, #0x4f2
  439264:	mov	x20, x0
  439268:	bl	4034a0 <strcmp@plt>
  43926c:	cbz	w0, 4394d4 <ferror@plt+0x35c34>
  439270:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439274:	add	x1, x1, #0x8ac
  439278:	mov	x0, x20
  43927c:	bl	4034a0 <strcmp@plt>
  439280:	cbz	w0, 439534 <ferror@plt+0x35c94>
  439284:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439288:	add	x1, x1, #0x4f9
  43928c:	mov	x0, x20
  439290:	bl	4034a0 <strcmp@plt>
  439294:	cbz	w0, 4394d4 <ferror@plt+0x35c34>
  439298:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43929c:	add	x1, x1, #0x520
  4392a0:	mov	x0, x20
  4392a4:	bl	4034a0 <strcmp@plt>
  4392a8:	cbz	w0, 439544 <ferror@plt+0x35ca4>
  4392ac:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4392b0:	add	x1, x1, #0x51b
  4392b4:	mov	x0, x20
  4392b8:	bl	4034a0 <strcmp@plt>
  4392bc:	cbz	w0, 439544 <ferror@plt+0x35ca4>
  4392c0:	adrp	x1, 451000 <warn@@Base+0x13fcc>
  4392c4:	add	x1, x1, #0xf36
  4392c8:	mov	x0, x20
  4392cc:	bl	4034a0 <strcmp@plt>
  4392d0:	cbz	w0, 4395b8 <ferror@plt+0x35d18>
  4392d4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4392d8:	add	x1, x1, #0x8b1
  4392dc:	mov	x0, x20
  4392e0:	bl	4034a0 <strcmp@plt>
  4392e4:	cbz	w0, 4395c0 <ferror@plt+0x35d20>
  4392e8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4392ec:	add	x1, x1, #0x4f0
  4392f0:	mov	x0, x20
  4392f4:	bl	4034a0 <strcmp@plt>
  4392f8:	cbz	w0, 4395c8 <ferror@plt+0x35d28>
  4392fc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439300:	add	x1, x1, #0x676
  439304:	mov	x0, x20
  439308:	bl	4034a0 <strcmp@plt>
  43930c:	cbz	w0, 4395d0 <ferror@plt+0x35d30>
  439310:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439314:	add	x1, x1, #0x66d
  439318:	mov	x0, x20
  43931c:	bl	4034a0 <strcmp@plt>
  439320:	cbz	w0, 4395d8 <ferror@plt+0x35d38>
  439324:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439328:	add	x1, x1, #0x516
  43932c:	mov	x0, x20
  439330:	bl	4034a0 <strcmp@plt>
  439334:	cbz	w0, 4395d0 <ferror@plt+0x35d30>
  439338:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43933c:	add	x1, x1, #0x50d
  439340:	mov	x0, x20
  439344:	bl	4034a0 <strcmp@plt>
  439348:	cbz	w0, 4395d8 <ferror@plt+0x35d38>
  43934c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439350:	add	x1, x1, #0x8c5
  439354:	mov	x0, x20
  439358:	bl	4034a0 <strcmp@plt>
  43935c:	cbz	w0, 4395e8 <ferror@plt+0x35d48>
  439360:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439364:	add	x1, x1, #0x8bc
  439368:	mov	x0, x20
  43936c:	bl	4034a0 <strcmp@plt>
  439370:	cbz	w0, 4395f0 <ferror@plt+0x35d50>
  439374:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439378:	add	x1, x1, #0x507
  43937c:	mov	x0, x20
  439380:	bl	4034a0 <strcmp@plt>
  439384:	cbz	w0, 4395f8 <ferror@plt+0x35d58>
  439388:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43938c:	add	x1, x1, #0x4fe
  439390:	mov	x0, x20
  439394:	bl	4034a0 <strcmp@plt>
  439398:	cbz	w0, 439600 <ferror@plt+0x35d60>
  43939c:	adrp	x1, 451000 <warn@@Base+0x13fcc>
  4393a0:	add	x1, x1, #0xef7
  4393a4:	mov	x0, x20
  4393a8:	bl	4034a0 <strcmp@plt>
  4393ac:	cbz	w0, 439608 <ferror@plt+0x35d68>
  4393b0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4393b4:	add	x1, x1, #0x94e
  4393b8:	mov	x0, x20
  4393bc:	bl	4034a0 <strcmp@plt>
  4393c0:	cbz	w0, 4395d8 <ferror@plt+0x35d38>
  4393c4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4393c8:	add	x1, x1, #0x5a8
  4393cc:	mov	x0, x20
  4393d0:	bl	4034a0 <strcmp@plt>
  4393d4:	cbz	w0, 439614 <ferror@plt+0x35d74>
  4393d8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  4393dc:	add	x1, x1, #0x59f
  4393e0:	mov	x0, x20
  4393e4:	bl	4034a0 <strcmp@plt>
  4393e8:	cbz	w0, 43961c <ferror@plt+0x35d7c>
  4393ec:	adrp	x1, 442000 <warn@@Base+0x4fcc>
  4393f0:	add	x1, x1, #0x718
  4393f4:	mov	x0, x20
  4393f8:	bl	4034a0 <strcmp@plt>
  4393fc:	cbnz	w0, 439624 <ferror@plt+0x35d84>
  439400:	cbz	x21, 439650 <ferror@plt+0x35db0>
  439404:	mov	w9, #0x1                   	// #1
  439408:	mov	x8, xzr
  43940c:	str	w9, [x21]
  439410:	mov	x21, xzr
  439414:	b	439554 <ferror@plt+0x35cb4>
  439418:	ldr	x2, [x22, #16]
  43941c:	cbz	x2, 4394e8 <ferror@plt+0x35c48>
  439420:	mov	x0, x19
  439424:	mov	x1, x20
  439428:	mov	x3, xzr
  43942c:	mov	x4, xzr
  439430:	bl	43905c <ferror@plt+0x357bc>
  439434:	mov	x21, x0
  439438:	cbnz	x0, 4394f8 <ferror@plt+0x35c58>
  43943c:	b	43955c <ferror@plt+0x35cbc>
  439440:	adrp	x8, 465000 <_sch_istable+0x1c50>
  439444:	ldr	x19, [x8, #3792]
  439448:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43944c:	add	x1, x1, #0x83f
  439450:	mov	w2, #0x5                   	// #5
  439454:	mov	x0, xzr
  439458:	bl	403700 <dcgettext@plt>
  43945c:	ldr	w2, [x22]
  439460:	mov	x1, x0
  439464:	mov	x0, x19
  439468:	bl	403880 <fprintf@plt>
  43946c:	mov	x21, xzr
  439470:	b	43955c <ferror@plt+0x35cbc>
  439474:	mov	x0, x19
  439478:	mov	x1, x21
  43947c:	ldp	x20, x19, [sp, #64]
  439480:	ldp	x22, x21, [sp, #48]
  439484:	ldp	x24, x23, [sp, #32]
  439488:	ldp	x29, x30, [sp, #16]
  43948c:	add	sp, sp, #0x50
  439490:	b	431788 <ferror@plt+0x2dee8>
  439494:	mov	x0, x19
  439498:	mov	x1, x21
  43949c:	ldp	x20, x19, [sp, #64]
  4394a0:	ldp	x22, x21, [sp, #48]
  4394a4:	ldp	x24, x23, [sp, #32]
  4394a8:	ldp	x29, x30, [sp, #16]
  4394ac:	add	sp, sp, #0x50
  4394b0:	b	431af4 <ferror@plt+0x2e254>
  4394b4:	mov	x0, x19
  4394b8:	mov	x1, x21
  4394bc:	ldp	x20, x19, [sp, #64]
  4394c0:	ldp	x22, x21, [sp, #48]
  4394c4:	ldp	x24, x23, [sp, #32]
  4394c8:	ldp	x29, x30, [sp, #16]
  4394cc:	add	sp, sp, #0x50
  4394d0:	b	431850 <ferror@plt+0x2dfb0>
  4394d4:	mov	w1, #0x1                   	// #1
  4394d8:	mov	x0, x19
  4394dc:	mov	w2, wzr
  4394e0:	bl	431554 <ferror@plt+0x2dcb4>
  4394e4:	b	439550 <ferror@plt+0x35cb0>
  4394e8:	mov	x0, x19
  4394ec:	bl	43152c <ferror@plt+0x2dc8c>
  4394f0:	mov	x21, x0
  4394f4:	cbz	x0, 43955c <ferror@plt+0x35cbc>
  4394f8:	ldr	x2, [x22, #24]
  4394fc:	add	x3, sp, #0x8
  439500:	mov	x0, x19
  439504:	mov	x1, x20
  439508:	bl	438f30 <ferror@plt+0x35690>
  43950c:	cbz	x0, 43952c <ferror@plt+0x35c8c>
  439510:	ldr	w3, [sp, #8]
  439514:	mov	x2, x0
  439518:	mov	x0, x19
  43951c:	mov	x1, x21
  439520:	bl	4317dc <ferror@plt+0x2df3c>
  439524:	mov	x21, x0
  439528:	b	43955c <ferror@plt+0x35cbc>
  43952c:	mov	x21, xzr
  439530:	b	43955c <ferror@plt+0x35cbc>
  439534:	mov	w1, #0x1                   	// #1
  439538:	mov	x0, x19
  43953c:	bl	4315c0 <ferror@plt+0x2dd20>
  439540:	b	439550 <ferror@plt+0x35cb0>
  439544:	mov	w1, #0x8                   	// #8
  439548:	mov	x0, x19
  43954c:	bl	431590 <ferror@plt+0x2dcf0>
  439550:	mov	x21, x0
  439554:	mov	x0, x20
  439558:	bl	403510 <free@plt>
  43955c:	mov	x0, x21
  439560:	ldp	x20, x19, [sp, #64]
  439564:	ldp	x22, x21, [sp, #48]
  439568:	ldp	x24, x23, [sp, #32]
  43956c:	ldp	x29, x30, [sp, #16]
  439570:	add	sp, sp, #0x50
  439574:	ret
  439578:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43957c:	ldr	x19, [x8, #3792]
  439580:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439584:	add	x1, x1, #0x863
  439588:	b	43959c <ferror@plt+0x35cfc>
  43958c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  439590:	ldr	x19, [x8, #3792]
  439594:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439598:	add	x1, x1, #0x887
  43959c:	mov	w2, #0x5                   	// #5
  4395a0:	bl	403700 <dcgettext@plt>
  4395a4:	mov	x1, x0
  4395a8:	mov	x0, x19
  4395ac:	bl	403880 <fprintf@plt>
  4395b0:	mov	x21, xzr
  4395b4:	b	43955c <ferror@plt+0x35cbc>
  4395b8:	mov	w1, #0x4                   	// #4
  4395bc:	b	439548 <ferror@plt+0x35ca8>
  4395c0:	mov	w1, #0x10                  	// #16
  4395c4:	b	439548 <ferror@plt+0x35ca8>
  4395c8:	mov	w1, #0x1                   	// #1
  4395cc:	b	4395dc <ferror@plt+0x35d3c>
  4395d0:	mov	w1, #0x4                   	// #4
  4395d4:	b	4394d8 <ferror@plt+0x35c38>
  4395d8:	mov	w1, #0x4                   	// #4
  4395dc:	mov	w2, #0x1                   	// #1
  4395e0:	mov	x0, x19
  4395e4:	b	4394e0 <ferror@plt+0x35c40>
  4395e8:	mov	w1, #0x10                  	// #16
  4395ec:	b	4394d8 <ferror@plt+0x35c38>
  4395f0:	mov	w1, #0x10                  	// #16
  4395f4:	b	4395dc <ferror@plt+0x35d3c>
  4395f8:	mov	w1, #0x2                   	// #2
  4395fc:	b	4394d8 <ferror@plt+0x35c38>
  439600:	mov	w1, #0x2                   	// #2
  439604:	b	4395dc <ferror@plt+0x35d3c>
  439608:	mov	x0, x19
  43960c:	bl	43152c <ferror@plt+0x2dc8c>
  439610:	b	439550 <ferror@plt+0x35cb0>
  439614:	mov	w1, #0x8                   	// #8
  439618:	b	4394d8 <ferror@plt+0x35c38>
  43961c:	mov	w1, #0x8                   	// #8
  439620:	b	4395dc <ferror@plt+0x35d3c>
  439624:	adrp	x8, 465000 <_sch_istable+0x1c50>
  439628:	ldr	x19, [x8, #3792]
  43962c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439630:	add	x1, x1, #0x8ec
  439634:	mov	w2, #0x5                   	// #5
  439638:	mov	x0, xzr
  43963c:	bl	403700 <dcgettext@plt>
  439640:	mov	x1, x0
  439644:	mov	x0, x19
  439648:	bl	403880 <fprintf@plt>
  43964c:	b	439410 <ferror@plt+0x35b70>
  439650:	adrp	x8, 465000 <_sch_istable+0x1c50>
  439654:	ldr	x19, [x8, #3792]
  439658:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43965c:	add	x1, x1, #0x8ce
  439660:	mov	w2, #0x5                   	// #5
  439664:	mov	x0, xzr
  439668:	bl	403700 <dcgettext@plt>
  43966c:	mov	x1, x0
  439670:	mov	x0, x19
  439674:	bl	403880 <fprintf@plt>
  439678:	b	439554 <ferror@plt+0x35cb4>
  43967c:	bl	4033f0 <abort@plt>
  439680:	sub	sp, sp, #0x30
  439684:	stp	x29, x30, [sp, #16]
  439688:	stp	x20, x19, [sp, #32]
  43968c:	ldr	x20, [x1]
  439690:	add	x8, x2, #0x2
  439694:	mov	x19, x0
  439698:	add	x29, sp, #0x10
  43969c:	sub	x9, x8, x20
  4396a0:	cmp	x9, #0x5
  4396a4:	str	x8, [x1]
  4396a8:	b.lt	4396c4 <ferror@plt+0x35e24>  // b.tstop
  4396ac:	adrp	x1, 446000 <warn@@Base+0x8fcc>
  4396b0:	add	x1, x1, #0x396
  4396b4:	mov	w2, #0x4                   	// #4
  4396b8:	mov	x0, x20
  4396bc:	bl	403210 <strncmp@plt>
  4396c0:	cbz	w0, 4396fc <ferror@plt+0x35e5c>
  4396c4:	ldrb	w8, [x20]
  4396c8:	cmp	w8, #0x5f
  4396cc:	b.ne	43972c <ferror@plt+0x35e8c>  // b.any
  4396d0:	ldrb	w8, [x20, #1]
  4396d4:	cmp	w8, #0x5f
  4396d8:	b.ne	43972c <ferror@plt+0x35e8c>  // b.any
  4396dc:	ldrb	w8, [x20, #2]
  4396e0:	cmp	w8, #0x6f
  4396e4:	b.ne	43972c <ferror@plt+0x35e8c>  // b.any
  4396e8:	ldrb	w8, [x20, #3]
  4396ec:	cmp	w8, #0x70
  4396f0:	b.ne	43972c <ferror@plt+0x35e8c>  // b.any
  4396f4:	add	x8, x20, #0x4
  4396f8:	b	439714 <ferror@plt+0x35e74>
  4396fc:	ldrb	w8, [x20, #4]
  439700:	cmp	w8, #0x2e
  439704:	b.eq	439710 <ferror@plt+0x35e70>  // b.none
  439708:	cmp	w8, #0x24
  43970c:	b.ne	4396c4 <ferror@plt+0x35e24>  // b.any
  439710:	add	x8, x20, #0x5
  439714:	add	x1, sp, #0x8
  439718:	mov	x0, x19
  43971c:	mov	x2, xzr
  439720:	str	x8, [sp, #8]
  439724:	bl	439740 <ferror@plt+0x35ea0>
  439728:	cbz	w0, 439730 <ferror@plt+0x35e90>
  43972c:	mov	w0, #0x1                   	// #1
  439730:	ldp	x20, x19, [sp, #32]
  439734:	ldp	x29, x30, [sp, #16]
  439738:	add	sp, sp, #0x30
  43973c:	ret
  439740:	sub	sp, sp, #0x70
  439744:	stp	x29, x30, [sp, #16]
  439748:	stp	x26, x25, [sp, #48]
  43974c:	stp	x24, x23, [sp, #64]
  439750:	stp	x22, x21, [sp, #80]
  439754:	stp	x20, x19, [sp, #96]
  439758:	ldr	x22, [x1]
  43975c:	mov	x19, x2
  439760:	mov	x21, x1
  439764:	mov	x20, x0
  439768:	ldrb	w10, [x22]
  43976c:	str	x27, [sp, #32]
  439770:	add	x29, sp, #0x10
  439774:	sub	w8, w10, #0x41
  439778:	cmp	w8, #0x2f
  43977c:	b.hi	43985c <ferror@plt+0x35fbc>  // b.pmore
  439780:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  439784:	add	x9, x9, #0x28c
  439788:	adr	x11, 439798 <ferror@plt+0x35ef8>
  43978c:	ldrb	w12, [x9, x8]
  439790:	add	x11, x11, x12, lsl #2
  439794:	br	x11
  439798:	str	xzr, [x29, #24]
  43979c:	mov	x23, x22
  4397a0:	ldrb	w25, [x23], #1
  4397a4:	str	xzr, [sp, #8]
  4397a8:	str	wzr, [sp, #4]
  4397ac:	adrp	x9, 463000 <warn@@Base+0x25fcc>
  4397b0:	str	x23, [x21]
  4397b4:	ldrb	w8, [x23]
  4397b8:	add	x9, x9, #0x3b0
  4397bc:	ldrh	w10, [x9, x8, lsl #1]
  4397c0:	tbnz	w10, #2, 439a64 <ferror@plt+0x361c4>
  4397c4:	cmp	w8, #0x51
  4397c8:	b.ne	439d0c <ferror@plt+0x3646c>  // b.any
  4397cc:	cmp	x19, #0x0
  4397d0:	add	x8, x29, #0x18
  4397d4:	csel	x2, xzr, x8, eq  // eq = none
  4397d8:	mov	x0, x20
  4397dc:	mov	x1, x21
  4397e0:	bl	43a3f8 <ferror@plt+0x36b58>
  4397e4:	cbnz	w0, 439acc <ferror@plt+0x3622c>
  4397e8:	b	439fe0 <ferror@plt+0x36740>
  4397ec:	add	x8, x22, #0x1
  4397f0:	mov	x0, x20
  4397f4:	mov	x1, x21
  4397f8:	mov	x2, x19
  4397fc:	str	x8, [x21]
  439800:	bl	439740 <ferror@plt+0x35ea0>
  439804:	cbz	w0, 439fe0 <ferror@plt+0x36740>
  439808:	cbz	x19, 439fdc <ferror@plt+0x3673c>
  43980c:	ldr	x0, [x20]
  439810:	ldr	x1, [x19]
  439814:	bl	431788 <ferror@plt+0x2dee8>
  439818:	b	439fd8 <ferror@plt+0x36738>
  43981c:	adrp	x9, 463000 <warn@@Base+0x25fcc>
  439820:	mov	x23, xzr
  439824:	add	x8, x22, #0x1
  439828:	add	x9, x9, #0x3b0
  43982c:	mov	w10, #0xa                   	// #10
  439830:	str	x8, [x21]
  439834:	ldrb	w11, [x8]
  439838:	cmp	w11, #0x5f
  43983c:	b.eq	439bcc <ferror@plt+0x3632c>  // b.none
  439840:	cbz	w11, 439d0c <ferror@plt+0x3646c>
  439844:	ldrh	w12, [x9, x11, lsl #1]
  439848:	tbz	w12, #2, 439d0c <ferror@plt+0x3646c>
  43984c:	madd	x11, x23, x10, x11
  439850:	sub	x23, x11, #0x30
  439854:	add	x8, x8, #0x1
  439858:	b	439830 <ferror@plt+0x35f90>
  43985c:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  439860:	mov	w8, wzr
  439864:	mov	w23, wzr
  439868:	mov	w25, wzr
  43986c:	mov	w26, wzr
  439870:	add	x24, x22, #0x1
  439874:	add	x9, x9, #0x2bc
  439878:	b	439890 <ferror@plt+0x35ff0>
  43987c:	mov	w25, #0x1                   	// #1
  439880:	mov	w11, w26
  439884:	str	x24, [x21]
  439888:	ldrb	w10, [x24], #1
  43988c:	mov	w26, w11
  439890:	and	w10, w10, #0xff
  439894:	sub	w10, w10, #0x43
  439898:	cmp	w10, #0x13
  43989c:	b.hi	439b84 <ferror@plt+0x362e4>  // b.pmore
  4398a0:	adr	x12, 43987c <ferror@plt+0x35fdc>
  4398a4:	ldrb	w11, [x9, x10]
  4398a8:	add	x12, x12, x11, lsl #2
  4398ac:	mov	w11, #0x1                   	// #1
  4398b0:	br	x12
  4398b4:	mov	w8, #0x1                   	// #1
  4398b8:	b	439880 <ferror@plt+0x35fe0>
  4398bc:	mov	w23, #0x1                   	// #1
  4398c0:	b	439880 <ferror@plt+0x35fe0>
  4398c4:	add	x8, x22, #0x1
  4398c8:	mov	x0, x20
  4398cc:	mov	x1, x21
  4398d0:	mov	x2, x19
  4398d4:	str	x8, [x21]
  4398d8:	bl	439740 <ferror@plt+0x35ea0>
  4398dc:	cbz	w0, 439fe0 <ferror@plt+0x36740>
  4398e0:	cbz	x19, 439fdc <ferror@plt+0x3673c>
  4398e4:	ldr	x0, [x20]
  4398e8:	ldr	x1, [x19]
  4398ec:	bl	431af4 <ferror@plt+0x2e254>
  4398f0:	b	439fd8 <ferror@plt+0x36738>
  4398f4:	cmp	x19, #0x0
  4398f8:	add	x9, x29, #0x18
  4398fc:	add	x10, sp, #0x8
  439900:	add	x8, x22, #0x1
  439904:	csel	x2, xzr, x9, eq  // eq = none
  439908:	csel	x3, xzr, x10, eq  // eq = none
  43990c:	mov	x0, x20
  439910:	mov	x1, x21
  439914:	str	x8, [x21]
  439918:	bl	43a060 <ferror@plt+0x367c0>
  43991c:	cbz	w0, 439fe0 <ferror@plt+0x36740>
  439920:	ldr	x8, [x21]
  439924:	ldrb	w9, [x8]
  439928:	cmp	w9, #0x5f
  43992c:	b.ne	439d0c <ferror@plt+0x3646c>  // b.any
  439930:	add	x8, x8, #0x1
  439934:	mov	x0, x20
  439938:	mov	x1, x21
  43993c:	mov	x2, x19
  439940:	str	x8, [x21]
  439944:	bl	439740 <ferror@plt+0x35ea0>
  439948:	cbz	w0, 439fe0 <ferror@plt+0x36740>
  43994c:	cbz	x19, 439fdc <ferror@plt+0x3673c>
  439950:	ldr	x0, [x20]
  439954:	ldr	x1, [x19]
  439958:	ldr	x2, [x29, #24]
  43995c:	ldr	w3, [sp, #8]
  439960:	bl	4317dc <ferror@plt+0x2df3c>
  439964:	b	439fd8 <ferror@plt+0x36738>
  439968:	add	x8, x22, #0x1
  43996c:	mov	x0, x20
  439970:	mov	x1, x21
  439974:	str	x8, [x21]
  439978:	b	439a54 <ferror@plt+0x361b4>
  43997c:	mov	x0, x20
  439980:	mov	x1, x21
  439984:	mov	x2, x19
  439988:	bl	43a3f8 <ferror@plt+0x36b58>
  43998c:	cbnz	w0, 439fdc <ferror@plt+0x3673c>
  439990:	b	439fe0 <ferror@plt+0x36740>
  439994:	add	x8, x22, #0x1
  439998:	mov	x0, x20
  43999c:	mov	x1, x21
  4399a0:	mov	x2, x19
  4399a4:	str	x8, [x21]
  4399a8:	bl	439740 <ferror@plt+0x35ea0>
  4399ac:	cbz	w0, 439fe0 <ferror@plt+0x36740>
  4399b0:	cbz	x19, 439fdc <ferror@plt+0x3673c>
  4399b4:	ldr	x0, [x20]
  4399b8:	ldr	x1, [x19]
  4399bc:	bl	431850 <ferror@plt+0x2dfb0>
  4399c0:	b	439fd8 <ferror@plt+0x36738>
  4399c4:	add	x8, x22, #0x1
  4399c8:	str	x8, [x21]
  4399cc:	ldrb	w8, [x22, #1]
  4399d0:	adrp	x9, 463000 <warn@@Base+0x25fcc>
  4399d4:	add	x9, x9, #0x3b0
  4399d8:	ldrh	w10, [x9, x8, lsl #1]
  4399dc:	tbz	w10, #2, 439d0c <ferror@plt+0x3646c>
  4399e0:	add	x10, x22, #0x2
  4399e4:	str	x10, [x21]
  4399e8:	ldrb	w11, [x22, #2]
  4399ec:	sub	w8, w8, #0x30
  4399f0:	ldrh	w10, [x9, x11, lsl #1]
  4399f4:	tbz	w10, #2, 439a2c <ferror@plt+0x3618c>
  4399f8:	add	x10, x22, #0x3
  4399fc:	mov	w12, #0xa                   	// #10
  439a00:	mov	w13, w8
  439a04:	mul	w13, w13, w12
  439a08:	add	w13, w13, w11, uxtb
  439a0c:	ldrb	w11, [x10], #1
  439a10:	sub	w13, w13, #0x30
  439a14:	ldrh	w14, [x9, x11, lsl #1]
  439a18:	tbnz	w14, #2, 439a04 <ferror@plt+0x36164>
  439a1c:	cmp	w11, #0x5f
  439a20:	b.ne	439a2c <ferror@plt+0x3618c>  // b.any
  439a24:	mov	w8, w13
  439a28:	str	x10, [x21]
  439a2c:	ldr	w9, [x20, #40]
  439a30:	cmp	w8, w9
  439a34:	b.cs	439d0c <ferror@plt+0x3646c>  // b.hs, b.nlast
  439a38:	ldr	x9, [x20, #32]
  439a3c:	mov	w8, w8
  439a40:	lsl	x8, x8, #4
  439a44:	add	x1, x29, #0x18
  439a48:	ldr	x8, [x9, x8]
  439a4c:	mov	x0, x20
  439a50:	str	x8, [x29, #24]
  439a54:	mov	x2, x19
  439a58:	bl	439740 <ferror@plt+0x35ea0>
  439a5c:	cbnz	w0, 439fdc <ferror@plt+0x3673c>
  439a60:	b	439fe0 <ferror@plt+0x36740>
  439a64:	mov	w24, wzr
  439a68:	mov	w10, #0xa                   	// #10
  439a6c:	mov	x11, x23
  439a70:	add	x23, x23, #0x1
  439a74:	mul	w12, w24, w10
  439a78:	str	x23, [x21]
  439a7c:	add	w12, w12, w8, uxtb
  439a80:	ldrb	w8, [x11, #1]
  439a84:	sub	w24, w12, #0x30
  439a88:	ldrh	w11, [x9, x8, lsl #1]
  439a8c:	tbnz	w11, #2, 439a6c <ferror@plt+0x361cc>
  439a90:	mov	x0, x23
  439a94:	bl	402fd0 <strlen@plt>
  439a98:	mov	w8, w24
  439a9c:	cmp	x0, x8
  439aa0:	b.cc	439d0c <ferror@plt+0x3646c>  // b.lo, b.ul, b.last
  439aa4:	add	x8, x23, x8
  439aa8:	str	x8, [x21]
  439aac:	cbz	x19, 439acc <ferror@plt+0x3622c>
  439ab0:	ldp	x0, x1, [x20]
  439ab4:	mov	w4, #0x9                   	// #9
  439ab8:	mov	x2, x23
  439abc:	mov	w3, w24
  439ac0:	bl	438740 <ferror@plt+0x34ea0>
  439ac4:	str	x0, [x29, #24]
  439ac8:	cbz	x0, 439fe0 <ferror@plt+0x36740>
  439acc:	cmp	w25, #0x4d
  439ad0:	b.ne	439b30 <ferror@plt+0x36290>  // b.any
  439ad4:	ldr	x8, [x21]
  439ad8:	ldrb	w9, [x8]
  439adc:	cmp	w9, #0x56
  439ae0:	b.eq	439aec <ferror@plt+0x3624c>  // b.none
  439ae4:	cmp	w9, #0x43
  439ae8:	b.ne	439afc <ferror@plt+0x3625c>  // b.any
  439aec:	add	x10, x8, #0x1
  439af0:	str	x10, [x21]
  439af4:	ldrb	w9, [x8, #1]
  439af8:	mov	x8, x10
  439afc:	cmp	w9, #0x46
  439b00:	b.ne	439d0c <ferror@plt+0x3646c>  // b.any
  439b04:	cmp	x19, #0x0
  439b08:	add	x9, sp, #0x8
  439b0c:	add	x10, sp, #0x4
  439b10:	add	x8, x8, #0x1
  439b14:	csel	x2, xzr, x9, eq  // eq = none
  439b18:	csel	x3, xzr, x10, eq  // eq = none
  439b1c:	mov	x0, x20
  439b20:	mov	x1, x21
  439b24:	str	x8, [x21]
  439b28:	bl	43a060 <ferror@plt+0x367c0>
  439b2c:	cbz	w0, 439fe0 <ferror@plt+0x36740>
  439b30:	ldr	x8, [x21]
  439b34:	ldrb	w9, [x8]
  439b38:	cmp	w9, #0x5f
  439b3c:	b.ne	439d0c <ferror@plt+0x3646c>  // b.any
  439b40:	add	x8, x8, #0x1
  439b44:	mov	x0, x20
  439b48:	mov	x1, x21
  439b4c:	mov	x2, x19
  439b50:	str	x8, [x21]
  439b54:	bl	439740 <ferror@plt+0x35ea0>
  439b58:	cbz	w0, 439fe0 <ferror@plt+0x36740>
  439b5c:	cbz	x19, 439fdc <ferror@plt+0x3673c>
  439b60:	ldr	x0, [x20]
  439b64:	cmp	w25, #0x4d
  439b68:	b.ne	439ce4 <ferror@plt+0x36444>  // b.any
  439b6c:	ldr	x1, [x19]
  439b70:	ldr	x2, [x29, #24]
  439b74:	ldr	x3, [sp, #8]
  439b78:	ldr	w4, [sp, #4]
  439b7c:	bl	431a6c <ferror@plt+0x2e1cc>
  439b80:	b	439fd8 <ferror@plt+0x36738>
  439b84:	mov	x10, x24
  439b88:	ldrb	w9, [x10, #-1]!
  439b8c:	cmp	w9, #0x78
  439b90:	b.hi	439d0c <ferror@plt+0x3646c>  // b.pmore
  439b94:	adrp	x11, 44e000 <warn@@Base+0x10fcc>
  439b98:	add	x11, x11, #0x2d0
  439b9c:	adr	x12, 439bac <ferror@plt+0x3630c>
  439ba0:	ldrh	w13, [x11, x9, lsl #1]
  439ba4:	add	x12, x12, x13, lsl #2
  439ba8:	br	x12
  439bac:	mov	x24, x10
  439bb0:	adrp	x8, 463000 <warn@@Base+0x25fcc>
  439bb4:	add	x8, x8, #0x3b0
  439bb8:	ldrh	w10, [x8, w9, uxtw #1]
  439bbc:	tbnz	w10, #2, 439c30 <ferror@plt+0x36390>
  439bc0:	mov	x27, xzr
  439bc4:	mov	x22, x24
  439bc8:	b	439c70 <ferror@plt+0x363d0>
  439bcc:	add	x8, x8, #0x1
  439bd0:	mov	x0, x20
  439bd4:	mov	x1, x21
  439bd8:	mov	x2, x19
  439bdc:	str	x8, [x21]
  439be0:	bl	439740 <ferror@plt+0x35ea0>
  439be4:	cbz	w0, 439fe0 <ferror@plt+0x36740>
  439be8:	cbz	x19, 439fdc <ferror@plt+0x3673c>
  439bec:	ldr	x0, [x20]
  439bf0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439bf4:	add	x1, x1, #0x676
  439bf8:	bl	4320d8 <ferror@plt+0x2e838>
  439bfc:	mov	x2, x0
  439c00:	cbnz	x0, 439c14 <ferror@plt+0x36374>
  439c04:	ldr	x0, [x20]
  439c08:	mov	w1, #0x4                   	// #4
  439c0c:	bl	431554 <ferror@plt+0x2dcb4>
  439c10:	mov	x2, x0
  439c14:	ldr	x0, [x20]
  439c18:	ldr	x1, [x19]
  439c1c:	mov	x3, xzr
  439c20:	mov	x4, x23
  439c24:	mov	w5, wzr
  439c28:	bl	431908 <ferror@plt+0x2e068>
  439c2c:	b	439fd8 <ferror@plt+0x36738>
  439c30:	mov	w12, wzr
  439c34:	add	x10, x24, #0x1
  439c38:	mov	w11, #0xa                   	// #10
  439c3c:	mul	w12, w12, w11
  439c40:	str	x10, [x21]
  439c44:	add	w12, w12, w9, uxtb
  439c48:	ldrb	w9, [x10], #1
  439c4c:	sub	w12, w12, #0x30
  439c50:	ldrh	w13, [x8, x9, lsl #1]
  439c54:	tbnz	w13, #2, 439c3c <ferror@plt+0x3639c>
  439c58:	sub	x22, x10, #0x1
  439c5c:	mov	x0, x22
  439c60:	mov	w27, w12
  439c64:	bl	402fd0 <strlen@plt>
  439c68:	cmp	x0, x27
  439c6c:	b.cc	43a034 <ferror@plt+0x36794>  // b.lo, b.ul, b.last
  439c70:	add	x8, x22, x27
  439c74:	str	x8, [x21]
  439c78:	cbz	x19, 439fdc <ferror@plt+0x3673c>
  439c7c:	add	w8, w27, #0x1
  439c80:	sxtw	x0, w8
  439c84:	bl	403290 <xmalloc@plt>
  439c88:	sxtw	x24, w27
  439c8c:	mov	x1, x22
  439c90:	mov	x2, x24
  439c94:	mov	x23, x0
  439c98:	bl	402f70 <memcpy@plt>
  439c9c:	strb	wzr, [x23, x24]
  439ca0:	ldr	x0, [x20]
  439ca4:	mov	x1, x23
  439ca8:	bl	4320d8 <ferror@plt+0x2e838>
  439cac:	str	x0, [x19]
  439cb0:	mov	x0, x23
  439cb4:	bl	403510 <free@plt>
  439cb8:	ldr	x8, [x19]
  439cbc:	cbnz	x8, 439fb4 <ferror@plt+0x36714>
  439cc0:	ldr	w8, [x21]
  439cc4:	ldp	x0, x1, [x20]
  439cc8:	mov	x2, x22
  439ccc:	mov	w4, wzr
  439cd0:	sub	w3, w8, w22
  439cd4:	bl	438740 <ferror@plt+0x34ea0>
  439cd8:	str	x0, [x19]
  439cdc:	cbnz	x0, 439fb4 <ferror@plt+0x36714>
  439ce0:	b	439fe0 <ferror@plt+0x36740>
  439ce4:	ldr	x1, [x29, #24]
  439ce8:	ldr	x2, [x19]
  439cec:	bl	431a04 <ferror@plt+0x2e164>
  439cf0:	b	439fd8 <ferror@plt+0x36738>
  439cf4:	str	x24, [x21]
  439cf8:	ldrb	w9, [x24]
  439cfc:	adrp	x8, 463000 <warn@@Base+0x25fcc>
  439d00:	add	x8, x8, #0x3b0
  439d04:	ldrh	w8, [x8, x9, lsl #1]
  439d08:	tbnz	w8, #2, 439bb0 <ferror@plt+0x36310>
  439d0c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  439d10:	ldr	x19, [x8, #3792]
  439d14:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439d18:	add	x1, x1, #0x7fe
  439d1c:	mov	w2, #0x5                   	// #5
  439d20:	mov	x0, xzr
  439d24:	bl	403700 <dcgettext@plt>
  439d28:	mov	x1, x0
  439d2c:	mov	x0, x19
  439d30:	mov	x2, x22
  439d34:	bl	403880 <fprintf@plt>
  439d38:	mov	w0, wzr
  439d3c:	b	439fe0 <ferror@plt+0x36740>
  439d40:	cbz	x19, 439fa4 <ferror@plt+0x36704>
  439d44:	ldr	x0, [x20]
  439d48:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439d4c:	add	x1, x1, #0x8ac
  439d50:	bl	4320d8 <ferror@plt+0x2e838>
  439d54:	str	x0, [x19]
  439d58:	cbnz	x0, 439fa4 <ferror@plt+0x36704>
  439d5c:	ldr	x0, [x20]
  439d60:	mov	w1, #0x4                   	// #4
  439d64:	bl	4315c0 <ferror@plt+0x2dd20>
  439d68:	b	439fa0 <ferror@plt+0x36700>
  439d6c:	cbz	x19, 439fa4 <ferror@plt+0x36704>
  439d70:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  439d74:	adrp	x10, 44e000 <warn@@Base+0x10fcc>
  439d78:	ldr	x0, [x20]
  439d7c:	add	x9, x9, #0x4f2
  439d80:	add	x10, x10, #0x4f9
  439d84:	cmp	w8, #0x0
  439d88:	csel	x8, x10, x9, eq  // eq = none
  439d8c:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  439d90:	add	x9, x9, #0x4f0
  439d94:	cmp	w23, #0x0
  439d98:	csel	x1, x8, x9, eq  // eq = none
  439d9c:	bl	4320d8 <ferror@plt+0x2e838>
  439da0:	str	x0, [x19]
  439da4:	cbnz	x0, 439fa4 <ferror@plt+0x36704>
  439da8:	ldr	x0, [x20]
  439dac:	mov	w1, #0x1                   	// #1
  439db0:	b	439f98 <ferror@plt+0x366f8>
  439db4:	cbz	x19, 439fa4 <ferror@plt+0x36704>
  439db8:	ldr	x0, [x20]
  439dbc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439dc0:	add	x1, x1, #0x520
  439dc4:	b	439e58 <ferror@plt+0x365b8>
  439dc8:	cbz	x19, 439fa4 <ferror@plt+0x36704>
  439dcc:	ldr	x0, [x20]
  439dd0:	adrp	x1, 451000 <warn@@Base+0x13fcc>
  439dd4:	add	x1, x1, #0xf36
  439dd8:	bl	4320d8 <ferror@plt+0x2e838>
  439ddc:	str	x0, [x19]
  439de0:	cbnz	x0, 439fa4 <ferror@plt+0x36704>
  439de4:	ldr	x0, [x20]
  439de8:	mov	w1, #0x4                   	// #4
  439dec:	bl	431590 <ferror@plt+0x2dcf0>
  439df0:	b	439fa0 <ferror@plt+0x36700>
  439df4:	cbz	x19, 439fa4 <ferror@plt+0x36704>
  439df8:	ldr	x0, [x20]
  439dfc:	adrp	x8, 44e000 <warn@@Base+0x10fcc>
  439e00:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  439e04:	add	x8, x8, #0x66d
  439e08:	add	x9, x9, #0x676
  439e0c:	b	439e28 <ferror@plt+0x36588>
  439e10:	cbz	x19, 439fa4 <ferror@plt+0x36704>
  439e14:	ldr	x0, [x20]
  439e18:	adrp	x8, 44e000 <warn@@Base+0x10fcc>
  439e1c:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  439e20:	add	x8, x8, #0x668
  439e24:	add	x9, x9, #0x65a
  439e28:	cmp	w23, #0x0
  439e2c:	csel	x1, x9, x8, eq  // eq = none
  439e30:	bl	4320d8 <ferror@plt+0x2e838>
  439e34:	str	x0, [x19]
  439e38:	cbnz	x0, 439fa4 <ferror@plt+0x36704>
  439e3c:	ldr	x0, [x20]
  439e40:	mov	w1, #0x4                   	// #4
  439e44:	b	439f98 <ferror@plt+0x366f8>
  439e48:	cbz	x19, 439fa4 <ferror@plt+0x36704>
  439e4c:	ldr	x0, [x20]
  439e50:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439e54:	add	x1, x1, #0x51b
  439e58:	bl	4320d8 <ferror@plt+0x2e838>
  439e5c:	str	x0, [x19]
  439e60:	cbnz	x0, 439fa4 <ferror@plt+0x36704>
  439e64:	ldr	x0, [x20]
  439e68:	mov	w1, #0x8                   	// #8
  439e6c:	bl	431590 <ferror@plt+0x2dcf0>
  439e70:	b	439fa0 <ferror@plt+0x36700>
  439e74:	cbz	x19, 439fa4 <ferror@plt+0x36704>
  439e78:	ldr	x0, [x20]
  439e7c:	adrp	x8, 44e000 <warn@@Base+0x10fcc>
  439e80:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  439e84:	add	x8, x8, #0x92f
  439e88:	add	x9, x9, #0x942
  439e8c:	cmp	w23, #0x0
  439e90:	csel	x1, x9, x8, eq  // eq = none
  439e94:	bl	4320d8 <ferror@plt+0x2e838>
  439e98:	str	x0, [x19]
  439e9c:	cbnz	x0, 439fa4 <ferror@plt+0x36704>
  439ea0:	ldr	x0, [x20]
  439ea4:	mov	w1, #0x2                   	// #2
  439ea8:	b	439f98 <ferror@plt+0x366f8>
  439eac:	cmp	x19, #0x0
  439eb0:	add	x8, x29, #0x18
  439eb4:	csel	x2, x8, xzr, ne  // ne = any
  439eb8:	mov	x0, x20
  439ebc:	mov	x1, x21
  439ec0:	bl	43a770 <ferror@plt+0x36ed0>
  439ec4:	cbz	w0, 439f08 <ferror@plt+0x36668>
  439ec8:	cbz	x19, 439fb0 <ferror@plt+0x36710>
  439ecc:	ldr	x23, [x29, #24]
  439ed0:	ldp	x21, x22, [x20]
  439ed4:	mov	x0, x23
  439ed8:	bl	402fd0 <strlen@plt>
  439edc:	mov	x3, x0
  439ee0:	mov	w4, #0x9                   	// #9
  439ee4:	mov	x0, x21
  439ee8:	mov	x1, x22
  439eec:	mov	x2, x23
  439ef0:	bl	438740 <ferror@plt+0x34ea0>
  439ef4:	str	x0, [x19]
  439ef8:	ldr	x0, [x29, #24]
  439efc:	bl	403510 <free@plt>
  439f00:	ldr	x8, [x19]
  439f04:	cbnz	x8, 439fb0 <ferror@plt+0x36710>
  439f08:	mov	w0, wzr
  439f0c:	b	439fe0 <ferror@plt+0x36740>
  439f10:	cbz	x19, 439fa4 <ferror@plt+0x36704>
  439f14:	ldr	x0, [x20]
  439f18:	adrp	x1, 451000 <warn@@Base+0x13fcc>
  439f1c:	add	x1, x1, #0xef7
  439f20:	bl	4320d8 <ferror@plt+0x2e838>
  439f24:	str	x0, [x19]
  439f28:	cbnz	x0, 439fa4 <ferror@plt+0x36704>
  439f2c:	ldr	x0, [x20]
  439f30:	bl	43152c <ferror@plt+0x2dc8c>
  439f34:	b	439fa0 <ferror@plt+0x36700>
  439f38:	cbz	x19, 439fa4 <ferror@plt+0x36704>
  439f3c:	ldr	x0, [x20]
  439f40:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  439f44:	add	x1, x1, #0x94c
  439f48:	bl	4320d8 <ferror@plt+0x2e838>
  439f4c:	str	x0, [x19]
  439f50:	cbnz	x0, 439fa4 <ferror@plt+0x36704>
  439f54:	ldr	x0, [x20]
  439f58:	mov	w1, #0x2                   	// #2
  439f5c:	mov	w2, #0x1                   	// #1
  439f60:	b	439f9c <ferror@plt+0x366fc>
  439f64:	cbz	x19, 439fa4 <ferror@plt+0x36704>
  439f68:	ldr	x0, [x20]
  439f6c:	adrp	x8, 44e000 <warn@@Base+0x10fcc>
  439f70:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  439f74:	add	x8, x8, #0x663
  439f78:	add	x9, x9, #0x655
  439f7c:	cmp	w23, #0x0
  439f80:	csel	x1, x9, x8, eq  // eq = none
  439f84:	bl	4320d8 <ferror@plt+0x2e838>
  439f88:	str	x0, [x19]
  439f8c:	cbnz	x0, 439fa4 <ferror@plt+0x36704>
  439f90:	ldr	x0, [x20]
  439f94:	mov	w1, #0x8                   	// #8
  439f98:	mov	w2, w23
  439f9c:	bl	431554 <ferror@plt+0x2dcb4>
  439fa0:	str	x0, [x19]
  439fa4:	ldr	x8, [x21]
  439fa8:	add	x8, x8, #0x1
  439fac:	str	x8, [x21]
  439fb0:	cbz	x19, 439fdc <ferror@plt+0x3673c>
  439fb4:	cbz	w26, 439fc8 <ferror@plt+0x36728>
  439fb8:	ldr	x0, [x20]
  439fbc:	ldr	x1, [x19]
  439fc0:	bl	431af4 <ferror@plt+0x2e254>
  439fc4:	str	x0, [x19]
  439fc8:	cbz	w25, 439fdc <ferror@plt+0x3673c>
  439fcc:	ldr	x0, [x20]
  439fd0:	ldr	x1, [x19]
  439fd4:	bl	431b3c <ferror@plt+0x2e29c>
  439fd8:	str	x0, [x19]
  439fdc:	mov	w0, #0x1                   	// #1
  439fe0:	ldp	x20, x19, [sp, #96]
  439fe4:	ldp	x22, x21, [sp, #80]
  439fe8:	ldp	x24, x23, [sp, #64]
  439fec:	ldp	x26, x25, [sp, #48]
  439ff0:	ldr	x27, [sp, #32]
  439ff4:	ldp	x29, x30, [sp, #16]
  439ff8:	add	sp, sp, #0x70
  439ffc:	ret
  43a000:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43a004:	ldr	x21, [x8, #3792]
  43a008:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43a00c:	add	x1, x1, #0x7fe
  43a010:	mov	w2, #0x5                   	// #5
  43a014:	mov	x0, xzr
  43a018:	bl	403700 <dcgettext@plt>
  43a01c:	mov	x1, x0
  43a020:	mov	x0, x21
  43a024:	mov	x2, x22
  43a028:	bl	403880 <fprintf@plt>
  43a02c:	cbnz	x19, 439fb4 <ferror@plt+0x36714>
  43a030:	b	439fdc <ferror@plt+0x3673c>
  43a034:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43a038:	ldr	x19, [x8, #3792]
  43a03c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43a040:	add	x1, x1, #0x7fe
  43a044:	mov	w2, #0x5                   	// #5
  43a048:	mov	x0, xzr
  43a04c:	bl	403700 <dcgettext@plt>
  43a050:	mov	x1, x0
  43a054:	mov	x0, x19
  43a058:	mov	x2, x24
  43a05c:	b	439d34 <ferror@plt+0x36494>
  43a060:	sub	sp, sp, #0x90
  43a064:	stp	x29, x30, [sp, #48]
  43a068:	stp	x28, x27, [sp, #64]
  43a06c:	stp	x26, x25, [sp, #80]
  43a070:	stp	x24, x23, [sp, #96]
  43a074:	stp	x22, x21, [sp, #112]
  43a078:	stp	x20, x19, [sp, #128]
  43a07c:	ldr	x8, [x1]
  43a080:	mov	x22, x2
  43a084:	mov	x20, x1
  43a088:	mov	x23, x0
  43a08c:	add	x29, sp, #0x30
  43a090:	stp	x3, x8, [sp]
  43a094:	cbz	x2, 43a0ac <ferror@plt+0x3680c>
  43a098:	mov	w0, #0x50                  	// #80
  43a09c:	mov	x19, x3
  43a0a0:	bl	403290 <xmalloc@plt>
  43a0a4:	str	x0, [x22]
  43a0a8:	str	wzr, [x19]
  43a0ac:	cmp	x22, #0x0
  43a0b0:	sub	x8, x29, #0x8
  43a0b4:	adrp	x27, 463000 <warn@@Base+0x25fcc>
  43a0b8:	csel	x8, xzr, x8, eq  // eq = none
  43a0bc:	mov	w26, wzr
  43a0c0:	mov	w25, #0xa                   	// #10
  43a0c4:	add	x27, x27, #0x3b0
  43a0c8:	str	x8, [sp, #24]
  43a0cc:	mov	w8, #0xa                   	// #10
  43a0d0:	str	x8, [sp, #16]
  43a0d4:	adrp	x13, 44e000 <warn@@Base+0x10fcc>
  43a0d8:	add	x13, x13, #0x3c2
  43a0dc:	ldr	x24, [x20]
  43a0e0:	ldrb	w9, [x24]
  43a0e4:	sub	w8, w9, #0x4e
  43a0e8:	cmp	w8, #0x17
  43a0ec:	b.hi	43a2ac <ferror@plt+0x36a0c>  // b.pmore
  43a0f0:	adr	x10, 43a100 <ferror@plt+0x36860>
  43a0f4:	ldrb	w11, [x13, x8]
  43a0f8:	add	x10, x10, x11, lsl #2
  43a0fc:	br	x10
  43a100:	add	x8, x24, #0x1
  43a104:	cmp	w9, #0x54
  43a108:	str	x8, [x20]
  43a10c:	b.ne	43a118 <ferror@plt+0x36878>  // b.any
  43a110:	mov	w19, #0x1                   	// #1
  43a114:	b	43a170 <ferror@plt+0x368d0>
  43a118:	ldrb	w9, [x8]
  43a11c:	ldrh	w8, [x27, x9, lsl #1]
  43a120:	tbz	w8, #2, 43a36c <ferror@plt+0x36acc>
  43a124:	add	x8, x24, #0x2
  43a128:	str	x8, [x20]
  43a12c:	ldrb	w10, [x24, #2]
  43a130:	sub	w19, w9, #0x30
  43a134:	ldrh	w11, [x27, x10, lsl #1]
  43a138:	tbz	w11, #2, 43a170 <ferror@plt+0x368d0>
  43a13c:	add	x9, x24, #0x3
  43a140:	mov	w11, w19
  43a144:	mul	w11, w11, w25
  43a148:	add	w11, w11, w10, uxtb
  43a14c:	ldrb	w10, [x9], #1
  43a150:	sub	w11, w11, #0x30
  43a154:	ldrh	w12, [x27, x10, lsl #1]
  43a158:	tbnz	w12, #2, 43a144 <ferror@plt+0x368a4>
  43a15c:	cmp	w10, #0x5f
  43a160:	b.ne	43a170 <ferror@plt+0x368d0>  // b.any
  43a164:	mov	x8, x9
  43a168:	mov	w19, w11
  43a16c:	str	x9, [x20]
  43a170:	ldrb	w9, [x8]
  43a174:	ldrh	w10, [x27, x9, lsl #1]
  43a178:	tbz	w10, #2, 43a36c <ferror@plt+0x36acc>
  43a17c:	add	x10, x8, #0x1
  43a180:	str	x10, [x20]
  43a184:	ldrb	w10, [x8, #1]
  43a188:	sub	w9, w9, #0x30
  43a18c:	ldrh	w11, [x27, x10, lsl #1]
  43a190:	tbz	w11, #2, 43a1c4 <ferror@plt+0x36924>
  43a194:	add	x8, x8, #0x2
  43a198:	mov	w11, w9
  43a19c:	mul	w11, w11, w25
  43a1a0:	add	w11, w11, w10, uxtb
  43a1a4:	ldrb	w10, [x8], #1
  43a1a8:	sub	w11, w11, #0x30
  43a1ac:	ldrh	w12, [x27, x10, lsl #1]
  43a1b0:	tbnz	w12, #2, 43a19c <ferror@plt+0x368fc>
  43a1b4:	cmp	w10, #0x5f
  43a1b8:	b.ne	43a1c4 <ferror@plt+0x36924>  // b.any
  43a1bc:	mov	w9, w11
  43a1c0:	str	x8, [x20]
  43a1c4:	ldr	w8, [x23, #40]
  43a1c8:	cmp	w9, w8
  43a1cc:	b.cs	43a36c <ferror@plt+0x36acc>  // b.hs, b.nlast
  43a1d0:	cbz	w19, 43a0dc <ferror@plt+0x3683c>
  43a1d4:	mov	w24, w9
  43a1d8:	mov	w21, w26
  43a1dc:	b	43a1f0 <ferror@plt+0x36950>
  43a1e0:	mov	w26, w21
  43a1e4:	sub	w19, w19, #0x1
  43a1e8:	mov	w21, w26
  43a1ec:	cbz	w19, 43a0d4 <ferror@plt+0x36834>
  43a1f0:	ldr	x8, [x23, #32]
  43a1f4:	lsl	x9, x24, #4
  43a1f8:	ldr	x2, [sp, #24]
  43a1fc:	sub	x1, x29, #0x10
  43a200:	ldr	x26, [x8, x9]
  43a204:	mov	x0, x23
  43a208:	stur	x26, [x29, #-16]
  43a20c:	bl	439740 <ferror@plt+0x35ea0>
  43a210:	cbz	w0, 43a398 <ferror@plt+0x36af8>
  43a214:	ldp	w8, w9, [x23, #40]
  43a218:	ldur	w10, [x29, #-16]
  43a21c:	cmp	w8, w9
  43a220:	sub	w28, w10, w26
  43a224:	b.cs	43a230 <ferror@plt+0x36990>  // b.hs, b.nlast
  43a228:	ldr	x0, [x23, #32]
  43a22c:	b	43a24c <ferror@plt+0x369ac>
  43a230:	ldr	x0, [x23, #32]
  43a234:	add	w8, w9, #0xa
  43a238:	lsl	x1, x8, #4
  43a23c:	str	w8, [x23, #44]
  43a240:	bl	4031e0 <xrealloc@plt>
  43a244:	ldr	w8, [x23, #40]
  43a248:	str	x0, [x23, #32]
  43a24c:	add	x9, x0, w8, uxtw #4
  43a250:	add	w8, w8, #0x1
  43a254:	str	x26, [x9]
  43a258:	str	w28, [x9, #8]
  43a25c:	str	w8, [x23, #40]
  43a260:	cbz	x22, 43a1e0 <ferror@plt+0x36940>
  43a264:	ldur	x8, [x29, #-8]
  43a268:	cbz	x8, 43a398 <ferror@plt+0x36af8>
  43a26c:	ldr	x9, [sp, #16]
  43a270:	add	w26, w21, #0x1
  43a274:	cmp	w26, w9
  43a278:	b.cs	43a288 <ferror@plt+0x369e8>  // b.hs, b.nlast
  43a27c:	ldr	x9, [x22]
  43a280:	str	x8, [x9, w21, uxtw #3]
  43a284:	b	43a1e4 <ferror@plt+0x36944>
  43a288:	ldr	x0, [x22]
  43a28c:	add	w9, w9, #0xa
  43a290:	lsl	x1, x9, #3
  43a294:	str	x9, [sp, #16]
  43a298:	bl	4031e0 <xrealloc@plt>
  43a29c:	str	x0, [x22]
  43a2a0:	ldur	x8, [x29, #-8]
  43a2a4:	str	x8, [x0, w21, uxtw #3]
  43a2a8:	b	43a1e4 <ferror@plt+0x36944>
  43a2ac:	cbz	w9, 43a3bc <ferror@plt+0x36b1c>
  43a2b0:	ldr	x2, [sp, #24]
  43a2b4:	mov	x0, x23
  43a2b8:	mov	x1, x20
  43a2bc:	bl	439740 <ferror@plt+0x35ea0>
  43a2c0:	cbz	w0, 43a398 <ferror@plt+0x36af8>
  43a2c4:	ldp	w8, w9, [x23, #40]
  43a2c8:	ldr	w10, [x20]
  43a2cc:	cmp	w8, w9
  43a2d0:	sub	w19, w10, w24
  43a2d4:	b.cs	43a2e0 <ferror@plt+0x36a40>  // b.hs, b.nlast
  43a2d8:	ldr	x0, [x23, #32]
  43a2dc:	b	43a2fc <ferror@plt+0x36a5c>
  43a2e0:	ldr	x0, [x23, #32]
  43a2e4:	add	w8, w9, #0xa
  43a2e8:	lsl	x1, x8, #4
  43a2ec:	str	w8, [x23, #44]
  43a2f0:	bl	4031e0 <xrealloc@plt>
  43a2f4:	ldr	w8, [x23, #40]
  43a2f8:	str	x0, [x23, #32]
  43a2fc:	add	x9, x0, w8, uxtw #4
  43a300:	add	w8, w8, #0x1
  43a304:	str	x24, [x9]
  43a308:	str	w19, [x9, #8]
  43a30c:	str	w8, [x23, #40]
  43a310:	cbz	x22, 43a33c <ferror@plt+0x36a9c>
  43a314:	ldur	x8, [x29, #-8]
  43a318:	cbz	x8, 43a398 <ferror@plt+0x36af8>
  43a31c:	ldr	x9, [sp, #16]
  43a320:	add	w19, w26, #0x1
  43a324:	cmp	w19, w9
  43a328:	b.cs	43a344 <ferror@plt+0x36aa4>  // b.hs, b.nlast
  43a32c:	ldr	x9, [x22]
  43a330:	str	x8, [x9, w26, uxtw #3]
  43a334:	mov	w26, w19
  43a338:	b	43a0d4 <ferror@plt+0x36834>
  43a33c:	mov	w19, w26
  43a340:	b	43a0d4 <ferror@plt+0x36834>
  43a344:	ldr	x0, [x22]
  43a348:	add	w9, w9, #0xa
  43a34c:	lsl	x1, x9, #3
  43a350:	str	x9, [sp, #16]
  43a354:	bl	4031e0 <xrealloc@plt>
  43a358:	str	x0, [x22]
  43a35c:	ldur	x8, [x29, #-8]
  43a360:	str	x8, [x0, w26, uxtw #3]
  43a364:	mov	w26, w19
  43a368:	b	43a0d4 <ferror@plt+0x36834>
  43a36c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43a370:	ldr	x20, [x8, #3792]
  43a374:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43a378:	add	x1, x1, #0x7fe
  43a37c:	mov	w2, #0x5                   	// #5
  43a380:	mov	x0, xzr
  43a384:	bl	403700 <dcgettext@plt>
  43a388:	ldr	x2, [sp, #8]
  43a38c:	mov	x1, x0
  43a390:	mov	x0, x20
  43a394:	bl	403880 <fprintf@plt>
  43a398:	mov	w0, wzr
  43a39c:	ldp	x20, x19, [sp, #128]
  43a3a0:	ldp	x22, x21, [sp, #112]
  43a3a4:	ldp	x24, x23, [sp, #96]
  43a3a8:	ldp	x26, x25, [sp, #80]
  43a3ac:	ldp	x28, x27, [sp, #64]
  43a3b0:	ldp	x29, x30, [sp, #48]
  43a3b4:	add	sp, sp, #0x90
  43a3b8:	ret
  43a3bc:	cbz	x22, 43a3d0 <ferror@plt+0x36b30>
  43a3c0:	ldr	x8, [x22]
  43a3c4:	str	xzr, [x8, w26, uxtw #3]
  43a3c8:	ldr	x24, [x20]
  43a3cc:	ldrb	w9, [x24]
  43a3d0:	cmp	w9, #0x65
  43a3d4:	b.ne	43a3f0 <ferror@plt+0x36b50>  // b.any
  43a3d8:	cbz	x22, 43a3e8 <ferror@plt+0x36b48>
  43a3dc:	ldr	x9, [sp]
  43a3e0:	mov	w8, #0x1                   	// #1
  43a3e4:	str	w8, [x9]
  43a3e8:	add	x8, x24, #0x1
  43a3ec:	str	x8, [x20]
  43a3f0:	mov	w0, #0x1                   	// #1
  43a3f4:	b	43a39c <ferror@plt+0x36afc>
  43a3f8:	sub	sp, sp, #0x80
  43a3fc:	stp	x29, x30, [sp, #32]
  43a400:	stp	x28, x27, [sp, #48]
  43a404:	stp	x26, x25, [sp, #64]
  43a408:	stp	x24, x23, [sp, #80]
  43a40c:	stp	x22, x21, [sp, #96]
  43a410:	stp	x20, x19, [sp, #112]
  43a414:	ldr	x24, [x1]
  43a418:	mov	x28, x2
  43a41c:	mov	x21, x1
  43a420:	mov	x22, x0
  43a424:	mov	x8, x24
  43a428:	ldrb	w9, [x8, #1]!
  43a42c:	add	x29, sp, #0x20
  43a430:	sub	w10, w9, #0x31
  43a434:	cmp	w10, #0x9
  43a438:	b.cs	43a6b4 <ferror@plt+0x36e14>  // b.hs, b.nlast
  43a43c:	ldrb	w10, [x24, #2]
  43a440:	sub	w23, w9, #0x30
  43a444:	mov	x9, x24
  43a448:	cmp	w10, #0x5f
  43a44c:	b.ne	43a458 <ferror@plt+0x36bb8>  // b.any
  43a450:	mov	x9, x8
  43a454:	str	x8, [x21]
  43a458:	add	x26, x9, #0x2
  43a45c:	str	x26, [x21]
  43a460:	str	x24, [sp]
  43a464:	cmp	x28, #0x0
  43a468:	sub	x8, x29, #0x8
  43a46c:	adrp	x24, 463000 <warn@@Base+0x25fcc>
  43a470:	mov	x25, xzr
  43a474:	add	x24, x24, #0x3b0
  43a478:	csel	x8, x8, xzr, ne  // ne = any
  43a47c:	mov	w20, #0xa                   	// #10
  43a480:	str	x8, [sp, #16]
  43a484:	ldrb	w8, [x26]
  43a488:	sub	w23, w23, #0x1
  43a48c:	cmp	w8, #0x5f
  43a490:	b.ne	43a4a4 <ferror@plt+0x36c04>  // b.any
  43a494:	add	x9, x26, #0x1
  43a498:	str	x9, [x21]
  43a49c:	ldrb	w8, [x26, #1]
  43a4a0:	mov	x26, x9
  43a4a4:	cmp	w8, #0x74
  43a4a8:	b.ne	43a504 <ferror@plt+0x36c64>  // b.any
  43a4ac:	ldr	x2, [sp, #16]
  43a4b0:	mov	x0, x22
  43a4b4:	mov	x1, x21
  43a4b8:	bl	43a770 <ferror@plt+0x36ed0>
  43a4bc:	cbz	w0, 43a74c <ferror@plt+0x36eac>
  43a4c0:	cbz	x28, 43a670 <ferror@plt+0x36dd0>
  43a4c4:	ldur	x27, [x29, #-8]
  43a4c8:	ldp	x25, x26, [x22]
  43a4cc:	mov	x0, x27
  43a4d0:	bl	402fd0 <strlen@plt>
  43a4d4:	mov	x3, x0
  43a4d8:	mov	w4, #0x9                   	// #9
  43a4dc:	mov	x0, x25
  43a4e0:	mov	x1, x26
  43a4e4:	mov	x2, x27
  43a4e8:	bl	438740 <ferror@plt+0x34ea0>
  43a4ec:	ldur	x8, [x29, #-8]
  43a4f0:	mov	x25, x0
  43a4f4:	mov	x0, x8
  43a4f8:	bl	403510 <free@plt>
  43a4fc:	cbnz	x25, 43a670 <ferror@plt+0x36dd0>
  43a500:	b	43a74c <ferror@plt+0x36eac>
  43a504:	ldrh	w9, [x24, w8, uxtw #1]
  43a508:	tbnz	w9, #2, 43a514 <ferror@plt+0x36c74>
  43a50c:	mov	w19, wzr
  43a510:	b	43a53c <ferror@plt+0x36c9c>
  43a514:	mov	w19, wzr
  43a518:	add	x9, x26, #0x1
  43a51c:	mul	w10, w19, w20
  43a520:	str	x9, [x21]
  43a524:	add	w10, w10, w8, uxtb
  43a528:	ldrb	w8, [x9], #1
  43a52c:	sub	w19, w10, #0x30
  43a530:	ldrh	w11, [x24, x8, lsl #1]
  43a534:	tbnz	w11, #2, 43a51c <ferror@plt+0x36c7c>
  43a538:	sub	x26, x9, #0x1
  43a53c:	mov	x0, x26
  43a540:	bl	402fd0 <strlen@plt>
  43a544:	mov	w26, w19
  43a548:	cmp	x0, x26
  43a54c:	b.cc	43a67c <ferror@plt+0x36ddc>  // b.lo, b.ul, b.last
  43a550:	cbz	x28, 43a664 <ferror@plt+0x36dc4>
  43a554:	cbz	x25, 43a5f4 <ferror@plt+0x36d54>
  43a558:	ldr	x0, [x22]
  43a55c:	mov	x1, x25
  43a560:	bl	4325a8 <ferror@plt+0x2ed08>
  43a564:	cbz	x0, 43a5f4 <ferror@plt+0x36d54>
  43a568:	str	x28, [sp, #8]
  43a56c:	ldr	x28, [x21]
  43a570:	add	w8, w26, #0x1
  43a574:	mov	x25, x0
  43a578:	sxtw	x0, w8
  43a57c:	bl	403290 <xmalloc@plt>
  43a580:	mov	x1, x28
  43a584:	ldr	x28, [sp, #8]
  43a588:	sxtw	x19, w26
  43a58c:	mov	x2, x19
  43a590:	mov	x27, x0
  43a594:	bl	402f70 <memcpy@plt>
  43a598:	strb	wzr, [x27, x19]
  43a59c:	ldr	x1, [x25]
  43a5a0:	cbz	x1, 43a5ec <ferror@plt+0x36d4c>
  43a5a4:	add	x19, x25, #0x8
  43a5a8:	b	43a5b4 <ferror@plt+0x36d14>
  43a5ac:	ldr	x1, [x19], #8
  43a5b0:	cbz	x1, 43a5ec <ferror@plt+0x36d4c>
  43a5b4:	ldr	x0, [x22]
  43a5b8:	bl	4325ec <ferror@plt+0x2ed4c>
  43a5bc:	cbz	x0, 43a6a8 <ferror@plt+0x36e08>
  43a5c0:	mov	x25, x0
  43a5c4:	ldr	x0, [x22]
  43a5c8:	mov	x1, x25
  43a5cc:	bl	4323f8 <ferror@plt+0x2eb58>
  43a5d0:	cbz	x0, 43a5ac <ferror@plt+0x36d0c>
  43a5d4:	mov	x1, x27
  43a5d8:	bl	4034a0 <strcmp@plt>
  43a5dc:	cbnz	w0, 43a5ac <ferror@plt+0x36d0c>
  43a5e0:	mov	x0, x27
  43a5e4:	bl	403510 <free@plt>
  43a5e8:	b	43a664 <ferror@plt+0x36dc4>
  43a5ec:	mov	x0, x27
  43a5f0:	bl	403510 <free@plt>
  43a5f4:	cbz	w23, 43a620 <ferror@plt+0x36d80>
  43a5f8:	ldp	x0, x1, [x22]
  43a5fc:	ldr	x2, [x21]
  43a600:	cmp	w23, #0x0
  43a604:	mov	w8, #0x9                   	// #9
  43a608:	csel	w4, wzr, w8, eq  // eq = none
  43a60c:	mov	w3, w26
  43a610:	bl	438740 <ferror@plt+0x34ea0>
  43a614:	mov	x25, x0
  43a618:	cbnz	x0, 43a664 <ferror@plt+0x36dc4>
  43a61c:	b	43a750 <ferror@plt+0x36eb0>
  43a620:	ldr	x19, [x21]
  43a624:	add	w8, w26, #0x1
  43a628:	sxtw	x0, w8
  43a62c:	bl	403290 <xmalloc@plt>
  43a630:	sxtw	x25, w26
  43a634:	mov	x1, x19
  43a638:	mov	x2, x25
  43a63c:	mov	x27, x0
  43a640:	bl	402f70 <memcpy@plt>
  43a644:	strb	wzr, [x27, x25]
  43a648:	ldr	x0, [x22]
  43a64c:	mov	x1, x27
  43a650:	bl	4320d8 <ferror@plt+0x2e838>
  43a654:	mov	x25, x0
  43a658:	mov	x0, x27
  43a65c:	bl	403510 <free@plt>
  43a660:	cbz	x25, 43a5f8 <ferror@plt+0x36d58>
  43a664:	ldr	x8, [x21]
  43a668:	add	x8, x8, x26
  43a66c:	str	x8, [x21]
  43a670:	cbz	w23, 43a710 <ferror@plt+0x36e70>
  43a674:	ldr	x26, [x21]
  43a678:	b	43a484 <ferror@plt+0x36be4>
  43a67c:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43a680:	ldr	x20, [x8, #3792]
  43a684:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43a688:	add	x1, x1, #0x7fe
  43a68c:	mov	w2, #0x5                   	// #5
  43a690:	mov	x0, xzr
  43a694:	bl	403700 <dcgettext@plt>
  43a698:	ldr	x2, [sp]
  43a69c:	mov	x1, x0
  43a6a0:	mov	x0, x20
  43a6a4:	b	43a748 <ferror@plt+0x36ea8>
  43a6a8:	mov	x0, x27
  43a6ac:	bl	403510 <free@plt>
  43a6b0:	b	43a74c <ferror@plt+0x36eac>
  43a6b4:	cmp	w9, #0x5f
  43a6b8:	b.ne	43a720 <ferror@plt+0x36e80>  // b.any
  43a6bc:	mov	x26, x24
  43a6c0:	ldrb	w8, [x26, #2]!
  43a6c4:	cmp	x8, #0x30
  43a6c8:	b.eq	43a720 <ferror@plt+0x36e80>  // b.none
  43a6cc:	adrp	x19, 463000 <warn@@Base+0x25fcc>
  43a6d0:	add	x19, x19, #0x3b0
  43a6d4:	ldrh	w8, [x19, x8, lsl #1]
  43a6d8:	tbz	w8, #2, 43a720 <ferror@plt+0x36e80>
  43a6dc:	mov	w2, #0xa                   	// #10
  43a6e0:	mov	x0, x26
  43a6e4:	mov	x1, xzr
  43a6e8:	bl	4034e0 <strtol@plt>
  43a6ec:	mov	x23, x0
  43a6f0:	ldrb	w8, [x26], #1
  43a6f4:	ldrh	w9, [x19, x8, lsl #1]
  43a6f8:	tbnz	w9, #2, 43a6f0 <ferror@plt+0x36e50>
  43a6fc:	cmp	w8, #0x5f
  43a700:	b.ne	43a720 <ferror@plt+0x36e80>  // b.any
  43a704:	str	x26, [x21]
  43a708:	cbnz	w23, 43a460 <ferror@plt+0x36bc0>
  43a70c:	mov	x25, xzr
  43a710:	cbz	x28, 43a718 <ferror@plt+0x36e78>
  43a714:	str	x25, [x28]
  43a718:	mov	w0, #0x1                   	// #1
  43a71c:	b	43a750 <ferror@plt+0x36eb0>
  43a720:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43a724:	ldr	x20, [x8, #3792]
  43a728:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43a72c:	add	x1, x1, #0x7fe
  43a730:	mov	w2, #0x5                   	// #5
  43a734:	mov	x0, xzr
  43a738:	bl	403700 <dcgettext@plt>
  43a73c:	mov	x1, x0
  43a740:	mov	x0, x20
  43a744:	mov	x2, x24
  43a748:	bl	403880 <fprintf@plt>
  43a74c:	mov	w0, wzr
  43a750:	ldp	x20, x19, [sp, #112]
  43a754:	ldp	x22, x21, [sp, #96]
  43a758:	ldp	x24, x23, [sp, #80]
  43a75c:	ldp	x26, x25, [sp, #64]
  43a760:	ldp	x28, x27, [sp, #48]
  43a764:	ldp	x29, x30, [sp, #32]
  43a768:	add	sp, sp, #0x80
  43a76c:	ret
  43a770:	stp	x29, x30, [sp, #-96]!
  43a774:	stp	x28, x27, [sp, #16]
  43a778:	stp	x26, x25, [sp, #32]
  43a77c:	stp	x24, x23, [sp, #48]
  43a780:	stp	x22, x21, [sp, #64]
  43a784:	stp	x20, x19, [sp, #80]
  43a788:	ldr	x19, [x1]
  43a78c:	adrp	x23, 463000 <warn@@Base+0x25fcc>
  43a790:	add	x23, x23, #0x3b0
  43a794:	mov	x29, sp
  43a798:	add	x8, x19, #0x1
  43a79c:	str	x8, [x1]
  43a7a0:	ldrb	w8, [x19, #1]
  43a7a4:	ldrh	w9, [x23, x8, lsl #1]
  43a7a8:	tbz	w9, #2, 43aba8 <ferror@plt+0x37308>
  43a7ac:	mov	x20, x2
  43a7b0:	mov	x21, x1
  43a7b4:	mov	x22, x0
  43a7b8:	mov	x25, xzr
  43a7bc:	mov	w24, wzr
  43a7c0:	mov	w9, #0xa                   	// #10
  43a7c4:	mul	w10, w24, w9
  43a7c8:	add	x11, x19, x25
  43a7cc:	add	w10, w10, w8, uxtb
  43a7d0:	add	x8, x11, #0x2
  43a7d4:	str	x8, [x21]
  43a7d8:	ldrb	w8, [x11, #2]
  43a7dc:	sub	w24, w10, #0x30
  43a7e0:	add	x25, x25, #0x1
  43a7e4:	ldrh	w11, [x23, x8, lsl #1]
  43a7e8:	tbnz	w11, #2, 43a7c4 <ferror@plt+0x36f24>
  43a7ec:	cbz	w24, 43aba8 <ferror@plt+0x37308>
  43a7f0:	add	x8, x19, x25
  43a7f4:	add	x0, x8, #0x1
  43a7f8:	bl	402fd0 <strlen@plt>
  43a7fc:	mov	w8, w24
  43a800:	cmp	x0, x8
  43a804:	b.cc	43aba8 <ferror@plt+0x37308>  // b.lo, b.ul, b.last
  43a808:	add	x9, x19, x8
  43a80c:	add	x9, x9, x25
  43a810:	add	x10, x9, #0x1
  43a814:	str	x10, [x21]
  43a818:	ldrb	w10, [x9, #1]
  43a81c:	ldrh	w11, [x23, x10, lsl #1]
  43a820:	tbz	w11, #2, 43aba8 <ferror@plt+0x37308>
  43a824:	add	x28, x9, #0x2
  43a828:	str	x28, [x21]
  43a82c:	ldrb	w9, [x9, #2]
  43a830:	sub	w24, w10, #0x30
  43a834:	ldrh	w11, [x23, x9, lsl #1]
  43a838:	tbz	w11, #2, 43a87c <ferror@plt+0x36fdc>
  43a83c:	add	x8, x19, x8
  43a840:	add	x8, x8, x25
  43a844:	add	x8, x8, #0x3
  43a848:	mov	w10, #0xa                   	// #10
  43a84c:	mov	w11, w24
  43a850:	mul	w11, w11, w10
  43a854:	add	w11, w11, w9, uxtb
  43a858:	ldrb	w9, [x8], #1
  43a85c:	sub	w11, w11, #0x30
  43a860:	ldrh	w12, [x23, x9, lsl #1]
  43a864:	tbnz	w12, #2, 43a850 <ferror@plt+0x36fb0>
  43a868:	cmp	w9, #0x5f
  43a86c:	b.ne	43a87c <ferror@plt+0x36fdc>  // b.any
  43a870:	mov	x28, x8
  43a874:	mov	w24, w11
  43a878:	str	x8, [x21]
  43a87c:	cbz	w24, 43aad0 <ferror@plt+0x37230>
  43a880:	adrp	x26, 44e000 <warn@@Base+0x10fcc>
  43a884:	mov	w25, wzr
  43a888:	add	x26, x26, #0x3da
  43a88c:	mov	w27, #0xa                   	// #10
  43a890:	ldrb	w8, [x28]
  43a894:	cmp	w8, #0x5a
  43a898:	b.ne	43a8bc <ferror@plt+0x3701c>  // b.any
  43a89c:	add	x8, x28, #0x1
  43a8a0:	mov	x0, x22
  43a8a4:	mov	x1, x21
  43a8a8:	mov	x2, xzr
  43a8ac:	str	x8, [x21]
  43a8b0:	bl	439740 <ferror@plt+0x35ea0>
  43a8b4:	cbnz	w0, 43aabc <ferror@plt+0x3721c>
  43a8b8:	b	43ac14 <ferror@plt+0x37374>
  43a8bc:	mov	x0, x22
  43a8c0:	mov	x1, x21
  43a8c4:	mov	x2, xzr
  43a8c8:	bl	439740 <ferror@plt+0x35ea0>
  43a8cc:	cbz	w0, 43ac14 <ferror@plt+0x37374>
  43a8d0:	ldrb	w9, [x28]
  43a8d4:	cbz	w9, 43aabc <ferror@plt+0x3721c>
  43a8d8:	add	x8, x28, #0x1
  43a8dc:	and	w9, w9, #0xff
  43a8e0:	sub	w9, w9, #0x43
  43a8e4:	cmp	w9, #0x33
  43a8e8:	b.hi	43aa80 <ferror@plt+0x371e0>  // b.pmore
  43a8ec:	adr	x10, 43a8fc <ferror@plt+0x3705c>
  43a8f0:	ldrb	w11, [x26, x9]
  43a8f4:	add	x10, x10, x11, lsl #2
  43a8f8:	br	x10
  43a8fc:	ldrb	w9, [x8], #1
  43a900:	cbnz	w9, 43a8dc <ferror@plt+0x3703c>
  43a904:	b	43aabc <ferror@plt+0x3721c>
  43a908:	ldr	x9, [x21]
  43a90c:	ldrb	w8, [x9]
  43a910:	ldrh	w10, [x23, x8, lsl #1]
  43a914:	tbz	w10, #2, 43aba8 <ferror@plt+0x37308>
  43a918:	mov	w10, wzr
  43a91c:	add	x9, x9, #0x1
  43a920:	mul	w10, w10, w27
  43a924:	str	x9, [x21]
  43a928:	add	w10, w10, w8, uxtb
  43a92c:	ldrb	w8, [x9], #1
  43a930:	sub	w10, w10, #0x30
  43a934:	ldrh	w11, [x23, x8, lsl #1]
  43a938:	tbnz	w11, #2, 43a920 <ferror@plt+0x37080>
  43a93c:	cbz	w10, 43aba8 <ferror@plt+0x37308>
  43a940:	add	x8, x9, w10, uxtw
  43a944:	sub	x8, x8, #0x1
  43a948:	str	x8, [x21]
  43a94c:	b	43aabc <ferror@plt+0x3721c>
  43a950:	ldr	x9, [x21]
  43a954:	ldrb	w8, [x9]
  43a958:	cmp	w8, #0x6d
  43a95c:	b.eq	43a97c <ferror@plt+0x370dc>  // b.none
  43a960:	ldrh	w10, [x23, w8, uxtw #1]
  43a964:	tbnz	w10, #2, 43a994 <ferror@plt+0x370f4>
  43a968:	cmp	w8, #0x2e
  43a96c:	b.eq	43a9b4 <ferror@plt+0x37114>  // b.none
  43a970:	cmp	w8, #0x65
  43a974:	b.eq	43a9d4 <ferror@plt+0x37134>  // b.none
  43a978:	b	43aabc <ferror@plt+0x3721c>
  43a97c:	add	x10, x9, #0x1
  43a980:	str	x10, [x21]
  43a984:	ldrb	w8, [x9, #1]
  43a988:	mov	x9, x10
  43a98c:	ldrh	w10, [x23, w8, uxtw #1]
  43a990:	tbz	w10, #2, 43a968 <ferror@plt+0x370c8>
  43a994:	add	x9, x9, #0x1
  43a998:	str	x9, [x21]
  43a99c:	ldrb	w8, [x9], #1
  43a9a0:	ldrh	w10, [x23, x8, lsl #1]
  43a9a4:	tbnz	w10, #2, 43a998 <ferror@plt+0x370f8>
  43a9a8:	sub	x9, x9, #0x1
  43a9ac:	cmp	w8, #0x2e
  43a9b0:	b.ne	43a970 <ferror@plt+0x370d0>  // b.any
  43a9b4:	add	x9, x9, #0x1
  43a9b8:	str	x9, [x21]
  43a9bc:	ldrb	w8, [x9], #1
  43a9c0:	ldrh	w10, [x23, x8, lsl #1]
  43a9c4:	tbnz	w10, #2, 43a9b8 <ferror@plt+0x37118>
  43a9c8:	sub	x9, x9, #0x1
  43a9cc:	cmp	w8, #0x65
  43a9d0:	b.ne	43aabc <ferror@plt+0x3721c>  // b.any
  43a9d4:	add	x8, x9, #0x1
  43a9d8:	str	x8, [x21]
  43a9dc:	ldrb	w9, [x8], #1
  43a9e0:	ldrh	w9, [x23, x9, lsl #1]
  43a9e4:	tbnz	w9, #2, 43a9d8 <ferror@plt+0x37138>
  43a9e8:	b	43aabc <ferror@plt+0x3721c>
  43a9ec:	ldr	x9, [x21]
  43a9f0:	ldrb	w8, [x9]
  43a9f4:	ldrh	w10, [x23, x8, lsl #1]
  43a9f8:	tbz	w10, #2, 43aabc <ferror@plt+0x3721c>
  43a9fc:	mov	w10, wzr
  43aa00:	add	x9, x9, #0x1
  43aa04:	mul	w10, w10, w27
  43aa08:	str	x9, [x21]
  43aa0c:	add	w10, w10, w8, uxtb
  43aa10:	ldrb	w8, [x9], #1
  43aa14:	sub	w10, w10, #0x30
  43aa18:	ldrh	w11, [x23, x8, lsl #1]
  43aa1c:	tbnz	w11, #2, 43aa04 <ferror@plt+0x37164>
  43aa20:	cmp	w10, #0x2
  43aa24:	b.cc	43aabc <ferror@plt+0x3721c>  // b.lo, b.ul, b.last
  43aa28:	b	43aba8 <ferror@plt+0x37308>
  43aa2c:	ldr	x9, [x21]
  43aa30:	ldrb	w8, [x9]
  43aa34:	cmp	w8, #0x6d
  43aa38:	b.ne	43aa4c <ferror@plt+0x371ac>  // b.any
  43aa3c:	add	x10, x9, #0x1
  43aa40:	str	x10, [x21]
  43aa44:	ldrb	w8, [x9, #1]
  43aa48:	mov	x9, x10
  43aa4c:	ldrh	w10, [x23, w8, uxtw #1]
  43aa50:	tbz	w10, #2, 43aba8 <ferror@plt+0x37308>
  43aa54:	mov	w10, wzr
  43aa58:	add	x9, x9, #0x1
  43aa5c:	mul	w10, w10, w27
  43aa60:	str	x9, [x21]
  43aa64:	add	w10, w10, w8, uxtb
  43aa68:	ldrb	w8, [x9], #1
  43aa6c:	sub	w10, w10, #0x30
  43aa70:	ldrh	w11, [x23, x8, lsl #1]
  43aa74:	tbnz	w11, #2, 43aa5c <ferror@plt+0x371bc>
  43aa78:	cbnz	w10, 43aabc <ferror@plt+0x3721c>
  43aa7c:	b	43aba8 <ferror@plt+0x37308>
  43aa80:	ldr	x8, [x21]
  43aa84:	ldrb	w9, [x8]
  43aa88:	cmp	w9, #0x6d
  43aa8c:	b.ne	43aaa0 <ferror@plt+0x37200>  // b.any
  43aa90:	add	x10, x8, #0x1
  43aa94:	str	x10, [x21]
  43aa98:	ldrb	w9, [x8, #1]
  43aa9c:	mov	x8, x10
  43aaa0:	ldrh	w9, [x23, w9, uxtw #1]
  43aaa4:	tbz	w9, #2, 43aabc <ferror@plt+0x3721c>
  43aaa8:	add	x8, x8, #0x1
  43aaac:	str	x8, [x21]
  43aab0:	ldrb	w9, [x8], #1
  43aab4:	ldrh	w9, [x23, x9, lsl #1]
  43aab8:	tbnz	w9, #2, 43aaac <ferror@plt+0x3720c>
  43aabc:	add	w25, w25, #0x1
  43aac0:	cmp	w25, w24
  43aac4:	b.eq	43aad0 <ferror@plt+0x37230>  // b.none
  43aac8:	ldr	x28, [x21]
  43aacc:	b	43a890 <ferror@plt+0x36ff0>
  43aad0:	cbz	x20, 43ac10 <ferror@plt+0x37370>
  43aad4:	ldr	x8, [x21]
  43aad8:	sub	x22, x8, x19
  43aadc:	add	w8, w22, #0x1
  43aae0:	sxtw	x0, w8
  43aae4:	bl	403290 <xmalloc@plt>
  43aae8:	sxtw	x22, w22
  43aaec:	mov	x1, x19
  43aaf0:	mov	x2, x22
  43aaf4:	mov	x21, x0
  43aaf8:	bl	402f70 <memcpy@plt>
  43aafc:	adrp	x0, 44e000 <warn@@Base+0x10fcc>
  43ab00:	add	x0, x0, #0x911
  43ab04:	mov	x1, x21
  43ab08:	mov	x2, xzr
  43ab0c:	strb	wzr, [x21, x22]
  43ab10:	bl	403200 <concat@plt>
  43ab14:	mov	x22, x0
  43ab18:	mov	x0, x21
  43ab1c:	bl	403510 <free@plt>
  43ab20:	mov	w1, #0x2                   	// #2
  43ab24:	mov	x0, x22
  43ab28:	bl	403590 <cplus_demangle@plt>
  43ab2c:	mov	x21, x0
  43ab30:	mov	x0, x22
  43ab34:	bl	403510 <free@plt>
  43ab38:	cbz	x21, 43aba8 <ferror@plt+0x37308>
  43ab3c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43ab40:	add	x1, x1, #0x920
  43ab44:	mov	x0, x21
  43ab48:	bl	4036d0 <strstr@plt>
  43ab4c:	cbz	x0, 43ac30 <ferror@plt+0x37390>
  43ab50:	cmp	x21, x0
  43ab54:	mov	x8, x21
  43ab58:	b.eq	43abdc <ferror@plt+0x3733c>  // b.none
  43ab5c:	mov	x8, x21
  43ab60:	mov	x9, x21
  43ab64:	b	43ab78 <ferror@plt+0x372d8>
  43ab68:	strb	w10, [x8], #1
  43ab6c:	add	x9, x9, #0x1
  43ab70:	cmp	x0, x9
  43ab74:	b.eq	43abdc <ferror@plt+0x3733c>  // b.none
  43ab78:	ldrb	w10, [x9]
  43ab7c:	cmp	w10, #0x20
  43ab80:	b.ne	43ab68 <ferror@plt+0x372c8>  // b.any
  43ab84:	cmp	x9, x21
  43ab88:	b.ls	43ab6c <ferror@plt+0x372cc>  // b.plast
  43ab8c:	ldrb	w11, [x9, #1]
  43ab90:	cmp	w11, #0x3e
  43ab94:	b.ne	43ab6c <ferror@plt+0x372cc>  // b.any
  43ab98:	ldurb	w11, [x9, #-1]
  43ab9c:	cmp	w11, #0x3e
  43aba0:	b.eq	43ab68 <ferror@plt+0x372c8>  // b.none
  43aba4:	b	43ab6c <ferror@plt+0x372cc>
  43aba8:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43abac:	ldr	x20, [x8, #3792]
  43abb0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43abb4:	add	x1, x1, #0x7fe
  43abb8:	mov	w2, #0x5                   	// #5
  43abbc:	mov	x0, xzr
  43abc0:	bl	403700 <dcgettext@plt>
  43abc4:	mov	x1, x0
  43abc8:	mov	x0, x20
  43abcc:	mov	x2, x19
  43abd0:	bl	403880 <fprintf@plt>
  43abd4:	mov	w0, wzr
  43abd8:	b	43ac14 <ferror@plt+0x37374>
  43abdc:	sub	x22, x8, x21
  43abe0:	add	w8, w22, #0x1
  43abe4:	sxtw	x0, w8
  43abe8:	bl	403290 <xmalloc@plt>
  43abec:	sxtw	x22, w22
  43abf0:	mov	x1, x21
  43abf4:	mov	x2, x22
  43abf8:	mov	x19, x0
  43abfc:	bl	402f70 <memcpy@plt>
  43ac00:	mov	x0, x21
  43ac04:	strb	wzr, [x19, x22]
  43ac08:	str	x19, [x20]
  43ac0c:	bl	403510 <free@plt>
  43ac10:	mov	w0, #0x1                   	// #1
  43ac14:	ldp	x20, x19, [sp, #80]
  43ac18:	ldp	x22, x21, [sp, #64]
  43ac1c:	ldp	x24, x23, [sp, #48]
  43ac20:	ldp	x26, x25, [sp, #32]
  43ac24:	ldp	x28, x27, [sp, #16]
  43ac28:	ldp	x29, x30, [sp], #96
  43ac2c:	ret
  43ac30:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43ac34:	ldr	x20, [x8, #3792]
  43ac38:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43ac3c:	add	x1, x1, #0x7fe
  43ac40:	mov	w2, #0x5                   	// #5
  43ac44:	bl	403700 <dcgettext@plt>
  43ac48:	mov	x1, x0
  43ac4c:	mov	x0, x20
  43ac50:	mov	x2, x19
  43ac54:	bl	403880 <fprintf@plt>
  43ac58:	mov	x0, x21
  43ac5c:	bl	403510 <free@plt>
  43ac60:	mov	w0, wzr
  43ac64:	b	43ac14 <ferror@plt+0x37374>
  43ac68:	bl	4033f0 <abort@plt>
  43ac6c:	sub	sp, sp, #0x1a0
  43ac70:	stp	x29, x30, [sp, #320]
  43ac74:	add	x29, sp, #0x140
  43ac78:	movi	v0.2d, #0x0
  43ac7c:	cmp	x2, #0x1
  43ac80:	stp	x28, x27, [sp, #336]
  43ac84:	stp	x26, x25, [sp, #352]
  43ac88:	stp	x24, x23, [sp, #368]
  43ac8c:	stp	x22, x21, [sp, #384]
  43ac90:	stp	x20, x19, [sp, #400]
  43ac94:	stp	x1, x2, [x29, #-40]
  43ac98:	stp	xzr, xzr, [x29, #-24]
  43ac9c:	stp	q0, q0, [sp, #128]
  43aca0:	stp	q0, q0, [sp, #160]
  43aca4:	stp	q0, q0, [sp, #192]
  43aca8:	stp	q0, q0, [sp, #224]
  43acac:	str	q0, [sp, #256]
  43acb0:	b.lt	43b094 <ferror@plt+0x377f4>  // b.tstop
  43acb4:	mov	x19, x3
  43acb8:	mov	x20, x2
  43acbc:	mov	x21, x1
  43acc0:	mov	x22, x0
  43acc4:	mov	x26, xzr
  43acc8:	mov	x28, #0xffffffffffffffff    	// #-1
  43accc:	stp	xzr, xzr, [sp, #16]
  43acd0:	str	wzr, [sp, #44]
  43acd4:	stp	xzr, xzr, [sp]
  43acd8:	str	x2, [sp, #32]
  43acdc:	b	43ad44 <ferror@plt+0x374a4>
  43ace0:	sub	x1, x29, #0x28
  43ace4:	add	x2, sp, #0x80
  43ace8:	mov	w6, #0x1                   	// #1
  43acec:	mov	x0, x22
  43acf0:	mov	x3, x25
  43acf4:	mov	w4, w28
  43acf8:	mov	x5, x27
  43acfc:	mov	x7, x19
  43ad00:	bl	43b120 <ferror@plt+0x37880>
  43ad04:	mov	x28, x21
  43ad08:	mov	x21, x20
  43ad0c:	ldr	x20, [sp, #32]
  43ad10:	cbz	x0, 43b0d4 <ferror@plt+0x37834>
  43ad14:	ldr	w6, [sp, #44]
  43ad18:	mov	x5, x0
  43ad1c:	add	x0, sp, #0x80
  43ad20:	add	x3, sp, #0x58
  43ad24:	mov	x1, x23
  43ad28:	mov	x2, x25
  43ad2c:	mov	x4, x19
  43ad30:	bl	43b9cc <ferror@plt+0x3812c>
  43ad34:	cbz	w0, 43b0d4 <ferror@plt+0x37834>
  43ad38:	ldur	x26, [x29, #-24]
  43ad3c:	cmp	x26, x20
  43ad40:	b.ge	43b094 <ferror@plt+0x377f4>  // b.tcont
  43ad44:	ldr	x23, [x21, x26, lsl #3]
  43ad48:	add	x2, sp, #0x58
  43ad4c:	mov	x0, x22
  43ad50:	mov	x1, x23
  43ad54:	bl	403580 <bfd_coff_get_syment@plt>
  43ad58:	cbz	w0, 43b09c <ferror@plt+0x377fc>
  43ad5c:	ldur	x25, [x29, #-16]
  43ad60:	ldrb	w8, [sp, #121]
  43ad64:	ldr	x24, [x23, #8]
  43ad68:	add	x9, x26, #0x1
  43ad6c:	stur	x9, [x29, #-24]
  43ad70:	add	x9, x25, x8
  43ad74:	add	x9, x9, #0x1
  43ad78:	stur	x9, [x29, #-16]
  43ad7c:	cbz	x8, 43ada0 <ferror@plt+0x37500>
  43ad80:	add	x3, sp, #0x30
  43ad84:	mov	x0, x22
  43ad88:	mov	x1, x23
  43ad8c:	mov	w2, wzr
  43ad90:	add	x27, sp, #0x30
  43ad94:	bl	4034c0 <bfd_coff_get_auxent@plt>
  43ad98:	cbnz	w0, 43ada4 <ferror@plt+0x37504>
  43ad9c:	b	43b0a8 <ferror@plt+0x37808>
  43ada0:	mov	x27, xzr
  43ada4:	ldrb	w26, [sp, #120]
  43ada8:	cmp	x25, x28
  43adac:	b.ne	43add0 <ferror@plt+0x37530>  // b.any
  43adb0:	cmp	w26, #0x67
  43adb4:	b.eq	43add0 <ferror@plt+0x37530>  // b.none
  43adb8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43adbc:	mov	x0, x19
  43adc0:	add	x1, x1, #0xa30
  43adc4:	bl	43091c <ferror@plt+0x2d07c>
  43adc8:	cbz	w0, 43b0d4 <ferror@plt+0x37834>
  43adcc:	ldrb	w26, [sp, #120]
  43add0:	sub	w8, w26, #0x2
  43add4:	cmp	w8, #0x68
  43add8:	b.hi	43ae00 <ferror@plt+0x37560>  // b.pmore
  43addc:	adrp	x11, 44e000 <warn@@Base+0x10fcc>
  43ade0:	add	x11, x11, #0x967
  43ade4:	adr	x9, 43ad38 <ferror@plt+0x37498>
  43ade8:	ldrb	w10, [x11, x8]
  43adec:	add	x9, x9, x10, lsl #2
  43adf0:	br	x9
  43adf4:	ldrh	w8, [sp, #118]
  43adf8:	cbnz	w8, 43ae3c <ferror@plt+0x3759c>
  43adfc:	b	43ad38 <ferror@plt+0x37498>
  43ae00:	cmp	w26, #0x7f
  43ae04:	b.eq	43ae3c <ferror@plt+0x3759c>  // b.none
  43ae08:	cmp	w26, #0xff
  43ae0c:	b.eq	43ad38 <ferror@plt+0x37498>  // b.none
  43ae10:	ldrh	w4, [sp, #118]
  43ae14:	sub	x1, x29, #0x28
  43ae18:	add	x2, sp, #0x80
  43ae1c:	mov	w6, #0x1                   	// #1
  43ae20:	mov	x0, x22
  43ae24:	mov	x3, x25
  43ae28:	mov	x5, x27
  43ae2c:	mov	x7, x19
  43ae30:	bl	43b120 <ferror@plt+0x37880>
  43ae34:	cbnz	x0, 43ad14 <ferror@plt+0x37474>
  43ae38:	b	43b0d4 <ferror@plt+0x37834>
  43ae3c:	ldr	x8, [x22, #248]
  43ae40:	mov	x20, x21
  43ae44:	mov	x21, x28
  43ae48:	ldrh	w28, [sp, #118]
  43ae4c:	ldp	w8, w9, [x8, #60]
  43ae50:	mov	w10, #0x2                   	// #2
  43ae54:	and	x9, x9, x28
  43ae58:	lsl	x8, x10, x8
  43ae5c:	cmp	x9, x8
  43ae60:	b.ne	43ace0 <ferror@plt+0x37440>  // b.any
  43ae64:	ldrb	w8, [sp, #121]
  43ae68:	cbz	w8, 43af50 <ferror@plt+0x376b0>
  43ae6c:	ldr	x8, [x23, #32]
  43ae70:	ldr	x9, [x23, #16]
  43ae74:	ldr	x10, [sp, #56]
  43ae78:	ldr	x8, [x8, #40]
  43ae7c:	add	x8, x9, x8
  43ae80:	add	x8, x8, x10
  43ae84:	str	x8, [sp]
  43ae88:	b	43af54 <ferror@plt+0x376b4>
  43ae8c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43ae90:	mov	x0, x24
  43ae94:	add	x1, x1, #0xa7b
  43ae98:	bl	4034a0 <strcmp@plt>
  43ae9c:	cbz	w0, 43af88 <ferror@plt+0x376e8>
  43aea0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43aea4:	mov	x0, x24
  43aea8:	add	x1, x1, #0xa7f
  43aeac:	bl	4034a0 <strcmp@plt>
  43aeb0:	cbnz	w0, 43ad38 <ferror@plt+0x37498>
  43aeb4:	ldr	x8, [x23, #32]
  43aeb8:	ldr	x9, [x23, #16]
  43aebc:	mov	x0, x19
  43aec0:	ldr	x8, [x8, #40]
  43aec4:	add	x1, x9, x8
  43aec8:	bl	430da0 <ferror@plt+0x2d500>
  43aecc:	cbnz	w0, 43ad38 <ferror@plt+0x37498>
  43aed0:	b	43b0d4 <ferror@plt+0x37834>
  43aed4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43aed8:	mov	x0, x24
  43aedc:	add	x1, x1, #0xa3a
  43aee0:	bl	4034a0 <strcmp@plt>
  43aee4:	cbz	w0, 43afa8 <ferror@plt+0x37708>
  43aee8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43aeec:	mov	x0, x24
  43aef0:	add	x1, x1, #0xa62
  43aef4:	bl	4034a0 <strcmp@plt>
  43aef8:	cbnz	w0, 43ad38 <ferror@plt+0x37498>
  43aefc:	ldr	w8, [sp, #44]
  43af00:	cbz	w8, 43b0f8 <ferror@plt+0x37858>
  43af04:	ldr	x8, [x23, #32]
  43af08:	ldr	x9, [x23, #16]
  43af0c:	mov	x0, x19
  43af10:	ldr	x8, [x8, #40]
  43af14:	add	x8, x9, x8
  43af18:	ldr	x9, [sp]
  43af1c:	cmp	x8, x9
  43af20:	csel	x1, x8, x9, hi  // hi = pmore
  43af24:	bl	430c74 <ferror@plt+0x2d3d4>
  43af28:	cbz	w0, 43b0d4 <ferror@plt+0x37834>
  43af2c:	str	xzr, [sp]
  43af30:	str	wzr, [sp, #44]
  43af34:	b	43ad38 <ferror@plt+0x37498>
  43af38:	ldr	x28, [sp, #104]
  43af3c:	mov	x0, x19
  43af40:	mov	x1, x24
  43af44:	bl	43091c <ferror@plt+0x2d07c>
  43af48:	cbnz	w0, 43ad38 <ferror@plt+0x37498>
  43af4c:	b	43b0d4 <ferror@plt+0x37834>
  43af50:	str	xzr, [sp]
  43af54:	ldr	x8, [x22, #8]
  43af58:	mov	x0, x22
  43af5c:	mov	x1, x23
  43af60:	ldr	x8, [x8, #560]
  43af64:	blr	x8
  43af68:	stp	w26, w28, [sp, #16]
  43af6c:	mov	w8, w28
  43af70:	mov	x28, x21
  43af74:	mov	x21, x20
  43af78:	ldr	x20, [sp, #32]
  43af7c:	str	x0, [sp, #8]
  43af80:	str	x24, [sp, #24]
  43af84:	b	43ad38 <ferror@plt+0x37498>
  43af88:	ldr	x8, [x23, #32]
  43af8c:	ldr	x9, [x23, #16]
  43af90:	mov	x0, x19
  43af94:	ldr	x8, [x8, #40]
  43af98:	add	x1, x9, x8
  43af9c:	bl	430cf8 <ferror@plt+0x2d458>
  43afa0:	cbnz	w0, 43ad38 <ferror@plt+0x37498>
  43afa4:	b	43b0d4 <ferror@plt+0x37834>
  43afa8:	ldr	x8, [sp, #24]
  43afac:	cbz	x8, 43b104 <ferror@plt+0x37864>
  43afb0:	ldr	x8, [x22, #248]
  43afb4:	ldr	w10, [sp, #20]
  43afb8:	sub	x1, x29, #0x28
  43afbc:	add	x2, sp, #0x80
  43afc0:	ldr	w9, [x8, #68]
  43afc4:	ldr	w8, [x8, #56]
  43afc8:	mov	x0, x22
  43afcc:	mov	x3, x25
  43afd0:	asr	w9, w10, w9
  43afd4:	bic	w9, w9, w8
  43afd8:	and	w8, w8, w10
  43afdc:	orr	w4, w9, w8
  43afe0:	mov	x5, x27
  43afe4:	mov	w6, wzr
  43afe8:	mov	x7, x19
  43afec:	bl	43b120 <ferror@plt+0x37880>
  43aff0:	cbz	x0, 43b0d4 <ferror@plt+0x37834>
  43aff4:	ldr	w8, [sp, #16]
  43aff8:	mov	x2, x0
  43affc:	mov	w3, #0x1                   	// #1
  43b000:	cmp	w8, #0x2
  43b004:	b.eq	43b014 <ferror@plt+0x37774>  // b.none
  43b008:	cmp	w8, #0x7f
  43b00c:	b.eq	43b014 <ferror@plt+0x37774>  // b.none
  43b010:	mov	w3, wzr
  43b014:	ldr	x8, [x23, #32]
  43b018:	ldr	x9, [x23, #16]
  43b01c:	ldr	x1, [sp, #24]
  43b020:	mov	x0, x19
  43b024:	ldr	x8, [x8, #40]
  43b028:	add	x4, x9, x8
  43b02c:	bl	430a88 <ferror@plt+0x2d1e8>
  43b030:	cbz	w0, 43b0d4 <ferror@plt+0x37834>
  43b034:	ldr	x11, [sp, #8]
  43b038:	cbz	x11, 43b080 <ferror@plt+0x377e0>
  43b03c:	ldr	x9, [x23, #32]
  43b040:	ldrh	w8, [sp, #56]
  43b044:	ldrb	w10, [sp, #121]
  43b048:	add	x25, x11, #0x18
  43b04c:	ldr	x23, [x9, #40]
  43b050:	sub	w8, w8, #0x1
  43b054:	cmp	w10, #0x0
  43b058:	csel	w24, wzr, w8, eq  // eq = none
  43b05c:	ldur	w8, [x25, #-8]
  43b060:	cbz	w8, 43b080 <ferror@plt+0x377e0>
  43b064:	ldr	x9, [x25], #16
  43b068:	add	w1, w8, w24
  43b06c:	mov	x0, x19
  43b070:	add	x2, x9, x23
  43b074:	bl	430e1c <ferror@plt+0x2d57c>
  43b078:	cbnz	w0, 43b05c <ferror@plt+0x377bc>
  43b07c:	b	43b0d4 <ferror@plt+0x37834>
  43b080:	mov	w8, #0x1                   	// #1
  43b084:	stp	xzr, xzr, [sp, #8]
  43b088:	str	xzr, [sp, #24]
  43b08c:	str	w8, [sp, #44]
  43b090:	b	43ad38 <ferror@plt+0x37498>
  43b094:	mov	w0, #0x1                   	// #1
  43b098:	b	43b0d8 <ferror@plt+0x37838>
  43b09c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b0a0:	add	x1, x1, #0x9f2
  43b0a4:	b	43b0b0 <ferror@plt+0x37810>
  43b0a8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b0ac:	add	x1, x1, #0xa11
  43b0b0:	mov	w2, #0x5                   	// #5
  43b0b4:	mov	x0, xzr
  43b0b8:	bl	403700 <dcgettext@plt>
  43b0bc:	mov	x19, x0
  43b0c0:	bl	403250 <bfd_get_error@plt>
  43b0c4:	bl	4036e0 <bfd_errmsg@plt>
  43b0c8:	mov	x1, x0
  43b0cc:	mov	x0, x19
  43b0d0:	bl	43c210 <ferror@plt+0x38970>
  43b0d4:	mov	w0, wzr
  43b0d8:	ldp	x20, x19, [sp, #400]
  43b0dc:	ldp	x22, x21, [sp, #384]
  43b0e0:	ldp	x24, x23, [sp, #368]
  43b0e4:	ldp	x26, x25, [sp, #352]
  43b0e8:	ldp	x28, x27, [sp, #336]
  43b0ec:	ldp	x29, x30, [sp, #320]
  43b0f0:	add	sp, sp, #0x1a0
  43b0f4:	ret
  43b0f8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b0fc:	add	x1, x1, #0xa66
  43b100:	b	43b10c <ferror@plt+0x3786c>
  43b104:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b108:	add	x1, x1, #0xa3e
  43b10c:	mov	w2, #0x5                   	// #5
  43b110:	mov	x0, xzr
  43b114:	bl	403700 <dcgettext@plt>
  43b118:	mov	x1, x25
  43b11c:	b	43b0d0 <ferror@plt+0x37830>
  43b120:	sub	sp, sp, #0xa0
  43b124:	stp	x29, x30, [sp, #64]
  43b128:	stp	x28, x27, [sp, #80]
  43b12c:	stp	x26, x25, [sp, #96]
  43b130:	stp	x24, x23, [sp, #112]
  43b134:	stp	x22, x21, [sp, #128]
  43b138:	stp	x20, x19, [sp, #144]
  43b13c:	ldr	x8, [x0, #248]
  43b140:	mov	x20, x7
  43b144:	mov	w25, w4
  43b148:	mov	x21, x3
  43b14c:	ldr	w9, [x8, #56]
  43b150:	mov	x19, x2
  43b154:	mov	x24, x0
  43b158:	mov	x23, x1
  43b15c:	bics	wzr, w4, w9
  43b160:	add	x29, sp, #0x40
  43b164:	b.eq	43b1d8 <ferror@plt+0x37938>  // b.none
  43b168:	mvn	w10, w9
  43b16c:	and	w12, w9, w25
  43b170:	ldp	w9, w11, [x8, #64]
  43b174:	ldr	w8, [x8, #60]
  43b178:	mov	w13, #0x1                   	// #1
  43b17c:	asr	w11, w25, w11
  43b180:	and	w9, w9, w25
  43b184:	lsl	x13, x13, x8
  43b188:	and	w10, w11, w10
  43b18c:	cmp	x13, x9
  43b190:	orr	w4, w10, w12
  43b194:	b.ne	43b2bc <ferror@plt+0x37a1c>  // b.any
  43b198:	mov	x0, x24
  43b19c:	mov	x1, x23
  43b1a0:	mov	x2, x19
  43b1a4:	mov	x3, x21
  43b1a8:	mov	x7, x20
  43b1ac:	bl	43b120 <ferror@plt+0x37880>
  43b1b0:	mov	x1, x0
  43b1b4:	mov	x0, x20
  43b1b8:	ldp	x20, x19, [sp, #144]
  43b1bc:	ldp	x22, x21, [sp, #128]
  43b1c0:	ldp	x24, x23, [sp, #112]
  43b1c4:	ldp	x26, x25, [sp, #96]
  43b1c8:	ldp	x28, x27, [sp, #80]
  43b1cc:	ldp	x29, x30, [sp, #64]
  43b1d0:	add	sp, sp, #0xa0
  43b1d4:	b	431788 <ferror@plt+0x2dee8>
  43b1d8:	cbz	x5, 43b314 <ferror@plt+0x37a74>
  43b1dc:	ldr	x22, [x5]
  43b1e0:	cmp	x22, #0x1
  43b1e4:	b.lt	43b314 <ferror@plt+0x37a74>  // b.tstop
  43b1e8:	mov	w8, #0x3e8f                	// #16015
  43b1ec:	cmp	x22, x8
  43b1f0:	b.gt	43b994 <ferror@plt+0x380f4>
  43b1f4:	ldr	x8, [x19]
  43b1f8:	cmp	x8, #0x0
  43b1fc:	cset	w9, eq  // eq = none
  43b200:	cmp	x22, #0x10
  43b204:	b.ge	43b28c <ferror@plt+0x379ec>  // b.tcont
  43b208:	mov	x21, x22
  43b20c:	cbz	w9, 43b238 <ferror@plt+0x37998>
  43b210:	mov	w0, #0x88                  	// #136
  43b214:	bl	403290 <xmalloc@plt>
  43b218:	movi	v0.2d, #0x0
  43b21c:	str	x0, [x19]
  43b220:	stp	q0, q0, [x0]
  43b224:	stp	q0, q0, [x0, #32]
  43b228:	stp	q0, q0, [x0, #64]
  43b22c:	stp	q0, q0, [x0, #96]
  43b230:	str	xzr, [x0, #128]
  43b234:	ldr	x8, [x19]
  43b238:	add	x1, x8, x21, lsl #3
  43b23c:	ldr	x22, [x1, #8]!
  43b240:	cbnz	x22, 43b840 <ferror@plt+0x37fa0>
  43b244:	mov	x0, x20
  43b248:	ldp	x20, x19, [sp, #144]
  43b24c:	ldp	x22, x21, [sp, #128]
  43b250:	ldp	x24, x23, [sp, #112]
  43b254:	ldp	x26, x25, [sp, #96]
  43b258:	ldp	x28, x27, [sp, #80]
  43b25c:	ldp	x29, x30, [sp, #64]
  43b260:	mov	x2, xzr
  43b264:	add	sp, sp, #0xa0
  43b268:	b	4314d0 <ferror@plt+0x2dc30>
  43b26c:	mov	x19, x8
  43b270:	ldr	x8, [x8]
  43b274:	sub	x21, x22, #0x10
  43b278:	cmp	x8, #0x0
  43b27c:	cset	w9, eq  // eq = none
  43b280:	cmp	x22, #0x1f
  43b284:	mov	x22, x21
  43b288:	b.le	43b20c <ferror@plt+0x3796c>
  43b28c:	tbz	w9, #0, 43b26c <ferror@plt+0x379cc>
  43b290:	mov	w0, #0x88                  	// #136
  43b294:	bl	403290 <xmalloc@plt>
  43b298:	movi	v0.2d, #0x0
  43b29c:	str	x0, [x19]
  43b2a0:	stp	q0, q0, [x0]
  43b2a4:	stp	q0, q0, [x0, #32]
  43b2a8:	stp	q0, q0, [x0, #64]
  43b2ac:	stp	q0, q0, [x0, #96]
  43b2b0:	str	xzr, [x0, #128]
  43b2b4:	ldr	x8, [x19]
  43b2b8:	b	43b26c <ferror@plt+0x379cc>
  43b2bc:	mov	w10, #0x2                   	// #2
  43b2c0:	lsl	x10, x10, x8
  43b2c4:	cmp	x10, x9
  43b2c8:	b.ne	43b36c <ferror@plt+0x37acc>  // b.any
  43b2cc:	mov	x0, x24
  43b2d0:	mov	x1, x23
  43b2d4:	mov	x2, x19
  43b2d8:	mov	x3, x21
  43b2dc:	mov	x7, x20
  43b2e0:	bl	43b120 <ferror@plt+0x37880>
  43b2e4:	mov	x1, x0
  43b2e8:	mov	x0, x20
  43b2ec:	ldp	x20, x19, [sp, #144]
  43b2f0:	ldp	x22, x21, [sp, #128]
  43b2f4:	ldp	x24, x23, [sp, #112]
  43b2f8:	ldp	x26, x25, [sp, #96]
  43b2fc:	ldp	x28, x27, [sp, #80]
  43b300:	ldp	x29, x30, [sp, #64]
  43b304:	mov	x2, xzr
  43b308:	mov	w3, wzr
  43b30c:	add	sp, sp, #0xa0
  43b310:	b	4317dc <ferror@plt+0x2df3c>
  43b314:	cmp	w6, #0x0
  43b318:	csel	x4, xzr, x5, eq  // eq = none
  43b31c:	cmp	w25, #0x10
  43b320:	b.hi	43b330 <ferror@plt+0x37a90>  // b.pmore
  43b324:	add	x8, x19, w25, uxtw #3
  43b328:	ldr	x22, [x8, #8]
  43b32c:	cbnz	x22, 43b840 <ferror@plt+0x37fa0>
  43b330:	cmp	w25, #0x10
  43b334:	b.hi	43b728 <ferror@plt+0x37e88>  // b.pmore
  43b338:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  43b33c:	mov	w8, w25
  43b340:	add	x9, x9, #0x9d0
  43b344:	adr	x10, 43b354 <ferror@plt+0x37ab4>
  43b348:	ldrb	w11, [x9, x8]
  43b34c:	add	x10, x10, x11, lsl #2
  43b350:	br	x10
  43b354:	mov	x0, x20
  43b358:	bl	43152c <ferror@plt+0x2dc8c>
  43b35c:	adrp	x1, 451000 <warn@@Base+0x13fcc>
  43b360:	mov	x2, x0
  43b364:	add	x1, x1, #0xef7
  43b368:	b	43b6cc <ferror@plt+0x37e2c>
  43b36c:	mov	w10, #0x3                   	// #3
  43b370:	lsl	x8, x10, x8
  43b374:	cmp	x8, x9
  43b378:	b.ne	43b3b8 <ferror@plt+0x37b18>  // b.any
  43b37c:	cbz	x5, 43b3dc <ferror@plt+0x37b3c>
  43b380:	mov	x9, x5
  43b384:	ldrh	w8, [x9, #16]!
  43b388:	cbz	x8, 43b3ac <ferror@plt+0x37b0c>
  43b38c:	mov	w10, wzr
  43b390:	mov	x12, x9
  43b394:	ldrh	w11, [x9, #2]!
  43b398:	cmp	w10, #0x1
  43b39c:	strh	w11, [x12]
  43b3a0:	b.hi	43b3ac <ferror@plt+0x37b0c>  // b.pmore
  43b3a4:	add	w10, w10, #0x1
  43b3a8:	cbnz	w11, 43b390 <ferror@plt+0x37af0>
  43b3ac:	sub	x22, x8, #0x1
  43b3b0:	strh	wzr, [x9]
  43b3b4:	b	43b3e0 <ferror@plt+0x37b40>
  43b3b8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b3bc:	add	x1, x1, #0xa83
  43b3c0:	mov	w2, #0x5                   	// #5
  43b3c4:	mov	x0, xzr
  43b3c8:	bl	403700 <dcgettext@plt>
  43b3cc:	mov	w1, w25
  43b3d0:	bl	43c210 <ferror@plt+0x38970>
  43b3d4:	mov	x22, xzr
  43b3d8:	b	43b840 <ferror@plt+0x37fa0>
  43b3dc:	mov	x22, #0xffffffffffffffff    	// #-1
  43b3e0:	mov	x0, x24
  43b3e4:	mov	x1, x23
  43b3e8:	mov	x2, x19
  43b3ec:	mov	x3, x21
  43b3f0:	mov	w6, wzr
  43b3f4:	mov	x7, x20
  43b3f8:	bl	43b120 <ferror@plt+0x37880>
  43b3fc:	ldr	x2, [x19, #40]
  43b400:	mov	x21, x0
  43b404:	cbnz	x2, 43b430 <ferror@plt+0x37b90>
  43b408:	mov	w1, #0x4                   	// #4
  43b40c:	mov	x0, x20
  43b410:	bl	431554 <ferror@plt+0x2dcb4>
  43b414:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b418:	mov	x2, x0
  43b41c:	add	x1, x1, #0x676
  43b420:	mov	x0, x20
  43b424:	bl	431f48 <ferror@plt+0x2e6a8>
  43b428:	mov	x2, x0
  43b42c:	str	x0, [x19, #40]
  43b430:	mov	x0, x20
  43b434:	mov	x1, x21
  43b438:	mov	x4, x22
  43b43c:	ldp	x20, x19, [sp, #144]
  43b440:	ldp	x22, x21, [sp, #128]
  43b444:	ldp	x24, x23, [sp, #112]
  43b448:	ldp	x26, x25, [sp, #96]
  43b44c:	ldp	x28, x27, [sp, #80]
  43b450:	ldp	x29, x30, [sp, #64]
  43b454:	mov	x3, xzr
  43b458:	mov	w5, wzr
  43b45c:	add	sp, sp, #0xa0
  43b460:	b	431908 <ferror@plt+0x2e068>
  43b464:	mov	w1, #0x4                   	// #4
  43b468:	mov	w2, #0x1                   	// #1
  43b46c:	mov	x0, x20
  43b470:	bl	431554 <ferror@plt+0x2dcb4>
  43b474:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b478:	mov	x2, x0
  43b47c:	add	x1, x1, #0x66d
  43b480:	b	43b6cc <ferror@plt+0x37e2c>
  43b484:	cbz	x4, 43b734 <ferror@plt+0x37e94>
  43b488:	ldr	x25, [x4, #24]
  43b48c:	mov	w0, #0x50                  	// #80
  43b490:	bl	403290 <xmalloc@plt>
  43b494:	mov	x27, x0
  43b498:	mov	w0, #0x50                  	// #80
  43b49c:	bl	403290 <xmalloc@plt>
  43b4a0:	ldr	x8, [x23, #24]
  43b4a4:	mov	x22, x0
  43b4a8:	cmp	x8, x25
  43b4ac:	b.ge	43b8b4 <ferror@plt+0x38014>  // b.tcont
  43b4b0:	mov	w8, #0xa                   	// #10
  43b4b4:	stp	x8, xzr, [sp, #8]
  43b4b8:	b	43b4cc <ferror@plt+0x37c2c>
  43b4bc:	cmp	w9, #0x66
  43b4c0:	b.eq	43b8b8 <ferror@plt+0x38018>  // b.none
  43b4c4:	cmp	x8, x25
  43b4c8:	b.ge	43b8b8 <ferror@plt+0x38018>  // b.tcont
  43b4cc:	ldp	x9, x8, [x23, #8]
  43b4d0:	cmp	x8, x9
  43b4d4:	b.ge	43b8b8 <ferror@plt+0x38018>  // b.tcont
  43b4d8:	ldr	x9, [x23]
  43b4dc:	add	x2, sp, #0x18
  43b4e0:	mov	x0, x24
  43b4e4:	ldr	x26, [x9, x8, lsl #3]
  43b4e8:	mov	x1, x26
  43b4ec:	bl	403580 <bfd_coff_get_syment@plt>
  43b4f0:	cbz	w0, 43b950 <ferror@plt+0x380b0>
  43b4f4:	ldp	x8, x9, [x23, #16]
  43b4f8:	add	x8, x8, #0x1
  43b4fc:	str	x8, [x23, #16]
  43b500:	ldrb	w8, [sp, #57]
  43b504:	add	x8, x8, x9
  43b508:	add	x8, x8, #0x1
  43b50c:	str	x8, [x23, #24]
  43b510:	ldrb	w9, [sp, #56]
  43b514:	cmp	w9, #0x10
  43b518:	b.ne	43b4bc <ferror@plt+0x37c1c>  // b.any
  43b51c:	ldr	x8, [sp, #16]
  43b520:	add	w28, w8, #0x1
  43b524:	ldr	x8, [sp, #8]
  43b528:	cmp	w28, w8
  43b52c:	b.lt	43b560 <ferror@plt+0x37cc0>  // b.tstop
  43b530:	add	w8, w8, #0xa
  43b534:	mov	x0, x27
  43b538:	sbfiz	x27, x8, #3, #32
  43b53c:	mov	x1, x27
  43b540:	str	x8, [sp, #8]
  43b544:	bl	4031e0 <xrealloc@plt>
  43b548:	mov	x8, x0
  43b54c:	mov	x0, x22
  43b550:	mov	x1, x27
  43b554:	mov	x27, x8
  43b558:	bl	4031e0 <xrealloc@plt>
  43b55c:	mov	x22, x0
  43b560:	ldr	x9, [sp, #16]
  43b564:	ldr	x8, [x26, #8]
  43b568:	sbfiz	x9, x9, #3, #32
  43b56c:	str	x8, [x27, x9]
  43b570:	ldr	x8, [x26, #32]
  43b574:	ldr	x10, [x26, #16]
  43b578:	ldr	x8, [x8, #40]
  43b57c:	add	x8, x10, x8
  43b580:	str	x8, [x22, x9]
  43b584:	ldr	x8, [x23, #24]
  43b588:	mov	w9, w28
  43b58c:	str	x9, [sp, #16]
  43b590:	cmp	x8, x25
  43b594:	b.lt	43b4cc <ferror@plt+0x37c2c>  // b.tstop
  43b598:	b	43b8b8 <ferror@plt+0x38018>
  43b59c:	mov	w1, #0x1                   	// #1
  43b5a0:	mov	x0, x20
  43b5a4:	mov	w2, wzr
  43b5a8:	bl	431554 <ferror@plt+0x2dcb4>
  43b5ac:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b5b0:	mov	x2, x0
  43b5b4:	add	x1, x1, #0x4f9
  43b5b8:	b	43b6cc <ferror@plt+0x37e2c>
  43b5bc:	mov	w1, #0x4                   	// #4
  43b5c0:	mov	x0, x20
  43b5c4:	mov	w2, wzr
  43b5c8:	bl	431554 <ferror@plt+0x2dcb4>
  43b5cc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b5d0:	mov	x2, x0
  43b5d4:	add	x1, x1, #0x676
  43b5d8:	b	43b6cc <ferror@plt+0x37e2c>
  43b5dc:	mov	w1, #0x2                   	// #2
  43b5e0:	mov	w2, #0x1                   	// #1
  43b5e4:	mov	x0, x20
  43b5e8:	bl	431554 <ferror@plt+0x2dcb4>
  43b5ec:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b5f0:	mov	x2, x0
  43b5f4:	add	x1, x1, #0x4fe
  43b5f8:	b	43b6cc <ferror@plt+0x37e2c>
  43b5fc:	mov	w1, #0x4                   	// #4
  43b600:	mov	x0, x20
  43b604:	mov	w2, wzr
  43b608:	bl	431554 <ferror@plt+0x2dcb4>
  43b60c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b610:	mov	x2, x0
  43b614:	add	x1, x1, #0x516
  43b618:	b	43b6cc <ferror@plt+0x37e2c>
  43b61c:	mov	w1, #0x1                   	// #1
  43b620:	mov	w2, #0x1                   	// #1
  43b624:	mov	x0, x20
  43b628:	bl	431554 <ferror@plt+0x2dcb4>
  43b62c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b630:	mov	x2, x0
  43b634:	add	x1, x1, #0x4f0
  43b638:	b	43b6cc <ferror@plt+0x37e2c>
  43b63c:	mov	w1, #0x2                   	// #2
  43b640:	mov	x0, x20
  43b644:	mov	w2, wzr
  43b648:	bl	431554 <ferror@plt+0x2dcb4>
  43b64c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b650:	mov	x2, x0
  43b654:	add	x1, x1, #0x507
  43b658:	b	43b6cc <ferror@plt+0x37e2c>
  43b65c:	mov	w1, #0x4                   	// #4
  43b660:	mov	x0, x20
  43b664:	bl	431590 <ferror@plt+0x2dcf0>
  43b668:	adrp	x1, 451000 <warn@@Base+0x13fcc>
  43b66c:	mov	x2, x0
  43b670:	add	x1, x1, #0xf36
  43b674:	b	43b6cc <ferror@plt+0x37e2c>
  43b678:	mov	w1, #0x8                   	// #8
  43b67c:	mov	x0, x20
  43b680:	bl	431590 <ferror@plt+0x2dcf0>
  43b684:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b688:	mov	x2, x0
  43b68c:	add	x1, x1, #0x520
  43b690:	b	43b6cc <ferror@plt+0x37e2c>
  43b694:	mov	w1, #0x4                   	// #4
  43b698:	mov	w2, #0x1                   	// #1
  43b69c:	mov	x0, x20
  43b6a0:	bl	431554 <ferror@plt+0x2dcb4>
  43b6a4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b6a8:	mov	x2, x0
  43b6ac:	add	x1, x1, #0x50d
  43b6b0:	b	43b6cc <ferror@plt+0x37e2c>
  43b6b4:	mov	w1, #0xc                   	// #12
  43b6b8:	mov	x0, x20
  43b6bc:	bl	431590 <ferror@plt+0x2dcf0>
  43b6c0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b6c4:	mov	x2, x0
  43b6c8:	add	x1, x1, #0x51b
  43b6cc:	mov	x0, x20
  43b6d0:	bl	431f48 <ferror@plt+0x2e6a8>
  43b6d4:	mov	x22, x0
  43b6d8:	cmp	w25, #0x10
  43b6dc:	b.hi	43b840 <ferror@plt+0x37fa0>  // b.pmore
  43b6e0:	add	x8, x19, w25, uxtw #3
  43b6e4:	b	43b83c <ferror@plt+0x37f9c>
  43b6e8:	cbz	x4, 43b744 <ferror@plt+0x37ea4>
  43b6ec:	mov	w3, #0x9                   	// #9
  43b6f0:	mov	x0, x24
  43b6f4:	mov	x1, x23
  43b6f8:	mov	x2, x19
  43b6fc:	mov	x5, x20
  43b700:	bl	43bbdc <ferror@plt+0x3833c>
  43b704:	b	43b758 <ferror@plt+0x37eb8>
  43b708:	cbz	x4, 43b7d0 <ferror@plt+0x37f30>
  43b70c:	mov	w3, #0x8                   	// #8
  43b710:	mov	x0, x24
  43b714:	mov	x1, x23
  43b718:	mov	x2, x19
  43b71c:	mov	x5, x20
  43b720:	bl	43bbdc <ferror@plt+0x3833c>
  43b724:	b	43b7e4 <ferror@plt+0x37f44>
  43b728:	mov	x0, x20
  43b72c:	bl	43152c <ferror@plt+0x2dc8c>
  43b730:	b	43b6d4 <ferror@plt+0x37e34>
  43b734:	mov	x0, x20
  43b738:	mov	x1, xzr
  43b73c:	mov	x2, xzr
  43b740:	b	43b8cc <ferror@plt+0x3802c>
  43b744:	mov	x0, x20
  43b748:	mov	w1, wzr
  43b74c:	mov	x2, xzr
  43b750:	mov	x3, xzr
  43b754:	bl	431620 <ferror@plt+0x2dd80>
  43b758:	mov	w8, #0x3e8f                	// #16015
  43b75c:	mov	x22, x0
  43b760:	cmp	x21, x8
  43b764:	b.gt	43b9b0 <ferror@plt+0x38110>
  43b768:	ldr	x8, [x19]
  43b76c:	cmp	x8, #0x0
  43b770:	cset	w9, eq  // eq = none
  43b774:	cmp	x21, #0x10
  43b778:	b.ge	43b7a0 <ferror@plt+0x37f00>  // b.tcont
  43b77c:	b	43b8f4 <ferror@plt+0x38054>
  43b780:	mov	x19, x8
  43b784:	ldr	x8, [x8]
  43b788:	sub	x20, x21, #0x10
  43b78c:	cmp	x8, #0x0
  43b790:	cset	w9, eq  // eq = none
  43b794:	cmp	x21, #0x1f
  43b798:	mov	x21, x20
  43b79c:	b.le	43b80c <ferror@plt+0x37f6c>
  43b7a0:	tbz	w9, #0, 43b780 <ferror@plt+0x37ee0>
  43b7a4:	mov	w0, #0x88                  	// #136
  43b7a8:	bl	403290 <xmalloc@plt>
  43b7ac:	movi	v0.2d, #0x0
  43b7b0:	str	x0, [x19]
  43b7b4:	stp	q0, q0, [x0]
  43b7b8:	stp	q0, q0, [x0, #32]
  43b7bc:	stp	q0, q0, [x0, #64]
  43b7c0:	stp	q0, q0, [x0, #96]
  43b7c4:	str	xzr, [x0, #128]
  43b7c8:	ldr	x8, [x19]
  43b7cc:	b	43b780 <ferror@plt+0x37ee0>
  43b7d0:	mov	w1, #0x1                   	// #1
  43b7d4:	mov	x0, x20
  43b7d8:	mov	x2, xzr
  43b7dc:	mov	x3, xzr
  43b7e0:	bl	431620 <ferror@plt+0x2dd80>
  43b7e4:	mov	w8, #0x3e8f                	// #16015
  43b7e8:	mov	x22, x0
  43b7ec:	cmp	x21, x8
  43b7f0:	b.gt	43b9b0 <ferror@plt+0x38110>
  43b7f4:	ldr	x8, [x19]
  43b7f8:	cmp	x8, #0x0
  43b7fc:	cset	w9, eq  // eq = none
  43b800:	cmp	x21, #0x10
  43b804:	b.ge	43b884 <ferror@plt+0x37fe4>  // b.tcont
  43b808:	mov	x20, x21
  43b80c:	cbz	w9, 43b838 <ferror@plt+0x37f98>
  43b810:	mov	w0, #0x88                  	// #136
  43b814:	bl	403290 <xmalloc@plt>
  43b818:	movi	v0.2d, #0x0
  43b81c:	str	x0, [x19]
  43b820:	stp	q0, q0, [x0]
  43b824:	stp	q0, q0, [x0, #32]
  43b828:	stp	q0, q0, [x0, #64]
  43b82c:	stp	q0, q0, [x0, #96]
  43b830:	str	xzr, [x0, #128]
  43b834:	ldr	x8, [x19]
  43b838:	add	x8, x8, x20, lsl #3
  43b83c:	str	x22, [x8, #8]
  43b840:	mov	x0, x22
  43b844:	ldp	x20, x19, [sp, #144]
  43b848:	ldp	x22, x21, [sp, #128]
  43b84c:	ldp	x24, x23, [sp, #112]
  43b850:	ldp	x26, x25, [sp, #96]
  43b854:	ldp	x28, x27, [sp, #80]
  43b858:	ldp	x29, x30, [sp, #64]
  43b85c:	add	sp, sp, #0xa0
  43b860:	ret
  43b864:	mov	x19, x8
  43b868:	ldr	x8, [x8]
  43b86c:	sub	x20, x21, #0x10
  43b870:	cmp	x8, #0x0
  43b874:	cset	w9, eq  // eq = none
  43b878:	cmp	x21, #0x1f
  43b87c:	mov	x21, x20
  43b880:	b.le	43b80c <ferror@plt+0x37f6c>
  43b884:	tbz	w9, #0, 43b864 <ferror@plt+0x37fc4>
  43b888:	mov	w0, #0x88                  	// #136
  43b88c:	bl	403290 <xmalloc@plt>
  43b890:	movi	v0.2d, #0x0
  43b894:	str	x0, [x19]
  43b898:	stp	q0, q0, [x0]
  43b89c:	stp	q0, q0, [x0, #32]
  43b8a0:	stp	q0, q0, [x0, #64]
  43b8a4:	stp	q0, q0, [x0, #96]
  43b8a8:	str	xzr, [x0, #128]
  43b8ac:	ldr	x8, [x19]
  43b8b0:	b	43b864 <ferror@plt+0x37fc4>
  43b8b4:	str	xzr, [sp, #16]
  43b8b8:	ldr	x8, [sp, #16]
  43b8bc:	mov	x0, x20
  43b8c0:	mov	x1, x27
  43b8c4:	mov	x2, x22
  43b8c8:	str	xzr, [x27, w8, sxtw #3]
  43b8cc:	bl	43172c <ferror@plt+0x2de8c>
  43b8d0:	mov	x22, x0
  43b8d4:	mov	w8, #0x3e8f                	// #16015
  43b8d8:	cmp	x21, x8
  43b8dc:	b.gt	43b9b0 <ferror@plt+0x38110>
  43b8e0:	ldr	x8, [x19]
  43b8e4:	cmp	x8, #0x0
  43b8e8:	cset	w9, eq  // eq = none
  43b8ec:	cmp	x21, #0x10
  43b8f0:	b.ge	43b920 <ferror@plt+0x38080>  // b.tcont
  43b8f4:	mov	x20, x21
  43b8f8:	cbnz	w9, 43b810 <ferror@plt+0x37f70>
  43b8fc:	b	43b838 <ferror@plt+0x37f98>
  43b900:	mov	x19, x8
  43b904:	ldr	x8, [x8]
  43b908:	sub	x20, x21, #0x10
  43b90c:	cmp	x8, #0x0
  43b910:	cset	w9, eq  // eq = none
  43b914:	cmp	x21, #0x1f
  43b918:	mov	x21, x20
  43b91c:	b.le	43b80c <ferror@plt+0x37f6c>
  43b920:	tbz	w9, #0, 43b900 <ferror@plt+0x38060>
  43b924:	mov	w0, #0x88                  	// #136
  43b928:	bl	403290 <xmalloc@plt>
  43b92c:	movi	v0.2d, #0x0
  43b930:	str	x0, [x19]
  43b934:	stp	q0, q0, [x0]
  43b938:	stp	q0, q0, [x0, #32]
  43b93c:	stp	q0, q0, [x0, #64]
  43b940:	stp	q0, q0, [x0, #96]
  43b944:	str	xzr, [x0, #128]
  43b948:	ldr	x8, [x19]
  43b94c:	b	43b900 <ferror@plt+0x38060>
  43b950:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b954:	add	x1, x1, #0x9f2
  43b958:	mov	w2, #0x5                   	// #5
  43b95c:	mov	x0, xzr
  43b960:	bl	403700 <dcgettext@plt>
  43b964:	mov	x20, x0
  43b968:	bl	403250 <bfd_get_error@plt>
  43b96c:	bl	4036e0 <bfd_errmsg@plt>
  43b970:	mov	x1, x0
  43b974:	mov	x0, x20
  43b978:	bl	43c210 <ferror@plt+0x38970>
  43b97c:	mov	x0, x27
  43b980:	bl	403510 <free@plt>
  43b984:	mov	x0, x22
  43b988:	bl	403510 <free@plt>
  43b98c:	mov	x22, xzr
  43b990:	b	43b8d4 <ferror@plt+0x38034>
  43b994:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b998:	add	x1, x1, #0xaa7
  43b99c:	mov	w2, #0x5                   	// #5
  43b9a0:	mov	x0, xzr
  43b9a4:	bl	403700 <dcgettext@plt>
  43b9a8:	mov	x1, x22
  43b9ac:	bl	43c1a4 <ferror@plt+0x38904>
  43b9b0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43b9b4:	add	x1, x1, #0xaa7
  43b9b8:	mov	w2, #0x5                   	// #5
  43b9bc:	mov	x0, xzr
  43b9c0:	bl	403700 <dcgettext@plt>
  43b9c4:	mov	x1, x21
  43b9c8:	bl	43c1a4 <ferror@plt+0x38904>
  43b9cc:	stp	x29, x30, [sp, #-48]!
  43b9d0:	stp	x22, x21, [sp, #16]
  43b9d4:	stp	x20, x19, [sp, #32]
  43b9d8:	ldrb	w9, [x3, #32]
  43b9dc:	mov	x29, sp
  43b9e0:	sub	w8, w9, #0x1
  43b9e4:	cmp	w8, #0x10
  43b9e8:	b.hi	43bad0 <ferror@plt+0x38230>  // b.pmore
  43b9ec:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  43b9f0:	add	x9, x9, #0x9e1
  43b9f4:	adr	x10, 43ba04 <ferror@plt+0x38164>
  43b9f8:	ldrb	w11, [x9, x8]
  43b9fc:	add	x10, x10, x11, lsl #2
  43ba00:	br	x10
  43ba04:	ldr	x1, [x1, #8]
  43ba08:	mov	x21, x2
  43ba0c:	mov	x19, x0
  43ba10:	mov	x0, x4
  43ba14:	mov	x2, x5
  43ba18:	bl	431c24 <ferror@plt+0x2e384>
  43ba1c:	cbz	x0, 43bb98 <ferror@plt+0x382f8>
  43ba20:	mov	w8, #0x3e8f                	// #16015
  43ba24:	cmp	x21, x8
  43ba28:	b.gt	43bbc0 <ferror@plt+0x38320>
  43ba2c:	ldr	x8, [x19]
  43ba30:	mov	x20, x0
  43ba34:	cmp	x8, #0x0
  43ba38:	cset	w9, eq  // eq = none
  43ba3c:	cmp	x21, #0x10
  43ba40:	b.ge	43baa0 <ferror@plt+0x38200>  // b.tcont
  43ba44:	mov	x22, x21
  43ba48:	cbz	w9, 43ba74 <ferror@plt+0x381d4>
  43ba4c:	mov	w0, #0x88                  	// #136
  43ba50:	bl	403290 <xmalloc@plt>
  43ba54:	movi	v0.2d, #0x0
  43ba58:	str	x0, [x19]
  43ba5c:	stp	q0, q0, [x0]
  43ba60:	stp	q0, q0, [x0, #32]
  43ba64:	stp	q0, q0, [x0, #64]
  43ba68:	stp	q0, q0, [x0, #96]
  43ba6c:	str	xzr, [x0, #128]
  43ba70:	ldr	x8, [x19]
  43ba74:	add	x8, x8, x22, lsl #3
  43ba78:	str	x20, [x8, #8]
  43ba7c:	b	43bb94 <ferror@plt+0x382f4>
  43ba80:	mov	x19, x8
  43ba84:	ldr	x8, [x8]
  43ba88:	sub	x22, x21, #0x10
  43ba8c:	cmp	x8, #0x0
  43ba90:	cset	w9, eq  // eq = none
  43ba94:	cmp	x21, #0x1f
  43ba98:	mov	x21, x22
  43ba9c:	b.le	43ba48 <ferror@plt+0x381a8>
  43baa0:	tbz	w9, #0, 43ba80 <ferror@plt+0x381e0>
  43baa4:	mov	w0, #0x88                  	// #136
  43baa8:	bl	403290 <xmalloc@plt>
  43baac:	movi	v0.2d, #0x0
  43bab0:	str	x0, [x19]
  43bab4:	stp	q0, q0, [x0]
  43bab8:	stp	q0, q0, [x0, #32]
  43babc:	stp	q0, q0, [x0, #64]
  43bac0:	stp	q0, q0, [x0, #96]
  43bac4:	str	xzr, [x0, #128]
  43bac8:	ldr	x8, [x19]
  43bacc:	b	43ba80 <ferror@plt+0x381e0>
  43bad0:	cmp	w9, #0x7f
  43bad4:	b.ne	43bb94 <ferror@plt+0x382f4>  // b.any
  43bad8:	ldr	x8, [x1, #32]
  43badc:	ldp	x1, x9, [x1, #8]
  43bae0:	mov	w3, #0x1                   	// #1
  43bae4:	b	43bb78 <ferror@plt+0x382d8>
  43bae8:	ldr	x8, [x1, #32]
  43baec:	ldp	x1, x9, [x1, #8]
  43baf0:	mov	w3, #0x4                   	// #4
  43baf4:	b	43bb78 <ferror@plt+0x382d8>
  43baf8:	ldr	x8, [x1, #32]
  43bafc:	ldp	x1, x9, [x1, #8]
  43bb00:	mov	w3, #0x1                   	// #1
  43bb04:	b	43bb14 <ferror@plt+0x38274>
  43bb08:	ldr	x8, [x1, #32]
  43bb0c:	ldp	x1, x9, [x1, #8]
  43bb10:	mov	w3, #0x2                   	// #2
  43bb14:	ldr	x8, [x8, #40]
  43bb18:	add	x8, x9, x8
  43bb1c:	mov	x0, x4
  43bb20:	mov	x2, x5
  43bb24:	mov	x4, x8
  43bb28:	bl	430bac <ferror@plt+0x2d30c>
  43bb2c:	cbnz	w0, 43bb94 <ferror@plt+0x382f4>
  43bb30:	b	43bb98 <ferror@plt+0x382f8>
  43bb34:	ldr	x8, [x1, #32]
  43bb38:	cmp	w6, #0x0
  43bb3c:	mov	w11, #0x2                   	// #2
  43bb40:	cinc	w3, w11, ne  // ne = any
  43bb44:	ldr	x9, [x8, #40]
  43bb48:	ldp	x8, x10, [x1, #8]
  43bb4c:	mov	x0, x4
  43bb50:	mov	x2, x5
  43bb54:	add	x9, x10, x9
  43bb58:	mov	x1, x8
  43bb5c:	mov	x4, x9
  43bb60:	bl	431398 <ferror@plt+0x2daf8>
  43bb64:	cbnz	w0, 43bb94 <ferror@plt+0x382f4>
  43bb68:	b	43bb98 <ferror@plt+0x382f8>
  43bb6c:	ldr	x8, [x1, #32]
  43bb70:	ldp	x1, x9, [x1, #8]
  43bb74:	mov	w3, #0x5                   	// #5
  43bb78:	ldr	x8, [x8, #40]
  43bb7c:	add	x8, x9, x8
  43bb80:	mov	x0, x4
  43bb84:	mov	x2, x5
  43bb88:	mov	x4, x8
  43bb8c:	bl	431398 <ferror@plt+0x2daf8>
  43bb90:	cbz	w0, 43bb98 <ferror@plt+0x382f8>
  43bb94:	mov	w0, #0x1                   	// #1
  43bb98:	ldp	x20, x19, [sp, #32]
  43bb9c:	ldp	x22, x21, [sp, #16]
  43bba0:	ldp	x29, x30, [sp], #48
  43bba4:	ret
  43bba8:	ldr	x1, [x1, #8]
  43bbac:	mov	x0, x4
  43bbb0:	mov	x2, x5
  43bbb4:	bl	431f48 <ferror@plt+0x2e6a8>
  43bbb8:	cbnz	x0, 43bb94 <ferror@plt+0x382f4>
  43bbbc:	b	43bb98 <ferror@plt+0x382f8>
  43bbc0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43bbc4:	add	x1, x1, #0xaa7
  43bbc8:	mov	w2, #0x5                   	// #5
  43bbcc:	mov	x0, xzr
  43bbd0:	bl	403700 <dcgettext@plt>
  43bbd4:	mov	x1, x21
  43bbd8:	bl	43c1a4 <ferror@plt+0x38904>
  43bbdc:	sub	sp, sp, #0xe0
  43bbe0:	stp	x29, x30, [sp, #128]
  43bbe4:	stp	x28, x27, [sp, #144]
  43bbe8:	stp	x26, x25, [sp, #160]
  43bbec:	stp	x24, x23, [sp, #176]
  43bbf0:	stp	x22, x21, [sp, #192]
  43bbf4:	stp	x20, x19, [sp, #208]
  43bbf8:	stp	x2, x5, [sp, #32]
  43bbfc:	ldr	x19, [x4, #24]
  43bc00:	mov	x25, x0
  43bc04:	mov	w0, #0x50                  	// #80
  43bc08:	add	x29, sp, #0x80
  43bc0c:	mov	x20, x4
  43bc10:	str	w3, [sp, #20]
  43bc14:	mov	x24, x1
  43bc18:	bl	403290 <xmalloc@plt>
  43bc1c:	ldr	x8, [x24, #24]
  43bc20:	str	x19, [sp, #24]
  43bc24:	cmp	x8, x19
  43bc28:	mov	x19, x0
  43bc2c:	b.ge	43bd9c <ferror@plt+0x384fc>  // b.tcont
  43bc30:	str	x20, [sp, #8]
  43bc34:	mov	x23, xzr
  43bc38:	mov	w20, #0xa                   	// #10
  43bc3c:	b	43bc58 <ferror@plt+0x383b8>
  43bc40:	str	x21, [x19, x23, lsl #3]
  43bc44:	ldr	x8, [x24, #24]
  43bc48:	ldr	x9, [sp, #24]
  43bc4c:	add	x23, x23, #0x1
  43bc50:	cmp	x8, x9
  43bc54:	b.ge	43bda4 <ferror@plt+0x38504>  // b.tcont
  43bc58:	ldp	x9, x8, [x24, #8]
  43bc5c:	cmp	x8, x9
  43bc60:	b.ge	43bda4 <ferror@plt+0x38504>  // b.tcont
  43bc64:	ldr	x9, [x24]
  43bc68:	sub	x2, x29, #0x28
  43bc6c:	mov	x0, x25
  43bc70:	ldr	x27, [x9, x8, lsl #3]
  43bc74:	mov	x1, x27
  43bc78:	bl	403580 <bfd_coff_get_syment@plt>
  43bc7c:	cbz	w0, 43bdcc <ferror@plt+0x3852c>
  43bc80:	ldp	x8, x28, [x24, #16]
  43bc84:	add	x8, x8, #0x1
  43bc88:	str	x8, [x24, #16]
  43bc8c:	ldurb	w8, [x29, #-7]
  43bc90:	add	x9, x28, x8
  43bc94:	add	x9, x9, #0x1
  43bc98:	str	x9, [x24, #24]
  43bc9c:	cbz	x8, 43bcc0 <ferror@plt+0x38420>
  43bca0:	add	x3, sp, #0x30
  43bca4:	mov	x0, x25
  43bca8:	mov	x1, x27
  43bcac:	mov	w2, wzr
  43bcb0:	add	x26, sp, #0x30
  43bcb4:	bl	4034c0 <bfd_coff_get_auxent@plt>
  43bcb8:	cbnz	w0, 43bcc4 <ferror@plt+0x38424>
  43bcbc:	b	43bdd8 <ferror@plt+0x38538>
  43bcc0:	mov	x26, xzr
  43bcc4:	ldurb	w8, [x29, #-8]
  43bcc8:	mov	x22, xzr
  43bccc:	cmp	w8, #0x11
  43bcd0:	b.gt	43bd04 <ferror@plt+0x38464>
  43bcd4:	cmp	w8, #0x8
  43bcd8:	b.eq	43bce8 <ferror@plt+0x38448>  // b.none
  43bcdc:	cmp	w8, #0xb
  43bce0:	mov	x21, x22
  43bce4:	b.ne	43bd30 <ferror@plt+0x38490>  // b.any
  43bce8:	ldr	x8, [x27, #32]
  43bcec:	ldr	x9, [x27, #16]
  43bcf0:	mov	x21, xzr
  43bcf4:	ldr	x8, [x8, #40]
  43bcf8:	add	x8, x9, x8
  43bcfc:	lsl	x22, x8, #3
  43bd00:	b	43bd30 <ferror@plt+0x38490>
  43bd04:	cmp	w8, #0x12
  43bd08:	b.ne	43bd24 <ferror@plt+0x38484>  // b.any
  43bd0c:	ldr	x8, [x27, #32]
  43bd10:	ldr	x9, [x27, #16]
  43bd14:	ldrh	w21, [sp, #58]
  43bd18:	ldr	x8, [x8, #40]
  43bd1c:	add	x22, x9, x8
  43bd20:	b	43bd30 <ferror@plt+0x38490>
  43bd24:	cmp	w8, #0x66
  43bd28:	mov	x21, x22
  43bd2c:	b.eq	43bda4 <ferror@plt+0x38504>  // b.none
  43bd30:	mov	x5, x26
  43bd34:	ldp	x2, x26, [sp, #32]
  43bd38:	ldurh	w4, [x29, #-10]
  43bd3c:	mov	w6, #0x1                   	// #1
  43bd40:	mov	x0, x25
  43bd44:	mov	x1, x24
  43bd48:	mov	x3, x28
  43bd4c:	mov	x7, x26
  43bd50:	bl	43b120 <ferror@plt+0x37880>
  43bd54:	ldr	x1, [x27, #8]
  43bd58:	mov	x2, x0
  43bd5c:	mov	x0, x26
  43bd60:	mov	x3, x22
  43bd64:	mov	x4, x21
  43bd68:	mov	w5, wzr
  43bd6c:	bl	431db4 <ferror@plt+0x2e514>
  43bd70:	cbz	x0, 43be0c <ferror@plt+0x3856c>
  43bd74:	add	w8, w23, #0x1
  43bd78:	mov	x21, x0
  43bd7c:	cmp	w8, w20
  43bd80:	b.lt	43bc40 <ferror@plt+0x383a0>  // b.tstop
  43bd84:	add	w20, w20, #0xa
  43bd88:	sbfiz	x1, x20, #3, #32
  43bd8c:	mov	x0, x19
  43bd90:	bl	4031e0 <xrealloc@plt>
  43bd94:	mov	x19, x0
  43bd98:	b	43bc40 <ferror@plt+0x383a0>
  43bd9c:	mov	w23, wzr
  43bda0:	b	43bda8 <ferror@plt+0x38508>
  43bda4:	ldr	x20, [sp, #8]
  43bda8:	ldr	w8, [sp, #20]
  43bdac:	str	xzr, [x19, w23, uxtw #3]
  43bdb0:	ldrh	w2, [x20, #10]
  43bdb4:	ldr	x0, [sp, #40]
  43bdb8:	cmp	w8, #0x8
  43bdbc:	cset	w1, eq  // eq = none
  43bdc0:	mov	x3, x19
  43bdc4:	bl	431620 <ferror@plt+0x2dd80>
  43bdc8:	b	43be10 <ferror@plt+0x38570>
  43bdcc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43bdd0:	add	x1, x1, #0x9f2
  43bdd4:	b	43bde0 <ferror@plt+0x38540>
  43bdd8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43bddc:	add	x1, x1, #0xa11
  43bde0:	mov	w2, #0x5                   	// #5
  43bde4:	mov	x0, xzr
  43bde8:	bl	403700 <dcgettext@plt>
  43bdec:	mov	x20, x0
  43bdf0:	bl	403250 <bfd_get_error@plt>
  43bdf4:	bl	4036e0 <bfd_errmsg@plt>
  43bdf8:	mov	x1, x0
  43bdfc:	mov	x0, x20
  43be00:	bl	43c210 <ferror@plt+0x38970>
  43be04:	mov	x0, x19
  43be08:	bl	403510 <free@plt>
  43be0c:	mov	x0, xzr
  43be10:	ldp	x20, x19, [sp, #208]
  43be14:	ldp	x22, x21, [sp, #192]
  43be18:	ldp	x24, x23, [sp, #176]
  43be1c:	ldp	x26, x25, [sp, #160]
  43be20:	ldp	x28, x27, [sp, #144]
  43be24:	ldp	x29, x30, [sp, #128]
  43be28:	add	sp, sp, #0xe0
  43be2c:	ret
  43be30:	stp	x29, x30, [sp, #-32]!
  43be34:	stp	x20, x19, [sp, #16]
  43be38:	mov	x29, sp
  43be3c:	mov	x19, x0
  43be40:	bl	403250 <bfd_get_error@plt>
  43be44:	cbnz	w0, 43be60 <ferror@plt+0x385c0>
  43be48:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43be4c:	add	x1, x1, #0xac9
  43be50:	mov	w2, #0x5                   	// #5
  43be54:	mov	x0, xzr
  43be58:	bl	403700 <dcgettext@plt>
  43be5c:	b	43be64 <ferror@plt+0x385c4>
  43be60:	bl	4036e0 <bfd_errmsg@plt>
  43be64:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43be68:	mov	x20, x0
  43be6c:	ldr	x0, [x8, #3816]
  43be70:	bl	4035f0 <fflush@plt>
  43be74:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43be78:	adrp	x9, 469000 <_bfd_std_section+0x3110>
  43be7c:	ldr	x0, [x8, #3792]
  43be80:	ldr	x2, [x9, #688]
  43be84:	cbnz	x19, 43bea0 <ferror@plt+0x38600>
  43be88:	mov	x3, x20
  43be8c:	ldp	x20, x19, [sp, #16]
  43be90:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43be94:	add	x1, x1, #0x499
  43be98:	ldp	x29, x30, [sp], #32
  43be9c:	b	403880 <fprintf@plt>
  43bea0:	mov	x3, x19
  43bea4:	mov	x4, x20
  43bea8:	ldp	x20, x19, [sp, #16]
  43beac:	adrp	x1, 44d000 <warn@@Base+0xffcc>
  43beb0:	add	x1, x1, #0x6b8
  43beb4:	ldp	x29, x30, [sp], #32
  43beb8:	b	403880 <fprintf@plt>
  43bebc:	sub	sp, sp, #0x130
  43bec0:	stp	x29, x30, [sp, #224]
  43bec4:	add	x29, sp, #0xe0
  43bec8:	str	x28, [sp, #240]
  43becc:	stp	x24, x23, [sp, #256]
  43bed0:	stp	x22, x21, [sp, #272]
  43bed4:	stp	x20, x19, [sp, #288]
  43bed8:	mov	x19, x3
  43bedc:	mov	x22, x2
  43bee0:	mov	x23, x1
  43bee4:	mov	x21, x0
  43bee8:	stp	x4, x5, [x29, #-96]
  43beec:	stp	x6, x7, [x29, #-80]
  43bef0:	stp	q0, q1, [sp]
  43bef4:	stp	q2, q3, [sp, #32]
  43bef8:	stp	q4, q5, [sp, #64]
  43befc:	stp	q6, q7, [sp, #96]
  43bf00:	bl	403250 <bfd_get_error@plt>
  43bf04:	cbnz	w0, 43bf20 <ferror@plt+0x38680>
  43bf08:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43bf0c:	add	x1, x1, #0xac9
  43bf10:	mov	w2, #0x5                   	// #5
  43bf14:	mov	x0, xzr
  43bf18:	bl	403700 <dcgettext@plt>
  43bf1c:	b	43bf24 <ferror@plt+0x38684>
  43bf20:	bl	4036e0 <bfd_errmsg@plt>
  43bf24:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43bf28:	mov	x20, x0
  43bf2c:	ldr	x0, [x8, #3816]
  43bf30:	bl	4035f0 <fflush@plt>
  43bf34:	adrp	x24, 465000 <_sch_istable+0x1c50>
  43bf38:	adrp	x11, 469000 <_bfd_std_section+0x3110>
  43bf3c:	sub	x9, x29, #0x60
  43bf40:	ldr	x1, [x24, #3792]
  43bf44:	ldr	x0, [x11, #688]
  43bf48:	add	x8, x29, #0x50
  43bf4c:	add	x9, x9, #0x20
  43bf50:	mov	x10, sp
  43bf54:	stp	x8, x9, [x29, #-32]
  43bf58:	mov	x8, #0xffffffffffffffe0    	// #-32
  43bf5c:	add	x10, x10, #0x80
  43bf60:	movk	x8, #0xff80, lsl #32
  43bf64:	stp	x10, x8, [x29, #-16]
  43bf68:	bl	402fe0 <fputs@plt>
  43bf6c:	cbz	x23, 43bf84 <ferror@plt+0x386e4>
  43bf70:	cbnz	x21, 43bf80 <ferror@plt+0x386e0>
  43bf74:	mov	x0, x23
  43bf78:	bl	43c020 <ferror@plt+0x38780>
  43bf7c:	mov	x21, x0
  43bf80:	cbnz	x22, 43bffc <ferror@plt+0x3875c>
  43bf84:	ldr	x0, [x24, #3792]
  43bf88:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43bf8c:	add	x1, x1, #0xb2c
  43bf90:	mov	x2, x21
  43bf94:	bl	403880 <fprintf@plt>
  43bf98:	cbz	x19, 43bfcc <ferror@plt+0x3872c>
  43bf9c:	ldr	x3, [x24, #3792]
  43bfa0:	adrp	x0, 44d000 <warn@@Base+0xffcc>
  43bfa4:	add	x0, x0, #0x1bb
  43bfa8:	mov	w1, #0x2                   	// #2
  43bfac:	mov	w2, #0x1                   	// #1
  43bfb0:	bl	4035b0 <fwrite@plt>
  43bfb4:	ldp	q0, q1, [x29, #-32]
  43bfb8:	ldr	x0, [x24, #3792]
  43bfbc:	sub	x2, x29, #0x40
  43bfc0:	mov	x1, x19
  43bfc4:	stp	q0, q1, [x29, #-64]
  43bfc8:	bl	403790 <vfprintf@plt>
  43bfcc:	ldr	x0, [x24, #3792]
  43bfd0:	adrp	x1, 44a000 <warn@@Base+0xcfcc>
  43bfd4:	add	x1, x1, #0xff5
  43bfd8:	mov	x2, x20
  43bfdc:	bl	403880 <fprintf@plt>
  43bfe0:	ldp	x20, x19, [sp, #288]
  43bfe4:	ldp	x22, x21, [sp, #272]
  43bfe8:	ldp	x24, x23, [sp, #256]
  43bfec:	ldr	x28, [sp, #240]
  43bff0:	ldp	x29, x30, [sp, #224]
  43bff4:	add	sp, sp, #0x130
  43bff8:	ret
  43bffc:	ldr	x3, [x22]
  43c000:	ldr	x0, [x24, #3792]
  43c004:	cbz	x3, 43bf88 <ferror@plt+0x386e8>
  43c008:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c00c:	add	x1, x1, #0xae0
  43c010:	mov	x2, x21
  43c014:	bl	403880 <fprintf@plt>
  43c018:	cbnz	x19, 43bf9c <ferror@plt+0x386fc>
  43c01c:	b	43bfcc <ferror@plt+0x3872c>
  43c020:	stp	x29, x30, [sp, #-64]!
  43c024:	str	x23, [sp, #16]
  43c028:	stp	x22, x21, [sp, #32]
  43c02c:	stp	x20, x19, [sp, #48]
  43c030:	mov	x29, sp
  43c034:	cbz	x0, 43c0f0 <ferror@plt+0x38850>
  43c038:	ldr	x8, [x0, #208]
  43c03c:	mov	x19, x0
  43c040:	cbz	x8, 43c0d8 <ferror@plt+0x38838>
  43c044:	ldrb	w9, [x8, #76]
  43c048:	tbnz	w9, #7, 43c0d8 <ferror@plt+0x38838>
  43c04c:	ldr	x20, [x8]
  43c050:	mov	x0, x20
  43c054:	bl	402fd0 <strlen@plt>
  43c058:	ldr	x21, [x19]
  43c05c:	mov	x22, x0
  43c060:	mov	x0, x21
  43c064:	bl	402fd0 <strlen@plt>
  43c068:	adrp	x23, 469000 <_bfd_std_section+0x3110>
  43c06c:	ldr	x8, [x23, #568]
  43c070:	add	x9, x22, x0
  43c074:	add	x22, x9, #0x3
  43c078:	cmp	x22, x8
  43c07c:	b.ls	43c0b4 <ferror@plt+0x38814>  // b.plast
  43c080:	cbz	x8, 43c090 <ferror@plt+0x387f0>
  43c084:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  43c088:	ldr	x0, [x8, #576]
  43c08c:	bl	403510 <free@plt>
  43c090:	add	x0, x22, x22, lsr #1
  43c094:	str	x0, [x23, #568]
  43c098:	bl	403290 <xmalloc@plt>
  43c09c:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  43c0a0:	str	x0, [x8, #576]
  43c0a4:	ldr	x8, [x19, #208]
  43c0a8:	ldr	x21, [x19]
  43c0ac:	ldr	x20, [x8]
  43c0b0:	b	43c0bc <ferror@plt+0x3881c>
  43c0b4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  43c0b8:	ldr	x0, [x8, #576]
  43c0bc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c0c0:	add	x1, x1, #0xd37
  43c0c4:	mov	x2, x20
  43c0c8:	mov	x3, x21
  43c0cc:	bl	4030a0 <sprintf@plt>
  43c0d0:	adrp	x19, 469000 <_bfd_std_section+0x3110>
  43c0d4:	add	x19, x19, #0x240
  43c0d8:	ldr	x0, [x19]
  43c0dc:	ldp	x20, x19, [sp, #48]
  43c0e0:	ldp	x22, x21, [sp, #32]
  43c0e4:	ldr	x23, [sp, #16]
  43c0e8:	ldp	x29, x30, [sp], #64
  43c0ec:	ret
  43c0f0:	adrp	x0, 44e000 <warn@@Base+0x10fcc>
  43c0f4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c0f8:	adrp	x3, 44e000 <warn@@Base+0x10fcc>
  43c0fc:	add	x0, x0, #0xce0
  43c100:	add	x1, x1, #0xced
  43c104:	add	x3, x3, #0xd05
  43c108:	mov	w2, #0x281                 	// #641
  43c10c:	bl	4037c0 <__assert_fail@plt>
  43c110:	stp	x29, x30, [sp, #-16]!
  43c114:	mov	x29, sp
  43c118:	bl	43be30 <ferror@plt+0x38590>
  43c11c:	mov	w0, #0x1                   	// #1
  43c120:	bl	403670 <xexit@plt>
  43c124:	sub	sp, sp, #0x50
  43c128:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43c12c:	ldr	x8, [x8, #3816]
  43c130:	stp	x20, x19, [sp, #64]
  43c134:	mov	x20, x0
  43c138:	stp	x29, x30, [sp, #32]
  43c13c:	mov	x0, x8
  43c140:	str	x21, [sp, #48]
  43c144:	add	x29, sp, #0x20
  43c148:	mov	x19, x1
  43c14c:	bl	4035f0 <fflush@plt>
  43c150:	adrp	x21, 465000 <_sch_istable+0x1c50>
  43c154:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  43c158:	ldr	x0, [x21, #3792]
  43c15c:	ldr	x2, [x8, #688]
  43c160:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c164:	add	x1, x1, #0xae9
  43c168:	bl	403880 <fprintf@plt>
  43c16c:	ldp	q1, q0, [x19]
  43c170:	ldr	x0, [x21, #3792]
  43c174:	mov	x2, sp
  43c178:	mov	x1, x20
  43c17c:	stp	q1, q0, [sp]
  43c180:	bl	403790 <vfprintf@plt>
  43c184:	ldr	x1, [x21, #3792]
  43c188:	mov	w0, #0xa                   	// #10
  43c18c:	bl	4030b0 <putc@plt>
  43c190:	ldp	x20, x19, [sp, #64]
  43c194:	ldr	x21, [sp, #48]
  43c198:	ldp	x29, x30, [sp, #32]
  43c19c:	add	sp, sp, #0x50
  43c1a0:	ret
  43c1a4:	sub	sp, sp, #0x120
  43c1a8:	stp	x29, x30, [sp, #256]
  43c1ac:	add	x29, sp, #0x100
  43c1b0:	mov	x8, #0xffffffffffffffc8    	// #-56
  43c1b4:	mov	x9, sp
  43c1b8:	sub	x10, x29, #0x78
  43c1bc:	movk	x8, #0xff80, lsl #32
  43c1c0:	add	x11, x29, #0x20
  43c1c4:	add	x9, x9, #0x80
  43c1c8:	add	x10, x10, #0x38
  43c1cc:	stp	x9, x8, [x29, #-16]
  43c1d0:	stp	x11, x10, [x29, #-32]
  43c1d4:	stp	x1, x2, [x29, #-120]
  43c1d8:	stp	x3, x4, [x29, #-104]
  43c1dc:	stp	x5, x6, [x29, #-88]
  43c1e0:	stur	x7, [x29, #-72]
  43c1e4:	stp	q0, q1, [sp]
  43c1e8:	ldp	q0, q1, [x29, #-32]
  43c1ec:	sub	x1, x29, #0x40
  43c1f0:	str	x28, [sp, #272]
  43c1f4:	stp	q2, q3, [sp, #32]
  43c1f8:	stp	q4, q5, [sp, #64]
  43c1fc:	stp	q6, q7, [sp, #96]
  43c200:	stp	q0, q1, [x29, #-64]
  43c204:	bl	43c124 <ferror@plt+0x38884>
  43c208:	mov	w0, #0x1                   	// #1
  43c20c:	bl	403670 <xexit@plt>
  43c210:	sub	sp, sp, #0x150
  43c214:	stp	x29, x30, [sp, #288]
  43c218:	add	x29, sp, #0x120
  43c21c:	mov	x8, #0xffffffffffffffc8    	// #-56
  43c220:	mov	x9, sp
  43c224:	add	x10, sp, #0x88
  43c228:	movk	x8, #0xff80, lsl #32
  43c22c:	add	x11, x29, #0x30
  43c230:	add	x9, x9, #0x80
  43c234:	add	x10, x10, #0x38
  43c238:	adrp	x12, 465000 <_sch_istable+0x1c50>
  43c23c:	stp	x9, x8, [x29, #-48]
  43c240:	stp	x11, x10, [x29, #-64]
  43c244:	stp	x20, x19, [sp, #320]
  43c248:	mov	x19, x0
  43c24c:	stp	q0, q1, [sp]
  43c250:	ldr	x0, [x12, #3816]
  43c254:	ldp	q0, q1, [x29, #-64]
  43c258:	str	x28, [sp, #304]
  43c25c:	stp	x1, x2, [sp, #136]
  43c260:	stp	x3, x4, [sp, #152]
  43c264:	stp	x5, x6, [sp, #168]
  43c268:	str	x7, [sp, #184]
  43c26c:	stp	q2, q3, [sp, #32]
  43c270:	stp	q4, q5, [sp, #64]
  43c274:	stp	q6, q7, [sp, #96]
  43c278:	stp	q0, q1, [x29, #-96]
  43c27c:	bl	4035f0 <fflush@plt>
  43c280:	adrp	x20, 465000 <_sch_istable+0x1c50>
  43c284:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  43c288:	ldr	x0, [x20, #3792]
  43c28c:	ldr	x2, [x8, #688]
  43c290:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c294:	add	x1, x1, #0xae9
  43c298:	bl	403880 <fprintf@plt>
  43c29c:	ldp	q0, q1, [x29, #-96]
  43c2a0:	ldr	x0, [x20, #3792]
  43c2a4:	sub	x2, x29, #0x20
  43c2a8:	mov	x1, x19
  43c2ac:	stp	q0, q1, [x29, #-32]
  43c2b0:	bl	403790 <vfprintf@plt>
  43c2b4:	ldr	x1, [x20, #3792]
  43c2b8:	mov	w0, #0xa                   	// #10
  43c2bc:	bl	4030b0 <putc@plt>
  43c2c0:	ldp	x20, x19, [sp, #320]
  43c2c4:	ldr	x28, [sp, #304]
  43c2c8:	ldp	x29, x30, [sp, #288]
  43c2cc:	add	sp, sp, #0x150
  43c2d0:	ret
  43c2d4:	stp	x29, x30, [sp, #-32]!
  43c2d8:	adrp	x0, 44e000 <warn@@Base+0x10fcc>
  43c2dc:	add	x0, x0, #0xaee
  43c2e0:	str	x19, [sp, #16]
  43c2e4:	mov	x29, sp
  43c2e8:	bl	403070 <bfd_set_default_target@plt>
  43c2ec:	cbz	w0, 43c2fc <ferror@plt+0x38a5c>
  43c2f0:	ldr	x19, [sp, #16]
  43c2f4:	ldp	x29, x30, [sp], #32
  43c2f8:	ret
  43c2fc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c300:	add	x1, x1, #0xb08
  43c304:	mov	w2, #0x5                   	// #5
  43c308:	mov	x0, xzr
  43c30c:	bl	403700 <dcgettext@plt>
  43c310:	mov	x19, x0
  43c314:	bl	403250 <bfd_get_error@plt>
  43c318:	bl	4036e0 <bfd_errmsg@plt>
  43c31c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c320:	mov	x2, x0
  43c324:	add	x1, x1, #0xaee
  43c328:	mov	x0, x19
  43c32c:	bl	43c1a4 <ferror@plt+0x38904>
  43c330:	stp	x29, x30, [sp, #-48]!
  43c334:	stp	x20, x19, [sp, #32]
  43c338:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43c33c:	ldr	x8, [x8, #3816]
  43c340:	mov	x19, x0
  43c344:	str	x21, [sp, #16]
  43c348:	mov	x29, sp
  43c34c:	mov	x0, x8
  43c350:	bl	4035f0 <fflush@plt>
  43c354:	adrp	x21, 465000 <_sch_istable+0x1c50>
  43c358:	ldr	x20, [x21, #3792]
  43c35c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c360:	add	x1, x1, #0xb31
  43c364:	mov	w2, #0x5                   	// #5
  43c368:	mov	x0, xzr
  43c36c:	bl	403700 <dcgettext@plt>
  43c370:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  43c374:	ldr	x2, [x8, #688]
  43c378:	mov	x1, x0
  43c37c:	mov	x0, x20
  43c380:	bl	403880 <fprintf@plt>
  43c384:	ldr	x2, [x19]
  43c388:	ldr	x1, [x21, #3792]
  43c38c:	cbz	x2, 43c3b4 <ferror@plt+0x38b14>
  43c390:	add	x20, x19, #0x8
  43c394:	adrp	x19, 449000 <warn@@Base+0xbfcc>
  43c398:	add	x19, x19, #0x69
  43c39c:	mov	x0, x1
  43c3a0:	mov	x1, x19
  43c3a4:	bl	403880 <fprintf@plt>
  43c3a8:	ldr	x2, [x20], #8
  43c3ac:	ldr	x1, [x21, #3792]
  43c3b0:	cbnz	x2, 43c39c <ferror@plt+0x38afc>
  43c3b4:	ldp	x20, x19, [sp, #32]
  43c3b8:	ldr	x21, [sp, #16]
  43c3bc:	mov	w0, #0xa                   	// #10
  43c3c0:	ldp	x29, x30, [sp], #48
  43c3c4:	b	4030c0 <fputc@plt>
  43c3c8:	stp	x29, x30, [sp, #-48]!
  43c3cc:	stp	x20, x19, [sp, #32]
  43c3d0:	mov	x19, x1
  43c3d4:	stp	x22, x21, [sp, #16]
  43c3d8:	mov	x29, sp
  43c3dc:	cbz	x0, 43c40c <ferror@plt+0x38b6c>
  43c3e0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c3e4:	mov	x20, x0
  43c3e8:	add	x1, x1, #0xb5a
  43c3ec:	mov	w2, #0x5                   	// #5
  43c3f0:	mov	x0, xzr
  43c3f4:	bl	403700 <dcgettext@plt>
  43c3f8:	mov	x1, x0
  43c3fc:	mov	x0, x19
  43c400:	mov	x2, x20
  43c404:	bl	403880 <fprintf@plt>
  43c408:	b	43c428 <ferror@plt+0x38b88>
  43c40c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c410:	add	x1, x1, #0xb47
  43c414:	mov	w2, #0x5                   	// #5
  43c418:	bl	403700 <dcgettext@plt>
  43c41c:	mov	x1, x0
  43c420:	mov	x0, x19
  43c424:	bl	403880 <fprintf@plt>
  43c428:	bl	403230 <bfd_target_list@plt>
  43c42c:	ldr	x2, [x0]
  43c430:	mov	x20, x0
  43c434:	cbz	x2, 43c458 <ferror@plt+0x38bb8>
  43c438:	adrp	x21, 449000 <warn@@Base+0xbfcc>
  43c43c:	add	x22, x20, #0x8
  43c440:	add	x21, x21, #0x69
  43c444:	mov	x0, x19
  43c448:	mov	x1, x21
  43c44c:	bl	403880 <fprintf@plt>
  43c450:	ldr	x2, [x22], #8
  43c454:	cbnz	x2, 43c444 <ferror@plt+0x38ba4>
  43c458:	mov	w0, #0xa                   	// #10
  43c45c:	mov	x1, x19
  43c460:	bl	4030c0 <fputc@plt>
  43c464:	mov	x0, x20
  43c468:	ldp	x20, x19, [sp, #32]
  43c46c:	ldp	x22, x21, [sp, #16]
  43c470:	ldp	x29, x30, [sp], #48
  43c474:	b	403510 <free@plt>
  43c478:	stp	x29, x30, [sp, #-48]!
  43c47c:	stp	x20, x19, [sp, #32]
  43c480:	mov	x19, x1
  43c484:	stp	x22, x21, [sp, #16]
  43c488:	mov	x29, sp
  43c48c:	cbz	x0, 43c4bc <ferror@plt+0x38c1c>
  43c490:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c494:	mov	x20, x0
  43c498:	add	x1, x1, #0xb8a
  43c49c:	mov	w2, #0x5                   	// #5
  43c4a0:	mov	x0, xzr
  43c4a4:	bl	403700 <dcgettext@plt>
  43c4a8:	mov	x1, x0
  43c4ac:	mov	x0, x19
  43c4b0:	mov	x2, x20
  43c4b4:	bl	403880 <fprintf@plt>
  43c4b8:	b	43c4d8 <ferror@plt+0x38c38>
  43c4bc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c4c0:	add	x1, x1, #0xb71
  43c4c4:	mov	w2, #0x5                   	// #5
  43c4c8:	bl	403700 <dcgettext@plt>
  43c4cc:	mov	x1, x0
  43c4d0:	mov	x0, x19
  43c4d4:	bl	403880 <fprintf@plt>
  43c4d8:	bl	403060 <bfd_arch_list@plt>
  43c4dc:	ldr	x2, [x0]
  43c4e0:	mov	x20, x0
  43c4e4:	cbz	x2, 43c508 <ferror@plt+0x38c68>
  43c4e8:	adrp	x21, 449000 <warn@@Base+0xbfcc>
  43c4ec:	add	x22, x20, #0x8
  43c4f0:	add	x21, x21, #0x69
  43c4f4:	mov	x0, x19
  43c4f8:	mov	x1, x21
  43c4fc:	bl	403880 <fprintf@plt>
  43c500:	ldr	x2, [x22], #8
  43c504:	cbnz	x2, 43c4f4 <ferror@plt+0x38c54>
  43c508:	mov	w0, #0xa                   	// #10
  43c50c:	mov	x1, x19
  43c510:	bl	4030c0 <fputc@plt>
  43c514:	mov	x0, x20
  43c518:	ldp	x20, x19, [sp, #32]
  43c51c:	ldp	x22, x21, [sp, #16]
  43c520:	ldp	x29, x30, [sp], #48
  43c524:	b	403510 <free@plt>
  43c528:	sub	sp, sp, #0x90
  43c52c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c530:	add	x1, x1, #0xba7
  43c534:	mov	w2, #0x5                   	// #5
  43c538:	mov	x0, xzr
  43c53c:	stp	x29, x30, [sp, #48]
  43c540:	stp	x28, x27, [sp, #64]
  43c544:	stp	x26, x25, [sp, #80]
  43c548:	stp	x24, x23, [sp, #96]
  43c54c:	stp	x22, x21, [sp, #112]
  43c550:	stp	x20, x19, [sp, #128]
  43c554:	add	x29, sp, #0x30
  43c558:	bl	403700 <dcgettext@plt>
  43c55c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c560:	add	x1, x1, #0xbc3
  43c564:	bl	4037a0 <printf@plt>
  43c568:	mov	x0, xzr
  43c56c:	bl	44037c <warn@@Base+0x3348>
  43c570:	stp	x0, xzr, [sp, #16]
  43c574:	adrp	x0, 43c000 <ferror@plt+0x38760>
  43c578:	add	x0, x0, #0xbe0
  43c57c:	add	x1, sp, #0x10
  43c580:	stp	xzr, xzr, [sp, #32]
  43c584:	bl	403500 <bfd_iterate_over_targets@plt>
  43c588:	ldr	x0, [sp, #16]
  43c58c:	bl	403850 <unlink@plt>
  43c590:	ldr	x0, [sp, #16]
  43c594:	bl	403510 <free@plt>
  43c598:	ldr	w8, [sp, #24]
  43c59c:	cbz	w8, 43c5c4 <ferror@plt+0x38d24>
  43c5a0:	ldr	w0, [sp, #24]
  43c5a4:	ldp	x20, x19, [sp, #128]
  43c5a8:	ldp	x22, x21, [sp, #112]
  43c5ac:	ldp	x24, x23, [sp, #96]
  43c5b0:	ldp	x26, x25, [sp, #80]
  43c5b4:	ldp	x28, x27, [sp, #64]
  43c5b8:	ldp	x29, x30, [sp, #48]
  43c5bc:	add	sp, sp, #0x90
  43c5c0:	ret
  43c5c4:	mov	w19, wzr
  43c5c8:	mov	w20, #0x2                   	// #2
  43c5cc:	mov	w0, w20
  43c5d0:	mov	x1, xzr
  43c5d4:	bl	4034b0 <bfd_printable_arch_mach@plt>
  43c5d8:	bl	402fd0 <strlen@plt>
  43c5dc:	cmp	w19, w0
  43c5e0:	add	w20, w20, #0x1
  43c5e4:	csel	w19, w0, w19, lt  // lt = tstop
  43c5e8:	cmp	w20, #0x59
  43c5ec:	b.ne	43c5cc <ferror@plt+0x38d2c>  // b.any
  43c5f0:	adrp	x0, 44e000 <warn@@Base+0x10fcc>
  43c5f4:	add	x0, x0, #0xd84
  43c5f8:	bl	4037f0 <getenv@plt>
  43c5fc:	cbz	x0, 43c610 <ferror@plt+0x38d70>
  43c600:	mov	w2, #0xa                   	// #10
  43c604:	mov	x1, xzr
  43c608:	bl	4034e0 <strtol@plt>
  43c60c:	cbnz	w0, 43c614 <ferror@plt+0x38d74>
  43c610:	mov	w0, #0x50                  	// #80
  43c614:	ldr	w8, [sp, #28]
  43c618:	cmp	w8, #0x1
  43c61c:	b.lt	43c5a0 <ferror@plt+0x38d00>  // b.tstop
  43c620:	mvn	w9, w19
  43c624:	add	w10, w19, #0x1
  43c628:	adrp	x23, 44e000 <warn@@Base+0x10fcc>
  43c62c:	add	w9, w0, w9
  43c630:	mov	w28, wzr
  43c634:	mov	w21, #0x60                  	// #96
  43c638:	adrp	x22, 465000 <_sch_istable+0x1c50>
  43c63c:	add	x23, x23, #0xd91
  43c640:	stp	w9, w10, [sp, #8]
  43c644:	b	43c654 <ferror@plt+0x38db4>
  43c648:	ldr	w8, [sp, #28]
  43c64c:	cmp	w28, w8
  43c650:	b.ge	43c5a0 <ferror@plt+0x38d00>  // b.tcont
  43c654:	ldr	x9, [sp, #40]
  43c658:	ldr	w26, [sp, #8]
  43c65c:	sxtw	x24, w28
  43c660:	sxtw	x20, w8
  43c664:	smaddl	x25, w28, w21, x9
  43c668:	mov	x28, x24
  43c66c:	ldr	x0, [x25]
  43c670:	bl	402fd0 <strlen@plt>
  43c674:	mvn	w8, w0
  43c678:	adds	w26, w26, w8
  43c67c:	b.mi	43c690 <ferror@plt+0x38df0>  // b.first
  43c680:	add	x28, x28, #0x1
  43c684:	cmp	x28, x20
  43c688:	add	x25, x25, #0x60
  43c68c:	b.lt	43c66c <ferror@plt+0x38dcc>  // b.tstop
  43c690:	ldr	w1, [sp, #12]
  43c694:	adrp	x0, 44e000 <warn@@Base+0x10fcc>
  43c698:	adrp	x2, 442000 <warn@@Base+0x4fcc>
  43c69c:	add	x0, x0, #0xd8c
  43c6a0:	add	x2, x2, #0x2e
  43c6a4:	bl	4037a0 <printf@plt>
  43c6a8:	adrp	x26, 449000 <warn@@Base+0xbfcc>
  43c6ac:	cmp	w24, w28
  43c6b0:	add	x26, x26, #0x170
  43c6b4:	b.eq	43c6e0 <ferror@plt+0x38e40>  // b.none
  43c6b8:	add	x8, x24, x24, lsl #1
  43c6bc:	lsl	x20, x8, #5
  43c6c0:	sub	w25, w28, w24
  43c6c4:	ldr	x8, [sp, #40]
  43c6c8:	mov	x0, x26
  43c6cc:	ldr	x1, [x8, x20]
  43c6d0:	bl	4037a0 <printf@plt>
  43c6d4:	subs	w25, w25, #0x1
  43c6d8:	add	x20, x20, #0x60
  43c6dc:	b.ne	43c6c4 <ferror@plt+0x38e24>  // b.any
  43c6e0:	ldr	x1, [x22, #3816]
  43c6e4:	mov	w0, #0xa                   	// #10
  43c6e8:	bl	4030b0 <putc@plt>
  43c6ec:	mov	w26, #0x2                   	// #2
  43c6f0:	b	43c70c <ferror@plt+0x38e6c>
  43c6f4:	ldr	x1, [x22, #3816]
  43c6f8:	mov	w0, #0xa                   	// #10
  43c6fc:	bl	4030b0 <putc@plt>
  43c700:	add	x26, x26, #0x1
  43c704:	cmp	x26, #0x59
  43c708:	b.eq	43c648 <ferror@plt+0x38da8>  // b.none
  43c70c:	mov	w0, w26
  43c710:	mov	x1, xzr
  43c714:	bl	4034b0 <bfd_printable_arch_mach@plt>
  43c718:	mov	x1, x23
  43c71c:	bl	4034a0 <strcmp@plt>
  43c720:	cbz	w0, 43c700 <ferror@plt+0x38e60>
  43c724:	mov	w0, w26
  43c728:	mov	x1, xzr
  43c72c:	bl	4034b0 <bfd_printable_arch_mach@plt>
  43c730:	mov	x2, x0
  43c734:	adrp	x0, 44b000 <warn@@Base+0xdfcc>
  43c738:	add	x0, x0, #0x80c
  43c73c:	mov	w1, w19
  43c740:	bl	4037a0 <printf@plt>
  43c744:	cmp	w24, w28
  43c748:	b.eq	43c6f4 <ferror@plt+0x38e54>  // b.none
  43c74c:	sub	x25, x26, #0x2
  43c750:	mov	x20, x24
  43c754:	ldr	x8, [sp, #40]
  43c758:	madd	x8, x20, x21, x8
  43c75c:	add	x9, x8, x25
  43c760:	ldrb	w9, [x9, #8]
  43c764:	ldr	x0, [x8]
  43c768:	cbz	w9, 43c778 <ferror@plt+0x38ed8>
  43c76c:	ldr	x1, [x22, #3816]
  43c770:	bl	402fe0 <fputs@plt>
  43c774:	b	43c798 <ferror@plt+0x38ef8>
  43c778:	bl	402fd0 <strlen@plt>
  43c77c:	mov	x27, x0
  43c780:	cbz	w27, 43c798 <ferror@plt+0x38ef8>
  43c784:	ldr	x1, [x22, #3816]
  43c788:	mov	w0, #0x2d                  	// #45
  43c78c:	sub	w27, w27, #0x1
  43c790:	bl	4030b0 <putc@plt>
  43c794:	cbnz	w27, 43c784 <ferror@plt+0x38ee4>
  43c798:	add	x20, x20, #0x1
  43c79c:	cmp	w28, w20
  43c7a0:	b.eq	43c6f4 <ferror@plt+0x38e54>  // b.none
  43c7a4:	ldr	x1, [x22, #3816]
  43c7a8:	mov	w0, #0x20                  	// #32
  43c7ac:	bl	4030b0 <putc@plt>
  43c7b0:	b	43c754 <ferror@plt+0x38eb4>
  43c7b4:	sub	sp, sp, #0xf0
  43c7b8:	stp	x22, x21, [sp, #208]
  43c7bc:	stp	x20, x19, [sp, #224]
  43c7c0:	mov	w21, w3
  43c7c4:	mov	x20, x1
  43c7c8:	mov	x19, x0
  43c7cc:	stp	x29, x30, [sp, #192]
  43c7d0:	add	x29, sp, #0xc0
  43c7d4:	cbz	w2, 43c870 <ferror@plt+0x38fd0>
  43c7d8:	ldr	x8, [x20, #8]
  43c7dc:	add	x1, sp, #0x40
  43c7e0:	mov	x0, x20
  43c7e4:	ldr	x8, [x8, #480]
  43c7e8:	blr	x8
  43c7ec:	cbnz	w0, 43c870 <ferror@plt+0x38fd0>
  43c7f0:	ldr	x8, [sp, #152]
  43c7f4:	mov	x0, sp
  43c7f8:	str	x8, [sp]
  43c7fc:	bl	403100 <ctime@plt>
  43c800:	cbz	x0, 43c820 <ferror@plt+0x38f80>
  43c804:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c808:	add	x2, x0, #0x4
  43c80c:	add	x3, x0, #0x14
  43c810:	add	x1, x1, #0xbeb
  43c814:	add	x0, sp, #0xc
  43c818:	bl	4030a0 <sprintf@plt>
  43c81c:	b	43c83c <ferror@plt+0x38f9c>
  43c820:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c824:	add	x1, x1, #0xbd7
  43c828:	mov	w2, #0x5                   	// #5
  43c82c:	bl	403700 <dcgettext@plt>
  43c830:	mov	x1, x0
  43c834:	add	x0, sp, #0xc
  43c838:	bl	4030a0 <sprintf@plt>
  43c83c:	ldr	w0, [sp, #80]
  43c840:	add	x1, sp, #0x34
  43c844:	add	x22, sp, #0x34
  43c848:	bl	43ce3c <ferror@plt+0x3959c>
  43c84c:	ldr	x5, [sp, #112]
  43c850:	ldp	w3, w4, [sp, #88]
  43c854:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c858:	orr	x2, x22, #0x1
  43c85c:	add	x1, x1, #0xbf6
  43c860:	add	x6, sp, #0xc
  43c864:	mov	x0, x19
  43c868:	strb	wzr, [sp, #62]
  43c86c:	bl	403880 <fprintf@plt>
  43c870:	ldr	x0, [x20]
  43c874:	mov	x1, x19
  43c878:	bl	402fe0 <fputs@plt>
  43c87c:	cbz	w21, 43c8a0 <ferror@plt+0x39000>
  43c880:	ldrb	w8, [x20, #76]
  43c884:	tbnz	w8, #7, 43c8c0 <ferror@plt+0x39020>
  43c888:	ldr	x2, [x20, #88]
  43c88c:	cbz	x2, 43c8a0 <ferror@plt+0x39000>
  43c890:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43c894:	add	x1, x1, #0xc0a
  43c898:	mov	x0, x19
  43c89c:	bl	403880 <fprintf@plt>
  43c8a0:	mov	w0, #0xa                   	// #10
  43c8a4:	mov	x1, x19
  43c8a8:	bl	4030c0 <fputc@plt>
  43c8ac:	ldp	x20, x19, [sp, #224]
  43c8b0:	ldp	x22, x21, [sp, #208]
  43c8b4:	ldp	x29, x30, [sp, #192]
  43c8b8:	add	sp, sp, #0xf0
  43c8bc:	ret
  43c8c0:	ldr	x2, [x20, #96]
  43c8c4:	cbnz	x2, 43c890 <ferror@plt+0x38ff0>
  43c8c8:	b	43c8a0 <ferror@plt+0x39000>
  43c8cc:	stp	x29, x30, [sp, #-48]!
  43c8d0:	mov	w1, #0x2f                  	// #47
  43c8d4:	stp	x22, x21, [sp, #16]
  43c8d8:	stp	x20, x19, [sp, #32]
  43c8dc:	mov	x29, sp
  43c8e0:	mov	x20, x0
  43c8e4:	mov	w22, #0x2f                  	// #47
  43c8e8:	bl	403390 <strrchr@plt>
  43c8ec:	cbz	x0, 43c918 <ferror@plt+0x39078>
  43c8f0:	sub	x21, x0, x20
  43c8f4:	add	x0, x21, #0xb
  43c8f8:	bl	403290 <xmalloc@plt>
  43c8fc:	mov	x1, x20
  43c900:	mov	x2, x21
  43c904:	mov	x19, x0
  43c908:	bl	402f70 <memcpy@plt>
  43c90c:	add	x8, x21, #0x1
  43c910:	strb	w22, [x19, x21]
  43c914:	b	43c928 <ferror@plt+0x39088>
  43c918:	mov	w0, #0x9                   	// #9
  43c91c:	bl	403290 <xmalloc@plt>
  43c920:	mov	x19, x0
  43c924:	mov	x8, xzr
  43c928:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  43c92c:	add	x9, x9, #0xd9a
  43c930:	ldr	x9, [x9]
  43c934:	add	x8, x19, x8
  43c938:	mov	x0, x19
  43c93c:	strb	wzr, [x8, #8]
  43c940:	str	x9, [x8]
  43c944:	bl	403660 <mkstemp@plt>
  43c948:	cmn	w0, #0x1
  43c94c:	b.eq	43c958 <ferror@plt+0x390b8>  // b.none
  43c950:	bl	403380 <close@plt>
  43c954:	b	43c964 <ferror@plt+0x390c4>
  43c958:	mov	x0, x19
  43c95c:	bl	403510 <free@plt>
  43c960:	mov	x19, xzr
  43c964:	mov	x0, x19
  43c968:	ldp	x20, x19, [sp, #32]
  43c96c:	ldp	x22, x21, [sp, #16]
  43c970:	ldp	x29, x30, [sp], #48
  43c974:	ret
  43c978:	stp	x29, x30, [sp, #-48]!
  43c97c:	mov	w1, #0x2f                  	// #47
  43c980:	stp	x22, x21, [sp, #16]
  43c984:	stp	x20, x19, [sp, #32]
  43c988:	mov	x29, sp
  43c98c:	mov	x20, x0
  43c990:	mov	w22, #0x2f                  	// #47
  43c994:	bl	403390 <strrchr@plt>
  43c998:	cbz	x0, 43c9c4 <ferror@plt+0x39124>
  43c99c:	sub	x21, x0, x20
  43c9a0:	add	x0, x21, #0xb
  43c9a4:	bl	403290 <xmalloc@plt>
  43c9a8:	mov	x1, x20
  43c9ac:	mov	x2, x21
  43c9b0:	mov	x19, x0
  43c9b4:	bl	402f70 <memcpy@plt>
  43c9b8:	add	x8, x21, #0x1
  43c9bc:	strb	w22, [x19, x21]
  43c9c0:	b	43c9d4 <ferror@plt+0x39134>
  43c9c4:	mov	w0, #0x9                   	// #9
  43c9c8:	bl	403290 <xmalloc@plt>
  43c9cc:	mov	x19, x0
  43c9d0:	mov	x8, xzr
  43c9d4:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  43c9d8:	add	x9, x9, #0xd9a
  43c9dc:	ldr	x9, [x9]
  43c9e0:	add	x8, x19, x8
  43c9e4:	strb	wzr, [x8, #8]
  43c9e8:	mov	x0, x19
  43c9ec:	str	x9, [x8]
  43c9f0:	ldp	x20, x19, [sp, #32]
  43c9f4:	ldp	x22, x21, [sp, #16]
  43c9f8:	ldp	x29, x30, [sp], #48
  43c9fc:	b	4033c0 <mkdtemp@plt>
  43ca00:	sub	sp, sp, #0x30
  43ca04:	stp	x20, x19, [sp, #32]
  43ca08:	mov	x20, x1
  43ca0c:	add	x1, sp, #0x8
  43ca10:	mov	w2, wzr
  43ca14:	stp	x29, x30, [sp, #16]
  43ca18:	add	x29, sp, #0x10
  43ca1c:	mov	x19, x0
  43ca20:	bl	402ff0 <bfd_scan_vma@plt>
  43ca24:	ldr	x8, [sp, #8]
  43ca28:	ldrb	w8, [x8]
  43ca2c:	cbnz	w8, 43ca40 <ferror@plt+0x391a0>
  43ca30:	ldp	x20, x19, [sp, #32]
  43ca34:	ldp	x29, x30, [sp, #16]
  43ca38:	add	sp, sp, #0x30
  43ca3c:	ret
  43ca40:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43ca44:	add	x1, x1, #0xc11
  43ca48:	mov	w2, #0x5                   	// #5
  43ca4c:	mov	x0, xzr
  43ca50:	bl	403700 <dcgettext@plt>
  43ca54:	mov	x1, x20
  43ca58:	mov	x2, x19
  43ca5c:	bl	43c1a4 <ferror@plt+0x38904>
  43ca60:	sub	sp, sp, #0xa0
  43ca64:	stp	x29, x30, [sp, #128]
  43ca68:	stp	x20, x19, [sp, #144]
  43ca6c:	add	x29, sp, #0x80
  43ca70:	cbz	x0, 43cb38 <ferror@plt+0x39298>
  43ca74:	mov	x19, x0
  43ca78:	mov	x2, sp
  43ca7c:	mov	w0, wzr
  43ca80:	mov	x1, x19
  43ca84:	bl	403810 <__xstat@plt>
  43ca88:	tbnz	w0, #31, 43cab0 <ferror@plt+0x39210>
  43ca8c:	ldr	w8, [sp, #16]
  43ca90:	and	w8, w8, #0xf000
  43ca94:	cmp	w8, #0x8, lsl #12
  43ca98:	b.eq	43cacc <ferror@plt+0x3922c>  // b.none
  43ca9c:	cmp	w8, #0x4, lsl #12
  43caa0:	b.ne	43cae0 <ferror@plt+0x39240>  // b.any
  43caa4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43caa8:	add	x1, x1, #0xc63
  43caac:	b	43cae8 <ferror@plt+0x39248>
  43cab0:	bl	4037d0 <__errno_location@plt>
  43cab4:	ldr	w8, [x0]
  43cab8:	cmp	w8, #0x2
  43cabc:	b.ne	43cb00 <ferror@plt+0x39260>  // b.any
  43cac0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43cac4:	add	x1, x1, #0xc24
  43cac8:	b	43cae8 <ferror@plt+0x39248>
  43cacc:	ldr	x0, [sp, #48]
  43cad0:	tbz	x0, #63, 43cb3c <ferror@plt+0x3929c>
  43cad4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43cad8:	add	x1, x1, #0xca6
  43cadc:	b	43cae8 <ferror@plt+0x39248>
  43cae0:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43cae4:	add	x1, x1, #0xc80
  43cae8:	mov	w2, #0x5                   	// #5
  43caec:	mov	x0, xzr
  43caf0:	bl	403700 <dcgettext@plt>
  43caf4:	mov	x1, x19
  43caf8:	bl	43c210 <ferror@plt+0x38970>
  43cafc:	b	43cb38 <ferror@plt+0x39298>
  43cb00:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43cb04:	mov	x20, x0
  43cb08:	add	x1, x1, #0xc37
  43cb0c:	mov	w2, #0x5                   	// #5
  43cb10:	mov	x0, xzr
  43cb14:	bl	403700 <dcgettext@plt>
  43cb18:	ldr	w8, [x20]
  43cb1c:	mov	x20, x0
  43cb20:	mov	w0, w8
  43cb24:	bl	403370 <strerror@plt>
  43cb28:	mov	x2, x0
  43cb2c:	mov	x0, x20
  43cb30:	mov	x1, x19
  43cb34:	bl	43c210 <ferror@plt+0x38970>
  43cb38:	mov	x0, #0xffffffffffffffff    	// #-1
  43cb3c:	ldp	x20, x19, [sp, #144]
  43cb40:	ldp	x29, x30, [sp, #128]
  43cb44:	add	sp, sp, #0xa0
  43cb48:	ret
  43cb4c:	ldrb	w9, [x0]
  43cb50:	cmp	w9, #0x2f
  43cb54:	b.ne	43cb64 <ferror@plt+0x392c4>  // b.any
  43cb58:	mov	w8, wzr
  43cb5c:	mov	w0, w8
  43cb60:	ret
  43cb64:	and	w8, w9, #0xff
  43cb68:	cmp	w8, #0x2e
  43cb6c:	b.eq	43cb78 <ferror@plt+0x392d8>  // b.none
  43cb70:	cbnz	w8, 43cba4 <ferror@plt+0x39304>
  43cb74:	b	43cbd8 <ferror@plt+0x39338>
  43cb78:	mov	x8, x0
  43cb7c:	ldrb	w9, [x8, #1]!
  43cb80:	cmp	w9, #0x2e
  43cb84:	b.ne	43cba0 <ferror@plt+0x39300>  // b.any
  43cb88:	ldrb	w9, [x0, #2]!
  43cb8c:	mov	w8, wzr
  43cb90:	cbz	w9, 43cb5c <ferror@plt+0x392bc>
  43cb94:	cmp	w9, #0x2f
  43cb98:	b.ne	43cba4 <ferror@plt+0x39304>  // b.any
  43cb9c:	b	43cb5c <ferror@plt+0x392bc>
  43cba0:	mov	x0, x8
  43cba4:	mov	x8, x0
  43cba8:	sub	x0, x0, #0x1
  43cbac:	and	w9, w9, #0xff
  43cbb0:	cmp	w9, #0x2f
  43cbb4:	b.eq	43cbc8 <ferror@plt+0x39328>  // b.none
  43cbb8:	cbz	w9, 43cbc8 <ferror@plt+0x39328>
  43cbbc:	ldrb	w9, [x8, #1]!
  43cbc0:	add	x0, x0, #0x1
  43cbc4:	b	43cbac <ferror@plt+0x3930c>
  43cbc8:	ldrb	w9, [x0, #1]!
  43cbcc:	cmp	w9, #0x2f
  43cbd0:	b.eq	43cbc8 <ferror@plt+0x39328>  // b.none
  43cbd4:	b	43cb64 <ferror@plt+0x392c4>
  43cbd8:	mov	w0, #0x1                   	// #1
  43cbdc:	ret
  43cbe0:	stp	x29, x30, [sp, #-80]!
  43cbe4:	stp	x26, x25, [sp, #16]
  43cbe8:	stp	x24, x23, [sp, #32]
  43cbec:	stp	x22, x21, [sp, #48]
  43cbf0:	stp	x20, x19, [sp, #64]
  43cbf4:	ldrsw	x8, [x1, #12]
  43cbf8:	ldr	x11, [x1, #16]
  43cbfc:	mov	x19, x1
  43cc00:	mov	x20, x0
  43cc04:	add	x9, x8, #0x1
  43cc08:	add	x10, x9, x9, lsl #1
  43cc0c:	cmp	x11, x10, lsl #5
  43cc10:	mov	x29, sp
  43cc14:	str	w9, [x1, #12]
  43cc18:	b.cs	43cc58 <ferror@plt+0x393b8>  // b.hs, b.nlast
  43cc1c:	ldr	x0, [x19, #24]
  43cc20:	lsl	x9, x10, #6
  43cc24:	cmp	w8, #0x3f
  43cc28:	mov	w8, #0x3000                	// #12288
  43cc2c:	csel	x21, x8, x9, lt  // lt = tstop
  43cc30:	mov	x1, x21
  43cc34:	bl	4031e0 <xrealloc@plt>
  43cc38:	ldr	x8, [x19, #16]
  43cc3c:	str	x0, [x19, #24]
  43cc40:	mov	w1, wzr
  43cc44:	add	x0, x0, x8
  43cc48:	sub	x2, x21, x8
  43cc4c:	bl	403280 <memset@plt>
  43cc50:	ldr	w9, [x19, #12]
  43cc54:	str	x21, [x19, #16]
  43cc58:	ldr	x8, [x20]
  43cc5c:	ldr	x10, [x19, #24]
  43cc60:	sub	w9, w9, #0x1
  43cc64:	mov	w11, #0x60                  	// #96
  43cc68:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43cc6c:	smull	x9, w9, w11
  43cc70:	add	x1, x1, #0xd3e
  43cc74:	mov	w2, #0x5                   	// #5
  43cc78:	mov	x0, xzr
  43cc7c:	str	x8, [x10, x9]
  43cc80:	bl	403700 <dcgettext@plt>
  43cc84:	ldr	w8, [x20, #16]
  43cc88:	adrp	x24, 44e000 <warn@@Base+0x10fcc>
  43cc8c:	adrp	x25, 44e000 <warn@@Base+0x10fcc>
  43cc90:	ldr	x22, [x20]
  43cc94:	add	x24, x24, #0xd71
  43cc98:	add	x25, x25, #0xd63
  43cc9c:	adrp	x26, 44e000 <warn@@Base+0x10fcc>
  43cca0:	cmp	w8, #0x1
  43cca4:	add	x26, x26, #0xd58
  43cca8:	csel	x9, x25, x24, eq  // eq = none
  43ccac:	cmp	w8, #0x0
  43ccb0:	mov	x21, x0
  43ccb4:	csel	x1, x26, x9, eq  // eq = none
  43ccb8:	mov	w2, #0x5                   	// #5
  43ccbc:	mov	x0, xzr
  43ccc0:	bl	403700 <dcgettext@plt>
  43ccc4:	ldr	w8, [x20, #12]
  43ccc8:	mov	x23, x0
  43cccc:	mov	w2, #0x5                   	// #5
  43ccd0:	mov	x0, xzr
  43ccd4:	cmp	w8, #0x1
  43ccd8:	csel	x9, x25, x24, eq  // eq = none
  43ccdc:	cmp	w8, #0x0
  43cce0:	csel	x1, x26, x9, eq  // eq = none
  43cce4:	bl	403700 <dcgettext@plt>
  43cce8:	mov	x3, x0
  43ccec:	mov	x0, x21
  43ccf0:	mov	x1, x22
  43ccf4:	mov	x2, x23
  43ccf8:	bl	4037a0 <printf@plt>
  43ccfc:	ldr	x0, [x19]
  43cd00:	ldr	x1, [x20]
  43cd04:	bl	403570 <bfd_openw@plt>
  43cd08:	cbz	x0, 43cd90 <ferror@plt+0x394f0>
  43cd0c:	mov	w1, #0x1                   	// #1
  43cd10:	mov	x21, x0
  43cd14:	mov	w23, #0x1                   	// #1
  43cd18:	bl	4033b0 <bfd_set_format@plt>
  43cd1c:	cbz	w0, 43cda4 <ferror@plt+0x39504>
  43cd20:	adrp	x20, 446000 <warn@@Base+0x8fcc>
  43cd24:	mov	w24, #0x8                   	// #8
  43cd28:	add	x20, x20, #0x341
  43cd2c:	mov	w25, #0x60                  	// #96
  43cd30:	b	43cd40 <ferror@plt+0x394a0>
  43cd34:	add	x24, x24, #0x1
  43cd38:	cmp	x24, #0x5f
  43cd3c:	b.eq	43cdc0 <ferror@plt+0x39520>  // b.none
  43cd40:	ldr	x8, [x21, #8]
  43cd44:	sub	x22, x24, #0x6
  43cd48:	mov	x0, x21
  43cd4c:	mov	w1, w22
  43cd50:	ldr	x8, [x8, #656]
  43cd54:	mov	x2, xzr
  43cd58:	blr	x8
  43cd5c:	cbz	w0, 43cd34 <ferror@plt+0x39494>
  43cd60:	mov	w0, w22
  43cd64:	mov	x1, xzr
  43cd68:	bl	4034b0 <bfd_printable_arch_mach@plt>
  43cd6c:	mov	x1, x0
  43cd70:	mov	x0, x20
  43cd74:	bl	4037a0 <printf@plt>
  43cd78:	ldr	x8, [x19, #24]
  43cd7c:	ldrsw	x9, [x19, #12]
  43cd80:	madd	x8, x9, x25, x8
  43cd84:	add	x8, x8, x24
  43cd88:	sturb	w23, [x8, #-96]
  43cd8c:	b	43cd34 <ferror@plt+0x39494>
  43cd90:	ldr	x0, [x19]
  43cd94:	bl	43be30 <ferror@plt+0x38590>
  43cd98:	mov	w0, #0x1                   	// #1
  43cd9c:	str	w0, [x19, #8]
  43cda0:	b	43cdcc <ferror@plt+0x3952c>
  43cda4:	bl	403250 <bfd_get_error@plt>
  43cda8:	cmp	w0, #0x5
  43cdac:	b.eq	43cdc0 <ferror@plt+0x39520>  // b.none
  43cdb0:	ldr	x0, [x20]
  43cdb4:	bl	43be30 <ferror@plt+0x38590>
  43cdb8:	mov	w8, #0x1                   	// #1
  43cdbc:	str	w8, [x19, #8]
  43cdc0:	mov	x0, x21
  43cdc4:	bl	403420 <bfd_close_all_done@plt>
  43cdc8:	ldr	w0, [x19, #8]
  43cdcc:	ldp	x20, x19, [sp, #64]
  43cdd0:	ldp	x22, x21, [sp, #48]
  43cdd4:	ldp	x24, x23, [sp, #32]
  43cdd8:	ldp	x26, x25, [sp, #16]
  43cddc:	ldp	x29, x30, [sp], #80
  43cde0:	ret
  43cde4:	stp	x29, x30, [sp, #-16]!
  43cde8:	mov	x1, x0
  43cdec:	adrp	x0, 44e000 <warn@@Base+0x10fcc>
  43cdf0:	adrp	x2, 44e000 <warn@@Base+0x10fcc>
  43cdf4:	add	x0, x0, #0xda3
  43cdf8:	add	x2, x2, #0xbc3
  43cdfc:	mov	x29, sp
  43ce00:	bl	4037a0 <printf@plt>
  43ce04:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43ce08:	add	x1, x1, #0xdae
  43ce0c:	mov	w2, #0x5                   	// #5
  43ce10:	mov	x0, xzr
  43ce14:	bl	403700 <dcgettext@plt>
  43ce18:	bl	4037a0 <printf@plt>
  43ce1c:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43ce20:	add	x1, x1, #0xde1
  43ce24:	mov	w2, #0x5                   	// #5
  43ce28:	mov	x0, xzr
  43ce2c:	bl	403700 <dcgettext@plt>
  43ce30:	bl	4037a0 <printf@plt>
  43ce34:	mov	w0, wzr
  43ce38:	bl	403000 <exit@plt>
  43ce3c:	and	x8, x0, #0xf000
  43ce40:	sub	x8, x8, #0x1, lsl #12
  43ce44:	lsr	x8, x8, #12
  43ce48:	cmp	x8, #0xb
  43ce4c:	b.hi	43ce7c <ferror@plt+0x395dc>  // b.pmore
  43ce50:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  43ce54:	add	x9, x9, #0xea5
  43ce58:	adr	x10, 43ce6c <ferror@plt+0x395cc>
  43ce5c:	ldrb	w11, [x9, x8]
  43ce60:	add	x10, x10, x11, lsl #2
  43ce64:	mov	w8, #0x64                  	// #100
  43ce68:	br	x10
  43ce6c:	mov	w8, #0x70                  	// #112
  43ce70:	b	43ce98 <ferror@plt+0x395f8>
  43ce74:	mov	w8, #0x63                  	// #99
  43ce78:	b	43ce98 <ferror@plt+0x395f8>
  43ce7c:	mov	w8, #0x2d                  	// #45
  43ce80:	b	43ce98 <ferror@plt+0x395f8>
  43ce84:	mov	w8, #0x62                  	// #98
  43ce88:	b	43ce98 <ferror@plt+0x395f8>
  43ce8c:	mov	w8, #0x6c                  	// #108
  43ce90:	b	43ce98 <ferror@plt+0x395f8>
  43ce94:	mov	w8, #0x73                  	// #115
  43ce98:	strb	w8, [x1]
  43ce9c:	tst	x0, #0x100
  43cea0:	mov	w8, #0x72                  	// #114
  43cea4:	mov	w9, #0x2d                  	// #45
  43cea8:	mov	w10, #0x77                  	// #119
  43ceac:	csel	w12, w9, w8, eq  // eq = none
  43ceb0:	tst	x0, #0x80
  43ceb4:	mov	w11, #0x78                  	// #120
  43ceb8:	strb	w12, [x1, #1]
  43cebc:	csel	w12, w9, w10, eq  // eq = none
  43cec0:	tst	x0, #0x40
  43cec4:	strb	w12, [x1, #2]
  43cec8:	csel	w12, w9, w11, eq  // eq = none
  43cecc:	tst	x0, #0x20
  43ced0:	strb	w12, [x1, #3]
  43ced4:	csel	w12, w9, w8, eq  // eq = none
  43ced8:	tst	x0, #0x10
  43cedc:	strb	w12, [x1, #4]
  43cee0:	csel	w12, w9, w10, eq  // eq = none
  43cee4:	tst	x0, #0x8
  43cee8:	strb	w12, [x1, #5]
  43ceec:	csel	w12, w9, w11, eq  // eq = none
  43cef0:	tst	x0, #0x4
  43cef4:	csel	w8, w9, w8, eq  // eq = none
  43cef8:	tst	x0, #0x2
  43cefc:	strb	w8, [x1, #7]
  43cf00:	csel	w8, w9, w10, eq  // eq = none
  43cf04:	tst	x0, #0x1
  43cf08:	strb	w8, [x1, #8]
  43cf0c:	csel	w8, w9, w11, eq  // eq = none
  43cf10:	strb	w12, [x1, #6]
  43cf14:	strb	w8, [x1, #9]
  43cf18:	tbnz	w0, #11, 43cf28 <ferror@plt+0x39688>
  43cf1c:	tbnz	w0, #10, 43cf40 <ferror@plt+0x396a0>
  43cf20:	tbnz	w0, #9, 43cf58 <ferror@plt+0x396b8>
  43cf24:	ret
  43cf28:	tst	x0, #0x40
  43cf2c:	mov	w8, #0x73                  	// #115
  43cf30:	mov	w9, #0x53                  	// #83
  43cf34:	csel	w8, w9, w8, eq  // eq = none
  43cf38:	strb	w8, [x1, #3]
  43cf3c:	tbz	w0, #10, 43cf20 <ferror@plt+0x39680>
  43cf40:	tst	x0, #0x8
  43cf44:	mov	w8, #0x73                  	// #115
  43cf48:	mov	w9, #0x53                  	// #83
  43cf4c:	csel	w8, w9, w8, eq  // eq = none
  43cf50:	strb	w8, [x1, #6]
  43cf54:	tbz	w0, #9, 43cf24 <ferror@plt+0x39684>
  43cf58:	tst	x0, #0x1
  43cf5c:	mov	w8, #0x74                  	// #116
  43cf60:	mov	w9, #0x54                  	// #84
  43cf64:	csel	w8, w9, w8, eq  // eq = none
  43cf68:	strb	w8, [x1, #9]
  43cf6c:	ret

000000000043cf70 <error@@Base>:
  43cf70:	sub	sp, sp, #0x130
  43cf74:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43cf78:	stp	x20, x19, [sp, #288]
  43cf7c:	mov	x19, x0
  43cf80:	ldr	x0, [x8, #3816]
  43cf84:	stp	x29, x30, [sp, #256]
  43cf88:	add	x29, sp, #0x100
  43cf8c:	stp	x28, x21, [sp, #272]
  43cf90:	stp	x1, x2, [x29, #-120]
  43cf94:	stp	x3, x4, [x29, #-104]
  43cf98:	stp	x5, x6, [x29, #-88]
  43cf9c:	stur	x7, [x29, #-72]
  43cfa0:	stp	q0, q1, [sp]
  43cfa4:	stp	q2, q3, [sp, #32]
  43cfa8:	stp	q4, q5, [sp, #64]
  43cfac:	stp	q6, q7, [sp, #96]
  43cfb0:	bl	4035f0 <fflush@plt>
  43cfb4:	sub	x9, x29, #0x78
  43cfb8:	adrp	x21, 465000 <_sch_istable+0x1c50>
  43cfbc:	add	x8, x29, #0x30
  43cfc0:	add	x9, x9, #0x38
  43cfc4:	ldr	x20, [x21, #3792]
  43cfc8:	mov	x10, sp
  43cfcc:	stp	x8, x9, [x29, #-32]
  43cfd0:	mov	x8, #0xffffffffffffffc8    	// #-56
  43cfd4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43cfd8:	add	x10, x10, #0x80
  43cfdc:	movk	x8, #0xff80, lsl #32
  43cfe0:	add	x1, x1, #0xed9
  43cfe4:	mov	w2, #0x5                   	// #5
  43cfe8:	mov	x0, xzr
  43cfec:	stp	x10, x8, [x29, #-16]
  43cff0:	bl	403700 <dcgettext@plt>
  43cff4:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  43cff8:	ldr	x2, [x8, #688]
  43cffc:	mov	x1, x0
  43d000:	mov	x0, x20
  43d004:	bl	403880 <fprintf@plt>
  43d008:	ldp	q0, q1, [x29, #-32]
  43d00c:	ldr	x0, [x21, #3792]
  43d010:	sub	x2, x29, #0x40
  43d014:	mov	x1, x19
  43d018:	stp	q0, q1, [x29, #-64]
  43d01c:	bl	403790 <vfprintf@plt>
  43d020:	ldp	x20, x19, [sp, #288]
  43d024:	ldp	x28, x21, [sp, #272]
  43d028:	ldp	x29, x30, [sp, #256]
  43d02c:	add	sp, sp, #0x130
  43d030:	ret

000000000043d034 <warn@@Base>:
  43d034:	sub	sp, sp, #0x130
  43d038:	adrp	x8, 465000 <_sch_istable+0x1c50>
  43d03c:	stp	x20, x19, [sp, #288]
  43d040:	mov	x19, x0
  43d044:	ldr	x0, [x8, #3816]
  43d048:	stp	x29, x30, [sp, #256]
  43d04c:	add	x29, sp, #0x100
  43d050:	stp	x28, x21, [sp, #272]
  43d054:	stp	x1, x2, [x29, #-120]
  43d058:	stp	x3, x4, [x29, #-104]
  43d05c:	stp	x5, x6, [x29, #-88]
  43d060:	stur	x7, [x29, #-72]
  43d064:	stp	q0, q1, [sp]
  43d068:	stp	q2, q3, [sp, #32]
  43d06c:	stp	q4, q5, [sp, #64]
  43d070:	stp	q6, q7, [sp, #96]
  43d074:	bl	4035f0 <fflush@plt>
  43d078:	sub	x9, x29, #0x78
  43d07c:	adrp	x21, 465000 <_sch_istable+0x1c50>
  43d080:	add	x8, x29, #0x30
  43d084:	add	x9, x9, #0x38
  43d088:	ldr	x20, [x21, #3792]
  43d08c:	mov	x10, sp
  43d090:	stp	x8, x9, [x29, #-32]
  43d094:	mov	x8, #0xffffffffffffffc8    	// #-56
  43d098:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43d09c:	add	x10, x10, #0x80
  43d0a0:	movk	x8, #0xff80, lsl #32
  43d0a4:	add	x1, x1, #0xee5
  43d0a8:	mov	w2, #0x5                   	// #5
  43d0ac:	mov	x0, xzr
  43d0b0:	stp	x10, x8, [x29, #-16]
  43d0b4:	bl	403700 <dcgettext@plt>
  43d0b8:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  43d0bc:	ldr	x2, [x8, #688]
  43d0c0:	mov	x1, x0
  43d0c4:	mov	x0, x20
  43d0c8:	bl	403880 <fprintf@plt>
  43d0cc:	ldp	q0, q1, [x29, #-32]
  43d0d0:	ldr	x0, [x21, #3792]
  43d0d4:	sub	x2, x29, #0x40
  43d0d8:	mov	x1, x19
  43d0dc:	stp	q0, q1, [x29, #-64]
  43d0e0:	bl	403790 <vfprintf@plt>
  43d0e4:	ldp	x20, x19, [sp, #288]
  43d0e8:	ldp	x28, x21, [sp, #272]
  43d0ec:	ldp	x29, x30, [sp, #256]
  43d0f0:	add	sp, sp, #0x130
  43d0f4:	ret
  43d0f8:	stp	x29, x30, [sp, #-32]!
  43d0fc:	sub	w8, w2, #0x1
  43d100:	cmp	w8, #0x7
  43d104:	str	x19, [sp, #16]
  43d108:	mov	x29, sp
  43d10c:	b.hi	43d170 <warn@@Base+0x13c>  // b.pmore
  43d110:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  43d114:	add	x9, x9, #0xeb1
  43d118:	adr	x10, 43d128 <warn@@Base+0xf4>
  43d11c:	ldrb	w11, [x9, x8]
  43d120:	add	x10, x10, x11, lsl #2
  43d124:	br	x10
  43d128:	lsr	x8, x1, #32
  43d12c:	lsr	x9, x1, #48
  43d130:	lsr	x10, x1, #56
  43d134:	lsr	x11, x1, #40
  43d138:	strb	w10, [x0, #7]
  43d13c:	strb	w9, [x0, #6]
  43d140:	strb	w11, [x0, #5]
  43d144:	strb	w8, [x0, #4]
  43d148:	lsr	x8, x1, #24
  43d14c:	strb	w8, [x0, #3]
  43d150:	lsr	x8, x1, #16
  43d154:	strb	w8, [x0, #2]
  43d158:	lsr	x8, x1, #8
  43d15c:	strb	w8, [x0, #1]
  43d160:	ldr	x19, [sp, #16]
  43d164:	strb	w1, [x0]
  43d168:	ldp	x29, x30, [sp], #32
  43d16c:	ret
  43d170:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43d174:	add	x1, x1, #0xef3
  43d178:	mov	w19, w2
  43d17c:	mov	w2, #0x5                   	// #5
  43d180:	mov	x0, xzr
  43d184:	bl	403700 <dcgettext@plt>
  43d188:	mov	w1, w19
  43d18c:	bl	43cf70 <error@@Base>
  43d190:	bl	4033f0 <abort@plt>
  43d194:	stp	x29, x30, [sp, #-32]!
  43d198:	sub	w8, w2, #0x1
  43d19c:	cmp	w8, #0x7
  43d1a0:	str	x19, [sp, #16]
  43d1a4:	mov	x29, sp
  43d1a8:	b.hi	43d1f8 <warn@@Base+0x1c4>  // b.pmore
  43d1ac:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  43d1b0:	add	x9, x9, #0xeb9
  43d1b4:	adr	x10, 43d1c4 <warn@@Base+0x190>
  43d1b8:	ldrb	w11, [x9, x8]
  43d1bc:	add	x10, x10, x11, lsl #2
  43d1c0:	br	x10
  43d1c4:	rev	w8, w1
  43d1c8:	lsr	x1, x1, #32
  43d1cc:	str	w8, [x0, #4]
  43d1d0:	strb	w1, [x0, #3]
  43d1d4:	lsr	x1, x1, #8
  43d1d8:	strb	w1, [x0, #2]
  43d1dc:	lsr	x1, x1, #8
  43d1e0:	strb	w1, [x0, #1]
  43d1e4:	lsr	x1, x1, #8
  43d1e8:	ldr	x19, [sp, #16]
  43d1ec:	strb	w1, [x0]
  43d1f0:	ldp	x29, x30, [sp], #32
  43d1f4:	ret
  43d1f8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43d1fc:	add	x1, x1, #0xef3
  43d200:	mov	w19, w2
  43d204:	mov	w2, #0x5                   	// #5
  43d208:	mov	x0, xzr
  43d20c:	bl	403700 <dcgettext@plt>
  43d210:	mov	w1, w19
  43d214:	bl	43cf70 <error@@Base>
  43d218:	bl	4033f0 <abort@plt>
  43d21c:	stp	x29, x30, [sp, #-32]!
  43d220:	sub	w9, w1, #0x1
  43d224:	cmp	w9, #0x7
  43d228:	str	x19, [sp, #16]
  43d22c:	mov	x29, sp
  43d230:	b.hi	43d2d0 <warn@@Base+0x29c>  // b.pmore
  43d234:	adrp	x10, 44e000 <warn@@Base+0x10fcc>
  43d238:	add	x10, x10, #0xec1
  43d23c:	adr	x11, 43d250 <warn@@Base+0x21c>
  43d240:	ldrb	w12, [x10, x9]
  43d244:	add	x11, x11, x12, lsl #2
  43d248:	mov	x8, x0
  43d24c:	br	x11
  43d250:	ldrb	w0, [x8]
  43d254:	b	43d2c4 <warn@@Base+0x290>
  43d258:	ldr	w0, [x8]
  43d25c:	ldrb	w8, [x8, #4]
  43d260:	bfi	x0, x8, #32, #8
  43d264:	b	43d2c4 <warn@@Base+0x290>
  43d268:	ldrh	w0, [x8]
  43d26c:	ldrb	w8, [x8, #2]
  43d270:	bfi	x0, x8, #16, #8
  43d274:	b	43d2c4 <warn@@Base+0x290>
  43d278:	ldrh	w0, [x8]
  43d27c:	b	43d2c4 <warn@@Base+0x290>
  43d280:	ldr	w0, [x8]
  43d284:	b	43d2c4 <warn@@Base+0x290>
  43d288:	ldr	x0, [x8]
  43d28c:	b	43d2c4 <warn@@Base+0x290>
  43d290:	ldr	w0, [x8]
  43d294:	ldrb	w9, [x8, #4]
  43d298:	ldrb	w8, [x8, #5]
  43d29c:	bfi	x0, x9, #32, #8
  43d2a0:	bfi	x0, x8, #40, #8
  43d2a4:	b	43d2c4 <warn@@Base+0x290>
  43d2a8:	ldr	w0, [x8]
  43d2ac:	ldrb	w9, [x8, #4]
  43d2b0:	ldrb	w10, [x8, #5]
  43d2b4:	ldrb	w8, [x8, #6]
  43d2b8:	bfi	x0, x9, #32, #8
  43d2bc:	bfi	x0, x10, #40, #8
  43d2c0:	bfi	x0, x8, #48, #8
  43d2c4:	ldr	x19, [sp, #16]
  43d2c8:	ldp	x29, x30, [sp], #32
  43d2cc:	ret
  43d2d0:	adrp	x8, 44e000 <warn@@Base+0x10fcc>
  43d2d4:	add	x8, x8, #0xef3
  43d2d8:	mov	w2, #0x5                   	// #5
  43d2dc:	mov	x0, xzr
  43d2e0:	mov	w19, w1
  43d2e4:	mov	x1, x8
  43d2e8:	bl	403700 <dcgettext@plt>
  43d2ec:	mov	w1, w19
  43d2f0:	bl	43cf70 <error@@Base>
  43d2f4:	bl	4033f0 <abort@plt>
  43d2f8:	stp	x29, x30, [sp, #-32]!
  43d2fc:	sub	w8, w1, #0x1
  43d300:	cmp	w8, #0x7
  43d304:	str	x19, [sp, #16]
  43d308:	mov	x29, sp
  43d30c:	b.hi	43d3dc <warn@@Base+0x3a8>  // b.pmore
  43d310:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  43d314:	add	x9, x9, #0xec9
  43d318:	adr	x10, 43d328 <warn@@Base+0x2f4>
  43d31c:	ldrb	w11, [x9, x8]
  43d320:	add	x10, x10, x11, lsl #2
  43d324:	br	x10
  43d328:	ldrb	w0, [x0]
  43d32c:	b	43d3d0 <warn@@Base+0x39c>
  43d330:	ldur	w8, [x0, #1]
  43d334:	ldrb	w9, [x0]
  43d338:	lsl	x8, x8, #32
  43d33c:	rev	x0, x8
  43d340:	bfi	x0, x9, #32, #8
  43d344:	b	43d3d0 <warn@@Base+0x39c>
  43d348:	ldurh	w8, [x0, #1]
  43d34c:	ldrb	w9, [x0]
  43d350:	lsl	x8, x8, #48
  43d354:	rev	x0, x8
  43d358:	bfi	x0, x9, #16, #8
  43d35c:	b	43d3d0 <warn@@Base+0x39c>
  43d360:	ldrh	w8, [x0]
  43d364:	lsl	x8, x8, #48
  43d368:	rev	x0, x8
  43d36c:	b	43d3d0 <warn@@Base+0x39c>
  43d370:	ldr	w8, [x0]
  43d374:	lsl	x8, x8, #32
  43d378:	rev	x0, x8
  43d37c:	b	43d3d0 <warn@@Base+0x39c>
  43d380:	ldr	x8, [x0]
  43d384:	rev	x0, x8
  43d388:	b	43d3d0 <warn@@Base+0x39c>
  43d38c:	ldur	w8, [x0, #2]
  43d390:	ldrb	w9, [x0, #1]
  43d394:	ldrb	w10, [x0]
  43d398:	lsl	x8, x8, #32
  43d39c:	rev	x0, x8
  43d3a0:	bfi	x0, x9, #32, #8
  43d3a4:	bfi	x0, x10, #40, #8
  43d3a8:	b	43d3d0 <warn@@Base+0x39c>
  43d3ac:	ldur	w8, [x0, #3]
  43d3b0:	ldrb	w9, [x0, #2]
  43d3b4:	ldrb	w10, [x0, #1]
  43d3b8:	ldrb	w11, [x0]
  43d3bc:	lsl	x8, x8, #32
  43d3c0:	rev	x0, x8
  43d3c4:	bfi	x0, x9, #32, #8
  43d3c8:	bfi	x0, x10, #40, #8
  43d3cc:	bfi	x0, x11, #48, #8
  43d3d0:	ldr	x19, [sp, #16]
  43d3d4:	ldp	x29, x30, [sp], #32
  43d3d8:	ret
  43d3dc:	adrp	x8, 44e000 <warn@@Base+0x10fcc>
  43d3e0:	add	x8, x8, #0xef3
  43d3e4:	mov	w2, #0x5                   	// #5
  43d3e8:	mov	x0, xzr
  43d3ec:	mov	w19, w1
  43d3f0:	mov	x1, x8
  43d3f4:	bl	403700 <dcgettext@plt>
  43d3f8:	mov	w1, w19
  43d3fc:	bl	43cf70 <error@@Base>
  43d400:	bl	4033f0 <abort@plt>
  43d404:	stp	x29, x30, [sp, #-32]!
  43d408:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  43d40c:	ldr	x8, [x8, #696]
  43d410:	str	x19, [sp, #16]
  43d414:	mov	x29, sp
  43d418:	mov	w19, w1
  43d41c:	blr	x8
  43d420:	sub	w8, w19, #0x1
  43d424:	cmp	w8, #0x7
  43d428:	b.hi	43d480 <warn@@Base+0x44c>  // b.pmore
  43d42c:	adrp	x9, 44e000 <warn@@Base+0x10fcc>
  43d430:	add	x9, x9, #0xed1
  43d434:	adr	x10, 43d444 <warn@@Base+0x410>
  43d438:	ldrb	w11, [x9, x8]
  43d43c:	add	x10, x10, x11, lsl #2
  43d440:	br	x10
  43d444:	eor	x8, x0, #0x80
  43d448:	sub	x0, x8, #0x80
  43d44c:	b	43d474 <warn@@Base+0x440>
  43d450:	eor	x8, x0, #0x80000000
  43d454:	mov	x9, #0xffffffff80000000    	// #-2147483648
  43d458:	add	x0, x8, x9
  43d45c:	b	43d474 <warn@@Base+0x440>
  43d460:	eor	x8, x0, #0x8000
  43d464:	sub	x0, x8, #0x8, lsl #12
  43d468:	b	43d474 <warn@@Base+0x440>
  43d46c:	eor	x8, x0, #0x800000
  43d470:	sub	x0, x8, #0x800, lsl #12
  43d474:	ldr	x19, [sp, #16]
  43d478:	ldp	x29, x30, [sp], #32
  43d47c:	ret
  43d480:	bl	4033f0 <abort@plt>
  43d484:	adrp	x8, 469000 <_bfd_std_section+0x3110>
  43d488:	ldr	x8, [x8, #696]
  43d48c:	adrp	x9, 43d000 <error@@Base+0x90>
  43d490:	add	x9, x9, #0x2f8
  43d494:	cmp	x8, x9
  43d498:	b.eq	43d4b8 <warn@@Base+0x484>  // b.none
  43d49c:	ldr	w8, [x0, #4]
  43d4a0:	str	x8, [x1]
  43d4a4:	ldrh	w8, [x0]
  43d4a8:	ldrb	w9, [x0, #2]
  43d4ac:	bfi	x8, x9, #16, #8
  43d4b0:	add	x9, x0, #0x3
  43d4b4:	b	43d4e0 <warn@@Base+0x4ac>
  43d4b8:	ldr	w8, [x0]
  43d4bc:	add	x9, x0, #0x4
  43d4c0:	lsl	x8, x8, #32
  43d4c4:	rev	x8, x8
  43d4c8:	str	x8, [x1]
  43d4cc:	ldrh	w8, [x0, #6]
  43d4d0:	ldrb	w10, [x0, #5]
  43d4d4:	lsl	x8, x8, #48
  43d4d8:	rev	x8, x8
  43d4dc:	bfi	x8, x10, #16, #8
  43d4e0:	ldrb	w9, [x9]
  43d4e4:	bfi	x8, x9, #24, #8
  43d4e8:	str	x8, [x2]
  43d4ec:	ret
  43d4f0:	stp	x29, x30, [sp, #-64]!
  43d4f4:	stp	x24, x23, [sp, #16]
  43d4f8:	stp	x22, x21, [sp, #32]
  43d4fc:	stp	x20, x19, [sp, #48]
  43d500:	mov	x29, sp
  43d504:	mov	x19, x2
  43d508:	mov	x20, x1
  43d50c:	mov	x22, x0
  43d510:	bl	403320 <lbasename@plt>
  43d514:	subs	x23, x0, x22
  43d518:	b.eq	43d574 <warn@@Base+0x540>  // b.none
  43d51c:	ldrb	w8, [x20]
  43d520:	cmp	w8, #0x2f
  43d524:	b.eq	43d574 <warn@@Base+0x540>  // b.none
  43d528:	add	x24, x23, x19
  43d52c:	add	x0, x24, #0x1
  43d530:	cmp	x0, x23
  43d534:	b.cc	43d584 <warn@@Base+0x550>  // b.lo, b.ul, b.last
  43d538:	cmp	x0, x19
  43d53c:	b.cc	43d584 <warn@@Base+0x550>  // b.lo, b.ul, b.last
  43d540:	bl	4031c0 <malloc@plt>
  43d544:	mov	x21, x0
  43d548:	cbz	x0, 43d5cc <warn@@Base+0x598>
  43d54c:	mov	x0, x21
  43d550:	mov	x1, x22
  43d554:	mov	x2, x23
  43d558:	bl	402f70 <memcpy@plt>
  43d55c:	add	x0, x21, x23
  43d560:	mov	x1, x20
  43d564:	mov	x2, x19
  43d568:	bl	402f70 <memcpy@plt>
  43d56c:	strb	wzr, [x21, x24]
  43d570:	b	43d5e0 <warn@@Base+0x5ac>
  43d574:	adds	x0, x19, #0x1
  43d578:	b.cc	43d5a8 <warn@@Base+0x574>  // b.lo, b.ul, b.last
  43d57c:	mov	x21, xzr
  43d580:	b	43d5e0 <warn@@Base+0x5ac>
  43d584:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43d588:	add	x1, x1, #0xf1d
  43d58c:	mov	w2, #0x5                   	// #5
  43d590:	mov	x0, xzr
  43d594:	bl	403700 <dcgettext@plt>
  43d598:	mov	x1, x19
  43d59c:	bl	43cf70 <error@@Base>
  43d5a0:	mov	x21, xzr
  43d5a4:	b	43d5e0 <warn@@Base+0x5ac>
  43d5a8:	bl	4031c0 <malloc@plt>
  43d5ac:	mov	x21, x0
  43d5b0:	cbz	x0, 43d5cc <warn@@Base+0x598>
  43d5b4:	mov	x0, x21
  43d5b8:	mov	x1, x20
  43d5bc:	mov	x2, x19
  43d5c0:	bl	402f70 <memcpy@plt>
  43d5c4:	strb	wzr, [x21, x19]
  43d5c8:	b	43d5e0 <warn@@Base+0x5ac>
  43d5cc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43d5d0:	add	x1, x1, #0xf0e
  43d5d4:	mov	w2, #0x5                   	// #5
  43d5d8:	bl	403700 <dcgettext@plt>
  43d5dc:	bl	43cf70 <error@@Base>
  43d5e0:	mov	x0, x21
  43d5e4:	ldp	x20, x19, [sp, #48]
  43d5e8:	ldp	x22, x21, [sp, #32]
  43d5ec:	ldp	x24, x23, [sp, #16]
  43d5f0:	ldp	x29, x30, [sp], #64
  43d5f4:	ret
  43d5f8:	stp	x29, x30, [sp, #-64]!
  43d5fc:	stp	x20, x19, [sp, #48]
  43d600:	mov	x20, x0
  43d604:	mov	x0, x1
  43d608:	stp	x24, x23, [sp, #16]
  43d60c:	stp	x22, x21, [sp, #32]
  43d610:	mov	x29, sp
  43d614:	mov	w23, w4
  43d618:	mov	w22, w3
  43d61c:	mov	x21, x2
  43d620:	mov	x19, x1
  43d624:	bl	403360 <strdup@plt>
  43d628:	stp	x0, x21, [x20]
  43d62c:	movi	v0.2d, #0x0
  43d630:	mov	w8, #0x8                   	// #8
  43d634:	mov	w1, #0x8                   	// #8
  43d638:	mov	x0, x21
  43d63c:	mov	w2, wzr
  43d640:	stp	w22, wzr, [x20, #80]
  43d644:	stp	q0, q0, [x20, #16]
  43d648:	str	q0, [x20, #48]
  43d64c:	stp	xzr, x8, [x20, #64]
  43d650:	bl	4033e0 <fseek@plt>
  43d654:	cbz	w0, 43d690 <warn@@Base+0x65c>
  43d658:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43d65c:	add	x1, x1, #0xf4f
  43d660:	mov	w2, #0x5                   	// #5
  43d664:	mov	x0, xzr
  43d668:	bl	403700 <dcgettext@plt>
  43d66c:	mov	x1, x19
  43d670:	bl	43cf70 <error@@Base>
  43d674:	mov	w24, #0x1                   	// #1
  43d678:	mov	w0, w24
  43d67c:	ldp	x20, x19, [sp, #48]
  43d680:	ldp	x22, x21, [sp, #32]
  43d684:	ldp	x24, x23, [sp, #16]
  43d688:	ldp	x29, x30, [sp], #64
  43d68c:	ret
  43d690:	add	x22, x20, #0x58
  43d694:	mov	w1, #0x1                   	// #1
  43d698:	mov	w2, #0x3c                  	// #60
  43d69c:	mov	x0, x22
  43d6a0:	mov	x3, x21
  43d6a4:	bl	4034f0 <fread@plt>
  43d6a8:	cbz	x0, 43d760 <warn@@Base+0x72c>
  43d6ac:	cmp	x0, #0x3c
  43d6b0:	b.ne	43d708 <warn@@Base+0x6d4>  // b.any
  43d6b4:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43d6b8:	add	x1, x1, #0xf9e
  43d6bc:	mov	w2, #0x10                  	// #16
  43d6c0:	mov	x0, x22
  43d6c4:	bl	403210 <strncmp@plt>
  43d6c8:	cbz	w0, 43d714 <warn@@Base+0x6e0>
  43d6cc:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43d6d0:	add	x1, x1, #0xfaf
  43d6d4:	mov	w2, #0x10                  	// #16
  43d6d8:	mov	x0, x22
  43d6dc:	bl	403210 <strncmp@plt>
  43d6e0:	cbz	w0, 43d72c <warn@@Base+0x6f8>
  43d6e4:	cbz	w23, 43d748 <warn@@Base+0x714>
  43d6e8:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43d6ec:	add	x1, x1, #0xfc0
  43d6f0:	mov	w2, #0x5                   	// #5
  43d6f4:	mov	x0, xzr
  43d6f8:	bl	403700 <dcgettext@plt>
  43d6fc:	mov	x1, x19
  43d700:	bl	4037a0 <printf@plt>
  43d704:	b	43d748 <warn@@Base+0x714>
  43d708:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43d70c:	add	x1, x1, #0xf7b
  43d710:	b	43d660 <warn@@Base+0x62c>
  43d714:	mov	w1, #0x4                   	// #4
  43d718:	mov	x0, x20
  43d71c:	mov	w2, w23
  43d720:	bl	43d854 <warn@@Base+0x820>
  43d724:	cbnz	w0, 43d748 <warn@@Base+0x714>
  43d728:	b	43d674 <warn@@Base+0x640>
  43d72c:	mov	w24, #0x1                   	// #1
  43d730:	mov	w1, #0x8                   	// #8
  43d734:	mov	x0, x20
  43d738:	mov	w2, w23
  43d73c:	str	w24, [x20, #84]
  43d740:	bl	43d854 <warn@@Base+0x820>
  43d744:	cbz	w0, 43d678 <warn@@Base+0x644>
  43d748:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43d74c:	add	x1, x1, #0xfd9
  43d750:	mov	w2, #0x10                  	// #16
  43d754:	mov	x0, x22
  43d758:	bl	403210 <strncmp@plt>
  43d75c:	cbz	w0, 43d768 <warn@@Base+0x734>
  43d760:	mov	w24, wzr
  43d764:	b	43d678 <warn@@Base+0x644>
  43d768:	ldrb	w23, [x20, #146]
  43d76c:	add	x0, x20, #0x88
  43d770:	mov	w2, #0xa                   	// #10
  43d774:	mov	x1, xzr
  43d778:	strb	wzr, [x20, #146]
  43d77c:	bl	402fc0 <strtoul@plt>
  43d780:	cmp	x0, #0x7
  43d784:	str	x0, [x20, #56]
  43d788:	strb	w23, [x20, #146]
  43d78c:	b.hi	43d79c <warn@@Base+0x768>  // b.pmore
  43d790:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43d794:	add	x1, x1, #0xfea
  43d798:	b	43d808 <warn@@Base+0x7d4>
  43d79c:	mov	x22, x0
  43d7a0:	tbnz	x0, #63, 43d800 <warn@@Base+0x7cc>
  43d7a4:	ldr	x8, [x20, #72]
  43d7a8:	add	x0, x22, #0x1
  43d7ac:	add	x8, x22, x8
  43d7b0:	add	x8, x8, #0x3c
  43d7b4:	str	x8, [x20, #72]
  43d7b8:	bl	4031c0 <malloc@plt>
  43d7bc:	str	x0, [x20, #48]
  43d7c0:	cbz	x0, 43d824 <warn@@Base+0x7f0>
  43d7c4:	mov	w2, #0x1                   	// #1
  43d7c8:	mov	x1, x22
  43d7cc:	mov	x3, x21
  43d7d0:	bl	4034f0 <fread@plt>
  43d7d4:	cmp	x0, #0x1
  43d7d8:	b.ne	43d83c <warn@@Base+0x808>  // b.any
  43d7dc:	ldr	x8, [x20, #56]
  43d7e0:	tbz	w8, #0, 43d7f0 <warn@@Base+0x7bc>
  43d7e4:	mov	x0, x21
  43d7e8:	bl	403350 <getc@plt>
  43d7ec:	ldr	x8, [x20, #56]
  43d7f0:	ldr	x9, [x20, #48]
  43d7f4:	mov	w24, wzr
  43d7f8:	strb	wzr, [x9, x8]
  43d7fc:	b	43d678 <warn@@Base+0x644>
  43d800:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43d804:	add	x1, x1, #0x1a
  43d808:	mov	w2, #0x5                   	// #5
  43d80c:	mov	x0, xzr
  43d810:	bl	403700 <dcgettext@plt>
  43d814:	ldr	x2, [x20, #56]
  43d818:	mov	x1, x19
  43d81c:	bl	43cf70 <error@@Base>
  43d820:	b	43d674 <warn@@Base+0x640>
  43d824:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43d828:	add	x1, x1, #0x4a
  43d82c:	mov	w2, #0x5                   	// #5
  43d830:	bl	403700 <dcgettext@plt>
  43d834:	bl	43cf70 <error@@Base>
  43d838:	b	43d674 <warn@@Base+0x640>
  43d83c:	ldr	x0, [x20, #48]
  43d840:	bl	403510 <free@plt>
  43d844:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43d848:	str	xzr, [x20, #48]
  43d84c:	add	x1, x1, #0x7e
  43d850:	b	43d660 <warn@@Base+0x62c>
  43d854:	stp	x29, x30, [sp, #-80]!
  43d858:	stp	x24, x23, [sp, #32]
  43d85c:	stp	x22, x21, [sp, #48]
  43d860:	stp	x20, x19, [sp, #64]
  43d864:	ldrb	w23, [x0, #146]
  43d868:	mov	w21, w2
  43d86c:	mov	w20, w1
  43d870:	mov	x19, x0
  43d874:	strb	wzr, [x0, #146]
  43d878:	add	x0, x0, #0x88
  43d87c:	mov	w2, #0xa                   	// #10
  43d880:	mov	x1, xzr
  43d884:	str	x25, [sp, #16]
  43d888:	mov	x29, sp
  43d88c:	bl	402fc0 <strtoul@plt>
  43d890:	mov	x22, x0
  43d894:	strb	w23, [x19, #146]
  43d898:	tbnz	x0, #63, 43d8d8 <warn@@Base+0x8a4>
  43d89c:	ldr	x8, [x19, #72]
  43d8a0:	and	x9, x22, #0x1
  43d8a4:	add	x1, x9, x22
  43d8a8:	add	x8, x1, x8
  43d8ac:	add	x8, x8, #0x3c
  43d8b0:	str	x8, [x19, #72]
  43d8b4:	cbz	w21, 43d8fc <warn@@Base+0x8c8>
  43d8b8:	cmp	w20, #0x9
  43d8bc:	b.cs	43db00 <warn@@Base+0xacc>  // b.hs, b.nlast
  43d8c0:	mov	w21, w20
  43d8c4:	subs	x22, x1, x21
  43d8c8:	b.cs	43d918 <warn@@Base+0x8e4>  // b.hs, b.nlast
  43d8cc:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43d8d0:	add	x1, x1, #0x298
  43d8d4:	b	43da84 <warn@@Base+0xa50>
  43d8d8:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43d8dc:	add	x1, x1, #0x1a7
  43d8e0:	mov	w2, #0x5                   	// #5
  43d8e4:	mov	x0, xzr
  43d8e8:	bl	403700 <dcgettext@plt>
  43d8ec:	ldr	x1, [x19]
  43d8f0:	mov	x2, x22
  43d8f4:	bl	43cf70 <error@@Base>
  43d8f8:	b	43da98 <warn@@Base+0xa64>
  43d8fc:	ldr	x0, [x19, #8]
  43d900:	mov	w2, #0x1                   	// #1
  43d904:	bl	4033e0 <fseek@plt>
  43d908:	cbz	w0, 43da08 <warn@@Base+0x9d4>
  43d90c:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43d910:	add	x1, x1, #0x1cd
  43d914:	b	43da84 <warn@@Base+0xa50>
  43d918:	ldr	x3, [x19, #8]
  43d91c:	add	x0, x29, #0x18
  43d920:	mov	w1, #0x1                   	// #1
  43d924:	mov	x2, x21
  43d928:	bl	4034f0 <fread@plt>
  43d92c:	cmp	x0, x21
  43d930:	b.ne	43da7c <warn@@Base+0xa48>  // b.any
  43d934:	add	x0, x29, #0x18
  43d938:	mov	w1, w20
  43d93c:	bl	43d2f8 <warn@@Base+0x2c4>
  43d940:	cmp	x22, x0
  43d944:	str	x0, [x19, #16]
  43d948:	b.cc	43da38 <warn@@Base+0xa04>  // b.lo, b.ul, b.last
  43d94c:	mov	x24, x0
  43d950:	mul	x0, x0, x21
  43d954:	cmp	x22, x0
  43d958:	b.cc	43da38 <warn@@Base+0xa04>  // b.lo, b.ul, b.last
  43d95c:	bl	4031c0 <malloc@plt>
  43d960:	cbz	x0, 43da64 <warn@@Base+0xa30>
  43d964:	ldr	x3, [x19, #8]
  43d968:	mov	x1, x21
  43d96c:	mov	x2, x24
  43d970:	mov	x23, x0
  43d974:	bl	4034f0 <fread@plt>
  43d978:	ldr	x8, [x19, #16]
  43d97c:	cmp	x0, x8
  43d980:	b.ne	43da74 <warn@@Base+0xa40>  // b.any
  43d984:	mov	x24, x0
  43d988:	lsl	x0, x0, #3
  43d98c:	bl	4031c0 <malloc@plt>
  43d990:	str	x0, [x19, #24]
  43d994:	cbz	x0, 43dab8 <warn@@Base+0xa84>
  43d998:	msub	x22, x24, x21, x22
  43d99c:	cbz	x24, 43d9d0 <warn@@Base+0x99c>
  43d9a0:	mov	x25, xzr
  43d9a4:	mov	x24, x23
  43d9a8:	mov	x0, x24
  43d9ac:	mov	w1, w20
  43d9b0:	bl	43d2f8 <warn@@Base+0x2c4>
  43d9b4:	ldr	x8, [x19, #24]
  43d9b8:	add	x24, x24, x21
  43d9bc:	str	x0, [x8, x25, lsl #3]
  43d9c0:	ldr	x8, [x19, #16]
  43d9c4:	add	x25, x25, #0x1
  43d9c8:	cmp	x25, x8
  43d9cc:	b.cc	43d9a8 <warn@@Base+0x974>  // b.lo, b.ul, b.last
  43d9d0:	mov	x0, x23
  43d9d4:	bl	403510 <free@plt>
  43d9d8:	cbz	x22, 43dadc <warn@@Base+0xaa8>
  43d9dc:	mov	x0, x22
  43d9e0:	bl	4031c0 <malloc@plt>
  43d9e4:	str	x0, [x19, #32]
  43d9e8:	cbz	x0, 43dae8 <warn@@Base+0xab4>
  43d9ec:	ldr	x3, [x19, #8]
  43d9f0:	mov	w1, #0x1                   	// #1
  43d9f4:	mov	x2, x22
  43d9f8:	str	x22, [x19, #40]
  43d9fc:	bl	4034f0 <fread@plt>
  43da00:	cmp	x0, x22
  43da04:	b.ne	43daf4 <warn@@Base+0xac0>  // b.any
  43da08:	ldr	x3, [x19, #8]
  43da0c:	add	x0, x19, #0x58
  43da10:	mov	w1, #0x1                   	// #1
  43da14:	mov	w2, #0x3c                  	// #60
  43da18:	mov	w20, #0x1                   	// #1
  43da1c:	bl	4034f0 <fread@plt>
  43da20:	cbz	x0, 43da9c <warn@@Base+0xa68>
  43da24:	cmp	x0, #0x3c
  43da28:	b.eq	43da9c <warn@@Base+0xa68>  // b.none
  43da2c:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43da30:	add	x1, x1, #0x452
  43da34:	b	43da84 <warn@@Base+0xa50>
  43da38:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43da3c:	add	x1, x1, #0x2da
  43da40:	mov	w2, #0x5                   	// #5
  43da44:	mov	x0, xzr
  43da48:	bl	403700 <dcgettext@plt>
  43da4c:	ldr	x1, [x19]
  43da50:	ldr	x2, [x19, #16]
  43da54:	mov	w3, w20
  43da58:	mov	x4, x22
  43da5c:	bl	43cf70 <error@@Base>
  43da60:	b	43da98 <warn@@Base+0xa64>
  43da64:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43da68:	add	x1, x1, #0x33b
  43da6c:	mov	w2, #0x5                   	// #5
  43da70:	b	43dad0 <warn@@Base+0xa9c>
  43da74:	mov	x0, x23
  43da78:	bl	403510 <free@plt>
  43da7c:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43da80:	add	x1, x1, #0x2b8
  43da84:	mov	w2, #0x5                   	// #5
  43da88:	mov	x0, xzr
  43da8c:	bl	403700 <dcgettext@plt>
  43da90:	ldr	x1, [x19]
  43da94:	bl	43cf70 <error@@Base>
  43da98:	mov	w20, wzr
  43da9c:	mov	w0, w20
  43daa0:	ldp	x20, x19, [sp, #64]
  43daa4:	ldp	x22, x21, [sp, #48]
  43daa8:	ldp	x24, x23, [sp, #32]
  43daac:	ldr	x25, [sp, #16]
  43dab0:	ldp	x29, x30, [sp], #80
  43dab4:	ret
  43dab8:	mov	x0, x23
  43dabc:	bl	403510 <free@plt>
  43dac0:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43dac4:	add	x1, x1, #0x375
  43dac8:	mov	w2, #0x5                   	// #5
  43dacc:	mov	x0, xzr
  43dad0:	bl	403700 <dcgettext@plt>
  43dad4:	bl	43cf70 <error@@Base>
  43dad8:	b	43da98 <warn@@Base+0xa64>
  43dadc:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43dae0:	add	x1, x1, #0x3b6
  43dae4:	b	43da84 <warn@@Base+0xa50>
  43dae8:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43daec:	add	x1, x1, #0x3e3
  43daf0:	b	43da6c <warn@@Base+0xa38>
  43daf4:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43daf8:	add	x1, x1, #0x423
  43dafc:	b	43da84 <warn@@Base+0xa50>
  43db00:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43db04:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43db08:	adrp	x3, 44f000 <warn@@Base+0x11fcc>
  43db0c:	add	x0, x0, #0x1f6
  43db10:	add	x1, x1, #0x21f
  43db14:	add	x3, x3, #0x238
  43db18:	mov	w2, #0x1f9                 	// #505
  43db1c:	bl	4037c0 <__assert_fail@plt>
  43db20:	stp	x29, x30, [sp, #-48]!
  43db24:	stp	x20, x19, [sp, #32]
  43db28:	str	x21, [sp, #16]
  43db2c:	ldr	x21, [x0]
  43db30:	mov	x19, x0
  43db34:	mov	x20, x1
  43db38:	mov	x29, sp
  43db3c:	cbz	x21, 43db50 <warn@@Base+0xb1c>
  43db40:	mov	x0, x21
  43db44:	mov	x1, x20
  43db48:	bl	4034a0 <strcmp@plt>
  43db4c:	cbz	w0, 43dbcc <warn@@Base+0xb98>
  43db50:	ldr	x0, [x19, #8]
  43db54:	cbz	x0, 43db60 <warn@@Base+0xb2c>
  43db58:	bl	4031a0 <fclose@plt>
  43db5c:	ldr	x21, [x19]
  43db60:	cbz	x21, 43db6c <warn@@Base+0xb38>
  43db64:	mov	x0, x21
  43db68:	bl	403510 <free@plt>
  43db6c:	ldr	x0, [x19, #24]
  43db70:	cbz	x0, 43db78 <warn@@Base+0xb44>
  43db74:	bl	403510 <free@plt>
  43db78:	ldr	x0, [x19, #32]
  43db7c:	cbz	x0, 43db84 <warn@@Base+0xb50>
  43db80:	bl	403510 <free@plt>
  43db84:	ldr	x0, [x19, #48]
  43db88:	cbz	x0, 43db90 <warn@@Base+0xb5c>
  43db8c:	bl	403510 <free@plt>
  43db90:	adrp	x1, 449000 <warn@@Base+0xbfcc>
  43db94:	add	x1, x1, #0x6bf
  43db98:	mov	x0, x20
  43db9c:	bl	4031b0 <fopen@plt>
  43dba0:	cbz	x0, 43dbc8 <warn@@Base+0xb94>
  43dba4:	mov	x2, x0
  43dba8:	mov	x0, x19
  43dbac:	mov	x1, x20
  43dbb0:	ldp	x20, x19, [sp, #32]
  43dbb4:	ldr	x21, [sp, #16]
  43dbb8:	mov	w3, wzr
  43dbbc:	mov	w4, wzr
  43dbc0:	ldp	x29, x30, [sp], #48
  43dbc4:	b	43d5f8 <warn@@Base+0x5c4>
  43dbc8:	mov	w0, #0x1                   	// #1
  43dbcc:	ldp	x20, x19, [sp, #32]
  43dbd0:	ldr	x21, [sp, #16]
  43dbd4:	ldp	x29, x30, [sp], #48
  43dbd8:	ret
  43dbdc:	stp	x29, x30, [sp, #-32]!
  43dbe0:	str	x19, [sp, #16]
  43dbe4:	mov	x19, x0
  43dbe8:	ldr	x0, [x0]
  43dbec:	mov	x29, sp
  43dbf0:	cbz	x0, 43dbf8 <warn@@Base+0xbc4>
  43dbf4:	bl	403510 <free@plt>
  43dbf8:	ldr	x0, [x19, #24]
  43dbfc:	cbz	x0, 43dc04 <warn@@Base+0xbd0>
  43dc00:	bl	403510 <free@plt>
  43dc04:	ldr	x0, [x19, #32]
  43dc08:	cbz	x0, 43dc10 <warn@@Base+0xbdc>
  43dc0c:	bl	403510 <free@plt>
  43dc10:	ldr	x0, [x19, #48]
  43dc14:	cbz	x0, 43dc24 <warn@@Base+0xbf0>
  43dc18:	ldr	x19, [sp, #16]
  43dc1c:	ldp	x29, x30, [sp], #32
  43dc20:	b	403510 <free@plt>
  43dc24:	ldr	x19, [sp, #16]
  43dc28:	ldp	x29, x30, [sp], #32
  43dc2c:	ret
  43dc30:	stp	x29, x30, [sp, #-64]!
  43dc34:	str	x23, [sp, #16]
  43dc38:	stp	x22, x21, [sp, #32]
  43dc3c:	stp	x20, x19, [sp, #48]
  43dc40:	mov	x20, x0
  43dc44:	ldrb	w8, [x20, #88]!
  43dc48:	mov	x19, x0
  43dc4c:	mov	x29, sp
  43dc50:	cmp	w8, #0x2f
  43dc54:	b.ne	43dcec <warn@@Base+0xcb8>  // b.any
  43dc58:	ldr	x8, [x19, #48]
  43dc5c:	cbz	x8, 43dde4 <warn@@Base+0xdb0>
  43dc60:	ldr	x8, [x19, #56]
  43dc64:	cbz	x8, 43dde4 <warn@@Base+0xdb0>
  43dc68:	ldrb	w20, [x19, #146]
  43dc6c:	mov	x22, x1
  43dc70:	add	x0, x19, #0x59
  43dc74:	add	x1, x29, #0x18
  43dc78:	mov	w2, #0xa                   	// #10
  43dc7c:	str	xzr, [x19, #64]
  43dc80:	strb	wzr, [x19, #146]
  43dc84:	bl	402fc0 <strtoul@plt>
  43dc88:	ldr	w8, [x19, #80]
  43dc8c:	mov	x21, x0
  43dc90:	cbz	w8, 43dcbc <warn@@Base+0xc88>
  43dc94:	ldr	x8, [x29, #24]
  43dc98:	cbz	x8, 43dcbc <warn@@Base+0xc88>
  43dc9c:	ldrb	w9, [x8]
  43dca0:	cmp	w9, #0x3a
  43dca4:	b.ne	43dcbc <warn@@Base+0xc88>  // b.any
  43dca8:	add	x0, x8, #0x1
  43dcac:	mov	w2, #0xa                   	// #10
  43dcb0:	mov	x1, xzr
  43dcb4:	bl	402fc0 <strtoul@plt>
  43dcb8:	str	x0, [x19, #64]
  43dcbc:	ldr	x8, [x19, #56]
  43dcc0:	strb	w20, [x19, #146]
  43dcc4:	cmp	x21, x8
  43dcc8:	b.ls	43de18 <warn@@Base+0xde4>  // b.plast
  43dccc:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43dcd0:	add	x1, x1, #0xed
  43dcd4:	mov	w2, #0x5                   	// #5
  43dcd8:	mov	x0, xzr
  43dcdc:	bl	403700 <dcgettext@plt>
  43dce0:	mov	x1, x21
  43dce4:	bl	43cf70 <error@@Base>
  43dce8:	b	43ddfc <warn@@Base+0xdc8>
  43dcec:	mov	x8, x19
  43dcf0:	ldrb	w9, [x8, #89]!
  43dcf4:	cmp	w9, #0x2f
  43dcf8:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43dcfc:	mov	x8, x19
  43dd00:	ldrb	w9, [x8, #90]!
  43dd04:	cmp	w9, #0x2f
  43dd08:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43dd0c:	mov	x8, x19
  43dd10:	ldrb	w9, [x8, #91]!
  43dd14:	cmp	w9, #0x2f
  43dd18:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43dd1c:	mov	x8, x19
  43dd20:	ldrb	w9, [x8, #92]!
  43dd24:	cmp	w9, #0x2f
  43dd28:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43dd2c:	mov	x8, x19
  43dd30:	ldrb	w9, [x8, #93]!
  43dd34:	cmp	w9, #0x2f
  43dd38:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43dd3c:	mov	x8, x19
  43dd40:	ldrb	w9, [x8, #94]!
  43dd44:	cmp	w9, #0x2f
  43dd48:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43dd4c:	mov	x8, x19
  43dd50:	ldrb	w9, [x8, #95]!
  43dd54:	cmp	w9, #0x2f
  43dd58:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43dd5c:	mov	x8, x19
  43dd60:	ldrb	w9, [x8, #96]!
  43dd64:	cmp	w9, #0x2f
  43dd68:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43dd6c:	mov	x8, x19
  43dd70:	ldrb	w9, [x8, #97]!
  43dd74:	cmp	w9, #0x2f
  43dd78:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43dd7c:	mov	x8, x19
  43dd80:	ldrb	w9, [x8, #98]!
  43dd84:	cmp	w9, #0x2f
  43dd88:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43dd8c:	mov	x8, x19
  43dd90:	ldrb	w9, [x8, #99]!
  43dd94:	cmp	w9, #0x2f
  43dd98:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43dd9c:	mov	x8, x19
  43dda0:	ldrb	w9, [x8, #100]!
  43dda4:	cmp	w9, #0x2f
  43dda8:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43ddac:	mov	x8, x19
  43ddb0:	ldrb	w9, [x8, #101]!
  43ddb4:	cmp	w9, #0x2f
  43ddb8:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43ddbc:	mov	x8, x19
  43ddc0:	ldrb	w9, [x8, #102]!
  43ddc4:	cmp	w9, #0x2f
  43ddc8:	b.eq	43dddc <warn@@Base+0xda8>  // b.none
  43ddcc:	ldrb	w8, [x19, #103]!
  43ddd0:	cmp	w8, #0x2f
  43ddd4:	b.ne	43def4 <warn@@Base+0xec0>  // b.any
  43ddd8:	mov	x8, x19
  43dddc:	strb	wzr, [x8]
  43dde0:	b	43de00 <warn@@Base+0xdcc>
  43dde4:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43dde8:	add	x1, x1, #0xb0
  43ddec:	mov	w2, #0x5                   	// #5
  43ddf0:	mov	x0, xzr
  43ddf4:	bl	403700 <dcgettext@plt>
  43ddf8:	bl	43cf70 <error@@Base>
  43ddfc:	mov	x20, xzr
  43de00:	mov	x0, x20
  43de04:	ldp	x20, x19, [sp, #48]
  43de08:	ldp	x22, x21, [sp, #32]
  43de0c:	ldr	x23, [sp, #16]
  43de10:	ldp	x29, x30, [sp], #64
  43de14:	ret
  43de18:	b.cs	43de48 <warn@@Base+0xe14>  // b.hs, b.nlast
  43de1c:	ldr	x10, [x19, #48]
  43de20:	mov	x9, x21
  43de24:	ldrb	w11, [x10, x9]
  43de28:	cbz	w11, 43de4c <warn@@Base+0xe18>
  43de2c:	cmp	w11, #0xa
  43de30:	b.eq	43de4c <warn@@Base+0xe18>  // b.none
  43de34:	add	x9, x9, #0x1
  43de38:	cmp	x8, x9
  43de3c:	b.ne	43de24 <warn@@Base+0xdf0>  // b.any
  43de40:	mov	x9, x8
  43de44:	b	43de4c <warn@@Base+0xe18>
  43de48:	mov	x9, x21
  43de4c:	ldr	x10, [x19, #48]
  43de50:	cbz	x9, 43de64 <warn@@Base+0xe30>
  43de54:	sub	x11, x9, #0x1
  43de58:	ldrb	w12, [x10, x11]
  43de5c:	cmp	w12, #0x2f
  43de60:	csel	x9, x11, x9, eq  // eq = none
  43de64:	cmp	x9, x8
  43de68:	csel	x8, x8, x9, hi  // hi = pmore
  43de6c:	strb	wzr, [x10, x8]
  43de70:	ldr	w9, [x19, #80]
  43de74:	cbz	w9, 43deb8 <warn@@Base+0xe84>
  43de78:	ldr	x9, [x19, #64]
  43de7c:	cbz	x9, 43deb8 <warn@@Base+0xe84>
  43de80:	subs	x2, x8, x21
  43de84:	b.ls	43dec4 <warn@@Base+0xe90>  // b.plast
  43de88:	ldr	x8, [x19, #48]
  43de8c:	ldr	x0, [x19]
  43de90:	add	x1, x8, x21
  43de94:	bl	43d4f0 <warn@@Base+0x4bc>
  43de98:	mov	x23, x0
  43de9c:	cbz	x0, 43deb0 <warn@@Base+0xe7c>
  43dea0:	mov	x0, x22
  43dea4:	mov	x1, x23
  43dea8:	bl	43db20 <warn@@Base+0xaec>
  43deac:	cbz	w0, 43ded0 <warn@@Base+0xe9c>
  43deb0:	mov	x0, x23
  43deb4:	bl	403510 <free@plt>
  43deb8:	ldr	x8, [x19, #48]
  43debc:	add	x20, x8, x21
  43dec0:	b	43de00 <warn@@Base+0xdcc>
  43dec4:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43dec8:	add	x1, x1, #0x128
  43decc:	b	43ddec <warn@@Base+0xdb8>
  43ded0:	ldr	x1, [x19, #64]
  43ded4:	mov	x0, x22
  43ded8:	mov	x2, xzr
  43dedc:	bl	43df10 <warn@@Base+0xedc>
  43dee0:	cbz	x0, 43deb0 <warn@@Base+0xe7c>
  43dee4:	mov	x20, x0
  43dee8:	mov	x0, x23
  43deec:	bl	403510 <free@plt>
  43def0:	b	43de00 <warn@@Base+0xdcc>
  43def4:	mov	w0, #0x11                  	// #17
  43def8:	bl	403290 <xmalloc@plt>
  43defc:	ldr	q0, [x20]
  43df00:	strb	wzr, [x0, #16]
  43df04:	mov	x20, x0
  43df08:	str	q0, [x0]
  43df0c:	b	43de00 <warn@@Base+0xdcc>
  43df10:	stp	x29, x30, [sp, #-32]!
  43df14:	stp	x20, x19, [sp, #16]
  43df18:	mov	x19, x0
  43df1c:	ldr	x0, [x0, #8]
  43df20:	mov	x20, x2
  43df24:	mov	w2, wzr
  43df28:	mov	x29, sp
  43df2c:	bl	4033e0 <fseek@plt>
  43df30:	cbz	w0, 43df40 <warn@@Base+0xf0c>
  43df34:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43df38:	add	x1, x1, #0x14a
  43df3c:	b	43df7c <warn@@Base+0xf48>
  43df40:	ldr	x3, [x19, #8]
  43df44:	add	x0, x19, #0x58
  43df48:	mov	w1, #0x1                   	// #1
  43df4c:	mov	w2, #0x3c                  	// #60
  43df50:	bl	4034f0 <fread@plt>
  43df54:	cmp	x0, #0x3c
  43df58:	b.ne	43df74 <warn@@Base+0xf40>  // b.any
  43df5c:	ldrh	w8, [x19, #146]
  43df60:	cmp	w8, #0xa60
  43df64:	b.eq	43dfa0 <warn@@Base+0xf6c>  // b.none
  43df68:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43df6c:	add	x1, x1, #0x173
  43df70:	b	43df7c <warn@@Base+0xf48>
  43df74:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43df78:	add	x1, x1, #0xf7b
  43df7c:	mov	w2, #0x5                   	// #5
  43df80:	mov	x0, xzr
  43df84:	bl	403700 <dcgettext@plt>
  43df88:	ldr	x1, [x19]
  43df8c:	bl	43cf70 <error@@Base>
  43df90:	ldp	x20, x19, [sp, #16]
  43df94:	mov	x0, xzr
  43df98:	ldp	x29, x30, [sp], #32
  43df9c:	ret
  43dfa0:	mov	x0, x19
  43dfa4:	mov	x1, x20
  43dfa8:	ldp	x20, x19, [sp, #16]
  43dfac:	ldp	x29, x30, [sp], #32
  43dfb0:	b	43dc30 <warn@@Base+0xbfc>
  43dfb4:	stp	x29, x30, [sp, #-80]!
  43dfb8:	stp	x22, x21, [sp, #48]
  43dfbc:	mov	x21, x1
  43dfc0:	adrp	x1, 44c000 <warn@@Base+0xefcc>
  43dfc4:	stp	x24, x23, [sp, #32]
  43dfc8:	stp	x20, x19, [sp, #64]
  43dfcc:	mov	x19, x2
  43dfd0:	mov	x24, x0
  43dfd4:	add	x1, x1, #0x582
  43dfd8:	mov	w2, #0x5                   	// #5
  43dfdc:	mov	x0, xzr
  43dfe0:	stp	x26, x25, [sp, #16]
  43dfe4:	mov	x29, sp
  43dfe8:	bl	403700 <dcgettext@plt>
  43dfec:	ldr	x20, [x24]
  43dff0:	mov	x23, x0
  43dff4:	mov	x0, x20
  43dff8:	bl	402fd0 <strlen@plt>
  43dffc:	mov	x22, x0
  43e000:	mov	x0, x19
  43e004:	bl	402fd0 <strlen@plt>
  43e008:	ldr	w26, [x24, #80]
  43e00c:	add	x8, x22, x0
  43e010:	add	x25, x8, #0x3
  43e014:	cbz	w26, 43e038 <warn@@Base+0x1004>
  43e018:	ldr	x8, [x24, #64]
  43e01c:	cbz	x8, 43e038 <warn@@Base+0x1004>
  43e020:	ldr	x0, [x21]
  43e024:	cbnz	x0, 43e02c <warn@@Base+0xff8>
  43e028:	mov	x0, x23
  43e02c:	bl	402fd0 <strlen@plt>
  43e030:	add	x8, x25, x0
  43e034:	add	x25, x8, #0x2
  43e038:	mov	x0, x25
  43e03c:	bl	4031c0 <malloc@plt>
  43e040:	mov	x22, x0
  43e044:	cbz	x0, 43e074 <warn@@Base+0x1040>
  43e048:	cbz	w26, 43e08c <warn@@Base+0x1058>
  43e04c:	ldr	x8, [x24, #64]
  43e050:	cbz	x8, 43e098 <warn@@Base+0x1064>
  43e054:	ldr	x4, [x21]
  43e058:	cbz	x4, 43e0b8 <warn@@Base+0x1084>
  43e05c:	adrp	x2, 44f000 <warn@@Base+0x11fcc>
  43e060:	add	x2, x2, #0x19c
  43e064:	mov	x0, x22
  43e068:	mov	x1, x25
  43e06c:	mov	x3, x20
  43e070:	b	43e0d0 <warn@@Base+0x109c>
  43e074:	adrp	x1, 44e000 <warn@@Base+0x10fcc>
  43e078:	add	x1, x1, #0xf0e
  43e07c:	mov	w2, #0x5                   	// #5
  43e080:	bl	403700 <dcgettext@plt>
  43e084:	bl	43cf70 <error@@Base>
  43e088:	b	43e0d8 <warn@@Base+0x10a4>
  43e08c:	adrp	x2, 44e000 <warn@@Base+0x10fcc>
  43e090:	add	x2, x2, #0xd37
  43e094:	b	43e0a0 <warn@@Base+0x106c>
  43e098:	adrp	x2, 44e000 <warn@@Base+0x10fcc>
  43e09c:	add	x2, x2, #0xae2
  43e0a0:	mov	x0, x22
  43e0a4:	mov	x1, x25
  43e0a8:	mov	x3, x20
  43e0ac:	mov	x4, x19
  43e0b0:	bl	403160 <snprintf@plt>
  43e0b4:	b	43e0d8 <warn@@Base+0x10a4>
  43e0b8:	adrp	x2, 44f000 <warn@@Base+0x11fcc>
  43e0bc:	add	x2, x2, #0x19c
  43e0c0:	mov	x0, x22
  43e0c4:	mov	x1, x25
  43e0c8:	mov	x3, x20
  43e0cc:	mov	x4, x23
  43e0d0:	mov	x5, x19
  43e0d4:	bl	403160 <snprintf@plt>
  43e0d8:	mov	x0, x22
  43e0dc:	ldp	x20, x19, [sp, #64]
  43e0e0:	ldp	x22, x21, [sp, #48]
  43e0e4:	ldp	x24, x23, [sp, #32]
  43e0e8:	ldp	x26, x25, [sp, #16]
  43e0ec:	ldp	x29, x30, [sp], #80
  43e0f0:	ret
  43e0f4:	stp	x29, x30, [sp, #-48]!
  43e0f8:	str	x21, [sp, #16]
  43e0fc:	stp	x20, x19, [sp, #32]
  43e100:	mov	x29, sp
  43e104:	cbz	x0, 43e160 <warn@@Base+0x112c>
  43e108:	mov	x20, x0
  43e10c:	mov	x8, xzr
  43e110:	ldr	x9, [x20, x8]
  43e114:	add	x8, x8, #0x8
  43e118:	cbnz	x9, 43e110 <warn@@Base+0x10dc>
  43e11c:	and	x0, x8, #0x7fffffff8
  43e120:	bl	403290 <xmalloc@plt>
  43e124:	ldr	x8, [x20]
  43e128:	mov	x19, x0
  43e12c:	cbz	x8, 43e158 <warn@@Base+0x1124>
  43e130:	mov	x21, xzr
  43e134:	add	x20, x20, #0x8
  43e138:	mov	x0, x8
  43e13c:	bl	4032c0 <xstrdup@plt>
  43e140:	lsl	x8, x21, #3
  43e144:	str	x0, [x19, x8]
  43e148:	ldr	x8, [x20, x8]
  43e14c:	add	x21, x21, #0x1
  43e150:	cbnz	x8, 43e138 <warn@@Base+0x1104>
  43e154:	and	x8, x21, #0xffffffff
  43e158:	str	xzr, [x19, x8, lsl #3]
  43e15c:	b	43e164 <warn@@Base+0x1130>
  43e160:	mov	x19, xzr
  43e164:	mov	x0, x19
  43e168:	ldp	x20, x19, [sp, #32]
  43e16c:	ldr	x21, [sp, #16]
  43e170:	ldp	x29, x30, [sp], #48
  43e174:	ret
  43e178:	cbz	x0, 43e1b4 <warn@@Base+0x1180>
  43e17c:	stp	x29, x30, [sp, #-32]!
  43e180:	stp	x20, x19, [sp, #16]
  43e184:	mov	x19, x0
  43e188:	ldr	x0, [x0]
  43e18c:	mov	x29, sp
  43e190:	cbz	x0, 43e1a4 <warn@@Base+0x1170>
  43e194:	add	x20, x19, #0x8
  43e198:	bl	403510 <free@plt>
  43e19c:	ldr	x0, [x20], #8
  43e1a0:	cbnz	x0, 43e198 <warn@@Base+0x1164>
  43e1a4:	mov	x0, x19
  43e1a8:	ldp	x20, x19, [sp, #16]
  43e1ac:	ldp	x29, x30, [sp], #32
  43e1b0:	b	403510 <free@plt>
  43e1b4:	ret
  43e1b8:	stp	x29, x30, [sp, #-96]!
  43e1bc:	str	x27, [sp, #16]
  43e1c0:	stp	x26, x25, [sp, #32]
  43e1c4:	stp	x24, x23, [sp, #48]
  43e1c8:	stp	x22, x21, [sp, #64]
  43e1cc:	stp	x20, x19, [sp, #80]
  43e1d0:	mov	x29, sp
  43e1d4:	cbz	x0, 43e37c <warn@@Base+0x1348>
  43e1d8:	mov	x19, x0
  43e1dc:	bl	402fd0 <strlen@plt>
  43e1e0:	add	x0, x0, #0x1
  43e1e4:	bl	403290 <xmalloc@plt>
  43e1e8:	adrp	x23, 463000 <warn@@Base+0x25fcc>
  43e1ec:	ldrb	w8, [x19]
  43e1f0:	ldr	x23, [x23, #4040]
  43e1f4:	mov	x20, x0
  43e1f8:	mov	x22, xzr
  43e1fc:	mov	w26, wzr
  43e200:	mov	w25, wzr
  43e204:	mov	w27, wzr
  43e208:	mov	w24, wzr
  43e20c:	mov	x21, xzr
  43e210:	b	43e218 <warn@@Base+0x11e4>
  43e214:	cbz	w8, 43e370 <warn@@Base+0x133c>
  43e218:	and	x9, x8, #0xff
  43e21c:	ldrh	w9, [x23, x9, lsl #1]
  43e220:	tbz	w9, #6, 43e230 <warn@@Base+0x11fc>
  43e224:	ldrb	w8, [x19, #1]!
  43e228:	ldrh	w9, [x23, x8, lsl #1]
  43e22c:	tbnz	w9, #6, 43e224 <warn@@Base+0x11f0>
  43e230:	subs	w9, w24, #0x1
  43e234:	b.cc	43e244 <warn@@Base+0x1210>  // b.lo, b.ul, b.last
  43e238:	sxtw	x9, w9
  43e23c:	cmp	x22, x9
  43e240:	b.lt	43e278 <warn@@Base+0x1244>  // b.tstop
  43e244:	cbz	x21, 43e260 <warn@@Base+0x122c>
  43e248:	lsl	w24, w24, #1
  43e24c:	sbfiz	x1, x24, #3, #32
  43e250:	mov	x0, x21
  43e254:	bl	4031e0 <xrealloc@plt>
  43e258:	mov	x21, x0
  43e25c:	b	43e270 <warn@@Base+0x123c>
  43e260:	mov	w0, #0x40                  	// #64
  43e264:	bl	403290 <xmalloc@plt>
  43e268:	mov	x21, x0
  43e26c:	mov	w24, #0x8                   	// #8
  43e270:	str	xzr, [x21, x22, lsl #3]
  43e274:	ldrb	w8, [x19]
  43e278:	mov	x9, x20
  43e27c:	tst	w8, #0xff
  43e280:	b.ne	43e2d0 <warn@@Base+0x129c>  // b.any
  43e284:	mov	x0, x20
  43e288:	strb	wzr, [x9]
  43e28c:	bl	4032c0 <xstrdup@plt>
  43e290:	str	x0, [x21, x22, lsl #3]
  43e294:	add	x22, x22, #0x1
  43e298:	str	xzr, [x21, x22, lsl #3]
  43e29c:	ldrb	w8, [x19]
  43e2a0:	ldrh	w9, [x23, x8, lsl #1]
  43e2a4:	tbz	w9, #6, 43e214 <warn@@Base+0x11e0>
  43e2a8:	ldrb	w8, [x19, #1]!
  43e2ac:	ldrh	w9, [x23, x8, lsl #1]
  43e2b0:	tbnz	w9, #6, 43e2a8 <warn@@Base+0x1274>
  43e2b4:	b	43e214 <warn@@Base+0x11e0>
  43e2b8:	mov	w26, wzr
  43e2bc:	mov	w25, wzr
  43e2c0:	mov	w27, wzr
  43e2c4:	strb	w8, [x9], #1
  43e2c8:	ldrb	w8, [x19, #1]!
  43e2cc:	cbz	w8, 43e284 <warn@@Base+0x1250>
  43e2d0:	orr	w10, w25, w26
  43e2d4:	orr	w10, w10, w27
  43e2d8:	cbnz	w10, 43e2e8 <warn@@Base+0x12b4>
  43e2dc:	and	x10, x8, #0xff
  43e2e0:	ldrh	w10, [x23, x10, lsl #1]
  43e2e4:	tbnz	w10, #6, 43e284 <warn@@Base+0x1250>
  43e2e8:	cbnz	w27, 43e2c0 <warn@@Base+0x128c>
  43e2ec:	and	w10, w8, #0xff
  43e2f0:	cmp	w10, #0x5c
  43e2f4:	b.ne	43e300 <warn@@Base+0x12cc>  // b.any
  43e2f8:	mov	w27, #0x1                   	// #1
  43e2fc:	b	43e2c8 <warn@@Base+0x1294>
  43e300:	and	w10, w8, #0xff
  43e304:	cbnz	w26, 43e32c <warn@@Base+0x12f8>
  43e308:	cbnz	w25, 43e340 <warn@@Base+0x130c>
  43e30c:	cmp	w10, #0x27
  43e310:	b.eq	43e358 <warn@@Base+0x1324>  // b.none
  43e314:	cmp	w10, #0x22
  43e318:	b.ne	43e2b8 <warn@@Base+0x1284>  // b.any
  43e31c:	mov	w26, wzr
  43e320:	mov	w27, wzr
  43e324:	mov	w25, #0x1                   	// #1
  43e328:	b	43e2c8 <warn@@Base+0x1294>
  43e32c:	cmp	w10, #0x27
  43e330:	b.ne	43e2c0 <warn@@Base+0x128c>  // b.any
  43e334:	mov	w26, wzr
  43e338:	mov	w27, wzr
  43e33c:	b	43e2c8 <warn@@Base+0x1294>
  43e340:	cmp	w10, #0x22
  43e344:	b.ne	43e368 <warn@@Base+0x1334>  // b.any
  43e348:	mov	w26, wzr
  43e34c:	mov	w25, wzr
  43e350:	mov	w27, wzr
  43e354:	b	43e2c8 <warn@@Base+0x1294>
  43e358:	mov	w25, wzr
  43e35c:	mov	w27, wzr
  43e360:	mov	w26, #0x1                   	// #1
  43e364:	b	43e2c8 <warn@@Base+0x1294>
  43e368:	mov	w26, wzr
  43e36c:	b	43e2c0 <warn@@Base+0x128c>
  43e370:	mov	x0, x20
  43e374:	bl	403510 <free@plt>
  43e378:	b	43e380 <warn@@Base+0x134c>
  43e37c:	mov	x21, xzr
  43e380:	mov	x0, x21
  43e384:	ldp	x20, x19, [sp, #80]
  43e388:	ldp	x22, x21, [sp, #64]
  43e38c:	ldp	x24, x23, [sp, #48]
  43e390:	ldp	x26, x25, [sp, #32]
  43e394:	ldr	x27, [sp, #16]
  43e398:	ldp	x29, x30, [sp], #96
  43e39c:	ret
  43e3a0:	stp	x29, x30, [sp, #-80]!
  43e3a4:	str	x25, [sp, #16]
  43e3a8:	stp	x24, x23, [sp, #32]
  43e3ac:	stp	x22, x21, [sp, #48]
  43e3b0:	stp	x20, x19, [sp, #64]
  43e3b4:	mov	x29, sp
  43e3b8:	cbz	x1, 43e458 <warn@@Base+0x1424>
  43e3bc:	adrp	x22, 463000 <warn@@Base+0x25fcc>
  43e3c0:	ldr	x22, [x22, #4040]
  43e3c4:	mov	x24, #0x21                  	// #33
  43e3c8:	mov	x19, x1
  43e3cc:	mov	x20, x0
  43e3d0:	mov	w23, #0x1                   	// #1
  43e3d4:	movk	x24, #0x400, lsl #48
  43e3d8:	ldr	x25, [x20]
  43e3dc:	cbz	x25, 43e474 <warn@@Base+0x1440>
  43e3e0:	ldrb	w21, [x25]
  43e3e4:	cbz	w21, 43e438 <warn@@Base+0x1404>
  43e3e8:	ldrh	w8, [x22, x21, lsl #1]
  43e3ec:	tbnz	w8, #6, 43e408 <warn@@Base+0x13d4>
  43e3f0:	sub	w8, w21, #0x22
  43e3f4:	cmp	w8, #0x3a
  43e3f8:	b.hi	43e41c <warn@@Base+0x13e8>  // b.pmore
  43e3fc:	lsl	x8, x23, x8
  43e400:	tst	x8, x24
  43e404:	b.eq	43e41c <warn@@Base+0x13e8>  // b.none
  43e408:	mov	w0, #0x5c                  	// #92
  43e40c:	mov	x1, x19
  43e410:	bl	4030c0 <fputc@plt>
  43e414:	cmn	w0, #0x1
  43e418:	b.eq	43e458 <warn@@Base+0x1424>  // b.none
  43e41c:	mov	w0, w21
  43e420:	mov	x1, x19
  43e424:	bl	4030c0 <fputc@plt>
  43e428:	cmn	w0, #0x1
  43e42c:	add	x25, x25, #0x1
  43e430:	b.ne	43e3e0 <warn@@Base+0x13ac>  // b.any
  43e434:	b	43e458 <warn@@Base+0x1424>
  43e438:	mov	w0, #0xa                   	// #10
  43e43c:	mov	x1, x19
  43e440:	bl	4030c0 <fputc@plt>
  43e444:	add	x20, x20, #0x8
  43e448:	cmn	w0, #0x1
  43e44c:	mov	w0, #0x1                   	// #1
  43e450:	b.ne	43e3d8 <warn@@Base+0x13a4>  // b.any
  43e454:	b	43e45c <warn@@Base+0x1428>
  43e458:	mov	w0, #0x1                   	// #1
  43e45c:	ldp	x20, x19, [sp, #64]
  43e460:	ldp	x22, x21, [sp, #48]
  43e464:	ldp	x24, x23, [sp, #32]
  43e468:	ldr	x25, [sp, #16]
  43e46c:	ldp	x29, x30, [sp], #80
  43e470:	ret
  43e474:	mov	w0, wzr
  43e478:	b	43e45c <warn@@Base+0x1428>
  43e47c:	sub	sp, sp, #0x100
  43e480:	stp	x29, x30, [sp, #160]
  43e484:	stp	x28, x27, [sp, #176]
  43e488:	stp	x26, x25, [sp, #192]
  43e48c:	stp	x24, x23, [sp, #208]
  43e490:	stp	x22, x21, [sp, #224]
  43e494:	stp	x20, x19, [sp, #240]
  43e498:	ldr	w8, [x0]
  43e49c:	add	x29, sp, #0xa0
  43e4a0:	cmp	w8, #0x2
  43e4a4:	b.lt	43e72c <warn@@Base+0x16f8>  // b.tstop
  43e4a8:	ldr	x8, [x1]
  43e4ac:	adrp	x23, 463000 <warn@@Base+0x25fcc>
  43e4b0:	ldr	x23, [x23, #4040]
  43e4b4:	adrp	x26, 44e000 <warn@@Base+0x10fcc>
  43e4b8:	mov	x20, x0
  43e4bc:	mov	x19, x1
  43e4c0:	mov	w28, wzr
  43e4c4:	mov	w27, #0x7d0                 	// #2000
  43e4c8:	mov	w21, #0x1                   	// #1
  43e4cc:	add	x26, x26, #0x4fc
  43e4d0:	add	x25, x8, #0x8
  43e4d4:	stp	x25, x8, [sp, #8]
  43e4d8:	ldr	x9, [x8, w21, sxtw #3]
  43e4dc:	ldrb	w10, [x9]
  43e4e0:	cmp	w10, #0x40
  43e4e4:	b.ne	43e5b0 <warn@@Base+0x157c>  // b.any
  43e4e8:	subs	w27, w27, #0x1
  43e4ec:	b.eq	43e74c <warn@@Base+0x1718>  // b.none
  43e4f0:	add	x22, x9, #0x1
  43e4f4:	add	x2, sp, #0x20
  43e4f8:	mov	w0, wzr
  43e4fc:	mov	x1, x22
  43e500:	bl	403810 <__xstat@plt>
  43e504:	tbnz	w0, #31, 43e5b0 <warn@@Base+0x157c>
  43e508:	ldr	w8, [sp, #48]
  43e50c:	and	w8, w8, #0xf000
  43e510:	cmp	w8, #0x4, lsl #12
  43e514:	b.eq	43e764 <warn@@Base+0x1730>  // b.none
  43e518:	mov	x0, x22
  43e51c:	mov	x1, x26
  43e520:	bl	4031b0 <fopen@plt>
  43e524:	cbz	x0, 43e5b0 <warn@@Base+0x157c>
  43e528:	mov	w2, #0x2                   	// #2
  43e52c:	mov	x1, xzr
  43e530:	mov	x22, x0
  43e534:	bl	4033e0 <fseek@plt>
  43e538:	cmn	w0, #0x1
  43e53c:	b.eq	43e5a0 <warn@@Base+0x156c>  // b.none
  43e540:	mov	x0, x22
  43e544:	bl	403090 <ftell@plt>
  43e548:	cmn	x0, #0x1
  43e54c:	b.eq	43e5a0 <warn@@Base+0x156c>  // b.none
  43e550:	mov	x24, x0
  43e554:	mov	x0, x22
  43e558:	mov	x1, xzr
  43e55c:	mov	w2, wzr
  43e560:	bl	4033e0 <fseek@plt>
  43e564:	cmn	w0, #0x1
  43e568:	b.eq	43e5a0 <warn@@Base+0x156c>  // b.none
  43e56c:	add	x0, x24, #0x1
  43e570:	bl	403290 <xmalloc@plt>
  43e574:	mov	w1, #0x1                   	// #1
  43e578:	mov	x2, x24
  43e57c:	mov	x3, x22
  43e580:	str	x0, [sp, #24]
  43e584:	bl	403460 <fread_unlocked@plt>
  43e588:	mov	x25, x0
  43e58c:	cmp	x0, x24
  43e590:	b.eq	43e5cc <warn@@Base+0x1598>  // b.none
  43e594:	mov	x0, x22
  43e598:	bl	4038a0 <ferror@plt>
  43e59c:	cbz	w0, 43e5cc <warn@@Base+0x1598>
  43e5a0:	mov	w28, w21
  43e5a4:	mov	x0, x22
  43e5a8:	bl	4031a0 <fclose@plt>
  43e5ac:	b	43e5b4 <warn@@Base+0x1580>
  43e5b0:	mov	w28, w21
  43e5b4:	ldr	w8, [x20]
  43e5b8:	add	w21, w28, #0x1
  43e5bc:	cmp	w21, w8
  43e5c0:	b.ge	43e72c <warn@@Base+0x16f8>  // b.tcont
  43e5c4:	ldr	x8, [x19]
  43e5c8:	b	43e4d8 <warn@@Base+0x14a4>
  43e5cc:	ldr	x0, [sp, #24]
  43e5d0:	strb	wzr, [x0, x25]
  43e5d4:	ldrb	w8, [x0]
  43e5d8:	cbz	w8, 43e5f8 <warn@@Base+0x15c4>
  43e5dc:	mov	w9, #0x1                   	// #1
  43e5e0:	and	x8, x8, #0xff
  43e5e4:	ldrh	w8, [x23, x8, lsl #1]
  43e5e8:	tbz	w8, #6, 43e60c <warn@@Base+0x15d8>
  43e5ec:	ldrb	w8, [x0, x9]
  43e5f0:	add	x9, x9, #0x1
  43e5f4:	cbnz	w8, 43e5e0 <warn@@Base+0x15ac>
  43e5f8:	mov	w0, #0x8                   	// #8
  43e5fc:	bl	403290 <xmalloc@plt>
  43e600:	mov	x24, x0
  43e604:	str	xzr, [x0]
  43e608:	b	43e614 <warn@@Base+0x15e0>
  43e60c:	bl	43e1b8 <warn@@Base+0x1184>
  43e610:	mov	x24, x0
  43e614:	ldr	x25, [x19]
  43e618:	ldr	x23, [sp, #16]
  43e61c:	cmp	x25, x23
  43e620:	b.ne	43e684 <warn@@Base+0x1650>  // b.any
  43e624:	cbz	x23, 43e67c <warn@@Base+0x1648>
  43e628:	mov	x8, xzr
  43e62c:	ldr	x9, [x23, x8]
  43e630:	add	x8, x8, #0x8
  43e634:	cbnz	x9, 43e62c <warn@@Base+0x15f8>
  43e638:	and	x0, x8, #0x7fffffff8
  43e63c:	bl	403290 <xmalloc@plt>
  43e640:	ldr	x8, [x23]
  43e644:	mov	x25, x0
  43e648:	cbz	x8, 43e674 <warn@@Base+0x1640>
  43e64c:	ldr	x23, [sp, #8]
  43e650:	mov	x26, xzr
  43e654:	mov	x0, x8
  43e658:	bl	4032c0 <xstrdup@plt>
  43e65c:	lsl	x8, x26, #3
  43e660:	str	x0, [x25, x8]
  43e664:	ldr	x8, [x23, x8]
  43e668:	add	x26, x26, #0x1
  43e66c:	cbnz	x8, 43e654 <warn@@Base+0x1620>
  43e670:	and	x8, x26, #0xffffffff
  43e674:	str	xzr, [x25, x8, lsl #3]
  43e678:	b	43e680 <warn@@Base+0x164c>
  43e67c:	mov	x25, xzr
  43e680:	str	x25, [x19]
  43e684:	mov	x9, xzr
  43e688:	sxtw	x8, w21
  43e68c:	ldr	x10, [x24, x9, lsl #3]
  43e690:	mov	x26, x9
  43e694:	add	x9, x9, #0x1
  43e698:	cbnz	x10, 43e68c <warn@@Base+0x1658>
  43e69c:	lsl	x23, x8, #3
  43e6a0:	ldr	x0, [x25, x23]
  43e6a4:	bl	403510 <free@plt>
  43e6a8:	ldrsw	x8, [x20]
  43e6ac:	ldr	x0, [x19]
  43e6b0:	add	x8, x26, x8
  43e6b4:	lsl	x8, x8, #3
  43e6b8:	add	x1, x8, #0x8
  43e6bc:	bl	4031e0 <xrealloc@plt>
  43e6c0:	str	x0, [x19]
  43e6c4:	ldr	w9, [x20]
  43e6c8:	add	x8, x0, x23
  43e6cc:	lsl	x25, x26, #3
  43e6d0:	add	x0, x8, x25
  43e6d4:	add	x1, x8, #0x8
  43e6d8:	sub	w8, w9, w21
  43e6dc:	sbfiz	x2, x8, #3, #32
  43e6e0:	bl	402f80 <memmove@plt>
  43e6e4:	ldr	x8, [x19]
  43e6e8:	mov	x1, x24
  43e6ec:	mov	x2, x25
  43e6f0:	add	x0, x8, x23
  43e6f4:	bl	402f70 <memcpy@plt>
  43e6f8:	ldr	w8, [x20]
  43e6fc:	mov	x0, x24
  43e700:	add	w8, w26, w8
  43e704:	sub	w8, w8, #0x1
  43e708:	str	w8, [x20]
  43e70c:	bl	403510 <free@plt>
  43e710:	ldr	x0, [sp, #24]
  43e714:	bl	403510 <free@plt>
  43e718:	adrp	x23, 463000 <warn@@Base+0x25fcc>
  43e71c:	ldr	x23, [x23, #4040]
  43e720:	adrp	x26, 44e000 <warn@@Base+0x10fcc>
  43e724:	add	x26, x26, #0x4fc
  43e728:	b	43e5a4 <warn@@Base+0x1570>
  43e72c:	ldp	x20, x19, [sp, #240]
  43e730:	ldp	x22, x21, [sp, #224]
  43e734:	ldp	x24, x23, [sp, #208]
  43e738:	ldp	x26, x25, [sp, #192]
  43e73c:	ldp	x28, x27, [sp, #176]
  43e740:	ldp	x29, x30, [sp, #160]
  43e744:	add	sp, sp, #0x100
  43e748:	ret
  43e74c:	adrp	x9, 463000 <warn@@Base+0x25fcc>
  43e750:	ldr	x9, [x9, #4032]
  43e754:	ldr	x2, [x8]
  43e758:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43e75c:	add	x1, x1, #0x48d
  43e760:	b	43e77c <warn@@Base+0x1748>
  43e764:	adrp	x9, 463000 <warn@@Base+0x25fcc>
  43e768:	ldr	x8, [x19]
  43e76c:	ldr	x9, [x9, #4032]
  43e770:	adrp	x1, 44f000 <warn@@Base+0x11fcc>
  43e774:	add	x1, x1, #0x4b6
  43e778:	ldr	x2, [x8]
  43e77c:	ldr	x0, [x9]
  43e780:	bl	403880 <fprintf@plt>
  43e784:	mov	w0, #0x1                   	// #1
  43e788:	bl	403670 <xexit@plt>
  43e78c:	cbz	x0, 43e7a4 <warn@@Base+0x1770>
  43e790:	mov	x8, x0
  43e794:	mov	w0, #0xffffffff            	// #-1
  43e798:	ldr	x9, [x8], #8
  43e79c:	add	w0, w0, #0x1
  43e7a0:	cbnz	x9, 43e798 <warn@@Base+0x1764>
  43e7a4:	ret
  43e7a8:	cbz	x0, 43e7e0 <warn@@Base+0x17ac>
  43e7ac:	cmp	w1, #0x3e
  43e7b0:	mov	w8, wzr
  43e7b4:	b.hi	43e7e4 <warn@@Base+0x17b0>  // b.pmore
  43e7b8:	mov	x11, #0xf600                	// #62976
  43e7bc:	movk	x11, #0x7e4f, lsl #16
  43e7c0:	mov	w9, w1
  43e7c4:	mov	w10, #0x1                   	// #1
  43e7c8:	movk	x11, #0x17c, lsl #32
  43e7cc:	lsl	x10, x10, x9
  43e7d0:	movk	x11, #0x30, lsl #48
  43e7d4:	tst	x10, x11
  43e7d8:	b.eq	43e7ec <warn@@Base+0x17b8>  // b.none
  43e7dc:	cbz	x3, 43e808 <warn@@Base+0x17d4>
  43e7e0:	mov	w8, wzr
  43e7e4:	mov	w0, w8
  43e7e8:	ret
  43e7ec:	mov	w10, #0x1                   	// #1
  43e7f0:	lsl	x9, x10, x9
  43e7f4:	mov	x10, #0x81e                 	// #2078
  43e7f8:	movk	x10, #0xce02, lsl #32
  43e7fc:	movk	x10, #0x7f80, lsl #48
  43e800:	tst	x9, x10
  43e804:	b.eq	43e7e4 <warn@@Base+0x17b0>  // b.none
  43e808:	stp	x2, x3, [x0, #16]
  43e80c:	stp	wzr, wzr, [x0, #4]
  43e810:	str	w1, [x0]
  43e814:	mov	w0, #0x1                   	// #1
  43e818:	ret
  43e81c:	stp	x29, x30, [sp, #-64]!
  43e820:	stp	x20, x19, [sp, #48]
  43e824:	mov	x19, x0
  43e828:	mov	w0, wzr
  43e82c:	str	x23, [sp, #16]
  43e830:	stp	x22, x21, [sp, #32]
  43e834:	mov	x29, sp
  43e838:	cbz	x19, 43e8b0 <warn@@Base+0x187c>
  43e83c:	mov	x20, x1
  43e840:	cbz	x1, 43e8b0 <warn@@Base+0x187c>
  43e844:	mov	x0, x20
  43e848:	bl	402fd0 <strlen@plt>
  43e84c:	adrp	x23, 463000 <warn@@Base+0x25fcc>
  43e850:	ldr	x23, [x23, #4064]
  43e854:	mov	x21, x0
  43e858:	mov	x22, xzr
  43e85c:	b	43e86c <warn@@Base+0x1838>
  43e860:	add	x22, x22, #0x20
  43e864:	cmp	x22, #0x440
  43e868:	b.eq	43e8ac <warn@@Base+0x1878>  // b.none
  43e86c:	add	x8, x23, x22
  43e870:	ldr	w8, [x8, #8]
  43e874:	cmp	w8, w21
  43e878:	b.ne	43e860 <warn@@Base+0x182c>  // b.any
  43e87c:	ldr	x1, [x23, x22]
  43e880:	mov	x0, x20
  43e884:	bl	4034a0 <strcmp@plt>
  43e888:	cbnz	w0, 43e860 <warn@@Base+0x182c>
  43e88c:	adrp	x8, 44f000 <warn@@Base+0x11fcc>
  43e890:	ldr	d0, [x8, #1248]
  43e894:	add	x8, x23, x22
  43e898:	str	wzr, [x19, #8]
  43e89c:	str	x8, [x19, #16]
  43e8a0:	str	d0, [x19]
  43e8a4:	mov	w0, #0x1                   	// #1
  43e8a8:	b	43e8b0 <warn@@Base+0x187c>
  43e8ac:	mov	w0, wzr
  43e8b0:	ldp	x20, x19, [sp, #48]
  43e8b4:	ldp	x22, x21, [sp, #32]
  43e8b8:	ldr	x23, [sp, #16]
  43e8bc:	ldp	x29, x30, [sp], #64
  43e8c0:	ret
  43e8c4:	stp	x29, x30, [sp, #-80]!
  43e8c8:	stp	x20, x19, [sp, #64]
  43e8cc:	mov	x19, x0
  43e8d0:	mov	w0, wzr
  43e8d4:	stp	x26, x25, [sp, #16]
  43e8d8:	stp	x24, x23, [sp, #32]
  43e8dc:	stp	x22, x21, [sp, #48]
  43e8e0:	mov	x29, sp
  43e8e4:	cbz	x19, 43e984 <warn@@Base+0x1950>
  43e8e8:	mov	x21, x1
  43e8ec:	cbz	x1, 43e984 <warn@@Base+0x1950>
  43e8f0:	mov	x0, x21
  43e8f4:	mov	w20, w2
  43e8f8:	bl	402fd0 <strlen@plt>
  43e8fc:	adrp	x23, 463000 <warn@@Base+0x25fcc>
  43e900:	ldr	x23, [x23, #4056]
  43e904:	ldr	x1, [x23, #8]
  43e908:	cbz	x1, 43e980 <warn@@Base+0x194c>
  43e90c:	mov	x22, x0
  43e910:	mov	x8, xzr
  43e914:	mov	w24, #0x1                   	// #1
  43e918:	mov	w25, #0x18                  	// #24
  43e91c:	mov	x26, x23
  43e920:	b	43e938 <warn@@Base+0x1904>
  43e924:	umaddl	x26, w24, w25, x23
  43e928:	ldr	x1, [x26, #8]
  43e92c:	mov	w8, w24
  43e930:	add	w24, w24, #0x1
  43e934:	cbz	x1, 43e980 <warn@@Base+0x194c>
  43e938:	madd	x9, x8, x25, x23
  43e93c:	ldr	w9, [x9, #16]
  43e940:	cmp	w9, w22
  43e944:	b.ne	43e924 <warn@@Base+0x18f0>  // b.any
  43e948:	madd	x8, x8, x25, x23
  43e94c:	ldr	w8, [x8, #20]
  43e950:	cmp	w8, w20
  43e954:	b.ne	43e924 <warn@@Base+0x18f0>  // b.any
  43e958:	mov	x0, x21
  43e95c:	bl	4034a0 <strcmp@plt>
  43e960:	cbnz	w0, 43e924 <warn@@Base+0x18f0>
  43e964:	adrp	x8, 44f000 <warn@@Base+0x11fcc>
  43e968:	ldr	d0, [x8, #1256]
  43e96c:	str	x26, [x19, #16]
  43e970:	str	wzr, [x19, #8]
  43e974:	mov	w0, #0x1                   	// #1
  43e978:	str	d0, [x19]
  43e97c:	b	43e984 <warn@@Base+0x1950>
  43e980:	mov	w0, wzr
  43e984:	ldp	x20, x19, [sp, #64]
  43e988:	ldp	x22, x21, [sp, #48]
  43e98c:	ldp	x24, x23, [sp, #32]
  43e990:	ldp	x26, x25, [sp, #16]
  43e994:	ldp	x29, x30, [sp], #80
  43e998:	ret
  43e99c:	sub	sp, sp, #0x90
  43e9a0:	stp	x29, x30, [sp, #96]
  43e9a4:	stp	x22, x21, [sp, #112]
  43e9a8:	stp	x20, x19, [sp, #128]
  43e9ac:	add	x29, sp, #0x60
  43e9b0:	mov	x19, x2
  43e9b4:	mov	w20, w1
  43e9b8:	mov	x21, x0
  43e9bc:	bl	402fd0 <strlen@plt>
  43e9c0:	ldrb	w8, [x21]
  43e9c4:	mov	x2, x0
  43e9c8:	cmp	w8, #0x5f
  43e9cc:	b.ne	43e9e4 <warn@@Base+0x19b0>  // b.any
  43e9d0:	ldrb	w8, [x21, #1]
  43e9d4:	cmp	w8, #0x5a
  43e9d8:	b.ne	43e9e4 <warn@@Base+0x19b0>  // b.any
  43e9dc:	mov	w22, wzr
  43e9e0:	b	43e9f4 <warn@@Base+0x19c0>
  43e9e4:	tbnz	w20, #4, 43e9f0 <warn@@Base+0x19bc>
  43e9e8:	mov	x21, xzr
  43e9ec:	b	43ea9c <warn@@Base+0x1a68>
  43e9f0:	mov	w22, #0x1                   	// #1
  43e9f4:	add	x3, sp, #0x8
  43e9f8:	mov	x0, x21
  43e9fc:	mov	w1, w20
  43ea00:	bl	403400 <cplus_demangle_init_info@plt>
  43ea04:	ldrsw	x8, [sp, #52]
  43ea08:	lsl	x0, x8, #5
  43ea0c:	bl	4031c0 <malloc@plt>
  43ea10:	ldrsw	x8, [sp, #68]
  43ea14:	mov	x21, x0
  43ea18:	str	x0, [sp, #40]
  43ea1c:	lsl	x0, x8, #3
  43ea20:	bl	4031c0 <malloc@plt>
  43ea24:	str	x0, [sp, #56]
  43ea28:	cbz	x0, 43ea6c <warn@@Base+0x1a38>
  43ea2c:	cbz	x21, 43ea6c <warn@@Base+0x1a38>
  43ea30:	add	x0, sp, #0x8
  43ea34:	cbz	w22, 43ea84 <warn@@Base+0x1a50>
  43ea38:	bl	4035a0 <cplus_demangle_type@plt>
  43ea3c:	mov	x21, x0
  43ea40:	tbz	w20, #0, 43ea54 <warn@@Base+0x1a20>
  43ea44:	ldr	x8, [sp, #32]
  43ea48:	ldrb	w8, [x8]
  43ea4c:	cmp	w8, #0x0
  43ea50:	csel	x21, x21, xzr, eq  // eq = none
  43ea54:	ldr	x0, [sp, #56]
  43ea58:	bl	403510 <free@plt>
  43ea5c:	ldr	x0, [sp, #40]
  43ea60:	cbz	x21, 43ea98 <warn@@Base+0x1a64>
  43ea64:	str	x0, [x19]
  43ea68:	b	43ea9c <warn@@Base+0x1a68>
  43ea6c:	mov	x0, x21
  43ea70:	bl	403510 <free@plt>
  43ea74:	ldr	x0, [sp, #56]
  43ea78:	bl	403510 <free@plt>
  43ea7c:	mov	x21, xzr
  43ea80:	b	43ea9c <warn@@Base+0x1a68>
  43ea84:	mov	w1, #0x1                   	// #1
  43ea88:	bl	403600 <cplus_demangle_mangled_name@plt>
  43ea8c:	mov	x21, x0
  43ea90:	tbnz	w20, #0, 43ea44 <warn@@Base+0x1a10>
  43ea94:	b	43ea54 <warn@@Base+0x1a20>
  43ea98:	bl	403510 <free@plt>
  43ea9c:	mov	x0, x21
  43eaa0:	ldp	x20, x19, [sp, #128]
  43eaa4:	ldp	x22, x21, [sp, #112]
  43eaa8:	ldp	x29, x30, [sp, #96]
  43eaac:	add	sp, sp, #0x90
  43eab0:	ret
  43eab4:	mov	w8, #0x4080                	// #16512
  43eab8:	cmp	w0, w8
  43eabc:	b.gt	43eaf8 <warn@@Base+0x1ac4>
  43eac0:	cmp	w0, #0x4b
  43eac4:	b.hi	43ef78 <warn@@Base+0x1f44>  // b.pmore
  43eac8:	adrp	x9, 44f000 <warn@@Base+0x11fcc>
  43eacc:	mov	w8, w0
  43ead0:	add	x9, x9, #0x4f0
  43ead4:	adr	x10, 43eaec <warn@@Base+0x1ab8>
  43ead8:	ldrh	w11, [x9, x8, lsl #1]
  43eadc:	add	x10, x10, x11, lsl #2
  43eae0:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43eae4:	add	x0, x0, #0xd74
  43eae8:	br	x10
  43eaec:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43eaf0:	add	x0, x0, #0xd83
  43eaf4:	ret
  43eaf8:	mov	w8, #0x8764                	// #34660
  43eafc:	cmp	w0, w8
  43eb00:	b.gt	43eb38 <warn@@Base+0x1b04>
  43eb04:	mov	w8, #0xffffbf7f            	// #-16513
  43eb08:	add	w8, w0, w8
  43eb0c:	cmp	w8, #0x89
  43eb10:	b.hi	43ef78 <warn@@Base+0x1f44>  // b.pmore
  43eb14:	adrp	x9, 44f000 <warn@@Base+0x11fcc>
  43eb18:	add	x9, x9, #0x588
  43eb1c:	adr	x10, 43eb2c <warn@@Base+0x1af8>
  43eb20:	ldrh	w11, [x9, x8, lsl #1]
  43eb24:	add	x10, x10, x11, lsl #2
  43eb28:	br	x10
  43eb2c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43eb30:	add	x0, x0, #0x2e5
  43eb34:	ret
  43eb38:	mov	w8, #0x8766                	// #34662
  43eb3c:	cmp	w0, w8
  43eb40:	b.le	43eb70 <warn@@Base+0x1b3c>
  43eb44:	mov	w8, #0x8767                	// #34663
  43eb48:	cmp	w0, w8
  43eb4c:	b.eq	43ef54 <warn@@Base+0x1f20>  // b.none
  43eb50:	cmp	w0, #0xa, lsl #12
  43eb54:	b.eq	43ef60 <warn@@Base+0x1f2c>  // b.none
  43eb58:	mov	w8, #0xa020                	// #40992
  43eb5c:	cmp	w0, w8
  43eb60:	b.ne	43ef78 <warn@@Base+0x1f44>  // b.any
  43eb64:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43eb68:	add	x0, x0, #0x49d
  43eb6c:	ret
  43eb70:	mov	w8, #0x8765                	// #34661
  43eb74:	cmp	w0, w8
  43eb78:	b.eq	43ef6c <warn@@Base+0x1f38>  // b.none
  43eb7c:	mov	w8, #0x8766                	// #34662
  43eb80:	cmp	w0, w8
  43eb84:	b.ne	43ef78 <warn@@Base+0x1f44>  // b.any
  43eb88:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43eb8c:	add	x0, x0, #0x458
  43eb90:	ret
  43eb94:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43eb98:	add	x0, x0, #0xd95
  43eb9c:	ret
  43eba0:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43eba4:	add	x0, x0, #0xda7
  43eba8:	ret
  43ebac:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ebb0:	add	x0, x0, #0xdba
  43ebb4:	ret
  43ebb8:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ebbc:	add	x0, x0, #0xdd2
  43ebc0:	ret
  43ebc4:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ebc8:	add	x0, x0, #0xdea
  43ebcc:	ret
  43ebd0:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ebd4:	add	x0, x0, #0xe06
  43ebd8:	ret
  43ebdc:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ebe0:	add	x0, x0, #0xe13
  43ebe4:	ret
  43ebe8:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ebec:	add	x0, x0, #0xe28
  43ebf0:	ret
  43ebf4:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ebf8:	add	x0, x0, #0xe36
  43ebfc:	ret
  43ec00:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ec04:	add	x0, x0, #0xe4a
  43ec08:	ret
  43ec0c:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ec10:	add	x0, x0, #0xe60
  43ec14:	ret
  43ec18:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ec1c:	add	x0, x0, #0xe74
  43ec20:	ret
  43ec24:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ec28:	add	x0, x0, #0xe87
  43ec2c:	ret
  43ec30:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ec34:	add	x0, x0, #0xe9d
  43ec38:	ret
  43ec3c:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ec40:	add	x0, x0, #0xeb4
  43ec44:	ret
  43ec48:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ec4c:	add	x0, x0, #0xec3
  43ec50:	ret
  43ec54:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ec58:	add	x0, x0, #0xed5
  43ec5c:	ret
  43ec60:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ec64:	add	x0, x0, #0xef3
  43ec68:	ret
  43ec6c:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ec70:	add	x0, x0, #0xf02
  43ec74:	ret
  43ec78:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ec7c:	add	x0, x0, #0xf16
  43ec80:	ret
  43ec84:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ec88:	add	x0, x0, #0xf2e
  43ec8c:	ret
  43ec90:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ec94:	add	x0, x0, #0xf41
  43ec98:	ret
  43ec9c:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43eca0:	add	x0, x0, #0xf5b
  43eca4:	ret
  43eca8:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ecac:	add	x0, x0, #0xf69
  43ecb0:	ret
  43ecb4:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ecb8:	add	x0, x0, #0xf83
  43ecbc:	ret
  43ecc0:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ecc4:	add	x0, x0, #0xf93
  43ecc8:	ret
  43eccc:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ecd0:	add	x0, x0, #0xfa8
  43ecd4:	ret
  43ecd8:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ecdc:	add	x0, x0, #0xfb9
  43ece0:	ret
  43ece4:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ece8:	add	x0, x0, #0xfd3
  43ecec:	ret
  43ecf0:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ecf4:	add	x0, x0, #0xfe4
  43ecf8:	ret
  43ecfc:	adrp	x0, 44f000 <warn@@Base+0x11fcc>
  43ed00:	add	x0, x0, #0xff7
  43ed04:	ret
  43ed08:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ed0c:	add	x0, x0, #0x9
  43ed10:	ret
  43ed14:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ed18:	add	x0, x0, #0x19
  43ed1c:	ret
  43ed20:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ed24:	add	x0, x0, #0x2b
  43ed28:	ret
  43ed2c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ed30:	add	x0, x0, #0x3c
  43ed34:	ret
  43ed38:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ed3c:	add	x0, x0, #0x4a
  43ed40:	ret
  43ed44:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ed48:	add	x0, x0, #0x5a
  43ed4c:	ret
  43ed50:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ed54:	add	x0, x0, #0x6f
  43ed58:	ret
  43ed5c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ed60:	add	x0, x0, #0x82
  43ed64:	ret
  43ed68:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ed6c:	add	x0, x0, #0x94
  43ed70:	ret
  43ed74:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ed78:	add	x0, x0, #0xaf
  43ed7c:	ret
  43ed80:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ed84:	add	x0, x0, #0xcb
  43ed88:	ret
  43ed8c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ed90:	add	x0, x0, #0xde
  43ed94:	ret
  43ed98:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ed9c:	add	x0, x0, #0xef
  43eda0:	ret
  43eda4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43eda8:	add	x0, x0, #0x103
  43edac:	ret
  43edb0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43edb4:	add	x0, x0, #0x113
  43edb8:	ret
  43edbc:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43edc0:	add	x0, x0, #0x128
  43edc4:	ret
  43edc8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43edcc:	add	x0, x0, #0x13f
  43edd0:	ret
  43edd4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43edd8:	add	x0, x0, #0x154
  43eddc:	ret
  43ede0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ede4:	add	x0, x0, #0x16a
  43ede8:	ret
  43edec:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43edf0:	add	x0, x0, #0x17b
  43edf4:	ret
  43edf8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43edfc:	add	x0, x0, #0x192
  43ee00:	ret
  43ee04:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ee08:	add	x0, x0, #0x1aa
  43ee0c:	ret
  43ee10:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ee14:	add	x0, x0, #0x1be
  43ee18:	ret
  43ee1c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ee20:	add	x0, x0, #0x1d3
  43ee24:	ret
  43ee28:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ee2c:	add	x0, x0, #0x1e4
  43ee30:	ret
  43ee34:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ee38:	add	x0, x0, #0x1f7
  43ee3c:	ret
  43ee40:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ee44:	add	x0, x0, #0x208
  43ee48:	ret
  43ee4c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ee50:	add	x0, x0, #0x225
  43ee54:	ret
  43ee58:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ee5c:	add	x0, x0, #0x23b
  43ee60:	ret
  43ee64:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ee68:	add	x0, x0, #0x24f
  43ee6c:	ret
  43ee70:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ee74:	add	x0, x0, #0x267
  43ee78:	ret
  43ee7c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ee80:	add	x0, x0, #0x27b
  43ee84:	ret
  43ee88:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ee8c:	add	x0, x0, #0x28e
  43ee90:	ret
  43ee94:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ee98:	add	x0, x0, #0x29f
  43ee9c:	ret
  43eea0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43eea4:	add	x0, x0, #0x2ba
  43eea8:	ret
  43eeac:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43eeb0:	add	x0, x0, #0x2cf
  43eeb4:	ret
  43eeb8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43eebc:	add	x0, x0, #0x2f6
  43eec0:	ret
  43eec4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43eec8:	add	x0, x0, #0x311
  43eecc:	ret
  43eed0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43eed4:	add	x0, x0, #0x327
  43eed8:	ret
  43eedc:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43eee0:	add	x0, x0, #0x341
  43eee4:	ret
  43eee8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43eeec:	add	x0, x0, #0x355
  43eef0:	ret
  43eef4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43eef8:	add	x0, x0, #0x36e
  43eefc:	ret
  43ef00:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ef04:	add	x0, x0, #0x384
  43ef08:	ret
  43ef0c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ef10:	add	x0, x0, #0x395
  43ef14:	ret
  43ef18:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ef1c:	add	x0, x0, #0x3a6
  43ef20:	ret
  43ef24:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ef28:	add	x0, x0, #0x3c9
  43ef2c:	ret
  43ef30:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ef34:	add	x0, x0, #0x3ec
  43ef38:	ret
  43ef3c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ef40:	add	x0, x0, #0x40d
  43ef44:	ret
  43ef48:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ef4c:	add	x0, x0, #0x422
  43ef50:	ret
  43ef54:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ef58:	add	x0, x0, #0x46f
  43ef5c:	ret
  43ef60:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ef64:	add	x0, x0, #0x487
  43ef68:	ret
  43ef6c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43ef70:	add	x0, x0, #0x441
  43ef74:	ret
  43ef78:	mov	x0, xzr
  43ef7c:	ret
  43ef80:	sub	w8, w0, #0x1
  43ef84:	cmp	w8, #0x2b
  43ef88:	b.hi	43efb8 <warn@@Base+0x1f84>  // b.pmore
  43ef8c:	adrp	x9, 44f000 <warn@@Base+0x11fcc>
  43ef90:	add	x9, x9, #0x69c
  43ef94:	adr	x10, 43efac <warn@@Base+0x1f78>
  43ef98:	ldrb	w11, [x9, x8]
  43ef9c:	add	x10, x10, x11, lsl #2
  43efa0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43efa4:	add	x0, x0, #0x4b8
  43efa8:	br	x10
  43efac:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43efb0:	add	x0, x0, #0x4c5
  43efb4:	ret
  43efb8:	mov	w8, #0xffffe0ff            	// #-7937
  43efbc:	add	w8, w0, w8
  43efc0:	cmp	w8, #0x20
  43efc4:	b.hi	43f1fc <warn@@Base+0x21c8>  // b.pmore
  43efc8:	adrp	x9, 44f000 <warn@@Base+0x11fcc>
  43efcc:	add	x9, x9, #0x6c8
  43efd0:	adr	x10, 43efe0 <warn@@Base+0x1fac>
  43efd4:	ldrb	w11, [x9, x8]
  43efd8:	add	x10, x10, x11, lsl #2
  43efdc:	br	x10
  43efe0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43efe4:	add	x0, x0, #0x74a
  43efe8:	ret
  43efec:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43eff0:	add	x0, x0, #0x4d4
  43eff4:	ret
  43eff8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43effc:	add	x0, x0, #0x4e3
  43f000:	ret
  43f004:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f008:	add	x0, x0, #0x4f1
  43f00c:	ret
  43f010:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f014:	add	x0, x0, #0x4ff
  43f018:	ret
  43f01c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f020:	add	x0, x0, #0x50d
  43f024:	ret
  43f028:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f02c:	add	x0, x0, #0x51c
  43f030:	ret
  43f034:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f038:	add	x0, x0, #0x52a
  43f03c:	ret
  43f040:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f044:	add	x0, x0, #0x539
  43f048:	ret
  43f04c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f050:	add	x0, x0, #0x547
  43f054:	ret
  43f058:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f05c:	add	x0, x0, #0x554
  43f060:	ret
  43f064:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f068:	add	x0, x0, #0x562
  43f06c:	ret
  43f070:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f074:	add	x0, x0, #0x56f
  43f078:	ret
  43f07c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f080:	add	x0, x0, #0x57d
  43f084:	ret
  43f088:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f08c:	add	x0, x0, #0x58e
  43f090:	ret
  43f094:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f098:	add	x0, x0, #0x59b
  43f09c:	ret
  43f0a0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f0a4:	add	x0, x0, #0x5a8
  43f0a8:	ret
  43f0ac:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f0b0:	add	x0, x0, #0x5b5
  43f0b4:	ret
  43f0b8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f0bc:	add	x0, x0, #0x5c2
  43f0c0:	ret
  43f0c4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f0c8:	add	x0, x0, #0x5d4
  43f0cc:	ret
  43f0d0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f0d4:	add	x0, x0, #0x5e5
  43f0d8:	ret
  43f0dc:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f0e0:	add	x0, x0, #0x5f8
  43f0e4:	ret
  43f0e8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f0ec:	add	x0, x0, #0x608
  43f0f0:	ret
  43f0f4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f0f8:	add	x0, x0, #0x62e
  43f0fc:	ret
  43f100:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f104:	add	x0, x0, #0x63b
  43f108:	ret
  43f10c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f110:	add	x0, x0, #0x649
  43f114:	ret
  43f118:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f11c:	add	x0, x0, #0x65a
  43f120:	ret
  43f124:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f128:	add	x0, x0, #0x66b
  43f12c:	ret
  43f130:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f134:	add	x0, x0, #0x67a
  43f138:	ret
  43f13c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f140:	add	x0, x0, #0x61d
  43f144:	ret
  43f148:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f14c:	add	x0, x0, #0x68c
  43f150:	ret
  43f154:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f158:	add	x0, x0, #0x6a3
  43f15c:	ret
  43f160:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f164:	add	x0, x0, #0x6b4
  43f168:	ret
  43f16c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f170:	add	x0, x0, #0x6c5
  43f174:	ret
  43f178:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f17c:	add	x0, x0, #0x6d6
  43f180:	ret
  43f184:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f188:	add	x0, x0, #0x6e4
  43f18c:	ret
  43f190:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f194:	add	x0, x0, #0x6f2
  43f198:	ret
  43f19c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f1a0:	add	x0, x0, #0x700
  43f1a4:	ret
  43f1a8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f1ac:	add	x0, x0, #0x70e
  43f1b0:	ret
  43f1b4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f1b8:	add	x0, x0, #0x71d
  43f1bc:	ret
  43f1c0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f1c4:	add	x0, x0, #0x72c
  43f1c8:	ret
  43f1cc:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f1d0:	add	x0, x0, #0x73b
  43f1d4:	ret
  43f1d8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f1dc:	add	x0, x0, #0x761
  43f1e0:	ret
  43f1e4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f1e8:	add	x0, x0, #0x777
  43f1ec:	ret
  43f1f0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f1f4:	add	x0, x0, #0x78b
  43f1f8:	ret
  43f1fc:	mov	x0, xzr
  43f200:	ret
  43f204:	subs	w8, w0, #0x2, lsl #12
  43f208:	b.ge	43f244 <warn@@Base+0x2210>  // b.tcont
  43f20c:	sub	w8, w0, #0x1
  43f210:	cmp	w8, #0x8b
  43f214:	b.hi	43f3e0 <warn@@Base+0x23ac>  // b.pmore
  43f218:	adrp	x9, 44f000 <warn@@Base+0x11fcc>
  43f21c:	add	x9, x9, #0x6ea
  43f220:	adr	x10, 43f238 <warn@@Base+0x2204>
  43f224:	ldrh	w11, [x9, x8, lsl #1]
  43f228:	add	x10, x10, x11, lsl #2
  43f22c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f230:	add	x0, x0, #0x7a0
  43f234:	br	x10
  43f238:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f23c:	add	x0, x0, #0x7ae
  43f240:	ret
  43f244:	mov	w9, #0x320f                	// #12815
  43f248:	cmp	w0, w9
  43f24c:	b.gt	43f27c <warn@@Base+0x2248>
  43f250:	cmp	w8, #0x201
  43f254:	b.hi	43f2ec <warn@@Base+0x22b8>  // b.pmore
  43f258:	adrp	x9, 44f000 <warn@@Base+0x11fcc>
  43f25c:	add	x9, x9, #0x802
  43f260:	adr	x10, 43f270 <warn@@Base+0x223c>
  43f264:	ldrh	w11, [x9, x8, lsl #1]
  43f268:	add	x10, x10, x11, lsl #2
  43f26c:	br	x10
  43f270:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f274:	add	x0, x0, #0x154
  43f278:	ret
  43f27c:	mov	w8, #0x3a01                	// #14849
  43f280:	cmp	w0, w8
  43f284:	b.le	43f2bc <warn@@Base+0x2288>
  43f288:	mov	w8, #0xffffc01f            	// #-16353
  43f28c:	add	w8, w0, w8
  43f290:	cmp	w8, #0xc
  43f294:	b.hi	43f338 <warn@@Base+0x2304>  // b.pmore
  43f298:	adrp	x9, 44f000 <warn@@Base+0x11fcc>
  43f29c:	add	x9, x9, #0xc10
  43f2a0:	adr	x10, 43f2b0 <warn@@Base+0x227c>
  43f2a4:	ldrb	w11, [x9, x8]
  43f2a8:	add	x10, x10, x11, lsl #2
  43f2ac:	br	x10
  43f2b0:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f2b4:	add	x0, x0, #0x70a
  43f2b8:	ret
  43f2bc:	mov	w8, #0x3210                	// #12816
  43f2c0:	cmp	w0, w8
  43f2c4:	b.eq	43f320 <warn@@Base+0x22ec>  // b.none
  43f2c8:	mov	w8, #0x3a00                	// #14848
  43f2cc:	cmp	w0, w8
  43f2d0:	b.eq	43f32c <warn@@Base+0x22f8>  // b.none
  43f2d4:	mov	w8, #0x3a01                	// #14849
  43f2d8:	cmp	w0, w8
  43f2dc:	b.ne	43f3e0 <warn@@Base+0x23ac>  // b.any
  43f2e0:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f2e4:	add	x0, x0, #0x6e6
  43f2e8:	ret
  43f2ec:	mov	w8, #0xffffdcff            	// #-8961
  43f2f0:	add	w8, w0, w8
  43f2f4:	cmp	w8, #0x4
  43f2f8:	b.hi	43f3e0 <warn@@Base+0x23ac>  // b.pmore
  43f2fc:	adrp	x9, 44f000 <warn@@Base+0x11fcc>
  43f300:	add	x9, x9, #0xc06
  43f304:	adr	x10, 43f314 <warn@@Base+0x22e0>
  43f308:	ldrh	w11, [x9, x8, lsl #1]
  43f30c:	add	x10, x10, x11, lsl #2
  43f310:	br	x10
  43f314:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f318:	add	x0, x0, #0x648
  43f31c:	ret
  43f320:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f324:	add	x0, x0, #0x6bd
  43f328:	ret
  43f32c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f330:	add	x0, x0, #0x6d6
  43f334:	ret
  43f338:	mov	w8, #0x3a02                	// #14850
  43f33c:	cmp	w0, w8
  43f340:	b.ne	43f3e0 <warn@@Base+0x23ac>  // b.any
  43f344:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f348:	add	x0, x0, #0x6f8
  43f34c:	ret
  43f350:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f354:	add	x0, x0, #0x720
  43f358:	ret
  43f35c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f360:	add	x0, x0, #0x732
  43f364:	ret
  43f368:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f36c:	add	x0, x0, #0x742
  43f370:	ret
  43f374:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f378:	add	x0, x0, #0x754
  43f37c:	ret
  43f380:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f384:	add	x0, x0, #0x773
  43f388:	ret
  43f38c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f390:	add	x0, x0, #0x78d
  43f394:	ret
  43f398:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f39c:	add	x0, x0, #0x7a8
  43f3a0:	ret
  43f3a4:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f3a8:	add	x0, x0, #0x7c2
  43f3ac:	ret
  43f3b0:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f3b4:	add	x0, x0, #0x7de
  43f3b8:	ret
  43f3bc:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f3c0:	add	x0, x0, #0x7fa
  43f3c4:	ret
  43f3c8:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f3cc:	add	x0, x0, #0x819
  43f3d0:	ret
  43f3d4:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f3d8:	add	x0, x0, #0x838
  43f3dc:	ret
  43f3e0:	mov	x0, xzr
  43f3e4:	ret
  43f3e8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f3ec:	add	x0, x0, #0x7bd
  43f3f0:	ret
  43f3f4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f3f8:	add	x0, x0, #0x7c8
  43f3fc:	ret
  43f400:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f404:	add	x0, x0, #0x7d7
  43f408:	ret
  43f40c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f410:	add	x0, x0, #0x7e9
  43f414:	ret
  43f418:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f41c:	add	x0, x0, #0x7f9
  43f420:	ret
  43f424:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f428:	add	x0, x0, #0x80a
  43f42c:	ret
  43f430:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f434:	add	x0, x0, #0x819
  43f438:	ret
  43f43c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f440:	add	x0, x0, #0x82c
  43f444:	ret
  43f448:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f44c:	add	x0, x0, #0x83c
  43f450:	ret
  43f454:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f458:	add	x0, x0, #0x849
  43f45c:	ret
  43f460:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f464:	add	x0, x0, #0x857
  43f468:	ret
  43f46c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f470:	add	x0, x0, #0x866
  43f474:	ret
  43f478:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f47c:	add	x0, x0, #0x873
  43f480:	ret
  43f484:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f488:	add	x0, x0, #0x87f
  43f48c:	ret
  43f490:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f494:	add	x0, x0, #0x891
  43f498:	ret
  43f49c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f4a0:	add	x0, x0, #0x8a2
  43f4a4:	ret
  43f4a8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f4ac:	add	x0, x0, #0x8af
  43f4b0:	ret
  43f4b4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f4b8:	add	x0, x0, #0x8c3
  43f4bc:	ret
  43f4c0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f4c4:	add	x0, x0, #0x8da
  43f4c8:	ret
  43f4cc:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f4d0:	add	x0, x0, #0x8e9
  43f4d4:	ret
  43f4d8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f4dc:	add	x0, x0, #0x8fb
  43f4e0:	ret
  43f4e4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f4e8:	add	x0, x0, #0x911
  43f4ec:	ret
  43f4f0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f4f4:	add	x0, x0, #0x925
  43f4f8:	ret
  43f4fc:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f500:	add	x0, x0, #0x932
  43f504:	ret
  43f508:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f50c:	add	x0, x0, #0x944
  43f510:	ret
  43f514:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f518:	add	x0, x0, #0x956
  43f51c:	ret
  43f520:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f524:	add	x0, x0, #0x965
  43f528:	ret
  43f52c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f530:	add	x0, x0, #0x976
  43f534:	ret
  43f538:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f53c:	add	x0, x0, #0x988
  43f540:	ret
  43f544:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f548:	add	x0, x0, #0x99a
  43f54c:	ret
  43f550:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f554:	add	x0, x0, #0x9ab
  43f558:	ret
  43f55c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f560:	add	x0, x0, #0x9bd
  43f564:	ret
  43f568:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f56c:	add	x0, x0, #0x9d3
  43f570:	ret
  43f574:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f578:	add	x0, x0, #0x9e7
  43f57c:	ret
  43f580:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f584:	add	x0, x0, #0x9fb
  43f588:	ret
  43f58c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f590:	add	x0, x0, #0xa0c
  43f594:	ret
  43f598:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f59c:	add	x0, x0, #0xa1d
  43f5a0:	ret
  43f5a4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f5a8:	add	x0, x0, #0xa36
  43f5ac:	ret
  43f5b0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f5b4:	add	x0, x0, #0xa42
  43f5b8:	ret
  43f5bc:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f5c0:	add	x0, x0, #0xa5d
  43f5c4:	ret
  43f5c8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f5cc:	add	x0, x0, #0xa6f
  43f5d0:	ret
  43f5d4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f5d8:	add	x0, x0, #0xa7f
  43f5dc:	ret
  43f5e0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f5e4:	add	x0, x0, #0xa8f
  43f5e8:	ret
  43f5ec:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f5f0:	add	x0, x0, #0xaa1
  43f5f4:	ret
  43f5f8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f5fc:	add	x0, x0, #0xab2
  43f600:	ret
  43f604:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f608:	add	x0, x0, #0xac1
  43f60c:	ret
  43f610:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f614:	add	x0, x0, #0xad0
  43f618:	ret
  43f61c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f620:	add	x0, x0, #0xae1
  43f624:	ret
  43f628:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f62c:	add	x0, x0, #0xaee
  43f630:	ret
  43f634:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f638:	add	x0, x0, #0xb04
  43f63c:	ret
  43f640:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f644:	add	x0, x0, #0xb15
  43f648:	ret
  43f64c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f650:	add	x0, x0, #0xb2a
  43f654:	ret
  43f658:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f65c:	add	x0, x0, #0xb39
  43f660:	ret
  43f664:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f668:	add	x0, x0, #0xb47
  43f66c:	ret
  43f670:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f674:	add	x0, x0, #0xb5b
  43f678:	ret
  43f67c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f680:	add	x0, x0, #0xb6d
  43f684:	ret
  43f688:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f68c:	add	x0, x0, #0xb78
  43f690:	ret
  43f694:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f698:	add	x0, x0, #0xb8b
  43f69c:	ret
  43f6a0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f6a4:	add	x0, x0, #0xba4
  43f6a8:	ret
  43f6ac:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f6b0:	add	x0, x0, #0xbb5
  43f6b4:	ret
  43f6b8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f6bc:	add	x0, x0, #0xbd0
  43f6c0:	ret
  43f6c4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f6c8:	add	x0, x0, #0xbe0
  43f6cc:	ret
  43f6d0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f6d4:	add	x0, x0, #0xbf1
  43f6d8:	ret
  43f6dc:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f6e0:	add	x0, x0, #0xc05
  43f6e4:	ret
  43f6e8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f6ec:	add	x0, x0, #0xc17
  43f6f0:	ret
  43f6f4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f6f8:	add	x0, x0, #0xc26
  43f6fc:	ret
  43f700:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f704:	add	x0, x0, #0xc35
  43f708:	ret
  43f70c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f710:	add	x0, x0, #0xc45
  43f714:	ret
  43f718:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f71c:	add	x0, x0, #0xc52
  43f720:	ret
  43f724:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f728:	add	x0, x0, #0xc63
  43f72c:	ret
  43f730:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f734:	add	x0, x0, #0xc75
  43f738:	ret
  43f73c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f740:	add	x0, x0, #0xc85
  43f744:	ret
  43f748:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f74c:	add	x0, x0, #0xc95
  43f750:	ret
  43f754:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f758:	add	x0, x0, #0xca7
  43f75c:	ret
  43f760:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f764:	add	x0, x0, #0xcba
  43f768:	ret
  43f76c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f770:	add	x0, x0, #0xcce
  43f774:	ret
  43f778:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f77c:	add	x0, x0, #0xcda
  43f780:	ret
  43f784:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f788:	add	x0, x0, #0xced
  43f78c:	ret
  43f790:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f794:	add	x0, x0, #0xcff
  43f798:	ret
  43f79c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f7a0:	add	x0, x0, #0xd14
  43f7a4:	ret
  43f7a8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f7ac:	add	x0, x0, #0xd22
  43f7b0:	ret
  43f7b4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f7b8:	add	x0, x0, #0xd37
  43f7bc:	ret
  43f7c0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f7c4:	add	x0, x0, #0xd46
  43f7c8:	ret
  43f7cc:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f7d0:	add	x0, x0, #0xd5b
  43f7d4:	ret
  43f7d8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f7dc:	add	x0, x0, #0xd6b
  43f7e0:	ret
  43f7e4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f7e8:	add	x0, x0, #0xd7b
  43f7ec:	ret
  43f7f0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f7f4:	add	x0, x0, #0xd86
  43f7f8:	ret
  43f7fc:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f800:	add	x0, x0, #0xd96
  43f804:	ret
  43f808:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f80c:	add	x0, x0, #0xda6
  43f810:	ret
  43f814:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f818:	add	x0, x0, #0xdbc
  43f81c:	ret
  43f820:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f824:	add	x0, x0, #0xdd2
  43f828:	ret
  43f82c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f830:	add	x0, x0, #0xde3
  43f834:	ret
  43f838:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f83c:	add	x0, x0, #0xdf4
  43f840:	ret
  43f844:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f848:	add	x0, x0, #0xe07
  43f84c:	ret
  43f850:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f854:	add	x0, x0, #0xe24
  43f858:	ret
  43f85c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f860:	add	x0, x0, #0xe42
  43f864:	ret
  43f868:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f86c:	add	x0, x0, #0xe4d
  43f870:	ret
  43f874:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f878:	add	x0, x0, #0xe64
  43f87c:	ret
  43f880:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f884:	add	x0, x0, #0xe74
  43f888:	ret
  43f88c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f890:	add	x0, x0, #0xe88
  43f894:	ret
  43f898:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f89c:	add	x0, x0, #0xe97
  43f8a0:	ret
  43f8a4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f8a8:	add	x0, x0, #0xea7
  43f8ac:	ret
  43f8b0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f8b4:	add	x0, x0, #0xebe
  43f8b8:	ret
  43f8bc:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f8c0:	add	x0, x0, #0xecb
  43f8c4:	ret
  43f8c8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f8cc:	add	x0, x0, #0xee0
  43f8d0:	ret
  43f8d4:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f8d8:	add	x0, x0, #0xefc
  43f8dc:	ret
  43f8e0:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f8e4:	add	x0, x0, #0xf16
  43f8e8:	ret
  43f8ec:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f8f0:	add	x0, x0, #0xf2b
  43f8f4:	ret
  43f8f8:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f8fc:	add	x0, x0, #0xf3c
  43f900:	ret
  43f904:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f908:	add	x0, x0, #0xf4e
  43f90c:	ret
  43f910:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f914:	add	x0, x0, #0xf63
  43f918:	ret
  43f91c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f920:	add	x0, x0, #0xf71
  43f924:	ret
  43f928:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f92c:	add	x0, x0, #0xf86
  43f930:	ret
  43f934:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f938:	add	x0, x0, #0xf98
  43f93c:	ret
  43f940:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f944:	add	x0, x0, #0xfb4
  43f948:	ret
  43f94c:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f950:	add	x0, x0, #0xfcd
  43f954:	ret
  43f958:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f95c:	add	x0, x0, #0xfe3
  43f960:	ret
  43f964:	adrp	x0, 450000 <warn@@Base+0x12fcc>
  43f968:	add	x0, x0, #0xff2
  43f96c:	ret
  43f970:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f974:	add	x0, x0, #0x2
  43f978:	ret
  43f97c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f980:	add	x0, x0, #0x17
  43f984:	ret
  43f988:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f98c:	add	x0, x0, #0x25
  43f990:	ret
  43f994:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f998:	add	x0, x0, #0x35
  43f99c:	ret
  43f9a0:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f9a4:	add	x0, x0, #0x49
  43f9a8:	ret
  43f9ac:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f9b0:	add	x0, x0, #0x58
  43f9b4:	ret
  43f9b8:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f9bc:	add	x0, x0, #0x6e
  43f9c0:	ret
  43f9c4:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f9c8:	add	x0, x0, #0x89
  43f9cc:	ret
  43f9d0:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f9d4:	add	x0, x0, #0xa1
  43f9d8:	ret
  43f9dc:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f9e0:	add	x0, x0, #0xbf
  43f9e4:	ret
  43f9e8:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f9ec:	add	x0, x0, #0xe2
  43f9f0:	ret
  43f9f4:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43f9f8:	add	x0, x0, #0xfa
  43f9fc:	ret
  43fa00:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fa04:	add	x0, x0, #0x10c
  43fa08:	ret
  43fa0c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fa10:	add	x0, x0, #0x125
  43fa14:	ret
  43fa18:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fa1c:	add	x0, x0, #0x13d
  43fa20:	ret
  43fa24:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fa28:	add	x0, x0, #0x169
  43fa2c:	ret
  43fa30:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fa34:	add	x0, x0, #0x184
  43fa38:	ret
  43fa3c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fa40:	add	x0, x0, #0x19e
  43fa44:	ret
  43fa48:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fa4c:	add	x0, x0, #0x1b4
  43fa50:	ret
  43fa54:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fa58:	add	x0, x0, #0x1cf
  43fa5c:	ret
  43fa60:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fa64:	add	x0, x0, #0x1e2
  43fa68:	ret
  43fa6c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fa70:	add	x0, x0, #0x1fb
  43fa74:	ret
  43fa78:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fa7c:	add	x0, x0, #0x20e
  43fa80:	ret
  43fa84:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fa88:	add	x0, x0, #0x22a
  43fa8c:	ret
  43fa90:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fa94:	add	x0, x0, #0x247
  43fa98:	ret
  43fa9c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43faa0:	add	x0, x0, #0x269
  43faa4:	ret
  43faa8:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43faac:	add	x0, x0, #0x27f
  43fab0:	ret
  43fab4:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fab8:	add	x0, x0, #0x293
  43fabc:	ret
  43fac0:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fac4:	add	x0, x0, #0x2a6
  43fac8:	ret
  43facc:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fad0:	add	x0, x0, #0x2b9
  43fad4:	ret
  43fad8:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fadc:	add	x0, x0, #0x2d4
  43fae0:	ret
  43fae4:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fae8:	add	x0, x0, #0x2ef
  43faec:	ret
  43faf0:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43faf4:	add	x0, x0, #0x309
  43faf8:	ret
  43fafc:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb00:	add	x0, x0, #0x322
  43fb04:	ret
  43fb08:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb0c:	add	x0, x0, #0x331
  43fb10:	ret
  43fb14:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb18:	add	x0, x0, #0x340
  43fb1c:	ret
  43fb20:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb24:	add	x0, x0, #0x34f
  43fb28:	ret
  43fb2c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb30:	add	x0, x0, #0x360
  43fb34:	ret
  43fb38:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb3c:	add	x0, x0, #0x371
  43fb40:	ret
  43fb44:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb48:	add	x0, x0, #0x380
  43fb4c:	ret
  43fb50:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb54:	add	x0, x0, #0x391
  43fb58:	ret
  43fb5c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb60:	add	x0, x0, #0x3a6
  43fb64:	ret
  43fb68:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb6c:	add	x0, x0, #0x3be
  43fb70:	ret
  43fb74:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb78:	add	x0, x0, #0x3d0
  43fb7c:	ret
  43fb80:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb84:	add	x0, x0, #0x3e5
  43fb88:	ret
  43fb8c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb90:	add	x0, x0, #0x3fe
  43fb94:	ret
  43fb98:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fb9c:	add	x0, x0, #0x421
  43fba0:	ret
  43fba4:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fba8:	add	x0, x0, #0x441
  43fbac:	ret
  43fbb0:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fbb4:	add	x0, x0, #0x459
  43fbb8:	ret
  43fbbc:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fbc0:	add	x0, x0, #0x471
  43fbc4:	ret
  43fbc8:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fbcc:	add	x0, x0, #0x48b
  43fbd0:	ret
  43fbd4:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fbd8:	add	x0, x0, #0x4aa
  43fbdc:	ret
  43fbe0:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fbe4:	add	x0, x0, #0x4c5
  43fbe8:	ret
  43fbec:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fbf0:	add	x0, x0, #0x4ea
  43fbf4:	ret
  43fbf8:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fbfc:	add	x0, x0, #0x4fe
  43fc00:	ret
  43fc04:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fc08:	add	x0, x0, #0x51c
  43fc0c:	ret
  43fc10:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fc14:	add	x0, x0, #0x535
  43fc18:	ret
  43fc1c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fc20:	add	x0, x0, #0x555
  43fc24:	ret
  43fc28:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fc2c:	add	x0, x0, #0x566
  43fc30:	ret
  43fc34:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fc38:	add	x0, x0, #0x578
  43fc3c:	ret
  43fc40:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fc44:	add	x0, x0, #0x58b
  43fc48:	ret
  43fc4c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fc50:	add	x0, x0, #0x59c
  43fc54:	ret
  43fc58:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fc5c:	add	x0, x0, #0x5b2
  43fc60:	ret
  43fc64:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fc68:	add	x0, x0, #0x5c6
  43fc6c:	ret
  43fc70:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fc74:	add	x0, x0, #0x5d9
  43fc78:	ret
  43fc7c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fc80:	add	x0, x0, #0x5ec
  43fc84:	ret
  43fc88:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fc8c:	add	x0, x0, #0x604
  43fc90:	ret
  43fc94:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fc98:	add	x0, x0, #0x617
  43fc9c:	ret
  43fca0:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fca4:	add	x0, x0, #0x62c
  43fca8:	ret
  43fcac:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fcb0:	add	x0, x0, #0x668
  43fcb4:	ret
  43fcb8:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fcbc:	add	x0, x0, #0x684
  43fcc0:	ret
  43fcc4:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fcc8:	add	x0, x0, #0x698
  43fccc:	ret
  43fcd0:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fcd4:	add	x0, x0, #0x6ae
  43fcd8:	ret
  43fcdc:	sub	w8, w0, #0x3
  43fce0:	cmp	w8, #0xfa
  43fce4:	b.hi	43fcf8 <warn@@Base+0x2cc4>  // b.pmore
  43fce8:	adrp	x9, 463000 <warn@@Base+0x25fcc>
  43fcec:	add	x9, x9, #0x5b0
  43fcf0:	ldr	x0, [x9, w8, sxtw #3]
  43fcf4:	ret
  43fcf8:	mov	x0, xzr
  43fcfc:	ret
  43fd00:	cmp	w0, #0x90
  43fd04:	b.hi	43fe04 <warn@@Base+0x2dd0>  // b.pmore
  43fd08:	adrp	x9, 44f000 <warn@@Base+0x11fcc>
  43fd0c:	mov	w8, w0
  43fd10:	add	x9, x9, #0xc1d
  43fd14:	adr	x10, 43fd2c <warn@@Base+0x2cf8>
  43fd18:	ldrb	w11, [x9, x8]
  43fd1c:	add	x10, x10, x11, lsl #2
  43fd20:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fd24:	add	x0, x0, #0xef0
  43fd28:	br	x10
  43fd2c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fd30:	add	x0, x0, #0xefc
  43fd34:	ret
  43fd38:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fd3c:	add	x0, x0, #0xf0b
  43fd40:	ret
  43fd44:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fd48:	add	x0, x0, #0xf1a
  43fd4c:	ret
  43fd50:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fd54:	add	x0, x0, #0xf2f
  43fd58:	ret
  43fd5c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fd60:	add	x0, x0, #0xf3c
  43fd64:	ret
  43fd68:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fd6c:	add	x0, x0, #0xf4a
  43fd70:	ret
  43fd74:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fd78:	add	x0, x0, #0xf5d
  43fd7c:	ret
  43fd80:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fd84:	add	x0, x0, #0xf6d
  43fd88:	ret
  43fd8c:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fd90:	add	x0, x0, #0xf82
  43fd94:	ret
  43fd98:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fd9c:	add	x0, x0, #0xf99
  43fda0:	ret
  43fda4:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fda8:	add	x0, x0, #0xfaf
  43fdac:	ret
  43fdb0:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fdb4:	add	x0, x0, #0xfc5
  43fdb8:	ret
  43fdbc:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fdc0:	add	x0, x0, #0xfd3
  43fdc4:	ret
  43fdc8:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fdcc:	add	x0, x0, #0xfe7
  43fdd0:	ret
  43fdd4:	adrp	x0, 451000 <warn@@Base+0x13fcc>
  43fdd8:	add	x0, x0, #0xffd
  43fddc:	ret
  43fde0:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fde4:	add	x0, x0, #0x12
  43fde8:	ret
  43fdec:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fdf0:	add	x0, x0, #0x1d
  43fdf4:	ret
  43fdf8:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fdfc:	add	x0, x0, #0x28
  43fe00:	ret
  43fe04:	mov	x0, xzr
  43fe08:	ret
  43fe0c:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fe10:	add	x0, x0, #0x35
  43fe14:	ret
  43fe18:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fe1c:	add	x0, x0, #0x47
  43fe20:	ret
  43fe24:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fe28:	add	x0, x0, #0x61
  43fe2c:	ret
  43fe30:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fe34:	add	x0, x0, #0x74
  43fe38:	ret
  43fe3c:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fe40:	add	x0, x0, #0x8f
  43fe44:	ret
  43fe48:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fe4c:	add	x0, x0, #0xa6
  43fe50:	ret
  43fe54:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fe58:	add	x0, x0, #0xc2
  43fe5c:	ret
  43fe60:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fe64:	add	x0, x0, #0xdf
  43fe68:	ret
  43fe6c:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fe70:	add	x0, x0, #0xf3
  43fe74:	ret
  43fe78:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fe7c:	add	x0, x0, #0x109
  43fe80:	ret
  43fe84:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fe88:	add	x0, x0, #0x122
  43fe8c:	ret
  43fe90:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fe94:	add	x0, x0, #0x13a
  43fe98:	ret
  43fe9c:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fea0:	add	x0, x0, #0x14b
  43fea4:	ret
  43fea8:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43feac:	add	x0, x0, #0x162
  43feb0:	ret
  43feb4:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43feb8:	add	x0, x0, #0x17b
  43febc:	ret
  43fec0:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fec4:	add	x0, x0, #0x197
  43fec8:	ret
  43fecc:	cmp	w0, #0xc0
  43fed0:	b.hi	44000c <warn@@Base+0x2fd8>  // b.pmore
  43fed4:	adrp	x9, 44f000 <warn@@Base+0x11fcc>
  43fed8:	mov	w8, w0
  43fedc:	add	x9, x9, #0xcae
  43fee0:	adr	x10, 43fef8 <warn@@Base+0x2ec4>
  43fee4:	ldrb	w11, [x9, x8]
  43fee8:	add	x10, x10, x11, lsl #2
  43feec:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fef0:	add	x0, x0, #0x1b5
  43fef4:	br	x10
  43fef8:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  43fefc:	add	x0, x0, #0x524
  43ff00:	ret
  43ff04:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ff08:	add	x0, x0, #0x1e5
  43ff0c:	ret
  43ff10:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ff14:	add	x0, x0, #0x1f4
  43ff18:	ret
  43ff1c:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ff20:	add	x0, x0, #0x208
  43ff24:	ret
  43ff28:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ff2c:	add	x0, x0, #0x21c
  43ff30:	ret
  43ff34:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ff38:	add	x0, x0, #0x230
  43ff3c:	ret
  43ff40:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ff44:	add	x0, x0, #0x247
  43ff48:	ret
  43ff4c:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ff50:	add	x0, x0, #0x25f
  43ff54:	ret
  43ff58:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ff5c:	add	x0, x0, #0x270
  43ff60:	ret
  43ff64:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ff68:	add	x0, x0, #0x282
  43ff6c:	ret
  43ff70:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  43ff74:	add	x0, x0, #0x568
  43ff78:	ret
  43ff7c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  43ff80:	add	x0, x0, #0x531
  43ff84:	ret
  43ff88:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ff8c:	add	x0, x0, #0x292
  43ff90:	ret
  43ff94:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ff98:	add	x0, x0, #0x2a1
  43ff9c:	ret
  43ffa0:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ffa4:	add	x0, x0, #0x2b9
  43ffa8:	ret
  43ffac:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ffb0:	add	x0, x0, #0x2cf
  43ffb4:	ret
  43ffb8:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ffbc:	add	x0, x0, #0x2e9
  43ffc0:	ret
  43ffc4:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ffc8:	add	x0, x0, #0x2fb
  43ffcc:	ret
  43ffd0:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ffd4:	add	x0, x0, #0x315
  43ffd8:	ret
  43ffdc:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ffe0:	add	x0, x0, #0x327
  43ffe4:	ret
  43ffe8:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43ffec:	add	x0, x0, #0x340
  43fff0:	ret
  43fff4:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  43fff8:	add	x0, x0, #0x352
  43fffc:	ret
  440000:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  440004:	add	x0, x0, #0x367
  440008:	ret
  44000c:	mov	x0, xzr
  440010:	ret
  440014:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  440018:	add	x0, x0, #0x37d
  44001c:	ret
  440020:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  440024:	add	x0, x0, #0x39b
  440028:	ret
  44002c:	adrp	x0, 44c000 <warn@@Base+0xefcc>
  440030:	add	x0, x0, #0x50b
  440034:	ret
  440038:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  44003c:	add	x0, x0, #0x3b4
  440040:	ret
  440044:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  440048:	add	x0, x0, #0x3c9
  44004c:	ret
  440050:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  440054:	add	x0, x0, #0x38c
  440058:	ret
  44005c:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  440060:	add	x0, x0, #0x1c8
  440064:	ret
  440068:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  44006c:	add	x0, x0, #0x1d6
  440070:	ret
  440074:	cmp	w0, #0x2, lsl #12
  440078:	b.ge	4400b4 <warn@@Base+0x3080>  // b.tcont
  44007c:	sub	w8, w0, #0x1
  440080:	cmp	w8, #0x4
  440084:	b.hi	440118 <warn@@Base+0x30e4>  // b.pmore
  440088:	adrp	x9, 44f000 <warn@@Base+0x11fcc>
  44008c:	add	x9, x9, #0xd6f
  440090:	adr	x10, 4400a8 <warn@@Base+0x3074>
  440094:	ldrb	w11, [x9, x8]
  440098:	add	x10, x10, x11, lsl #2
  44009c:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  4400a0:	add	x0, x0, #0x3ed
  4400a4:	br	x10
  4400a8:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  4400ac:	add	x0, x0, #0x401
  4400b0:	ret
  4400b4:	b.eq	440100 <warn@@Base+0x30cc>  // b.none
  4400b8:	mov	w8, #0x2001                	// #8193
  4400bc:	cmp	w0, w8
  4400c0:	b.eq	44010c <warn@@Base+0x30d8>  // b.none
  4400c4:	mov	w8, #0x3fff                	// #16383
  4400c8:	cmp	w0, w8
  4400cc:	b.ne	440118 <warn@@Base+0x30e4>  // b.any
  4400d0:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  4400d4:	add	x0, x0, #0x443
  4400d8:	ret
  4400dc:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  4400e0:	add	x0, x0, #0x412
  4400e4:	ret
  4400e8:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  4400ec:	add	x0, x0, #0x424
  4400f0:	ret
  4400f4:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  4400f8:	add	x0, x0, #0x432
  4400fc:	ret
  440100:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  440104:	add	x0, x0, #0x452
  440108:	ret
  44010c:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  440110:	add	x0, x0, #0x466
  440114:	ret
  440118:	mov	x0, xzr
  44011c:	ret
  440120:	stp	x29, x30, [sp, #-48]!
  440124:	str	x21, [sp, #16]
  440128:	adrp	x21, 469000 <_bfd_std_section+0x3110>
  44012c:	ldr	x0, [x21, #584]
  440130:	stp	x20, x19, [sp, #32]
  440134:	mov	x29, sp
  440138:	cbnz	x0, 440240 <warn@@Base+0x320c>
  44013c:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  440140:	add	x0, x0, #0x47a
  440144:	bl	4037f0 <getenv@plt>
  440148:	cbz	x0, 44015c <warn@@Base+0x3128>
  44014c:	mov	w1, #0x7                   	// #7
  440150:	mov	x19, x0
  440154:	bl	403410 <access@plt>
  440158:	cbz	w0, 440200 <warn@@Base+0x31cc>
  44015c:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  440160:	add	x0, x0, #0x481
  440164:	bl	4037f0 <getenv@plt>
  440168:	cbz	x0, 44017c <warn@@Base+0x3148>
  44016c:	mov	w1, #0x7                   	// #7
  440170:	mov	x19, x0
  440174:	bl	403410 <access@plt>
  440178:	cbz	w0, 440200 <warn@@Base+0x31cc>
  44017c:	adrp	x0, 452000 <warn@@Base+0x14fcc>
  440180:	add	x0, x0, #0x485
  440184:	bl	4037f0 <getenv@plt>
  440188:	cbz	x0, 44019c <warn@@Base+0x3168>
  44018c:	mov	w1, #0x7                   	// #7
  440190:	mov	x19, x0
  440194:	bl	403410 <access@plt>
  440198:	cbz	w0, 440200 <warn@@Base+0x31cc>
  44019c:	adrp	x19, 452000 <warn@@Base+0x14fcc>
  4401a0:	add	x19, x19, #0x4b5
  4401a4:	mov	w1, #0x7                   	// #7
  4401a8:	mov	x0, x19
  4401ac:	bl	403410 <access@plt>
  4401b0:	cbz	w0, 440200 <warn@@Base+0x31cc>
  4401b4:	adrp	x20, 452000 <warn@@Base+0x14fcc>
  4401b8:	add	x20, x20, #0x4ba
  4401bc:	mov	w1, #0x7                   	// #7
  4401c0:	mov	x0, x20
  4401c4:	bl	403410 <access@plt>
  4401c8:	cbz	w0, 4401fc <warn@@Base+0x31c8>
  4401cc:	adrp	x20, 452000 <warn@@Base+0x14fcc>
  4401d0:	add	x20, x20, #0x4c3
  4401d4:	mov	w1, #0x7                   	// #7
  4401d8:	mov	x0, x20
  4401dc:	bl	403410 <access@plt>
  4401e0:	cbz	w0, 4401fc <warn@@Base+0x31c8>
  4401e4:	mov	w1, #0x7                   	// #7
  4401e8:	mov	x0, x19
  4401ec:	bl	403410 <access@plt>
  4401f0:	cmp	w0, #0x0
  4401f4:	csel	x19, x19, xzr, eq  // eq = none
  4401f8:	b	440200 <warn@@Base+0x31cc>
  4401fc:	mov	x19, x20
  440200:	adrp	x8, 442000 <warn@@Base+0x4fcc>
  440204:	add	x8, x8, #0x71a
  440208:	cmp	x19, #0x0
  44020c:	csel	x19, x8, x19, eq  // eq = none
  440210:	mov	x0, x19
  440214:	bl	402fd0 <strlen@plt>
  440218:	mov	x20, x0
  44021c:	add	w0, w20, #0x2
  440220:	bl	403290 <xmalloc@plt>
  440224:	mov	x1, x19
  440228:	bl	403620 <strcpy@plt>
  44022c:	mov	w8, #0x2f                  	// #47
  440230:	add	w9, w20, #0x1
  440234:	strb	w8, [x0, w20, uxtw]
  440238:	strb	wzr, [x0, w9, uxtw]
  44023c:	str	x0, [x21, #584]
  440240:	ldp	x20, x19, [sp, #32]
  440244:	ldr	x21, [sp, #16]
  440248:	ldp	x29, x30, [sp], #48
  44024c:	ret
  440250:	stp	x29, x30, [sp, #-80]!
  440254:	str	x25, [sp, #16]
  440258:	stp	x24, x23, [sp, #32]
  44025c:	stp	x22, x21, [sp, #48]
  440260:	stp	x20, x19, [sp, #64]
  440264:	mov	x29, sp
  440268:	mov	x20, x1
  44026c:	mov	x21, x0
  440270:	bl	440120 <warn@@Base+0x30ec>
  440274:	adrp	x8, 452000 <warn@@Base+0x14fcc>
  440278:	add	x8, x8, #0x48a
  44027c:	cmp	x21, #0x0
  440280:	adrp	x9, 442000 <warn@@Base+0x4fcc>
  440284:	add	x9, x9, #0x620
  440288:	csel	x21, x8, x21, eq  // eq = none
  44028c:	cmp	x20, #0x0
  440290:	mov	x19, x0
  440294:	csel	x22, x9, x20, eq  // eq = none
  440298:	bl	402fd0 <strlen@plt>
  44029c:	mov	x20, x0
  4402a0:	mov	x0, x21
  4402a4:	bl	402fd0 <strlen@plt>
  4402a8:	mov	x23, x0
  4402ac:	mov	x0, x22
  4402b0:	bl	402fd0 <strlen@plt>
  4402b4:	sxtw	x25, w20
  4402b8:	sxtw	x23, w23
  4402bc:	mov	x24, x0
  4402c0:	add	x8, x25, x23
  4402c4:	add	x8, x8, w24, sxtw
  4402c8:	add	x0, x8, #0x7
  4402cc:	bl	403290 <xmalloc@plt>
  4402d0:	mov	x1, x19
  4402d4:	mov	x20, x0
  4402d8:	bl	403620 <strcpy@plt>
  4402dc:	add	x0, x20, x25
  4402e0:	mov	x1, x21
  4402e4:	bl	403620 <strcpy@plt>
  4402e8:	add	x8, x0, x23
  4402ec:	mov	w9, #0x5858                	// #22616
  4402f0:	mov	w10, #0x5858                	// #22616
  4402f4:	movk	w9, #0x58, lsl #16
  4402f8:	movk	w10, #0x5858, lsl #16
  4402fc:	add	x0, x8, #0x6
  440300:	mov	x1, x22
  440304:	stur	w9, [x8, #3]
  440308:	str	w10, [x8]
  44030c:	bl	403620 <strcpy@plt>
  440310:	mov	x0, x20
  440314:	mov	w1, w24
  440318:	bl	402fa0 <mkstemps@plt>
  44031c:	cmn	w0, #0x1
  440320:	b.eq	440348 <warn@@Base+0x3314>  // b.none
  440324:	bl	403380 <close@plt>
  440328:	cbnz	w0, 440378 <warn@@Base+0x3344>
  44032c:	mov	x0, x20
  440330:	ldp	x20, x19, [sp, #64]
  440334:	ldp	x22, x21, [sp, #48]
  440338:	ldp	x24, x23, [sp, #32]
  44033c:	ldr	x25, [sp, #16]
  440340:	ldp	x29, x30, [sp], #80
  440344:	ret
  440348:	adrp	x8, 463000 <warn@@Base+0x25fcc>
  44034c:	ldr	x8, [x8, #4032]
  440350:	ldr	x20, [x8]
  440354:	bl	4037d0 <__errno_location@plt>
  440358:	ldr	w0, [x0]
  44035c:	bl	403370 <strerror@plt>
  440360:	adrp	x1, 452000 <warn@@Base+0x14fcc>
  440364:	mov	x3, x0
  440368:	add	x1, x1, #0x48d
  44036c:	mov	x0, x20
  440370:	mov	x2, x19
  440374:	bl	403880 <fprintf@plt>
  440378:	bl	4033f0 <abort@plt>
  44037c:	mov	x1, x0
  440380:	mov	x0, xzr
  440384:	b	440250 <warn@@Base+0x321c>
  440388:	stp	x29, x30, [sp, #-64]!
  44038c:	mov	x29, sp
  440390:	stp	x19, x20, [sp, #16]
  440394:	adrp	x20, 463000 <warn@@Base+0x25fcc>
  440398:	add	x20, x20, #0x3a8
  44039c:	stp	x21, x22, [sp, #32]
  4403a0:	adrp	x21, 463000 <warn@@Base+0x25fcc>
  4403a4:	add	x21, x21, #0x3a0
  4403a8:	sub	x20, x20, x21
  4403ac:	mov	w22, w0
  4403b0:	stp	x23, x24, [sp, #48]
  4403b4:	mov	x23, x1
  4403b8:	mov	x24, x2
  4403bc:	bl	402f38 <memcpy@plt-0x38>
  4403c0:	cmp	xzr, x20, asr #3
  4403c4:	b.eq	4403f0 <warn@@Base+0x33bc>  // b.none
  4403c8:	asr	x20, x20, #3
  4403cc:	mov	x19, #0x0                   	// #0
  4403d0:	ldr	x3, [x21, x19, lsl #3]
  4403d4:	mov	x2, x24
  4403d8:	add	x19, x19, #0x1
  4403dc:	mov	x1, x23
  4403e0:	mov	w0, w22
  4403e4:	blr	x3
  4403e8:	cmp	x20, x19
  4403ec:	b.ne	4403d0 <warn@@Base+0x339c>  // b.any
  4403f0:	ldp	x19, x20, [sp, #16]
  4403f4:	ldp	x21, x22, [sp, #32]
  4403f8:	ldp	x23, x24, [sp, #48]
  4403fc:	ldp	x29, x30, [sp], #64
  440400:	ret
  440404:	nop
  440408:	ret

Disassembly of section .fini:

000000000044040c <.fini>:
  44040c:	stp	x29, x30, [sp, #-16]!
  440410:	mov	x29, sp
  440414:	ldp	x29, x30, [sp], #16
  440418:	ret
