# Piepelined_RISCV_Processor
Developed a simplified fully-functional RISC-V pieplined processor using Verilog HDL with hazards taken into consideration.
