$comment
	File created using the following command:
		vcd file serial_full_adder_3bit.msim.vcd -direction
$end
$date
	Sat Nov 07 10:48:35 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module serial_full_adder_3bit_vlg_vec_tst $end
$var reg 3 ! A [2:0] $end
$var reg 3 " B [2:0] $end
$var reg 1 # Ci $end
$var wire 1 $ Co $end
$var wire 1 % S [2] $end
$var wire 1 & S [1] $end
$var wire 1 ' S [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . S[0]~output_o $end
$var wire 1 / S[1]~output_o $end
$var wire 1 0 S[2]~output_o $end
$var wire 1 1 Co~output_o $end
$var wire 1 2 A[0]~input_o $end
$var wire 1 3 B[0]~input_o $end
$var wire 1 4 Ci~input_o $end
$var wire 1 5 U0|WideOr0~0_combout $end
$var wire 1 6 U0|WideOr1~0_combout $end
$var wire 1 7 A[1]~input_o $end
$var wire 1 8 B[1]~input_o $end
$var wire 1 9 U1|WideOr0~0_combout $end
$var wire 1 : U1|WideOr1~0_combout $end
$var wire 1 ; B[2]~input_o $end
$var wire 1 < A[2]~input_o $end
$var wire 1 = U2|WideOr0~0_combout $end
$var wire 1 > U2|WideOr1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0'
0&
0%
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
$end
#1000000
