Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Jun 06 10:59:20 2018
| Host         : DESKTOP-8T38IV2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: SW[10] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SW[11] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[13] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SW[14] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: SW[5] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[10]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[13]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[14]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[15]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[16]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[19]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[20]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[21]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[22]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[23]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[3]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[4]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[5]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[6]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_game_controller/score_counter/tick_gen_max_reg[9]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[11]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[12]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[13]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[14]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[15]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[16]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[17]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[18]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[19]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[20]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[3]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[5]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[6]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[8]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_player_tick_gen/counter_reg_reg[9]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[0]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[10]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[11]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[12]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[13]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[14]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[15]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[16]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[17]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[18]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[19]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[1]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[20]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[21]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[22]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[23]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[24]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[25]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[2]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[3]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[4]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[5]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[6]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[7]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[8]/C (HIGH)

 There are 262 register/latch pins with no clock driven by root clock pin: u_tick_gen/counter_reg_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[10]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[11]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[12]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[13]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[14]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[15]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[16]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_tick_gen_displays/counter_reg_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 816 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.715        0.000                      0                  121        0.239        0.000                      0                  121        3.000        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 25.000}     50.000          20.000          
  clkout0    {0.000 19.853}     39.706          25.185          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                     47.845        0.000                       0                     3  
  clkout0          33.715        0.000                      0                  121        0.239        0.000                      0                  121       19.353        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pixel_clock/pll_base_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   pixel_clock/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       33.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.715ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.375ns (26.295%)  route 3.854ns (73.705%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.210 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.647    -0.893    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.415 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=16, routed)          1.209     0.795    u_vga_contoller/connect_h_count[8]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.323     1.118 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.567     1.685    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.326     2.011 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.453     2.463    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X14Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.777     3.364    u_vga_contoller/eqOp
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.488 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.848     4.336    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X12Y56         FDRE                                         r  u_vga_contoller/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.524    38.210    u_vga_contoller/CLK_OUT1
    SLICE_X12Y56         FDRE                                         r  u_vga_contoller/vcounter_reg[2]/C
                         clock pessimism              0.577    38.787    
                         clock uncertainty           -0.211    38.576    
    SLICE_X12Y56         FDRE (Setup_fdre_C_R)       -0.524    38.052    u_vga_contoller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.052    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                 33.715    

Slack (MET) :             33.715ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.375ns (26.295%)  route 3.854ns (73.705%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.210 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.647    -0.893    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.415 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=16, routed)          1.209     0.795    u_vga_contoller/connect_h_count[8]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.323     1.118 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.567     1.685    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.326     2.011 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.453     2.463    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X14Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.777     3.364    u_vga_contoller/eqOp
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.488 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.848     4.336    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X12Y56         FDRE                                         r  u_vga_contoller/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.524    38.210    u_vga_contoller/CLK_OUT1
    SLICE_X12Y56         FDRE                                         r  u_vga_contoller/vcounter_reg[4]/C
                         clock pessimism              0.577    38.787    
                         clock uncertainty           -0.211    38.576    
    SLICE_X12Y56         FDRE (Setup_fdre_C_R)       -0.524    38.052    u_vga_contoller/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.052    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                 33.715    

Slack (MET) :             33.715ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.375ns (26.295%)  route 3.854ns (73.705%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.210 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.647    -0.893    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.415 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=16, routed)          1.209     0.795    u_vga_contoller/connect_h_count[8]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.323     1.118 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.567     1.685    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.326     2.011 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.453     2.463    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X14Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.777     3.364    u_vga_contoller/eqOp
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.488 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.848     4.336    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X12Y56         FDRE                                         r  u_vga_contoller/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.524    38.210    u_vga_contoller/CLK_OUT1
    SLICE_X12Y56         FDRE                                         r  u_vga_contoller/vcounter_reg[5]/C
                         clock pessimism              0.577    38.787    
                         clock uncertainty           -0.211    38.576    
    SLICE_X12Y56         FDRE (Setup_fdre_C_R)       -0.524    38.052    u_vga_contoller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.052    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                 33.715    

Slack (MET) :             33.779ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.375ns (26.619%)  route 3.790ns (73.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.210 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.647    -0.893    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.415 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=16, routed)          1.209     0.795    u_vga_contoller/connect_h_count[8]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.323     1.118 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.567     1.685    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.326     2.011 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.453     2.463    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X14Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.777     3.364    u_vga_contoller/eqOp
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.488 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.784     4.273    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.524    38.210    u_vga_contoller/CLK_OUT1
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[0]/C
                         clock pessimism              0.577    38.787    
                         clock uncertainty           -0.211    38.576    
    SLICE_X14Y55         FDRE (Setup_fdre_C_R)       -0.524    38.052    u_vga_contoller/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.052    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                 33.779    

Slack (MET) :             33.779ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.375ns (26.619%)  route 3.790ns (73.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.210 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.647    -0.893    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.415 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=16, routed)          1.209     0.795    u_vga_contoller/connect_h_count[8]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.323     1.118 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.567     1.685    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.326     2.011 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.453     2.463    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X14Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.777     3.364    u_vga_contoller/eqOp
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.488 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.784     4.273    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.524    38.210    u_vga_contoller/CLK_OUT1
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[1]/C
                         clock pessimism              0.577    38.787    
                         clock uncertainty           -0.211    38.576    
    SLICE_X14Y55         FDRE (Setup_fdre_C_R)       -0.524    38.052    u_vga_contoller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.052    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                 33.779    

Slack (MET) :             33.779ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.375ns (26.619%)  route 3.790ns (73.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.210 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.647    -0.893    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.415 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=16, routed)          1.209     0.795    u_vga_contoller/connect_h_count[8]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.323     1.118 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.567     1.685    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.326     2.011 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.453     2.463    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X14Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.777     3.364    u_vga_contoller/eqOp
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.488 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.784     4.273    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.524    38.210    u_vga_contoller/CLK_OUT1
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[6]/C
                         clock pessimism              0.577    38.787    
                         clock uncertainty           -0.211    38.576    
    SLICE_X14Y55         FDRE (Setup_fdre_C_R)       -0.524    38.052    u_vga_contoller/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.052    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                 33.779    

Slack (MET) :             33.838ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 1.375ns (26.791%)  route 3.757ns (73.209%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.211 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.647    -0.893    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.415 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=16, routed)          1.209     0.795    u_vga_contoller/connect_h_count[8]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.323     1.118 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.567     1.685    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.326     2.011 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.453     2.463    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X14Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.828     3.415    u_vga_contoller/eqOp
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.539 r  u_vga_contoller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.700     4.240    u_vga_contoller/hcounter[10]_i_1_n_0
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.525    38.211    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[7]/C
                         clock pessimism              0.602    38.813    
                         clock uncertainty           -0.211    38.602    
    SLICE_X14Y50         FDRE (Setup_fdre_C_R)       -0.524    38.078    u_vga_contoller/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.078    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 33.838    

Slack (MET) :             33.838ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 1.375ns (26.791%)  route 3.757ns (73.209%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.211 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.647    -0.893    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.415 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=16, routed)          1.209     0.795    u_vga_contoller/connect_h_count[8]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.323     1.118 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.567     1.685    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.326     2.011 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.453     2.463    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X14Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.828     3.415    u_vga_contoller/eqOp
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.539 r  u_vga_contoller/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.700     4.240    u_vga_contoller/hcounter[10]_i_1_n_0
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.525    38.211    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
                         clock pessimism              0.602    38.813    
                         clock uncertainty           -0.211    38.602    
    SLICE_X14Y50         FDRE (Setup_fdre_C_R)       -0.524    38.078    u_vga_contoller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.078    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 33.838    

Slack (MET) :             33.849ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.375ns (26.986%)  route 3.720ns (73.014%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.210 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.647    -0.893    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.415 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=16, routed)          1.209     0.795    u_vga_contoller/connect_h_count[8]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.323     1.118 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.567     1.685    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.326     2.011 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.453     2.463    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X14Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.777     3.364    u_vga_contoller/eqOp
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.488 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.714     4.203    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.524    38.210    u_vga_contoller/CLK_OUT1
    SLICE_X12Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[7]/C
                         clock pessimism              0.577    38.787    
                         clock uncertainty           -0.211    38.576    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524    38.052    u_vga_contoller/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.052    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                 33.849    

Slack (MET) :             33.879ns  (required time - arrival time)
  Source:                 u_vga_contoller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.706ns  (clkout0 rise@39.706ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 1.375ns (27.137%)  route 3.692ns (72.863%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.211 - 39.706 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.417ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.647    -0.893    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.415 r  u_vga_contoller/hcounter_reg[8]/Q
                         net (fo=16, routed)          1.209     0.795    u_vga_contoller/connect_h_count[8]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.323     1.118 f  u_vga_contoller/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.567     1.685    u_vga_contoller/vcounter[10]_i_8_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.326     2.011 f  u_vga_contoller/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.453     2.463    u_vga_contoller/vcounter[10]_i_5_n_0
    SLICE_X14Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.587 r  u_vga_contoller/vcounter[10]_i_2/O
                         net (fo=13, routed)          0.777     3.364    u_vga_contoller/eqOp
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.488 r  u_vga_contoller/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.686     4.174    u_vga_contoller/vcounter[10]_i_1_n_0
    SLICE_X12Y52         FDRE                                         r  u_vga_contoller/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   39.706    39.706 r  
    E3                                                0.000    39.706 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.706    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.117 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           1.162    42.279    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.955 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.594    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.685 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          1.525    38.211    u_vga_contoller/CLK_OUT1
    SLICE_X12Y52         FDRE                                         r  u_vga_contoller/vcounter_reg[3]/C
                         clock pessimism              0.577    38.788    
                         clock uncertainty           -0.211    38.577    
    SLICE_X12Y52         FDRE (Setup_fdre_C_R)       -0.524    38.053    u_vga_contoller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.053    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                 33.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.229ns (66.582%)  route 0.115ns (33.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.576    -0.588    u_vga_contoller/CLK_OUT1
    SLICE_X11Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  u_vga_contoller/hcounter_reg[1]/Q
                         net (fo=13, routed)          0.115    -0.345    u_vga_contoller/connect_h_count[1]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.101    -0.244 r  u_vga_contoller/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    u_vga_contoller/plusOp[2]
    SLICE_X11Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.847    -0.826    u_vga_contoller/CLK_OUT1
    SLICE_X11Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[2]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105    -0.483    u_vga_contoller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.576    -0.588    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  u_vga_contoller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.175    -0.249    u_vga_contoller/connect_h_count[7]
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.043    -0.206 r  u_vga_contoller/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    u_vga_contoller/plusOp[8]
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.847    -0.826    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[8]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.131    -0.457    u_vga_contoller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.575    -0.589    u_vga_contoller/CLK_OUT1
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  u_vga_contoller/vcounter_reg[0]/Q
                         net (fo=13, routed)          0.175    -0.250    u_vga_contoller/connect_v_count[0]
    SLICE_X14Y55         LUT2 (Prop_lut2_I1_O)        0.043    -0.207 r  u_vga_contoller/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    u_vga_contoller/plusOp__0[1]
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.846    -0.827    u_vga_contoller/CLK_OUT1
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X14Y55         FDRE (Hold_fdre_C_D)         0.131    -0.458    u_vga_contoller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.575    -0.589    u_vga_contoller/CLK_OUT1
    SLICE_X14Y53         FDRE                                         r  u_vga_contoller/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  u_vga_contoller/vcounter_reg[8]/Q
                         net (fo=10, routed)          0.175    -0.250    u_vga_contoller/connect_v_count[8]
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.043    -0.207 r  u_vga_contoller/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    u_vga_contoller/plusOp__0[9]
    SLICE_X14Y53         FDRE                                         r  u_vga_contoller/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.846    -0.827    u_vga_contoller/CLK_OUT1
    SLICE_X14Y53         FDRE                                         r  u_vga_contoller/vcounter_reg[9]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X14Y53         FDRE (Hold_fdre_C_D)         0.131    -0.458    u_vga_contoller/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.935%)  route 0.159ns (46.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.576    -0.588    u_vga_contoller/CLK_OUT1
    SLICE_X11Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  u_vga_contoller/hcounter_reg[2]/Q
                         net (fo=12, routed)          0.159    -0.288    u_vga_contoller/connect_h_count[2]
    SLICE_X11Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 r  u_vga_contoller/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    u_vga_contoller/plusOp[5]
    SLICE_X11Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.847    -0.826    u_vga_contoller/CLK_OUT1
    SLICE_X11Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[5]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.092    -0.496    u_vga_contoller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.246ns (61.736%)  route 0.152ns (38.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.575    -0.589    u_vga_contoller/CLK_OUT1
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  u_vga_contoller/vcounter_reg[1]/Q
                         net (fo=13, routed)          0.152    -0.289    u_vga_contoller/connect_v_count[1]
    SLICE_X12Y56         LUT6 (Prop_lut6_I2_O)        0.098    -0.191 r  u_vga_contoller/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    u_vga_contoller/plusOp__0[5]
    SLICE_X12Y56         FDRE                                         r  u_vga_contoller/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.846    -0.827    u_vga_contoller/CLK_OUT1
    SLICE_X12Y56         FDRE                                         r  u_vga_contoller/vcounter_reg[5]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.121    -0.452    u_vga_contoller/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.394%)  route 0.162ns (43.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.575    -0.589    u_vga_contoller/CLK_OUT1
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 f  u_vga_contoller/vcounter_reg[6]/Q
                         net (fo=17, routed)          0.162    -0.264    u_vga_contoller/connect_v_count[6]
    SLICE_X13Y55         LUT5 (Prop_lut5_I2_O)        0.045    -0.219 r  u_vga_contoller/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.219    u_vga_contoller/VS_i_1_n_0
    SLICE_X13Y55         FDRE                                         r  u_vga_contoller/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.846    -0.827    u_vga_contoller/CLK_OUT1
    SLICE_X13Y55         FDRE                                         r  u_vga_contoller/VS_reg/C
                         clock pessimism              0.254    -0.573    
    SLICE_X13Y55         FDRE (Hold_fdre_C_D)         0.091    -0.482    u_vga_contoller/VS_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_vga_contoller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.576    -0.588    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  u_vga_contoller/hcounter_reg[7]/Q
                         net (fo=18, routed)          0.175    -0.249    u_vga_contoller/connect_h_count[7]
    SLICE_X14Y50         LUT4 (Prop_lut4_I0_O)        0.045    -0.204 r  u_vga_contoller/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    u_vga_contoller/plusOp[7]
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.847    -0.826    u_vga_contoller/CLK_OUT1
    SLICE_X14Y50         FDRE                                         r  u_vga_contoller/hcounter_reg[7]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.120    -0.468    u_vga_contoller/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.575    -0.589    u_vga_contoller/CLK_OUT1
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 f  u_vga_contoller/vcounter_reg[0]/Q
                         net (fo=13, routed)          0.175    -0.250    u_vga_contoller/connect_v_count[0]
    SLICE_X14Y55         LUT1 (Prop_lut1_I0_O)        0.045    -0.205 r  u_vga_contoller/vcounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    u_vga_contoller/vcounter[0]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.846    -0.827    u_vga_contoller/CLK_OUT1
    SLICE_X14Y55         FDRE                                         r  u_vga_contoller/vcounter_reg[0]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X14Y55         FDRE (Hold_fdre_C_D)         0.120    -0.469    u_vga_contoller/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_vga_contoller/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Destination:            u_vga_contoller/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@19.853ns period=39.706ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.575    -0.589    u_vga_contoller/CLK_OUT1
    SLICE_X14Y53         FDRE                                         r  u_vga_contoller/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  u_vga_contoller/vcounter_reg[8]/Q
                         net (fo=10, routed)          0.175    -0.250    u_vga_contoller/connect_v_count[8]
    SLICE_X14Y53         LUT4 (Prop_lut4_I0_O)        0.045    -0.205 r  u_vga_contoller/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    u_vga_contoller/plusOp__0[8]
    SLICE_X14Y53         FDRE                                         r  u_vga_contoller/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pixel_clock/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    pixel_clock/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pixel_clock/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pixel_clock/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pixel_clock/clkout1_buf/O
                         net (fo=88, routed)          0.846    -0.827    u_vga_contoller/CLK_OUT1
    SLICE_X14Y53         FDRE                                         r  u_vga_contoller/vcounter_reg[8]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X14Y53         FDRE (Hold_fdre_C_D)         0.120    -0.469    u_vga_contoller/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 19.853 }
Period(ns):         39.706
Sources:            { pixel_clock/pll_base_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.706      37.551     BUFGCTRL_X0Y16   pixel_clock/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.706      38.457     MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X2Y55      u_player_tick_gen/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X5Y57      u_player_tick_gen/counter_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X4Y57      u_player_tick_gen/counter_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X2Y55      u_player_tick_gen/counter_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X4Y57      u_player_tick_gen/counter_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X4Y58      u_player_tick_gen/counter_reg_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X4Y58      u_player_tick_gen/counter_reg_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.706      38.706     SLICE_X4Y58      u_player_tick_gen/counter_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.706      173.654    MMCME2_ADV_X1Y2  pixel_clock/pll_base_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y55      u_player_tick_gen/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y55      u_player_tick_gen/counter_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y55      u_player_tick_gen/counter_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y55      u_player_tick_gen/counter_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y55      u_player_tick_gen/counter_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y55      u_player_tick_gen/counter_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X15Y40     u_tick_gen/counter_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X15Y40     u_tick_gen/counter_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X15Y41     u_tick_gen/counter_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X15Y41     u_tick_gen/counter_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y55      u_player_tick_gen/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X5Y57      u_player_tick_gen/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X4Y57      u_player_tick_gen/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X2Y55      u_player_tick_gen/counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X4Y57      u_player_tick_gen/counter_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X4Y58      u_player_tick_gen/counter_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X4Y58      u_player_tick_gen/counter_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X4Y58      u_player_tick_gen/counter_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X4Y58      u_player_tick_gen/counter_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.853      19.353     SLICE_X4Y59      u_player_tick_gen/counter_reg_reg[18]/C



