// Seed: 694818514
module module_0;
  localparam id_1 = -1 - 1;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input logic id_0,
    input tri1  id_1,
    input logic id_2
);
  always @(posedge id_2 or negedge id_0 or id_0) id_4 <= -1;
  module_0 modCall_1 ();
  logic id_5 = id_4;
  wire  id_6;
endmodule
module module_2 (
    output uwire id_0,
    output logic id_1
);
  wand id_3;
  module_0 modCall_1 ();
  final
    if (id_3 & -1)
      if (1) id_1 <= -1;
      else begin : LABEL_0
        wait (id_3) id_0 = id_3;
        @(id_3) id_0 = id_3;
      end
endmodule
