// Seed: 895070252
module module_0;
  assign id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    output wire id_4,
    input wand id_5,
    input wor id_6,
    input supply0 id_7,
    input uwire id_8,
    input wor id_9
    , id_41,
    input supply1 id_10,
    input supply0 id_11,
    output tri id_12,
    input supply1 id_13,
    input tri id_14,
    input wand id_15,
    output supply0 id_16,
    input tri0 id_17,
    input uwire id_18,
    input tri id_19,
    input supply1 id_20
    , id_42,
    input tri0 id_21,
    output tri1 id_22,
    output wand id_23,
    output uwire id_24,
    inout wand id_25,
    input uwire id_26,
    input tri id_27,
    output tri1 id_28,
    input wand id_29,
    output supply1 id_30,
    input tri0 id_31,
    input tri1 id_32,
    output wor id_33,
    input wor id_34,
    input wire id_35,
    input tri0 id_36,
    output supply1 id_37,
    input uwire id_38,
    input wand id_39
);
  wire id_43;
  tri0 id_44, id_45;
  assign id_45 = 1'b0;
  assign id_4  = id_2;
  id_46(
      .id_0(id_25),
      .id_1(1),
      .id_2(id_13 ? 1 : 1 == id_13 - id_35),
      .id_3(),
      .id_4(1'b0),
      .id_5(1),
      .id_6(1 ^ 1),
      .id_7(1)
  ); module_0();
endmodule
