/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_1z[0] ? in_data[60] : celloutsig_0_2z[0]);
  assign celloutsig_0_9z = _00_ ^ celloutsig_0_1z[2];
  assign celloutsig_1_16z = in_data[122] ^ celloutsig_1_11z[2];
  reg [14:0] _05_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 15'h0000;
    else _05_ <= { in_data[20:8], celloutsig_0_4z, celloutsig_0_4z };
  assign { _01_[14:3], _00_, _01_[1:0] } = _05_;
  assign celloutsig_1_2z = in_data[112:105] / { 1'h1, celloutsig_1_0z[6:0] };
  assign celloutsig_0_0z = in_data[32:23] == in_data[29:20];
  assign celloutsig_0_4z = celloutsig_0_2z[3:0] == in_data[33:30];
  assign celloutsig_1_5z = celloutsig_1_0z == { celloutsig_1_3z[7:4], celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_2z[6:2] == { celloutsig_1_1z[2:0], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_7z = { celloutsig_1_4z[16:2], celloutsig_1_1z } == in_data[128:110];
  assign celloutsig_1_9z = { celloutsig_1_4z[5:3], celloutsig_1_2z, celloutsig_1_5z } == { celloutsig_1_2z[5:2], celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_4z[11:8], celloutsig_1_3z } === { celloutsig_1_4z[14:9], celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_11z[4:2], celloutsig_1_10z, celloutsig_1_0z } === { celloutsig_1_14z[8:4], celloutsig_1_3z };
  assign celloutsig_0_13z = celloutsig_0_5z[5:0] || celloutsig_0_11z[7:2];
  assign celloutsig_1_18z = { celloutsig_1_3z[5:4], celloutsig_1_9z, celloutsig_1_16z } % { 1'h1, celloutsig_1_2z[2], celloutsig_1_15z, celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_17z } % { 1'h1, in_data[128:112], celloutsig_1_16z };
  assign celloutsig_0_1z = { in_data[65:61], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[12:8], in_data[0] };
  assign celloutsig_1_14z = ~ in_data[186:177];
  assign celloutsig_0_6z = & celloutsig_0_2z[4:1];
  assign celloutsig_0_14z = celloutsig_0_9z & _01_[11];
  assign celloutsig_1_17z = { celloutsig_1_2z[6:1], celloutsig_1_15z } >> celloutsig_1_0z[6:0];
  assign celloutsig_1_3z = { in_data[188:187], celloutsig_1_2z } >> { in_data[113:108], celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_3z[9], celloutsig_1_3z, celloutsig_1_2z } >> { celloutsig_1_2z[7:5], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_0z[3:0] >> in_data[180:177];
  assign celloutsig_0_2z = in_data[33:23] >> { in_data[92:83], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[166:159] <<< in_data[180:173];
  assign celloutsig_0_5z = in_data[86:76] - { celloutsig_0_1z[5], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_11z = { in_data[38:29], celloutsig_0_6z } - in_data[80:70];
  assign celloutsig_1_1z = celloutsig_1_0z[4:1] - in_data[100:97];
  assign celloutsig_1_11z = in_data[145:136] - { in_data[105], celloutsig_1_2z, celloutsig_1_7z };
  assign _01_[2] = _00_;
  assign { out_data[131:128], out_data[114:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
