
OLED_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000017a4  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000000c  20000000  000017a4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000004a8  2000000c  000017b0  0001000c  2**2
                  ALLOC
  3 .stack        00002004  200004b4  00001c58  0001000c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010034  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001a2e2  00000000  00000000  0001008f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000239d  00000000  00000000  0002a371  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005ef9  00000000  00000000  0002c70e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000003d0  00000000  00000000  00032607  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000007f0  00000000  00000000  000329d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00017271  00000000  00000000  000331c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000a6f9  00000000  00000000  0004a438  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000800c2  00000000  00000000  00054b31  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000096c  00000000  00000000  000d4bf4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200024b8 	.word	0x200024b8
       4:	000014b9 	.word	0x000014b9
       8:	000014b5 	.word	0x000014b5
       c:	000014b5 	.word	0x000014b5
	...
      2c:	000014b5 	.word	0x000014b5
	...
      38:	000014b5 	.word	0x000014b5
      3c:	000014b5 	.word	0x000014b5
      40:	000014b5 	.word	0x000014b5
      44:	000014b5 	.word	0x000014b5
      48:	000014b5 	.word	0x000014b5
      4c:	000014b5 	.word	0x000014b5
      50:	000014b5 	.word	0x000014b5
      54:	000014b5 	.word	0x000014b5
      58:	000014b5 	.word	0x000014b5
      5c:	000014b5 	.word	0x000014b5
      60:	000014b5 	.word	0x000014b5
      64:	00000d91 	.word	0x00000d91
      68:	00000da1 	.word	0x00000da1
      6c:	00000db1 	.word	0x00000db1
      70:	00000dc1 	.word	0x00000dc1
      74:	000014b5 	.word	0x000014b5
      78:	000014b5 	.word	0x000014b5
      7c:	000014b5 	.word	0x000014b5
      80:	000014b5 	.word	0x000014b5
      84:	000014b5 	.word	0x000014b5
      88:	000014b5 	.word	0x000014b5
      8c:	000014b5 	.word	0x000014b5
      90:	000014b5 	.word	0x000014b5
      94:	000014b5 	.word	0x000014b5
      98:	000014b5 	.word	0x000014b5
      9c:	000014b5 	.word	0x000014b5
      a0:	000014b5 	.word	0x000014b5
      a4:	000014b5 	.word	0x000014b5
      a8:	000014b5 	.word	0x000014b5
      ac:	000014b5 	.word	0x000014b5

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	2000000c 	.word	0x2000000c
      d0:	00000000 	.word	0x00000000
      d4:	000017a4 	.word	0x000017a4

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	000017a4 	.word	0x000017a4
     104:	20000010 	.word	0x20000010
     108:	000017a4 	.word	0x000017a4
     10c:	00000000 	.word	0x00000000

00000110 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	b083      	sub	sp, #12
     114:	466f      	mov	r7, sp
     116:	71f8      	strb	r0, [r7, #7]
     118:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11a:	4c0b      	ldr	r4, [pc, #44]	; (148 <ssd1306_write_command+0x38>)
     11c:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x3c>)
     11e:	1c20      	adds	r0, r4, #0
     120:	1c31      	adds	r1, r6, #0
     122:	2201      	movs	r2, #1
     124:	4d0a      	ldr	r5, [pc, #40]	; (150 <ssd1306_write_command+0x40>)
     126:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     128:	2280      	movs	r2, #128	; 0x80
     12a:	03d2      	lsls	r2, r2, #15
     12c:	4b09      	ldr	r3, [pc, #36]	; (154 <ssd1306_write_command+0x44>)
     12e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     130:	1c20      	adds	r0, r4, #0
     132:	1c39      	adds	r1, r7, #0
     134:	2201      	movs	r2, #1
     136:	4b08      	ldr	r3, [pc, #32]	; (158 <ssd1306_write_command+0x48>)
     138:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13a:	1c20      	adds	r0, r4, #0
     13c:	1c31      	adds	r1, r6, #0
     13e:	2200      	movs	r2, #0
     140:	47a8      	blx	r5
}
     142:	b003      	add	sp, #12
     144:	bdf0      	pop	{r4, r5, r6, r7, pc}
     146:	46c0      	nop			; (mov r8, r8)
     148:	20000060 	.word	0x20000060
     14c:	2000049c 	.word	0x2000049c
     150:	00000839 	.word	0x00000839
     154:	41004400 	.word	0x41004400
     158:	00000925 	.word	0x00000925

0000015c <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     160:	4b64      	ldr	r3, [pc, #400]	; (2f4 <ssd1306_init+0x198>)
     162:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     164:	2000      	movs	r0, #0
     166:	4b64      	ldr	r3, [pc, #400]	; (2f8 <ssd1306_init+0x19c>)
     168:	4798      	blx	r3
     16a:	4964      	ldr	r1, [pc, #400]	; (2fc <ssd1306_init+0x1a0>)
     16c:	4b64      	ldr	r3, [pc, #400]	; (300 <ssd1306_init+0x1a4>)
     16e:	4798      	blx	r3
     170:	0083      	lsls	r3, r0, #2
     172:	1818      	adds	r0, r3, r0
     174:	0040      	lsls	r0, r0, #1
     176:	2280      	movs	r2, #128	; 0x80
     178:	0412      	lsls	r2, r2, #16
     17a:	4b62      	ldr	r3, [pc, #392]	; (304 <ssd1306_init+0x1a8>)
     17c:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     17e:	2800      	cmp	r0, #0
     180:	d100      	bne.n	184 <ssd1306_init+0x28>
     182:	e0a3      	b.n	2cc <ssd1306_init+0x170>
		SysTick->LOAD = n;
     184:	4b60      	ldr	r3, [pc, #384]	; (308 <ssd1306_init+0x1ac>)
     186:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     188:	2200      	movs	r2, #0
     18a:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18c:	1c19      	adds	r1, r3, #0
     18e:	2280      	movs	r2, #128	; 0x80
     190:	0252      	lsls	r2, r2, #9
     192:	680b      	ldr	r3, [r1, #0]
     194:	4213      	tst	r3, r2
     196:	d0fc      	beq.n	192 <ssd1306_init+0x36>
     198:	e09d      	b.n	2d6 <ssd1306_init+0x17a>
     19a:	680b      	ldr	r3, [r1, #0]
     19c:	4213      	tst	r3, r2
     19e:	d0fc      	beq.n	19a <ssd1306_init+0x3e>
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     1a0:	4c5a      	ldr	r4, [pc, #360]	; (30c <ssd1306_init+0x1b0>)
     1a2:	2318      	movs	r3, #24
     1a4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     1a6:	2300      	movs	r3, #0
     1a8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     1aa:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1ac:	a902      	add	r1, sp, #8
     1ae:	2201      	movs	r2, #1
     1b0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     1b2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     1b4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     1b6:	2018      	movs	r0, #24
     1b8:	4b55      	ldr	r3, [pc, #340]	; (310 <ssd1306_init+0x1b4>)
     1ba:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     1bc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1be:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     1c0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1c2:	2900      	cmp	r1, #0
     1c4:	d103      	bne.n	1ce <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     1c6:	095a      	lsrs	r2, r3, #5
     1c8:	01d2      	lsls	r2, r2, #7
     1ca:	494e      	ldr	r1, [pc, #312]	; (304 <ssd1306_init+0x1a8>)
     1cc:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     1ce:	271f      	movs	r7, #31
     1d0:	403b      	ands	r3, r7
     1d2:	2401      	movs	r4, #1
     1d4:	1c21      	adds	r1, r4, #0
     1d6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     1d8:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     1da:	aa02      	add	r2, sp, #8
     1dc:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1de:	2300      	movs	r3, #0
     1e0:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1e2:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1e4:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     1e6:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     1e8:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     1ea:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     1ec:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     1ee:	2124      	movs	r1, #36	; 0x24
     1f0:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1f2:	9309      	str	r3, [sp, #36]	; 0x24
     1f4:	930a      	str	r3, [sp, #40]	; 0x28
	slave_config.ss_pin = SSD1306_CS_PIN;
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1f6:	2380      	movs	r3, #128	; 0x80
     1f8:	025b      	lsls	r3, r3, #9
     1fa:	60d3      	str	r3, [r2, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1fc:	4b45      	ldr	r3, [pc, #276]	; (314 <ssd1306_init+0x1b8>)
     1fe:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     200:	4b45      	ldr	r3, [pc, #276]	; (318 <ssd1306_init+0x1bc>)
     202:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     204:	4b45      	ldr	r3, [pc, #276]	; (31c <ssd1306_init+0x1c0>)
     206:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     208:	4b45      	ldr	r3, [pc, #276]	; (320 <ssd1306_init+0x1c4>)
     20a:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     20c:	4b3b      	ldr	r3, [pc, #236]	; (2fc <ssd1306_init+0x1a0>)
     20e:	6193      	str	r3, [r2, #24]

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     210:	4e44      	ldr	r6, [pc, #272]	; (324 <ssd1306_init+0x1c8>)
     212:	1c30      	adds	r0, r6, #0
     214:	4944      	ldr	r1, [pc, #272]	; (328 <ssd1306_init+0x1cc>)
     216:	4b45      	ldr	r3, [pc, #276]	; (32c <ssd1306_init+0x1d0>)
     218:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     21a:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     21c:	1c28      	adds	r0, r5, #0
     21e:	4b44      	ldr	r3, [pc, #272]	; (330 <ssd1306_init+0x1d4>)
     220:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     222:	4007      	ands	r7, r0
     224:	40bc      	lsls	r4, r7
     226:	4b43      	ldr	r3, [pc, #268]	; (334 <ssd1306_init+0x1d8>)
     228:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     22a:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     22c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     22e:	2b00      	cmp	r3, #0
     230:	d1fc      	bne.n	22c <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     232:	682a      	ldr	r2, [r5, #0]
     234:	2302      	movs	r3, #2
     236:	4313      	orrs	r3, r2
     238:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     23a:	ac01      	add	r4, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     240:	2200      	movs	r2, #0
     242:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     244:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     246:	2016      	movs	r0, #22
     248:	1c21      	adds	r1, r4, #0
     24a:	4d31      	ldr	r5, [pc, #196]	; (310 <ssd1306_init+0x1b4>)
     24c:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     24e:	2017      	movs	r0, #23
     250:	1c21      	adds	r1, r4, #0
     252:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     254:	2280      	movs	r2, #128	; 0x80
     256:	0412      	lsls	r2, r2, #16
     258:	4b2a      	ldr	r3, [pc, #168]	; (304 <ssd1306_init+0x1a8>)
     25a:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     25c:	20d5      	movs	r0, #213	; 0xd5
     25e:	4c36      	ldr	r4, [pc, #216]	; (338 <ssd1306_init+0x1dc>)
     260:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     262:	2080      	movs	r0, #128	; 0x80
     264:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     266:	20a8      	movs	r0, #168	; 0xa8
     268:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     26a:	203f      	movs	r0, #63	; 0x3f
     26c:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     26e:	20d3      	movs	r0, #211	; 0xd3
     270:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     272:	2000      	movs	r0, #0
     274:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     276:	2040      	movs	r0, #64	; 0x40
     278:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     27a:	208d      	movs	r0, #141	; 0x8d
     27c:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     27e:	2014      	movs	r0, #20
     280:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     282:	2020      	movs	r0, #32
     284:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     286:	2000      	movs	r0, #0
     288:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     28a:	20a1      	movs	r0, #161	; 0xa1
     28c:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     28e:	20c8      	movs	r0, #200	; 0xc8
     290:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     292:	20da      	movs	r0, #218	; 0xda
     294:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varför
     296:	2012      	movs	r0, #18
     298:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     29a:	2081      	movs	r0, #129	; 0x81
     29c:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     29e:	20ff      	movs	r0, #255	; 0xff
     2a0:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2a2:	20a4      	movs	r0, #164	; 0xa4
     2a4:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2a6:	20a6      	movs	r0, #166	; 0xa6
     2a8:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2aa:	20db      	movs	r0, #219	; 0xdb
     2ac:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2ae:	2040      	movs	r0, #64	; 0x40
     2b0:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2b2:	20d9      	movs	r0, #217	; 0xd9
     2b4:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2b6:	20f1      	movs	r0, #241	; 0xf1
     2b8:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     2ba:	4820      	ldr	r0, [pc, #128]	; (33c <ssd1306_init+0x1e0>)
     2bc:	2100      	movs	r1, #0
     2be:	2280      	movs	r2, #128	; 0x80
     2c0:	00d2      	lsls	r2, r2, #3
     2c2:	4b1f      	ldr	r3, [pc, #124]	; (340 <ssd1306_init+0x1e4>)
     2c4:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2c6:	20af      	movs	r0, #175	; 0xaf
     2c8:	47a0      	blx	r4
     2ca:	e010      	b.n	2ee <ssd1306_init+0x192>
     2cc:	2280      	movs	r2, #128	; 0x80
     2ce:	0412      	lsls	r2, r2, #16
     2d0:	4b0c      	ldr	r3, [pc, #48]	; (304 <ssd1306_init+0x1a8>)
     2d2:	619a      	str	r2, [r3, #24]
     2d4:	e764      	b.n	1a0 <ssd1306_init+0x44>
     2d6:	2280      	movs	r2, #128	; 0x80
     2d8:	0412      	lsls	r2, r2, #16
     2da:	4b0a      	ldr	r3, [pc, #40]	; (304 <ssd1306_init+0x1a8>)
     2dc:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     2de:	4b0a      	ldr	r3, [pc, #40]	; (308 <ssd1306_init+0x1ac>)
     2e0:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     2e2:	2200      	movs	r2, #0
     2e4:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     2e6:	1c19      	adds	r1, r3, #0
     2e8:	2280      	movs	r2, #128	; 0x80
     2ea:	0252      	lsls	r2, r2, #9
     2ec:	e755      	b.n	19a <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     2ee:	b011      	add	sp, #68	; 0x44
     2f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	00000dd1 	.word	0x00000dd1
     2f8:	0000126d 	.word	0x0000126d
     2fc:	000f4240 	.word	0x000f4240
     300:	00001619 	.word	0x00001619
     304:	41004400 	.word	0x41004400
     308:	e000e010 	.word	0xe000e010
     30c:	2000049c 	.word	0x2000049c
     310:	00000e0d 	.word	0x00000e0d
     314:	00100002 	.word	0x00100002
     318:	00110002 	.word	0x00110002
     31c:	00120002 	.word	0x00120002
     320:	00130002 	.word	0x00130002
     324:	20000060 	.word	0x20000060
     328:	42000c00 	.word	0x42000c00
     32c:	00000621 	.word	0x00000621
     330:	00000d65 	.word	0x00000d65
     334:	e000e100 	.word	0xe000e100
     338:	00000111 	.word	0x00000111
     33c:	2000009c 	.word	0x2000009c
     340:	00001717 	.word	0x00001717

00000344 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     344:	b5f0      	push	{r4, r5, r6, r7, lr}
     346:	b083      	sub	sp, #12
     348:	466f      	mov	r7, sp
     34a:	71f8      	strb	r0, [r7, #7]
     34c:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     34e:	4c0b      	ldr	r4, [pc, #44]	; (37c <ssd1306_write_data+0x38>)
     350:	4e0b      	ldr	r6, [pc, #44]	; (380 <ssd1306_write_data+0x3c>)
     352:	1c20      	adds	r0, r4, #0
     354:	1c31      	adds	r1, r6, #0
     356:	2201      	movs	r2, #1
     358:	4d0a      	ldr	r5, [pc, #40]	; (384 <ssd1306_write_data+0x40>)
     35a:	47a8      	blx	r5
     35c:	2280      	movs	r2, #128	; 0x80
     35e:	03d2      	lsls	r2, r2, #15
     360:	4b09      	ldr	r3, [pc, #36]	; (388 <ssd1306_write_data+0x44>)
     362:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     364:	1c20      	adds	r0, r4, #0
     366:	1c39      	adds	r1, r7, #0
     368:	2201      	movs	r2, #1
     36a:	4b08      	ldr	r3, [pc, #32]	; (38c <ssd1306_write_data+0x48>)
     36c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     36e:	1c20      	adds	r0, r4, #0
     370:	1c31      	adds	r1, r6, #0
     372:	2200      	movs	r2, #0
     374:	47a8      	blx	r5
}
     376:	b003      	add	sp, #12
     378:	bdf0      	pop	{r4, r5, r6, r7, pc}
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	20000060 	.word	0x20000060
     380:	2000049c 	.word	0x2000049c
     384:	00000839 	.word	0x00000839
     388:	41004400 	.word	0x41004400
     38c:	00000925 	.word	0x00000925

00000390 <ssd1306_write_display>:





void ssd1306_write_display() {
     390:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     392:	480e      	ldr	r0, [pc, #56]	; (3cc <ssd1306_write_display+0x3c>)
     394:	490e      	ldr	r1, [pc, #56]	; (3d0 <ssd1306_write_display+0x40>)
     396:	2201      	movs	r2, #1
     398:	4b0e      	ldr	r3, [pc, #56]	; (3d4 <ssd1306_write_display+0x44>)
     39a:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     39c:	2021      	movs	r0, #33	; 0x21
     39e:	4c0e      	ldr	r4, [pc, #56]	; (3d8 <ssd1306_write_display+0x48>)
     3a0:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3a2:	2000      	movs	r0, #0
     3a4:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3a6:	207f      	movs	r0, #127	; 0x7f
     3a8:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3aa:	2022      	movs	r0, #34	; 0x22
     3ac:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     3ae:	2000      	movs	r0, #0
     3b0:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     3b2:	2007      	movs	r0, #7
     3b4:	47a0      	blx	r4
     3b6:	4c09      	ldr	r4, [pc, #36]	; (3dc <ssd1306_write_display+0x4c>)
     3b8:	2380      	movs	r3, #128	; 0x80
     3ba:	00db      	lsls	r3, r3, #3
     3bc:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(ssd1306_buffer[i]);
     3be:	4d08      	ldr	r5, [pc, #32]	; (3e0 <ssd1306_write_display+0x50>)
     3c0:	7820      	ldrb	r0, [r4, #0]
     3c2:	47a8      	blx	r5
     3c4:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     3c6:	42b4      	cmp	r4, r6
     3c8:	d1fa      	bne.n	3c0 <ssd1306_write_display+0x30>
		ssd1306_write_data(ssd1306_buffer[i]);
	}
}
     3ca:	bd70      	pop	{r4, r5, r6, pc}
     3cc:	20000060 	.word	0x20000060
     3d0:	2000049c 	.word	0x2000049c
     3d4:	00000839 	.word	0x00000839
     3d8:	00000111 	.word	0x00000111
     3dc:	2000009c 	.word	0x2000009c
     3e0:	00000345 	.word	0x00000345

000003e4 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     3e4:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     3e6:	480e      	ldr	r0, [pc, #56]	; (420 <ssd1306_clear_display+0x3c>)
     3e8:	490e      	ldr	r1, [pc, #56]	; (424 <ssd1306_clear_display+0x40>)
     3ea:	2201      	movs	r2, #1
     3ec:	4b0e      	ldr	r3, [pc, #56]	; (428 <ssd1306_clear_display+0x44>)
     3ee:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     3f0:	2021      	movs	r0, #33	; 0x21
     3f2:	4c0e      	ldr	r4, [pc, #56]	; (42c <ssd1306_clear_display+0x48>)
     3f4:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3f6:	2000      	movs	r0, #0
     3f8:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3fa:	207f      	movs	r0, #127	; 0x7f
     3fc:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3fe:	2022      	movs	r0, #34	; 0x22
     400:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     402:	2000      	movs	r0, #0
     404:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     406:	2007      	movs	r0, #7
     408:	47a0      	blx	r4
     40a:	2480      	movs	r4, #128	; 0x80
     40c:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     40e:	4d08      	ldr	r5, [pc, #32]	; (430 <ssd1306_clear_display+0x4c>)
     410:	2000      	movs	r0, #0
     412:	47a8      	blx	r5
     414:	3c01      	subs	r4, #1
     416:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     418:	2c00      	cmp	r4, #0
     41a:	d1f9      	bne.n	410 <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     41c:	bd38      	pop	{r3, r4, r5, pc}
     41e:	46c0      	nop			; (mov r8, r8)
     420:	20000060 	.word	0x20000060
     424:	2000049c 	.word	0x2000049c
     428:	00000839 	.word	0x00000839
     42c:	00000111 	.word	0x00000111
     430:	00000345 	.word	0x00000345

00000434 <ssd1306_set_pixel>:
	ssd1306_write_command(((x & 0xF0) >> 4) | 0x10);
	ssd1306_write_command((x & 0x0F) | 0x01);
}

void ssd1306_set_pixel(uint8_t x, uint8_t y) {
	if(x > SSD1306_DISPLAY_WIDTH || y > SSD1306_DISPLAY_HEIGHT) return;
     434:	2880      	cmp	r0, #128	; 0x80
     436:	d80d      	bhi.n	454 <ssd1306_set_pixel+0x20>
     438:	2940      	cmp	r1, #64	; 0x40
     43a:	d80b      	bhi.n	454 <ssd1306_set_pixel+0x20>
	
	ssd1306_buffer[x+ (y/8)*SSD1306_DISPLAY_WIDTH] |=  (1 << (y&7));
     43c:	08cb      	lsrs	r3, r1, #3
     43e:	01db      	lsls	r3, r3, #7
     440:	1818      	adds	r0, r3, r0
     442:	4b05      	ldr	r3, [pc, #20]	; (458 <ssd1306_set_pixel+0x24>)
     444:	2207      	movs	r2, #7
     446:	4011      	ands	r1, r2
     448:	2201      	movs	r2, #1
     44a:	408a      	lsls	r2, r1
     44c:	1c11      	adds	r1, r2, #0
     44e:	5c1a      	ldrb	r2, [r3, r0]
     450:	4311      	orrs	r1, r2
     452:	5419      	strb	r1, [r3, r0]
     454:	4770      	bx	lr
     456:	46c0      	nop			; (mov r8, r8)
     458:	2000009c 	.word	0x2000009c

0000045c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     45c:	b510      	push	{r4, lr}
     45e:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     460:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     462:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     464:	4299      	cmp	r1, r3
     466:	d30c      	bcc.n	482 <_sercom_get_sync_baud_val+0x26>
     468:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     46a:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     46c:	1c60      	adds	r0, r4, #1
     46e:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     470:	428b      	cmp	r3, r1
     472:	d801      	bhi.n	478 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     474:	1c04      	adds	r4, r0, #0
     476:	e7f8      	b.n	46a <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     478:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     47a:	2cff      	cmp	r4, #255	; 0xff
     47c:	d801      	bhi.n	482 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     47e:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     480:	2000      	movs	r0, #0
	}
}
     482:	bd10      	pop	{r4, pc}

00000484 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     484:	b510      	push	{r4, lr}
     486:	b082      	sub	sp, #8
     488:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     48a:	4b0f      	ldr	r3, [pc, #60]	; (4c8 <sercom_set_gclk_generator+0x44>)
     48c:	781b      	ldrb	r3, [r3, #0]
     48e:	2b00      	cmp	r3, #0
     490:	d001      	beq.n	496 <sercom_set_gclk_generator+0x12>
     492:	2900      	cmp	r1, #0
     494:	d00d      	beq.n	4b2 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     496:	a901      	add	r1, sp, #4
     498:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     49a:	2013      	movs	r0, #19
     49c:	4b0b      	ldr	r3, [pc, #44]	; (4cc <sercom_set_gclk_generator+0x48>)
     49e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     4a0:	2013      	movs	r0, #19
     4a2:	4b0b      	ldr	r3, [pc, #44]	; (4d0 <sercom_set_gclk_generator+0x4c>)
     4a4:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     4a6:	4b08      	ldr	r3, [pc, #32]	; (4c8 <sercom_set_gclk_generator+0x44>)
     4a8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     4aa:	2201      	movs	r2, #1
     4ac:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     4ae:	2000      	movs	r0, #0
     4b0:	e007      	b.n	4c2 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
     4b2:	4b05      	ldr	r3, [pc, #20]	; (4c8 <sercom_set_gclk_generator+0x44>)
     4b4:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     4b6:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
     4b8:	1b14      	subs	r4, r2, r4
     4ba:	1e62      	subs	r2, r4, #1
     4bc:	4194      	sbcs	r4, r2
     4be:	4264      	negs	r4, r4
     4c0:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     4c2:	b002      	add	sp, #8
     4c4:	bd10      	pop	{r4, pc}
     4c6:	46c0      	nop			; (mov r8, r8)
     4c8:	20000028 	.word	0x20000028
     4cc:	00001385 	.word	0x00001385
     4d0:	000012f9 	.word	0x000012f9

000004d4 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     4d4:	4b2e      	ldr	r3, [pc, #184]	; (590 <_sercom_get_default_pad+0xbc>)
     4d6:	4298      	cmp	r0, r3
     4d8:	d01c      	beq.n	514 <_sercom_get_default_pad+0x40>
     4da:	d803      	bhi.n	4e4 <_sercom_get_default_pad+0x10>
     4dc:	4b2d      	ldr	r3, [pc, #180]	; (594 <_sercom_get_default_pad+0xc0>)
     4de:	4298      	cmp	r0, r3
     4e0:	d007      	beq.n	4f2 <_sercom_get_default_pad+0x1e>
     4e2:	e04a      	b.n	57a <_sercom_get_default_pad+0xa6>
     4e4:	4b2c      	ldr	r3, [pc, #176]	; (598 <_sercom_get_default_pad+0xc4>)
     4e6:	4298      	cmp	r0, r3
     4e8:	d025      	beq.n	536 <_sercom_get_default_pad+0x62>
     4ea:	4b2c      	ldr	r3, [pc, #176]	; (59c <_sercom_get_default_pad+0xc8>)
     4ec:	4298      	cmp	r0, r3
     4ee:	d033      	beq.n	558 <_sercom_get_default_pad+0x84>
     4f0:	e043      	b.n	57a <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4f2:	2901      	cmp	r1, #1
     4f4:	d043      	beq.n	57e <_sercom_get_default_pad+0xaa>
     4f6:	2900      	cmp	r1, #0
     4f8:	d004      	beq.n	504 <_sercom_get_default_pad+0x30>
     4fa:	2902      	cmp	r1, #2
     4fc:	d006      	beq.n	50c <_sercom_get_default_pad+0x38>
     4fe:	2903      	cmp	r1, #3
     500:	d006      	beq.n	510 <_sercom_get_default_pad+0x3c>
     502:	e001      	b.n	508 <_sercom_get_default_pad+0x34>
     504:	4826      	ldr	r0, [pc, #152]	; (5a0 <_sercom_get_default_pad+0xcc>)
     506:	e041      	b.n	58c <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     508:	2000      	movs	r0, #0
     50a:	e03f      	b.n	58c <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     50c:	4825      	ldr	r0, [pc, #148]	; (5a4 <_sercom_get_default_pad+0xd0>)
     50e:	e03d      	b.n	58c <_sercom_get_default_pad+0xb8>
     510:	4825      	ldr	r0, [pc, #148]	; (5a8 <_sercom_get_default_pad+0xd4>)
     512:	e03b      	b.n	58c <_sercom_get_default_pad+0xb8>
     514:	2901      	cmp	r1, #1
     516:	d034      	beq.n	582 <_sercom_get_default_pad+0xae>
     518:	2900      	cmp	r1, #0
     51a:	d004      	beq.n	526 <_sercom_get_default_pad+0x52>
     51c:	2902      	cmp	r1, #2
     51e:	d006      	beq.n	52e <_sercom_get_default_pad+0x5a>
     520:	2903      	cmp	r1, #3
     522:	d006      	beq.n	532 <_sercom_get_default_pad+0x5e>
     524:	e001      	b.n	52a <_sercom_get_default_pad+0x56>
     526:	2003      	movs	r0, #3
     528:	e030      	b.n	58c <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     52a:	2000      	movs	r0, #0
     52c:	e02e      	b.n	58c <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     52e:	481f      	ldr	r0, [pc, #124]	; (5ac <_sercom_get_default_pad+0xd8>)
     530:	e02c      	b.n	58c <_sercom_get_default_pad+0xb8>
     532:	481f      	ldr	r0, [pc, #124]	; (5b0 <_sercom_get_default_pad+0xdc>)
     534:	e02a      	b.n	58c <_sercom_get_default_pad+0xb8>
     536:	2901      	cmp	r1, #1
     538:	d025      	beq.n	586 <_sercom_get_default_pad+0xb2>
     53a:	2900      	cmp	r1, #0
     53c:	d004      	beq.n	548 <_sercom_get_default_pad+0x74>
     53e:	2902      	cmp	r1, #2
     540:	d006      	beq.n	550 <_sercom_get_default_pad+0x7c>
     542:	2903      	cmp	r1, #3
     544:	d006      	beq.n	554 <_sercom_get_default_pad+0x80>
     546:	e001      	b.n	54c <_sercom_get_default_pad+0x78>
     548:	481a      	ldr	r0, [pc, #104]	; (5b4 <_sercom_get_default_pad+0xe0>)
     54a:	e01f      	b.n	58c <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     54c:	2000      	movs	r0, #0
     54e:	e01d      	b.n	58c <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     550:	4819      	ldr	r0, [pc, #100]	; (5b8 <_sercom_get_default_pad+0xe4>)
     552:	e01b      	b.n	58c <_sercom_get_default_pad+0xb8>
     554:	4819      	ldr	r0, [pc, #100]	; (5bc <_sercom_get_default_pad+0xe8>)
     556:	e019      	b.n	58c <_sercom_get_default_pad+0xb8>
     558:	2901      	cmp	r1, #1
     55a:	d016      	beq.n	58a <_sercom_get_default_pad+0xb6>
     55c:	2900      	cmp	r1, #0
     55e:	d004      	beq.n	56a <_sercom_get_default_pad+0x96>
     560:	2902      	cmp	r1, #2
     562:	d006      	beq.n	572 <_sercom_get_default_pad+0x9e>
     564:	2903      	cmp	r1, #3
     566:	d006      	beq.n	576 <_sercom_get_default_pad+0xa2>
     568:	e001      	b.n	56e <_sercom_get_default_pad+0x9a>
     56a:	4815      	ldr	r0, [pc, #84]	; (5c0 <_sercom_get_default_pad+0xec>)
     56c:	e00e      	b.n	58c <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     56e:	2000      	movs	r0, #0
     570:	e00c      	b.n	58c <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     572:	4814      	ldr	r0, [pc, #80]	; (5c4 <_sercom_get_default_pad+0xf0>)
     574:	e00a      	b.n	58c <_sercom_get_default_pad+0xb8>
     576:	4814      	ldr	r0, [pc, #80]	; (5c8 <_sercom_get_default_pad+0xf4>)
     578:	e008      	b.n	58c <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     57a:	2000      	movs	r0, #0
     57c:	e006      	b.n	58c <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     57e:	4813      	ldr	r0, [pc, #76]	; (5cc <_sercom_get_default_pad+0xf8>)
     580:	e004      	b.n	58c <_sercom_get_default_pad+0xb8>
     582:	4813      	ldr	r0, [pc, #76]	; (5d0 <_sercom_get_default_pad+0xfc>)
     584:	e002      	b.n	58c <_sercom_get_default_pad+0xb8>
     586:	4813      	ldr	r0, [pc, #76]	; (5d4 <_sercom_get_default_pad+0x100>)
     588:	e000      	b.n	58c <_sercom_get_default_pad+0xb8>
     58a:	4813      	ldr	r0, [pc, #76]	; (5d8 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
     58c:	4770      	bx	lr
     58e:	46c0      	nop			; (mov r8, r8)
     590:	42000c00 	.word	0x42000c00
     594:	42000800 	.word	0x42000800
     598:	42001000 	.word	0x42001000
     59c:	42001400 	.word	0x42001400
     5a0:	00040003 	.word	0x00040003
     5a4:	00060003 	.word	0x00060003
     5a8:	00070003 	.word	0x00070003
     5ac:	001e0003 	.word	0x001e0003
     5b0:	001f0003 	.word	0x001f0003
     5b4:	00080003 	.word	0x00080003
     5b8:	000a0003 	.word	0x000a0003
     5bc:	000b0003 	.word	0x000b0003
     5c0:	00100003 	.word	0x00100003
     5c4:	00120003 	.word	0x00120003
     5c8:	00130003 	.word	0x00130003
     5cc:	00050003 	.word	0x00050003
     5d0:	00010003 	.word	0x00010003
     5d4:	00090003 	.word	0x00090003
     5d8:	00110003 	.word	0x00110003

000005dc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     5dc:	b570      	push	{r4, r5, r6, lr}
     5de:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     5e0:	4a0e      	ldr	r2, [pc, #56]	; (61c <_sercom_get_sercom_inst_index+0x40>)
     5e2:	4669      	mov	r1, sp
     5e4:	ca70      	ldmia	r2!, {r4, r5, r6}
     5e6:	c170      	stmia	r1!, {r4, r5, r6}
     5e8:	6812      	ldr	r2, [r2, #0]
     5ea:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     5ec:	1c03      	adds	r3, r0, #0
     5ee:	9a00      	ldr	r2, [sp, #0]
     5f0:	4282      	cmp	r2, r0
     5f2:	d00f      	beq.n	614 <_sercom_get_sercom_inst_index+0x38>
     5f4:	9c01      	ldr	r4, [sp, #4]
     5f6:	4284      	cmp	r4, r0
     5f8:	d008      	beq.n	60c <_sercom_get_sercom_inst_index+0x30>
     5fa:	9d02      	ldr	r5, [sp, #8]
     5fc:	4285      	cmp	r5, r0
     5fe:	d007      	beq.n	610 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     600:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     602:	9e03      	ldr	r6, [sp, #12]
     604:	429e      	cmp	r6, r3
     606:	d107      	bne.n	618 <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     608:	2003      	movs	r0, #3
     60a:	e004      	b.n	616 <_sercom_get_sercom_inst_index+0x3a>
     60c:	2001      	movs	r0, #1
     60e:	e002      	b.n	616 <_sercom_get_sercom_inst_index+0x3a>
     610:	2002      	movs	r0, #2
     612:	e000      	b.n	616 <_sercom_get_sercom_inst_index+0x3a>
     614:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     616:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     618:	b004      	add	sp, #16
     61a:	bd70      	pop	{r4, r5, r6, pc}
     61c:	00001728 	.word	0x00001728

00000620 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     620:	b5f0      	push	{r4, r5, r6, r7, lr}
     622:	4647      	mov	r7, r8
     624:	b480      	push	{r7}
     626:	b088      	sub	sp, #32
     628:	1c05      	adds	r5, r0, #0
     62a:	1c0c      	adds	r4, r1, #0
     62c:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     62e:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     630:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
     632:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     634:	079a      	lsls	r2, r3, #30
     636:	d500      	bpl.n	63a <spi_init+0x1a>
     638:	e0df      	b.n	7fa <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     63a:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     63c:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     63e:	07da      	lsls	r2, r3, #31
     640:	d500      	bpl.n	644 <spi_init+0x24>
     642:	e0da      	b.n	7fa <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     644:	1c08      	adds	r0, r1, #0
     646:	4b6f      	ldr	r3, [pc, #444]	; (804 <spi_init+0x1e4>)
     648:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     64a:	4b6f      	ldr	r3, [pc, #444]	; (808 <spi_init+0x1e8>)
     64c:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     64e:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     650:	2701      	movs	r7, #1
     652:	4097      	lsls	r7, r2
     654:	1c3a      	adds	r2, r7, #0
     656:	430a      	orrs	r2, r1
     658:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     65a:	a907      	add	r1, sp, #28
     65c:	2724      	movs	r7, #36	; 0x24
     65e:	5df3      	ldrb	r3, [r6, r7]
     660:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     662:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     664:	b2c0      	uxtb	r0, r0
     666:	4680      	mov	r8, r0
     668:	4b68      	ldr	r3, [pc, #416]	; (80c <spi_init+0x1ec>)
     66a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     66c:	4640      	mov	r0, r8
     66e:	4b68      	ldr	r3, [pc, #416]	; (810 <spi_init+0x1f0>)
     670:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     672:	5df0      	ldrb	r0, [r6, r7]
     674:	2100      	movs	r1, #0
     676:	4b67      	ldr	r3, [pc, #412]	; (814 <spi_init+0x1f4>)
     678:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     67a:	7833      	ldrb	r3, [r6, #0]
     67c:	2b01      	cmp	r3, #1
     67e:	d103      	bne.n	688 <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     680:	6822      	ldr	r2, [r4, #0]
     682:	230c      	movs	r3, #12
     684:	4313      	orrs	r3, r2
     686:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     688:	7833      	ldrb	r3, [r6, #0]
     68a:	2b00      	cmp	r3, #0
     68c:	d000      	beq.n	690 <spi_init+0x70>
     68e:	e0b1      	b.n	7f4 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
     690:	6822      	ldr	r2, [r4, #0]
     692:	2308      	movs	r3, #8
     694:	4313      	orrs	r3, r2
     696:	6023      	str	r3, [r4, #0]
     698:	e0ac      	b.n	7f4 <spi_init+0x1d4>
     69a:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
     69c:	60d1      	str	r1, [r2, #12]
     69e:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
     6a0:	2b1c      	cmp	r3, #28
     6a2:	d1fa      	bne.n	69a <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
     6a4:	2300      	movs	r3, #0
     6a6:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
     6a8:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
     6aa:	2400      	movs	r4, #0
     6ac:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
     6ae:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
     6b0:	2336      	movs	r3, #54	; 0x36
     6b2:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
     6b4:	2337      	movs	r3, #55	; 0x37
     6b6:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
     6b8:	2338      	movs	r3, #56	; 0x38
     6ba:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
     6bc:	2303      	movs	r3, #3
     6be:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
     6c0:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
     6c2:	6828      	ldr	r0, [r5, #0]
     6c4:	4b4f      	ldr	r3, [pc, #316]	; (804 <spi_init+0x1e4>)
     6c6:	4798      	blx	r3
     6c8:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
     6ca:	4953      	ldr	r1, [pc, #332]	; (818 <spi_init+0x1f8>)
     6cc:	4b53      	ldr	r3, [pc, #332]	; (81c <spi_init+0x1fc>)
     6ce:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     6d0:	00bf      	lsls	r7, r7, #2
     6d2:	4b53      	ldr	r3, [pc, #332]	; (820 <spi_init+0x200>)
     6d4:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     6d6:	682f      	ldr	r7, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     6d8:	ab02      	add	r3, sp, #8
     6da:	2280      	movs	r2, #128	; 0x80
     6dc:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     6de:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     6e0:	2201      	movs	r2, #1
     6e2:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     6e4:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
     6e6:	7833      	ldrb	r3, [r6, #0]
     6e8:	2b00      	cmp	r3, #0
     6ea:	d102      	bne.n	6f2 <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     6ec:	2200      	movs	r2, #0
     6ee:	ab02      	add	r3, sp, #8
     6f0:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
     6f2:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     6f4:	9303      	str	r3, [sp, #12]
     6f6:	6af0      	ldr	r0, [r6, #44]	; 0x2c
     6f8:	9004      	str	r0, [sp, #16]
     6fa:	6b32      	ldr	r2, [r6, #48]	; 0x30
     6fc:	9205      	str	r2, [sp, #20]
     6fe:	6b73      	ldr	r3, [r6, #52]	; 0x34
     700:	9306      	str	r3, [sp, #24]
     702:	2400      	movs	r4, #0
     704:	b2e1      	uxtb	r1, r4
     706:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     708:	aa03      	add	r2, sp, #12
     70a:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     70c:	2800      	cmp	r0, #0
     70e:	d102      	bne.n	716 <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     710:	1c38      	adds	r0, r7, #0
     712:	4a44      	ldr	r2, [pc, #272]	; (824 <spi_init+0x204>)
     714:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     716:	1c43      	adds	r3, r0, #1
     718:	d006      	beq.n	728 <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     71a:	466a      	mov	r2, sp
     71c:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     71e:	0c00      	lsrs	r0, r0, #16
     720:	b2c0      	uxtb	r0, r0
     722:	a902      	add	r1, sp, #8
     724:	4b40      	ldr	r3, [pc, #256]	; (828 <spi_init+0x208>)
     726:	4798      	blx	r3
     728:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     72a:	2c04      	cmp	r4, #4
     72c:	d1ea      	bne.n	704 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     72e:	7833      	ldrb	r3, [r6, #0]
     730:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
     732:	7c33      	ldrb	r3, [r6, #16]
     734:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
     736:	7cb3      	ldrb	r3, [r6, #18]
     738:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     73a:	7d33      	ldrb	r3, [r6, #20]
     73c:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     73e:	2200      	movs	r2, #0
     740:	466b      	mov	r3, sp
     742:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     744:	7833      	ldrb	r3, [r6, #0]
     746:	2b01      	cmp	r3, #1
     748:	d114      	bne.n	774 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     74a:	6828      	ldr	r0, [r5, #0]
     74c:	4b2d      	ldr	r3, [pc, #180]	; (804 <spi_init+0x1e4>)
     74e:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     750:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     752:	b2c0      	uxtb	r0, r0
     754:	4b35      	ldr	r3, [pc, #212]	; (82c <spi_init+0x20c>)
     756:	4798      	blx	r3
     758:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     75a:	69b0      	ldr	r0, [r6, #24]
     75c:	466a      	mov	r2, sp
     75e:	3206      	adds	r2, #6
     760:	4b33      	ldr	r3, [pc, #204]	; (830 <spi_init+0x210>)
     762:	4798      	blx	r3
     764:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     766:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     768:	2b00      	cmp	r3, #0
     76a:	d146      	bne.n	7fa <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     76c:	466b      	mov	r3, sp
     76e:	3306      	adds	r3, #6
     770:	781b      	ldrb	r3, [r3, #0]
     772:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     774:	7833      	ldrb	r3, [r6, #0]
     776:	2b00      	cmp	r3, #0
     778:	d10f      	bne.n	79a <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
     77a:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
     77c:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     77e:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
     780:	7ff4      	ldrb	r4, [r6, #31]
     782:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     784:	7fb2      	ldrb	r2, [r6, #30]
     786:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     788:	4302      	orrs	r2, r0
     78a:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
     78c:	2220      	movs	r2, #32
     78e:	5cb2      	ldrb	r2, [r6, r2]
     790:	2a00      	cmp	r2, #0
     792:	d004      	beq.n	79e <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
     794:	2240      	movs	r2, #64	; 0x40
     796:	4313      	orrs	r3, r2
     798:	e001      	b.n	79e <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
     79a:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
     79c:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
     79e:	68b2      	ldr	r2, [r6, #8]
     7a0:	6870      	ldr	r0, [r6, #4]
     7a2:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     7a4:	68f0      	ldr	r0, [r6, #12]
     7a6:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     7a8:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
     7aa:	7c31      	ldrb	r1, [r6, #16]
     7ac:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     7ae:	7c71      	ldrb	r1, [r6, #17]
     7b0:	2900      	cmp	r1, #0
     7b2:	d103      	bne.n	7bc <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     7b4:	491f      	ldr	r1, [pc, #124]	; (834 <spi_init+0x214>)
     7b6:	7889      	ldrb	r1, [r1, #2]
     7b8:	0788      	lsls	r0, r1, #30
     7ba:	d501      	bpl.n	7c0 <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     7bc:	2180      	movs	r1, #128	; 0x80
     7be:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     7c0:	7cb1      	ldrb	r1, [r6, #18]
     7c2:	2900      	cmp	r1, #0
     7c4:	d002      	beq.n	7cc <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     7c6:	2180      	movs	r1, #128	; 0x80
     7c8:	0289      	lsls	r1, r1, #10
     7ca:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     7cc:	7cf1      	ldrb	r1, [r6, #19]
     7ce:	2900      	cmp	r1, #0
     7d0:	d002      	beq.n	7d8 <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     7d2:	2180      	movs	r1, #128	; 0x80
     7d4:	0089      	lsls	r1, r1, #2
     7d6:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     7d8:	7d31      	ldrb	r1, [r6, #20]
     7da:	2900      	cmp	r1, #0
     7dc:	d002      	beq.n	7e4 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     7de:	2180      	movs	r1, #128	; 0x80
     7e0:	0189      	lsls	r1, r1, #6
     7e2:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     7e4:	6839      	ldr	r1, [r7, #0]
     7e6:	430a      	orrs	r2, r1
     7e8:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     7ea:	687a      	ldr	r2, [r7, #4]
     7ec:	4313      	orrs	r3, r2
     7ee:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
     7f0:	2000      	movs	r0, #0
     7f2:	e002      	b.n	7fa <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     7f4:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
     7f6:	2100      	movs	r1, #0
     7f8:	e74f      	b.n	69a <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     7fa:	b008      	add	sp, #32
     7fc:	bc04      	pop	{r2}
     7fe:	4690      	mov	r8, r2
     800:	bdf0      	pop	{r4, r5, r6, r7, pc}
     802:	46c0      	nop			; (mov r8, r8)
     804:	000005dd 	.word	0x000005dd
     808:	40000400 	.word	0x40000400
     80c:	00001385 	.word	0x00001385
     810:	000012f9 	.word	0x000012f9
     814:	00000485 	.word	0x00000485
     818:	00000b41 	.word	0x00000b41
     81c:	00000d25 	.word	0x00000d25
     820:	200004a4 	.word	0x200004a4
     824:	000004d5 	.word	0x000004d5
     828:	00001461 	.word	0x00001461
     82c:	000013a1 	.word	0x000013a1
     830:	0000045d 	.word	0x0000045d
     834:	41002000 	.word	0x41002000

00000838 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     838:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     83a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     83c:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     83e:	2c01      	cmp	r4, #1
     840:	d16c      	bne.n	91c <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     842:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     844:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     846:	2c00      	cmp	r4, #0
     848:	d168      	bne.n	91c <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
     84a:	2a00      	cmp	r2, #0
     84c:	d057      	beq.n	8fe <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
     84e:	784b      	ldrb	r3, [r1, #1]
     850:	2b00      	cmp	r3, #0
     852:	d044      	beq.n	8de <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     854:	6802      	ldr	r2, [r0, #0]
     856:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
     858:	07dc      	lsls	r4, r3, #31
     85a:	d40f      	bmi.n	87c <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
     85c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     85e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     860:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     862:	2900      	cmp	r1, #0
     864:	d103      	bne.n	86e <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
     866:	095a      	lsrs	r2, r3, #5
     868:	01d2      	lsls	r2, r2, #7
     86a:	492d      	ldr	r1, [pc, #180]	; (920 <spi_select_slave+0xe8>)
     86c:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     86e:	211f      	movs	r1, #31
     870:	400b      	ands	r3, r1
     872:	2101      	movs	r1, #1
     874:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     876:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
     878:	2305      	movs	r3, #5
     87a:	e04f      	b.n	91c <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     87c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     87e:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     880:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     882:	2c00      	cmp	r4, #0
     884:	d103      	bne.n	88e <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
     886:	095a      	lsrs	r2, r3, #5
     888:	01d2      	lsls	r2, r2, #7
     88a:	4c25      	ldr	r4, [pc, #148]	; (920 <spi_select_slave+0xe8>)
     88c:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     88e:	241f      	movs	r4, #31
     890:	4023      	ands	r3, r4
     892:	2401      	movs	r4, #1
     894:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     896:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
     898:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     89a:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     89c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     89e:	07d4      	lsls	r4, r2, #31
     8a0:	d500      	bpl.n	8a4 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     8a2:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
     8a4:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     8a6:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     8a8:	2a00      	cmp	r2, #0
     8aa:	d137      	bne.n	91c <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     8ac:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     8ae:	2104      	movs	r1, #4
     8b0:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
     8b2:	420b      	tst	r3, r1
     8b4:	d0fc      	beq.n	8b0 <spi_select_slave+0x78>
     8b6:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     8b8:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     8ba:	074c      	lsls	r4, r1, #29
     8bc:	d52e      	bpl.n	91c <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     8be:	8b53      	ldrh	r3, [r2, #26]
     8c0:	0759      	lsls	r1, r3, #29
     8c2:	d503      	bpl.n	8cc <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     8c4:	8b51      	ldrh	r1, [r2, #26]
     8c6:	2304      	movs	r3, #4
     8c8:	430b      	orrs	r3, r1
     8ca:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     8cc:	7983      	ldrb	r3, [r0, #6]
     8ce:	2b01      	cmp	r3, #1
     8d0:	d102      	bne.n	8d8 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     8d2:	6a93      	ldr	r3, [r2, #40]	; 0x28
     8d4:	2300      	movs	r3, #0
     8d6:	e021      	b.n	91c <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     8d8:	6a93      	ldr	r3, [r2, #40]	; 0x28
     8da:	2300      	movs	r3, #0
     8dc:	e01e      	b.n	91c <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     8de:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     8e0:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     8e2:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     8e4:	2900      	cmp	r1, #0
     8e6:	d103      	bne.n	8f0 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
     8e8:	095a      	lsrs	r2, r3, #5
     8ea:	01d2      	lsls	r2, r2, #7
     8ec:	4c0c      	ldr	r4, [pc, #48]	; (920 <spi_select_slave+0xe8>)
     8ee:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     8f0:	211f      	movs	r1, #31
     8f2:	400b      	ands	r3, r1
     8f4:	2101      	movs	r1, #1
     8f6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     8f8:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     8fa:	2300      	movs	r3, #0
     8fc:	e00e      	b.n	91c <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
     8fe:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     900:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     902:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     904:	2900      	cmp	r1, #0
     906:	d103      	bne.n	910 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
     908:	095a      	lsrs	r2, r3, #5
     90a:	01d2      	lsls	r2, r2, #7
     90c:	4904      	ldr	r1, [pc, #16]	; (920 <spi_select_slave+0xe8>)
     90e:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     910:	211f      	movs	r1, #31
     912:	400b      	ands	r3, r1
     914:	2101      	movs	r1, #1
     916:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     918:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
     91a:	2300      	movs	r3, #0
}
     91c:	1c18      	adds	r0, r3, #0
     91e:	bd10      	pop	{r4, pc}
     920:	41004400 	.word	0x41004400

00000924 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
     924:	b5f0      	push	{r4, r5, r6, r7, lr}
     926:	465f      	mov	r7, fp
     928:	4656      	mov	r6, sl
     92a:	464d      	mov	r5, r9
     92c:	4644      	mov	r4, r8
     92e:	b4f0      	push	{r4, r5, r6, r7}
     930:	b083      	sub	sp, #12
     932:	1c04      	adds	r4, r0, #0
     934:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
     936:	2338      	movs	r3, #56	; 0x38
     938:	5cc0      	ldrb	r0, [r0, r3]
     93a:	b2c0      	uxtb	r0, r0
     93c:	2805      	cmp	r0, #5
     93e:	d100      	bne.n	942 <spi_write_buffer_wait+0x1e>
     940:	e0f1      	b.n	b26 <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     942:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
     944:	2a00      	cmp	r2, #0
     946:	d100      	bne.n	94a <spi_write_buffer_wait+0x26>
     948:	e0ed      	b.n	b26 <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
     94a:	7963      	ldrb	r3, [r4, #5]
     94c:	2b00      	cmp	r3, #0
     94e:	d105      	bne.n	95c <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     950:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     952:	7e18      	ldrb	r0, [r3, #24]
     954:	0782      	lsls	r2, r0, #30
     956:	d501      	bpl.n	95c <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     958:	2002      	movs	r0, #2
     95a:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
     95c:	4655      	mov	r5, sl
     95e:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     960:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     962:	2602      	movs	r6, #2
     964:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     966:	2704      	movs	r7, #4
     968:	46bb      	mov	fp, r7
     96a:	e08f      	b.n	a8c <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
     96c:	7962      	ldrb	r2, [r4, #5]
     96e:	2a00      	cmp	r2, #0
     970:	d001      	beq.n	976 <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     972:	6826      	ldr	r6, [r4, #0]
     974:	e016      	b.n	9a4 <spi_write_buffer_wait+0x80>
     976:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     978:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
     97a:	421e      	tst	r6, r3
     97c:	d106      	bne.n	98c <spi_write_buffer_wait+0x68>
     97e:	4e6d      	ldr	r6, [pc, #436]	; (b34 <spi_write_buffer_wait+0x210>)
     980:	7e17      	ldrb	r7, [r2, #24]
     982:	421f      	tst	r7, r3
     984:	d102      	bne.n	98c <spi_write_buffer_wait+0x68>
     986:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     988:	2e00      	cmp	r6, #0
     98a:	d1f9      	bne.n	980 <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     98c:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
     98e:	4667      	mov	r7, ip
     990:	423e      	tst	r6, r7
     992:	d003      	beq.n	99c <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     994:	2302      	movs	r3, #2
     996:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
     998:	2004      	movs	r0, #4
     99a:	e0c4      	b.n	b26 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     99c:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
     99e:	421a      	tst	r2, r3
     9a0:	d1e7      	bne.n	972 <spi_write_buffer_wait+0x4e>
     9a2:	e0b3      	b.n	b0c <spi_write_buffer_wait+0x1e8>
     9a4:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
     9a6:	421a      	tst	r2, r3
     9a8:	d0fc      	beq.n	9a4 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
     9aa:	1c42      	adds	r2, r0, #1
     9ac:	b292      	uxth	r2, r2
     9ae:	4690      	mov	r8, r2
     9b0:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     9b2:	79a2      	ldrb	r2, [r4, #6]
     9b4:	2a01      	cmp	r2, #1
     9b6:	d001      	beq.n	9bc <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
     9b8:	4640      	mov	r0, r8
     9ba:	e005      	b.n	9c8 <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
     9bc:	3002      	adds	r0, #2
     9be:	b280      	uxth	r0, r0
     9c0:	4642      	mov	r2, r8
     9c2:	5c8a      	ldrb	r2, [r1, r2]
     9c4:	0212      	lsls	r2, r2, #8
     9c6:	4317      	orrs	r7, r2
     9c8:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     9ca:	421a      	tst	r2, r3
     9cc:	d002      	beq.n	9d4 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     9ce:	05ff      	lsls	r7, r7, #23
     9d0:	0dff      	lsrs	r7, r7, #23
     9d2:	62b7      	str	r7, [r6, #40]	; 0x28
     9d4:	1e6a      	subs	r2, r5, #1
     9d6:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
     9d8:	79e2      	ldrb	r2, [r4, #7]
     9da:	2a00      	cmp	r2, #0
     9dc:	d101      	bne.n	9e2 <spi_write_buffer_wait+0xbe>
     9de:	1c35      	adds	r5, r6, #0
     9e0:	e056      	b.n	a90 <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
     9e2:	7962      	ldrb	r2, [r4, #5]
     9e4:	2a00      	cmp	r2, #0
     9e6:	d137      	bne.n	a58 <spi_write_buffer_wait+0x134>
     9e8:	4a53      	ldr	r2, [pc, #332]	; (b38 <spi_write_buffer_wait+0x214>)
     9ea:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     9ec:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     9ee:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
     9f0:	421f      	tst	r7, r3
     9f2:	d01c      	beq.n	a2e <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
     9f4:	1c47      	adds	r7, r0, #1
     9f6:	b2bf      	uxth	r7, r7
     9f8:	46b9      	mov	r9, r7
     9fa:	9901      	ldr	r1, [sp, #4]
     9fc:	5c09      	ldrb	r1, [r1, r0]
     9fe:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     a00:	79a7      	ldrb	r7, [r4, #6]
     a02:	2f01      	cmp	r7, #1
     a04:	d001      	beq.n	a0a <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
     a06:	4648      	mov	r0, r9
     a08:	e008      	b.n	a1c <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
     a0a:	3002      	adds	r0, #2
     a0c:	b280      	uxth	r0, r0
     a0e:	9901      	ldr	r1, [sp, #4]
     a10:	464f      	mov	r7, r9
     a12:	5dc9      	ldrb	r1, [r1, r7]
     a14:	0209      	lsls	r1, r1, #8
     a16:	4647      	mov	r7, r8
     a18:	430f      	orrs	r7, r1
     a1a:	46b8      	mov	r8, r7
     a1c:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     a1e:	421f      	tst	r7, r3
     a20:	d003      	beq.n	a2a <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     a22:	4647      	mov	r7, r8
     a24:	05f9      	lsls	r1, r7, #23
     a26:	0dcf      	lsrs	r7, r1, #23
     a28:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
     a2a:	3d01      	subs	r5, #1
     a2c:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     a2e:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     a30:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
     a32:	4659      	mov	r1, fp
     a34:	420f      	tst	r7, r1
     a36:	d102      	bne.n	a3e <spi_write_buffer_wait+0x11a>
     a38:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     a3a:	2a00      	cmp	r2, #0
     a3c:	d1d6      	bne.n	9ec <spi_write_buffer_wait+0xc8>
     a3e:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     a40:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
     a42:	4667      	mov	r7, ip
     a44:	423a      	tst	r2, r7
     a46:	d003      	beq.n	a50 <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     a48:	2302      	movs	r3, #2
     a4a:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
     a4c:	2004      	movs	r0, #4
     a4e:	e06a      	b.n	b26 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     a50:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
     a52:	465e      	mov	r6, fp
     a54:	4232      	tst	r2, r6
     a56:	d05b      	beq.n	b10 <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     a58:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     a5a:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
     a5c:	465f      	mov	r7, fp
     a5e:	423a      	tst	r2, r7
     a60:	d0fb      	beq.n	a5a <spi_write_buffer_wait+0x136>
     a62:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     a64:	423a      	tst	r2, r7
     a66:	d00d      	beq.n	a84 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     a68:	8b72      	ldrh	r2, [r6, #26]
     a6a:	423a      	tst	r2, r7
     a6c:	d004      	beq.n	a78 <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     a6e:	8b72      	ldrh	r2, [r6, #26]
     a70:	2704      	movs	r7, #4
     a72:	433a      	orrs	r2, r7
     a74:	b292      	uxth	r2, r2
     a76:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     a78:	79a2      	ldrb	r2, [r4, #6]
     a7a:	2a01      	cmp	r2, #1
     a7c:	d101      	bne.n	a82 <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     a7e:	6ab2      	ldr	r2, [r6, #40]	; 0x28
     a80:	e000      	b.n	a84 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     a82:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
     a84:	4652      	mov	r2, sl
     a86:	3a01      	subs	r2, #1
     a88:	b292      	uxth	r2, r2
     a8a:	4692      	mov	sl, r2
     a8c:	3d01      	subs	r5, #1
     a8e:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
     a90:	4a2a      	ldr	r2, [pc, #168]	; (b3c <spi_write_buffer_wait+0x218>)
     a92:	4295      	cmp	r5, r2
     a94:	d000      	beq.n	a98 <spi_write_buffer_wait+0x174>
     a96:	e769      	b.n	96c <spi_write_buffer_wait+0x48>
     a98:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
     a9a:	7963      	ldrb	r3, [r4, #5]
     a9c:	2b01      	cmp	r3, #1
     a9e:	d105      	bne.n	aac <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     aa0:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     aa2:	2202      	movs	r2, #2
     aa4:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
     aa6:	4213      	tst	r3, r2
     aa8:	d0fc      	beq.n	aa4 <spi_write_buffer_wait+0x180>
     aaa:	e033      	b.n	b14 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
     aac:	2b00      	cmp	r3, #0
     aae:	d133      	bne.n	b18 <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
     ab0:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
     ab2:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
     ab4:	2b00      	cmp	r3, #0
     ab6:	d036      	beq.n	b26 <spi_write_buffer_wait+0x202>
			while (flush_length) {
     ab8:	2900      	cmp	r1, #0
     aba:	d02f      	beq.n	b1c <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     abc:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
     abe:	4e1d      	ldr	r6, [pc, #116]	; (b34 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     ac0:	2704      	movs	r7, #4
     ac2:	4650      	mov	r0, sl
     ac4:	e01c      	b.n	b00 <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     ac6:	7e0a      	ldrb	r2, [r1, #24]
     ac8:	422a      	tst	r2, r5
     aca:	d102      	bne.n	ad2 <spi_write_buffer_wait+0x1ae>
     acc:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     ace:	2b00      	cmp	r3, #0
     ad0:	d1f9      	bne.n	ac6 <spi_write_buffer_wait+0x1a2>
     ad2:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
     ad4:	422b      	tst	r3, r5
     ad6:	d023      	beq.n	b20 <spi_write_buffer_wait+0x1fc>
     ad8:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     ada:	422b      	tst	r3, r5
     adc:	d00c      	beq.n	af8 <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     ade:	8b4b      	ldrh	r3, [r1, #26]
     ae0:	422b      	tst	r3, r5
     ae2:	d003      	beq.n	aec <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     ae4:	8b4b      	ldrh	r3, [r1, #26]
     ae6:	433b      	orrs	r3, r7
     ae8:	b29b      	uxth	r3, r3
     aea:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     aec:	79a3      	ldrb	r3, [r4, #6]
     aee:	2b01      	cmp	r3, #1
     af0:	d101      	bne.n	af6 <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     af2:	6a8b      	ldr	r3, [r1, #40]	; 0x28
     af4:	e000      	b.n	af8 <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     af6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
     af8:	3801      	subs	r0, #1
     afa:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
     afc:	2800      	cmp	r0, #0
     afe:	d011      	beq.n	b24 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b00:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     b02:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
     b04:	422b      	tst	r3, r5
     b06:	d1e4      	bne.n	ad2 <spi_write_buffer_wait+0x1ae>
     b08:	1c33      	adds	r3, r6, #0
     b0a:	e7dc      	b.n	ac6 <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
     b0c:	2012      	movs	r0, #18
     b0e:	e00a      	b.n	b26 <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
     b10:	2012      	movs	r0, #18
     b12:	e008      	b.n	b26 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
     b14:	2000      	movs	r0, #0
     b16:	e006      	b.n	b26 <spi_write_buffer_wait+0x202>
     b18:	2000      	movs	r0, #0
     b1a:	e004      	b.n	b26 <spi_write_buffer_wait+0x202>
     b1c:	2000      	movs	r0, #0
     b1e:	e002      	b.n	b26 <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
     b20:	2012      	movs	r0, #18
     b22:	e000      	b.n	b26 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
     b24:	2000      	movs	r0, #0
}
     b26:	b003      	add	sp, #12
     b28:	bc3c      	pop	{r2, r3, r4, r5}
     b2a:	4690      	mov	r8, r2
     b2c:	4699      	mov	r9, r3
     b2e:	46a2      	mov	sl, r4
     b30:	46ab      	mov	fp, r5
     b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b34:	00002710 	.word	0x00002710
     b38:	00002711 	.word	0x00002711
     b3c:	0000ffff 	.word	0x0000ffff

00000b40 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
     b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
     b42:	0080      	lsls	r0, r0, #2
     b44:	4b74      	ldr	r3, [pc, #464]	; (d18 <_spi_interrupt_handler+0x1d8>)
     b46:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     b48:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
     b4a:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
     b4c:	5ce3      	ldrb	r3, [r4, r3]
     b4e:	2237      	movs	r2, #55	; 0x37
     b50:	5ca7      	ldrb	r7, [r4, r2]
     b52:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
     b54:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
     b56:	7dae      	ldrb	r6, [r5, #22]
     b58:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
     b5a:	07f1      	lsls	r1, r6, #31
     b5c:	d549      	bpl.n	bf2 <_spi_interrupt_handler+0xb2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     b5e:	7963      	ldrb	r3, [r4, #5]
     b60:	2b01      	cmp	r3, #1
     b62:	d116      	bne.n	b92 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
     b64:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     b66:	2b00      	cmp	r3, #0
     b68:	d10f      	bne.n	b8a <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
     b6a:	4b6c      	ldr	r3, [pc, #432]	; (d1c <_spi_interrupt_handler+0x1dc>)
     b6c:	881b      	ldrh	r3, [r3, #0]
     b6e:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
     b70:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     b72:	3b01      	subs	r3, #1
     b74:	b29b      	uxth	r3, r3
     b76:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
     b78:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     b7a:	b29b      	uxth	r3, r3
     b7c:	2b00      	cmp	r3, #0
     b7e:	d101      	bne.n	b84 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     b80:	2301      	movs	r3, #1
     b82:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
     b84:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
     b86:	2b01      	cmp	r3, #1
     b88:	d103      	bne.n	b92 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
     b8a:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
     b8c:	2b00      	cmp	r3, #0
     b8e:	d105      	bne.n	b9c <_spi_interrupt_handler+0x5c>
     b90:	e02f      	b.n	bf2 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
     b92:	2b00      	cmp	r3, #0
     b94:	d12d      	bne.n	bf2 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
     b96:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
     b98:	2b00      	cmp	r3, #0
     b9a:	d02a      	beq.n	bf2 <_spi_interrupt_handler+0xb2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     b9c:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
     b9e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     ba0:	7819      	ldrb	r1, [r3, #0]
     ba2:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
     ba4:	1c58      	adds	r0, r3, #1
     ba6:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     ba8:	79a0      	ldrb	r0, [r4, #6]
     baa:	2801      	cmp	r0, #1
     bac:	d104      	bne.n	bb8 <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
     bae:	7858      	ldrb	r0, [r3, #1]
     bb0:	0200      	lsls	r0, r0, #8
     bb2:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
     bb4:	3302      	adds	r3, #2
     bb6:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
     bb8:	05cb      	lsls	r3, r1, #23
     bba:	0ddb      	lsrs	r3, r3, #23
     bbc:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
     bbe:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     bc0:	3b01      	subs	r3, #1
     bc2:	b29b      	uxth	r3, r3
     bc4:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
     bc6:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     bc8:	b29b      	uxth	r3, r3
     bca:	2b00      	cmp	r3, #0
     bcc:	d111      	bne.n	bf2 <_spi_interrupt_handler+0xb2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     bce:	2301      	movs	r3, #1
     bd0:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
     bd2:	7a63      	ldrb	r3, [r4, #9]
     bd4:	2b01      	cmp	r3, #1
     bd6:	d10c      	bne.n	bf2 <_spi_interrupt_handler+0xb2>
     bd8:	79e3      	ldrb	r3, [r4, #7]
     bda:	2b00      	cmp	r3, #0
     bdc:	d109      	bne.n	bf2 <_spi_interrupt_handler+0xb2>
						!(module->receiver_enabled)) {
					/* Buffer sent with receiver disabled */
					module->dir = SPI_DIRECTION_IDLE;
     bde:	2303      	movs	r3, #3
     be0:	7263      	strb	r3, [r4, #9]
					module->status = STATUS_OK;
     be2:	2200      	movs	r2, #0
     be4:	2338      	movs	r3, #56	; 0x38
     be6:	54e2      	strb	r2, [r4, r3]
					/* Run callback if registered and enabled */
					if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
     be8:	07fa      	lsls	r2, r7, #31
     bea:	d502      	bpl.n	bf2 <_spi_interrupt_handler+0xb2>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
									(module);
     bec:	1c20      	adds	r0, r4, #0
     bee:	68e3      	ldr	r3, [r4, #12]
     bf0:	4798      	blx	r3
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
     bf2:	0771      	lsls	r1, r6, #29
     bf4:	d561      	bpl.n	cba <_spi_interrupt_handler+0x17a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     bf6:	8b6b      	ldrh	r3, [r5, #26]
     bf8:	075a      	lsls	r2, r3, #29
     bfa:	d514      	bpl.n	c26 <_spi_interrupt_handler+0xe6>
			if (module->dir != SPI_DIRECTION_WRITE) {
     bfc:	7a63      	ldrb	r3, [r4, #9]
     bfe:	2b01      	cmp	r3, #1
     c00:	d00b      	beq.n	c1a <_spi_interrupt_handler+0xda>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
     c02:	221e      	movs	r2, #30
     c04:	2338      	movs	r3, #56	; 0x38
     c06:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
     c08:	2303      	movs	r3, #3
     c0a:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
     c0c:	2305      	movs	r3, #5
     c0e:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
     c10:	073b      	lsls	r3, r7, #28
     c12:	d502      	bpl.n	c1a <_spi_interrupt_handler+0xda>
					(module->callback[SPI_CALLBACK_ERROR])(module);
     c14:	1c20      	adds	r0, r4, #0
     c16:	69a1      	ldr	r1, [r4, #24]
     c18:	4788      	blx	r1
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
     c1a:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     c1c:	8b6a      	ldrh	r2, [r5, #26]
     c1e:	2304      	movs	r3, #4
     c20:	4313      	orrs	r3, r2
     c22:	836b      	strh	r3, [r5, #26]
     c24:	e049      	b.n	cba <_spi_interrupt_handler+0x17a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
     c26:	7a63      	ldrb	r3, [r4, #9]
     c28:	2b01      	cmp	r3, #1
     c2a:	d116      	bne.n	c5a <_spi_interrupt_handler+0x11a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     c2c:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
     c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
     c30:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     c32:	3b01      	subs	r3, #1
     c34:	b29b      	uxth	r3, r3
     c36:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
     c38:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     c3a:	b29b      	uxth	r3, r3
     c3c:	2b00      	cmp	r3, #0
     c3e:	d13c      	bne.n	cba <_spi_interrupt_handler+0x17a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
     c40:	2304      	movs	r3, #4
     c42:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
     c44:	2200      	movs	r2, #0
     c46:	2338      	movs	r3, #56	; 0x38
     c48:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
     c4a:	2303      	movs	r3, #3
     c4c:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
     c4e:	07fa      	lsls	r2, r7, #31
     c50:	d533      	bpl.n	cba <_spi_interrupt_handler+0x17a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
     c52:	1c20      	adds	r0, r4, #0
     c54:	68e3      	ldr	r3, [r4, #12]
     c56:	4798      	blx	r3
     c58:	e02f      	b.n	cba <_spi_interrupt_handler+0x17a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     c5a:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
     c5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     c5e:	05d2      	lsls	r2, r2, #23
     c60:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
     c62:	b2d3      	uxtb	r3, r2
     c64:	6aa1      	ldr	r1, [r4, #40]	; 0x28
     c66:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
     c68:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     c6a:	1c59      	adds	r1, r3, #1
     c6c:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     c6e:	79a1      	ldrb	r1, [r4, #6]
     c70:	2901      	cmp	r1, #1
     c72:	d104      	bne.n	c7e <_spi_interrupt_handler+0x13e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
     c74:	0a12      	lsrs	r2, r2, #8
     c76:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
     c78:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     c7a:	3301      	adds	r3, #1
     c7c:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
     c7e:	8e23      	ldrh	r3, [r4, #48]	; 0x30
     c80:	3b01      	subs	r3, #1
     c82:	b29b      	uxth	r3, r3
     c84:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
     c86:	8e23      	ldrh	r3, [r4, #48]	; 0x30
     c88:	b29b      	uxth	r3, r3
     c8a:	2b00      	cmp	r3, #0
     c8c:	d115      	bne.n	cba <_spi_interrupt_handler+0x17a>
					module->status = STATUS_OK;
     c8e:	2200      	movs	r2, #0
     c90:	2338      	movs	r3, #56	; 0x38
     c92:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
     c94:	2304      	movs	r3, #4
     c96:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
     c98:	7a63      	ldrb	r3, [r4, #9]
     c9a:	2b02      	cmp	r3, #2
     c9c:	d105      	bne.n	caa <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
     c9e:	077a      	lsls	r2, r7, #29
     ca0:	d50b      	bpl.n	cba <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
     ca2:	1c20      	adds	r0, r4, #0
     ca4:	6963      	ldr	r3, [r4, #20]
     ca6:	4798      	blx	r3
     ca8:	e007      	b.n	cba <_spi_interrupt_handler+0x17a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
     caa:	7a63      	ldrb	r3, [r4, #9]
     cac:	2b00      	cmp	r3, #0
     cae:	d104      	bne.n	cba <_spi_interrupt_handler+0x17a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
     cb0:	07b9      	lsls	r1, r7, #30
     cb2:	d502      	bpl.n	cba <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
     cb4:	1c20      	adds	r0, r4, #0
     cb6:	6922      	ldr	r2, [r4, #16]
     cb8:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
     cba:	07b3      	lsls	r3, r6, #30
     cbc:	d513      	bpl.n	ce6 <_spi_interrupt_handler+0x1a6>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
     cbe:	7963      	ldrb	r3, [r4, #5]
     cc0:	2b00      	cmp	r3, #0
     cc2:	d110      	bne.n	ce6 <_spi_interrupt_handler+0x1a6>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
     cc4:	2307      	movs	r3, #7
     cc6:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     cc8:	2302      	movs	r3, #2
     cca:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
     ccc:	2303      	movs	r3, #3
     cce:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
     cd0:	2300      	movs	r3, #0
     cd2:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
     cd4:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
     cd6:	2338      	movs	r3, #56	; 0x38
     cd8:	2200      	movs	r2, #0
     cda:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
     cdc:	06f9      	lsls	r1, r7, #27
     cde:	d502      	bpl.n	ce6 <_spi_interrupt_handler+0x1a6>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
     ce0:	1c20      	adds	r0, r4, #0
     ce2:	69e2      	ldr	r2, [r4, #28]
     ce4:	4790      	blx	r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
     ce6:	0733      	lsls	r3, r6, #28
     ce8:	d50a      	bpl.n	d00 <_spi_interrupt_handler+0x1c0>
			if (module->mode == SPI_MODE_SLAVE) {
     cea:	7963      	ldrb	r3, [r4, #5]
     cec:	2b00      	cmp	r3, #0
     cee:	d107      	bne.n	d00 <_spi_interrupt_handler+0x1c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
     cf0:	2308      	movs	r3, #8
     cf2:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
     cf4:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
     cf6:	06b9      	lsls	r1, r7, #26
     cf8:	d502      	bpl.n	d00 <_spi_interrupt_handler+0x1c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
     cfa:	1c20      	adds	r0, r4, #0
     cfc:	6a22      	ldr	r2, [r4, #32]
     cfe:	4790      	blx	r2
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
     d00:	09f6      	lsrs	r6, r6, #7
     d02:	d007      	beq.n	d14 <_spi_interrupt_handler+0x1d4>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
     d04:	2380      	movs	r3, #128	; 0x80
     d06:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
     d08:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
     d0a:	067b      	lsls	r3, r7, #25
     d0c:	d502      	bpl.n	d14 <_spi_interrupt_handler+0x1d4>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
     d0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
     d10:	1c20      	adds	r0, r4, #0
     d12:	4798      	blx	r3
		}
	}
#  endif
}
     d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d16:	46c0      	nop			; (mov r8, r8)
     d18:	200004a4 	.word	0x200004a4
     d1c:	200004a0 	.word	0x200004a0

00000d20 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     d20:	4770      	bx	lr
     d22:	46c0      	nop			; (mov r8, r8)

00000d24 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     d24:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
     d26:	4b0b      	ldr	r3, [pc, #44]	; (d54 <_sercom_set_handler+0x30>)
     d28:	781b      	ldrb	r3, [r3, #0]
     d2a:	2b00      	cmp	r3, #0
     d2c:	d10e      	bne.n	d4c <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     d2e:	4c0a      	ldr	r4, [pc, #40]	; (d58 <_sercom_set_handler+0x34>)
     d30:	4d0a      	ldr	r5, [pc, #40]	; (d5c <_sercom_set_handler+0x38>)
     d32:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
     d34:	4b0a      	ldr	r3, [pc, #40]	; (d60 <_sercom_set_handler+0x3c>)
     d36:	2200      	movs	r2, #0
     d38:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     d3a:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
     d3c:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     d3e:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
     d40:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     d42:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
     d44:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
     d46:	2201      	movs	r2, #1
     d48:	4b02      	ldr	r3, [pc, #8]	; (d54 <_sercom_set_handler+0x30>)
     d4a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     d4c:	0080      	lsls	r0, r0, #2
     d4e:	4b02      	ldr	r3, [pc, #8]	; (d58 <_sercom_set_handler+0x34>)
     d50:	50c1      	str	r1, [r0, r3]
}
     d52:	bd30      	pop	{r4, r5, pc}
     d54:	2000002c 	.word	0x2000002c
     d58:	20000030 	.word	0x20000030
     d5c:	00000d21 	.word	0x00000d21
     d60:	200004a4 	.word	0x200004a4

00000d64 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     d64:	b530      	push	{r4, r5, lr}
     d66:	b083      	sub	sp, #12
     d68:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     d6a:	ac01      	add	r4, sp, #4
     d6c:	1c20      	adds	r0, r4, #0
     d6e:	4905      	ldr	r1, [pc, #20]	; (d84 <_sercom_get_interrupt_vector+0x20>)
     d70:	2204      	movs	r2, #4
     d72:	4b05      	ldr	r3, [pc, #20]	; (d88 <_sercom_get_interrupt_vector+0x24>)
     d74:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     d76:	1c28      	adds	r0, r5, #0
     d78:	4b04      	ldr	r3, [pc, #16]	; (d8c <_sercom_get_interrupt_vector+0x28>)
     d7a:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     d7c:	5620      	ldrsb	r0, [r4, r0]
}
     d7e:	b003      	add	sp, #12
     d80:	bd30      	pop	{r4, r5, pc}
     d82:	46c0      	nop			; (mov r8, r8)
     d84:	00001738 	.word	0x00001738
     d88:	00001705 	.word	0x00001705
     d8c:	000005dd 	.word	0x000005dd

00000d90 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     d90:	b508      	push	{r3, lr}
     d92:	4b02      	ldr	r3, [pc, #8]	; (d9c <SERCOM0_Handler+0xc>)
     d94:	681b      	ldr	r3, [r3, #0]
     d96:	2000      	movs	r0, #0
     d98:	4798      	blx	r3
     d9a:	bd08      	pop	{r3, pc}
     d9c:	20000030 	.word	0x20000030

00000da0 <SERCOM1_Handler>:
     da0:	b508      	push	{r3, lr}
     da2:	4b02      	ldr	r3, [pc, #8]	; (dac <SERCOM1_Handler+0xc>)
     da4:	685b      	ldr	r3, [r3, #4]
     da6:	2001      	movs	r0, #1
     da8:	4798      	blx	r3
     daa:	bd08      	pop	{r3, pc}
     dac:	20000030 	.word	0x20000030

00000db0 <SERCOM2_Handler>:
     db0:	b508      	push	{r3, lr}
     db2:	4b02      	ldr	r3, [pc, #8]	; (dbc <SERCOM2_Handler+0xc>)
     db4:	689b      	ldr	r3, [r3, #8]
     db6:	2002      	movs	r0, #2
     db8:	4798      	blx	r3
     dba:	bd08      	pop	{r3, pc}
     dbc:	20000030 	.word	0x20000030

00000dc0 <SERCOM3_Handler>:
     dc0:	b508      	push	{r3, lr}
     dc2:	4b02      	ldr	r3, [pc, #8]	; (dcc <SERCOM3_Handler+0xc>)
     dc4:	68db      	ldr	r3, [r3, #12]
     dc6:	2003      	movs	r0, #3
     dc8:	4798      	blx	r3
     dca:	bd08      	pop	{r3, pc}
     dcc:	20000030 	.word	0x20000030

00000dd0 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     dd0:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     dd2:	2000      	movs	r0, #0
     dd4:	4b08      	ldr	r3, [pc, #32]	; (df8 <delay_init+0x28>)
     dd6:	4798      	blx	r3
	cycles_per_ms /= 1000;
     dd8:	4c08      	ldr	r4, [pc, #32]	; (dfc <delay_init+0x2c>)
     dda:	21fa      	movs	r1, #250	; 0xfa
     ddc:	0089      	lsls	r1, r1, #2
     dde:	47a0      	blx	r4
     de0:	4b07      	ldr	r3, [pc, #28]	; (e00 <delay_init+0x30>)
     de2:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     de4:	21fa      	movs	r1, #250	; 0xfa
     de6:	0089      	lsls	r1, r1, #2
     de8:	47a0      	blx	r4
     dea:	4b06      	ldr	r3, [pc, #24]	; (e04 <delay_init+0x34>)
     dec:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     dee:	2205      	movs	r2, #5
     df0:	4b05      	ldr	r3, [pc, #20]	; (e08 <delay_init+0x38>)
     df2:	601a      	str	r2, [r3, #0]
}
     df4:	bd10      	pop	{r4, pc}
     df6:	46c0      	nop			; (mov r8, r8)
     df8:	0000126d 	.word	0x0000126d
     dfc:	00001619 	.word	0x00001619
     e00:	20000004 	.word	0x20000004
     e04:	20000000 	.word	0x20000000
     e08:	e000e010 	.word	0xe000e010

00000e0c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     e0c:	b500      	push	{lr}
     e0e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     e10:	ab01      	add	r3, sp, #4
     e12:	2280      	movs	r2, #128	; 0x80
     e14:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     e16:	780a      	ldrb	r2, [r1, #0]
     e18:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     e1a:	784a      	ldrb	r2, [r1, #1]
     e1c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     e1e:	788a      	ldrb	r2, [r1, #2]
     e20:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     e22:	1c19      	adds	r1, r3, #0
     e24:	4b01      	ldr	r3, [pc, #4]	; (e2c <port_pin_set_config+0x20>)
     e26:	4798      	blx	r3
}
     e28:	b003      	add	sp, #12
     e2a:	bd00      	pop	{pc}
     e2c:	00001461 	.word	0x00001461

00000e30 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
     e30:	4770      	bx	lr
     e32:	46c0      	nop			; (mov r8, r8)

00000e34 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     e34:	4b0c      	ldr	r3, [pc, #48]	; (e68 <cpu_irq_enter_critical+0x34>)
     e36:	681b      	ldr	r3, [r3, #0]
     e38:	2b00      	cmp	r3, #0
     e3a:	d110      	bne.n	e5e <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     e3c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     e40:	2b00      	cmp	r3, #0
     e42:	d109      	bne.n	e58 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     e44:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     e46:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     e4a:	2200      	movs	r2, #0
     e4c:	4b07      	ldr	r3, [pc, #28]	; (e6c <cpu_irq_enter_critical+0x38>)
     e4e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     e50:	2201      	movs	r2, #1
     e52:	4b07      	ldr	r3, [pc, #28]	; (e70 <cpu_irq_enter_critical+0x3c>)
     e54:	701a      	strb	r2, [r3, #0]
     e56:	e002      	b.n	e5e <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     e58:	2200      	movs	r2, #0
     e5a:	4b05      	ldr	r3, [pc, #20]	; (e70 <cpu_irq_enter_critical+0x3c>)
     e5c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     e5e:	4b02      	ldr	r3, [pc, #8]	; (e68 <cpu_irq_enter_critical+0x34>)
     e60:	681a      	ldr	r2, [r3, #0]
     e62:	3201      	adds	r2, #1
     e64:	601a      	str	r2, [r3, #0]
}
     e66:	4770      	bx	lr
     e68:	20000040 	.word	0x20000040
     e6c:	20000008 	.word	0x20000008
     e70:	20000044 	.word	0x20000044

00000e74 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     e74:	4b08      	ldr	r3, [pc, #32]	; (e98 <cpu_irq_leave_critical+0x24>)
     e76:	681a      	ldr	r2, [r3, #0]
     e78:	3a01      	subs	r2, #1
     e7a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     e7c:	681b      	ldr	r3, [r3, #0]
     e7e:	2b00      	cmp	r3, #0
     e80:	d109      	bne.n	e96 <cpu_irq_leave_critical+0x22>
     e82:	4b06      	ldr	r3, [pc, #24]	; (e9c <cpu_irq_leave_critical+0x28>)
     e84:	781b      	ldrb	r3, [r3, #0]
     e86:	2b00      	cmp	r3, #0
     e88:	d005      	beq.n	e96 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     e8a:	2201      	movs	r2, #1
     e8c:	4b04      	ldr	r3, [pc, #16]	; (ea0 <cpu_irq_leave_critical+0x2c>)
     e8e:	701a      	strb	r2, [r3, #0]
     e90:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     e94:	b662      	cpsie	i
	}
}
     e96:	4770      	bx	lr
     e98:	20000040 	.word	0x20000040
     e9c:	20000044 	.word	0x20000044
     ea0:	20000008 	.word	0x20000008

00000ea4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     ea4:	b508      	push	{r3, lr}
	switch (clock_source) {
     ea6:	2808      	cmp	r0, #8
     ea8:	d834      	bhi.n	f14 <system_clock_source_get_hz+0x70>
     eaa:	0080      	lsls	r0, r0, #2
     eac:	4b1b      	ldr	r3, [pc, #108]	; (f1c <system_clock_source_get_hz+0x78>)
     eae:	581b      	ldr	r3, [r3, r0]
     eb0:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
     eb2:	2080      	movs	r0, #128	; 0x80
     eb4:	0200      	lsls	r0, r0, #8
     eb6:	e030      	b.n	f1a <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
     eb8:	4b19      	ldr	r3, [pc, #100]	; (f20 <system_clock_source_get_hz+0x7c>)
     eba:	6918      	ldr	r0, [r3, #16]
     ebc:	e02d      	b.n	f1a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     ebe:	4b19      	ldr	r3, [pc, #100]	; (f24 <system_clock_source_get_hz+0x80>)
     ec0:	6a18      	ldr	r0, [r3, #32]
     ec2:	0580      	lsls	r0, r0, #22
     ec4:	0f80      	lsrs	r0, r0, #30
     ec6:	4b18      	ldr	r3, [pc, #96]	; (f28 <system_clock_source_get_hz+0x84>)
     ec8:	40c3      	lsrs	r3, r0
     eca:	1c18      	adds	r0, r3, #0
     ecc:	e025      	b.n	f1a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
     ece:	4b14      	ldr	r3, [pc, #80]	; (f20 <system_clock_source_get_hz+0x7c>)
     ed0:	6958      	ldr	r0, [r3, #20]
     ed2:	e022      	b.n	f1a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     ed4:	4b12      	ldr	r3, [pc, #72]	; (f20 <system_clock_source_get_hz+0x7c>)
     ed6:	681b      	ldr	r3, [r3, #0]
     ed8:	2002      	movs	r0, #2
     eda:	4018      	ands	r0, r3
     edc:	d01d      	beq.n	f1a <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     ede:	4911      	ldr	r1, [pc, #68]	; (f24 <system_clock_source_get_hz+0x80>)
     ee0:	2210      	movs	r2, #16
     ee2:	68cb      	ldr	r3, [r1, #12]
     ee4:	421a      	tst	r2, r3
     ee6:	d0fc      	beq.n	ee2 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
     ee8:	4b0d      	ldr	r3, [pc, #52]	; (f20 <system_clock_source_get_hz+0x7c>)
     eea:	681b      	ldr	r3, [r3, #0]
     eec:	075a      	lsls	r2, r3, #29
     eee:	d513      	bpl.n	f18 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     ef0:	2000      	movs	r0, #0
     ef2:	4b0e      	ldr	r3, [pc, #56]	; (f2c <system_clock_source_get_hz+0x88>)
     ef4:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     ef6:	4b0a      	ldr	r3, [pc, #40]	; (f20 <system_clock_source_get_hz+0x7c>)
     ef8:	689b      	ldr	r3, [r3, #8]
     efa:	041b      	lsls	r3, r3, #16
     efc:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     efe:	4358      	muls	r0, r3
     f00:	e00b      	b.n	f1a <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     f02:	2350      	movs	r3, #80	; 0x50
     f04:	4a07      	ldr	r2, [pc, #28]	; (f24 <system_clock_source_get_hz+0x80>)
     f06:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     f08:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     f0a:	075a      	lsls	r2, r3, #29
     f0c:	d505      	bpl.n	f1a <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
     f0e:	4b04      	ldr	r3, [pc, #16]	; (f20 <system_clock_source_get_hz+0x7c>)
     f10:	68d8      	ldr	r0, [r3, #12]
     f12:	e002      	b.n	f1a <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
     f14:	2000      	movs	r0, #0
     f16:	e000      	b.n	f1a <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
     f18:	4805      	ldr	r0, [pc, #20]	; (f30 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
     f1a:	bd08      	pop	{r3, pc}
     f1c:	0000173c 	.word	0x0000173c
     f20:	20000048 	.word	0x20000048
     f24:	40000800 	.word	0x40000800
     f28:	007a1200 	.word	0x007a1200
     f2c:	000013a1 	.word	0x000013a1
     f30:	02dc6c00 	.word	0x02dc6c00

00000f34 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     f34:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     f36:	4b0c      	ldr	r3, [pc, #48]	; (f68 <system_clock_source_osc8m_set_config+0x34>)
     f38:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     f3a:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     f3c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     f3e:	7840      	ldrb	r0, [r0, #1]
     f40:	2201      	movs	r2, #1
     f42:	4010      	ands	r0, r2
     f44:	0180      	lsls	r0, r0, #6
     f46:	2640      	movs	r6, #64	; 0x40
     f48:	43b4      	bics	r4, r6
     f4a:	4304      	orrs	r4, r0
     f4c:	402a      	ands	r2, r5
     f4e:	01d0      	lsls	r0, r2, #7
     f50:	2280      	movs	r2, #128	; 0x80
     f52:	4394      	bics	r4, r2
     f54:	1c22      	adds	r2, r4, #0
     f56:	4302      	orrs	r2, r0
     f58:	2003      	movs	r0, #3
     f5a:	4001      	ands	r1, r0
     f5c:	0209      	lsls	r1, r1, #8
     f5e:	4803      	ldr	r0, [pc, #12]	; (f6c <system_clock_source_osc8m_set_config+0x38>)
     f60:	4002      	ands	r2, r0
     f62:	430a      	orrs	r2, r1
     f64:	621a      	str	r2, [r3, #32]
}
     f66:	bd70      	pop	{r4, r5, r6, pc}
     f68:	40000800 	.word	0x40000800
     f6c:	fffffcff 	.word	0xfffffcff

00000f70 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
     f70:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     f72:	7a02      	ldrb	r2, [r0, #8]
     f74:	0692      	lsls	r2, r2, #26
     f76:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
     f78:	8943      	ldrh	r3, [r0, #10]
     f7a:	059b      	lsls	r3, r3, #22
     f7c:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     f7e:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
     f80:	4b15      	ldr	r3, [pc, #84]	; (fd8 <system_clock_source_dfll_set_config+0x68>)
     f82:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
     f84:	8881      	ldrh	r1, [r0, #4]
     f86:	8842      	ldrh	r2, [r0, #2]
     f88:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
     f8a:	79c4      	ldrb	r4, [r0, #7]
     f8c:	7982      	ldrb	r2, [r0, #6]
     f8e:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
     f90:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
     f92:	7841      	ldrb	r1, [r0, #1]
     f94:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
     f96:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
     f98:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
     f9a:	7803      	ldrb	r3, [r0, #0]
     f9c:	2b04      	cmp	r3, #4
     f9e:	d10f      	bne.n	fc0 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     fa0:	7b02      	ldrb	r2, [r0, #12]
     fa2:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     fa4:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     fa6:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
     fa8:	89c3      	ldrh	r3, [r0, #14]
     faa:	041b      	lsls	r3, r3, #16
     fac:	490b      	ldr	r1, [pc, #44]	; (fdc <system_clock_source_dfll_set_config+0x6c>)
     fae:	400b      	ands	r3, r1
     fb0:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
     fb2:	4b09      	ldr	r3, [pc, #36]	; (fd8 <system_clock_source_dfll_set_config+0x68>)
     fb4:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
     fb6:	6819      	ldr	r1, [r3, #0]
     fb8:	2204      	movs	r2, #4
     fba:	430a      	orrs	r2, r1
     fbc:	601a      	str	r2, [r3, #0]
     fbe:	e009      	b.n	fd4 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
     fc0:	2b20      	cmp	r3, #32
     fc2:	d107      	bne.n	fd4 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     fc4:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
     fc6:	4b04      	ldr	r3, [pc, #16]	; (fd8 <system_clock_source_dfll_set_config+0x68>)
     fc8:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
     fca:	6819      	ldr	r1, [r3, #0]
     fcc:	2284      	movs	r2, #132	; 0x84
     fce:	00d2      	lsls	r2, r2, #3
     fd0:	430a      	orrs	r2, r1
     fd2:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
     fd4:	bd10      	pop	{r4, pc}
     fd6:	46c0      	nop			; (mov r8, r8)
     fd8:	20000048 	.word	0x20000048
     fdc:	03ff0000 	.word	0x03ff0000

00000fe0 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     fe0:	2808      	cmp	r0, #8
     fe2:	d843      	bhi.n	106c <system_clock_source_enable+0x8c>
     fe4:	0080      	lsls	r0, r0, #2
     fe6:	4b22      	ldr	r3, [pc, #136]	; (1070 <system_clock_source_enable+0x90>)
     fe8:	581b      	ldr	r3, [r3, r0]
     fea:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
     fec:	2000      	movs	r0, #0
     fee:	e03e      	b.n	106e <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     ff0:	4b20      	ldr	r3, [pc, #128]	; (1074 <system_clock_source_enable+0x94>)
     ff2:	6a19      	ldr	r1, [r3, #32]
     ff4:	2202      	movs	r2, #2
     ff6:	430a      	orrs	r2, r1
     ff8:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
     ffa:	2000      	movs	r0, #0
     ffc:	e037      	b.n	106e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     ffe:	4b1d      	ldr	r3, [pc, #116]	; (1074 <system_clock_source_enable+0x94>)
    1000:	6999      	ldr	r1, [r3, #24]
    1002:	2202      	movs	r2, #2
    1004:	430a      	orrs	r2, r1
    1006:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1008:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    100a:	e030      	b.n	106e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    100c:	4b19      	ldr	r3, [pc, #100]	; (1074 <system_clock_source_enable+0x94>)
    100e:	8a19      	ldrh	r1, [r3, #16]
    1010:	2202      	movs	r2, #2
    1012:	430a      	orrs	r2, r1
    1014:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1016:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    1018:	e029      	b.n	106e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    101a:	4b16      	ldr	r3, [pc, #88]	; (1074 <system_clock_source_enable+0x94>)
    101c:	8a99      	ldrh	r1, [r3, #20]
    101e:	2202      	movs	r2, #2
    1020:	430a      	orrs	r2, r1
    1022:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1024:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    1026:	e022      	b.n	106e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1028:	4b13      	ldr	r3, [pc, #76]	; (1078 <system_clock_source_enable+0x98>)
    102a:	6819      	ldr	r1, [r3, #0]
    102c:	2202      	movs	r2, #2
    102e:	430a      	orrs	r2, r1
    1030:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    1032:	681a      	ldr	r2, [r3, #0]
    1034:	4b11      	ldr	r3, [pc, #68]	; (107c <system_clock_source_enable+0x9c>)
    1036:	401a      	ands	r2, r3
    1038:	4b0e      	ldr	r3, [pc, #56]	; (1074 <system_clock_source_enable+0x94>)
    103a:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    103c:	1c19      	adds	r1, r3, #0
    103e:	2210      	movs	r2, #16
    1040:	68cb      	ldr	r3, [r1, #12]
    1042:	421a      	tst	r2, r3
    1044:	d0fc      	beq.n	1040 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1046:	4a0c      	ldr	r2, [pc, #48]	; (1078 <system_clock_source_enable+0x98>)
    1048:	6891      	ldr	r1, [r2, #8]
    104a:	4b0a      	ldr	r3, [pc, #40]	; (1074 <system_clock_source_enable+0x94>)
    104c:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    104e:	6851      	ldr	r1, [r2, #4]
    1050:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1052:	6812      	ldr	r2, [r2, #0]
    1054:	b292      	uxth	r2, r2
    1056:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1058:	2000      	movs	r0, #0
    105a:	e008      	b.n	106e <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    105c:	4a05      	ldr	r2, [pc, #20]	; (1074 <system_clock_source_enable+0x94>)
    105e:	2344      	movs	r3, #68	; 0x44
    1060:	5cd0      	ldrb	r0, [r2, r3]
    1062:	2102      	movs	r1, #2
    1064:	4301      	orrs	r1, r0
    1066:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1068:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    106a:	e000      	b.n	106e <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    106c:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    106e:	4770      	bx	lr
    1070:	00001760 	.word	0x00001760
    1074:	40000800 	.word	0x40000800
    1078:	20000048 	.word	0x20000048
    107c:	0000ff7f 	.word	0x0000ff7f

00001080 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1080:	b530      	push	{r4, r5, lr}
    1082:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1084:	22c2      	movs	r2, #194	; 0xc2
    1086:	00d2      	lsls	r2, r2, #3
    1088:	4b27      	ldr	r3, [pc, #156]	; (1128 <system_clock_init+0xa8>)
    108a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    108c:	4b27      	ldr	r3, [pc, #156]	; (112c <system_clock_init+0xac>)
    108e:	685a      	ldr	r2, [r3, #4]
    1090:	211e      	movs	r1, #30
    1092:	438a      	bics	r2, r1
    1094:	2102      	movs	r1, #2
    1096:	430a      	orrs	r2, r1
    1098:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    109a:	2201      	movs	r2, #1
    109c:	ab01      	add	r3, sp, #4
    109e:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    10a0:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    10a2:	4d23      	ldr	r5, [pc, #140]	; (1130 <system_clock_init+0xb0>)
    10a4:	b2e0      	uxtb	r0, r4
    10a6:	a901      	add	r1, sp, #4
    10a8:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    10aa:	3401      	adds	r4, #1
    10ac:	2c25      	cmp	r4, #37	; 0x25
    10ae:	d1f9      	bne.n	10a4 <system_clock_init+0x24>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    10b0:	a805      	add	r0, sp, #20
    10b2:	2300      	movs	r3, #0
    10b4:	7003      	strb	r3, [r0, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    10b6:	2400      	movs	r4, #0
    10b8:	8043      	strh	r3, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    10ba:	8083      	strh	r3, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    10bc:	7184      	strb	r4, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    10be:	71c4      	strb	r4, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    10c0:	2207      	movs	r2, #7
    10c2:	7202      	strb	r2, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    10c4:	233f      	movs	r3, #63	; 0x3f
    10c6:	8143      	strh	r3, [r0, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    10c8:	2106      	movs	r1, #6
    10ca:	8201      	strh	r1, [r0, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    10cc:	7044      	strb	r4, [r0, #1]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    10ce:	7302      	strb	r2, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    10d0:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    10d2:	4b18      	ldr	r3, [pc, #96]	; (1134 <system_clock_init+0xb4>)
    10d4:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    10d6:	a804      	add	r0, sp, #16
    10d8:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    10da:	2301      	movs	r3, #1
    10dc:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    10de:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    10e0:	4b15      	ldr	r3, [pc, #84]	; (1138 <system_clock_init+0xb8>)
    10e2:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    10e4:	2006      	movs	r0, #6
    10e6:	4c15      	ldr	r4, [pc, #84]	; (113c <system_clock_init+0xbc>)
    10e8:	47a0      	blx	r4


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    10ea:	4b15      	ldr	r3, [pc, #84]	; (1140 <system_clock_init+0xc0>)
    10ec:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    10ee:	2007      	movs	r0, #7
    10f0:	47a0      	blx	r4

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    10f2:	490d      	ldr	r1, [pc, #52]	; (1128 <system_clock_init+0xa8>)
    10f4:	2210      	movs	r2, #16
    10f6:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    10f8:	421a      	tst	r2, r3
    10fa:	d0fc      	beq.n	10f6 <system_clock_init+0x76>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    10fc:	4a11      	ldr	r2, [pc, #68]	; (1144 <system_clock_init+0xc4>)
    10fe:	2300      	movs	r3, #0
    1100:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    1102:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    1104:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1106:	a901      	add	r1, sp, #4
    1108:	2201      	movs	r2, #1
    110a:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    110c:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    110e:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    1110:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1112:	2307      	movs	r3, #7
    1114:	700b      	strb	r3, [r1, #0]
    1116:	2000      	movs	r0, #0
    1118:	4b0b      	ldr	r3, [pc, #44]	; (1148 <system_clock_init+0xc8>)
    111a:	4798      	blx	r3
    111c:	2000      	movs	r0, #0
    111e:	4b0b      	ldr	r3, [pc, #44]	; (114c <system_clock_init+0xcc>)
    1120:	4798      	blx	r3
#endif
}
    1122:	b00b      	add	sp, #44	; 0x2c
    1124:	bd30      	pop	{r4, r5, pc}
    1126:	46c0      	nop			; (mov r8, r8)
    1128:	40000800 	.word	0x40000800
    112c:	41004000 	.word	0x41004000
    1130:	00001385 	.word	0x00001385
    1134:	00000f71 	.word	0x00000f71
    1138:	00000f35 	.word	0x00000f35
    113c:	00000fe1 	.word	0x00000fe1
    1140:	00001151 	.word	0x00001151
    1144:	40000400 	.word	0x40000400
    1148:	00001175 	.word	0x00001175
    114c:	00001229 	.word	0x00001229

00001150 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1150:	4b06      	ldr	r3, [pc, #24]	; (116c <system_gclk_init+0x1c>)
    1152:	6999      	ldr	r1, [r3, #24]
    1154:	2208      	movs	r2, #8
    1156:	430a      	orrs	r2, r1
    1158:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    115a:	2201      	movs	r2, #1
    115c:	4b04      	ldr	r3, [pc, #16]	; (1170 <system_gclk_init+0x20>)
    115e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1160:	1c19      	adds	r1, r3, #0
    1162:	780b      	ldrb	r3, [r1, #0]
    1164:	4213      	tst	r3, r2
    1166:	d1fc      	bne.n	1162 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1168:	4770      	bx	lr
    116a:	46c0      	nop			; (mov r8, r8)
    116c:	40000400 	.word	0x40000400
    1170:	40000c00 	.word	0x40000c00

00001174 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1176:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1178:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    117a:	780d      	ldrb	r5, [r1, #0]
    117c:	022d      	lsls	r5, r5, #8
    117e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1180:	784b      	ldrb	r3, [r1, #1]
    1182:	2b00      	cmp	r3, #0
    1184:	d002      	beq.n	118c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1186:	2380      	movs	r3, #128	; 0x80
    1188:	02db      	lsls	r3, r3, #11
    118a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    118c:	7a4b      	ldrb	r3, [r1, #9]
    118e:	2b00      	cmp	r3, #0
    1190:	d002      	beq.n	1198 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1192:	2380      	movs	r3, #128	; 0x80
    1194:	031b      	lsls	r3, r3, #12
    1196:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1198:	684c      	ldr	r4, [r1, #4]
    119a:	2c01      	cmp	r4, #1
    119c:	d917      	bls.n	11ce <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    119e:	1e63      	subs	r3, r4, #1
    11a0:	421c      	tst	r4, r3
    11a2:	d10f      	bne.n	11c4 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    11a4:	2c02      	cmp	r4, #2
    11a6:	d906      	bls.n	11b6 <system_gclk_gen_set_config+0x42>
    11a8:	2302      	movs	r3, #2
    11aa:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    11ac:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    11ae:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    11b0:	429c      	cmp	r4, r3
    11b2:	d8fb      	bhi.n	11ac <system_gclk_gen_set_config+0x38>
    11b4:	e000      	b.n	11b8 <system_gclk_gen_set_config+0x44>
    11b6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    11b8:	0217      	lsls	r7, r2, #8
    11ba:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    11bc:	2380      	movs	r3, #128	; 0x80
    11be:	035b      	lsls	r3, r3, #13
    11c0:	431d      	orrs	r5, r3
    11c2:	e004      	b.n	11ce <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    11c4:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    11c6:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    11c8:	2380      	movs	r3, #128	; 0x80
    11ca:	029b      	lsls	r3, r3, #10
    11cc:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    11ce:	7a0b      	ldrb	r3, [r1, #8]
    11d0:	2b00      	cmp	r3, #0
    11d2:	d002      	beq.n	11da <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    11d4:	2380      	movs	r3, #128	; 0x80
    11d6:	039b      	lsls	r3, r3, #14
    11d8:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11da:	4a0f      	ldr	r2, [pc, #60]	; (1218 <system_gclk_gen_set_config+0xa4>)
    11dc:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    11de:	b25b      	sxtb	r3, r3
    11e0:	2b00      	cmp	r3, #0
    11e2:	dbfb      	blt.n	11dc <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    11e4:	4b0d      	ldr	r3, [pc, #52]	; (121c <system_gclk_gen_set_config+0xa8>)
    11e6:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    11e8:	4b0d      	ldr	r3, [pc, #52]	; (1220 <system_gclk_gen_set_config+0xac>)
    11ea:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11ec:	4a0a      	ldr	r2, [pc, #40]	; (1218 <system_gclk_gen_set_config+0xa4>)
    11ee:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    11f0:	b25b      	sxtb	r3, r3
    11f2:	2b00      	cmp	r3, #0
    11f4:	dbfb      	blt.n	11ee <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    11f6:	4b08      	ldr	r3, [pc, #32]	; (1218 <system_gclk_gen_set_config+0xa4>)
    11f8:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11fa:	1c1a      	adds	r2, r3, #0
    11fc:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    11fe:	b25b      	sxtb	r3, r3
    1200:	2b00      	cmp	r3, #0
    1202:	dbfb      	blt.n	11fc <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1204:	4b04      	ldr	r3, [pc, #16]	; (1218 <system_gclk_gen_set_config+0xa4>)
    1206:	6859      	ldr	r1, [r3, #4]
    1208:	2280      	movs	r2, #128	; 0x80
    120a:	0252      	lsls	r2, r2, #9
    120c:	400a      	ands	r2, r1
    120e:	4315      	orrs	r5, r2
    1210:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1212:	4b04      	ldr	r3, [pc, #16]	; (1224 <system_gclk_gen_set_config+0xb0>)
    1214:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1218:	40000c00 	.word	0x40000c00
    121c:	00000e35 	.word	0x00000e35
    1220:	40000c08 	.word	0x40000c08
    1224:	00000e75 	.word	0x00000e75

00001228 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1228:	b510      	push	{r4, lr}
    122a:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    122c:	4a0b      	ldr	r2, [pc, #44]	; (125c <system_gclk_gen_enable+0x34>)
    122e:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1230:	b25b      	sxtb	r3, r3
    1232:	2b00      	cmp	r3, #0
    1234:	dbfb      	blt.n	122e <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1236:	4b0a      	ldr	r3, [pc, #40]	; (1260 <system_gclk_gen_enable+0x38>)
    1238:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    123a:	4b0a      	ldr	r3, [pc, #40]	; (1264 <system_gclk_gen_enable+0x3c>)
    123c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    123e:	4a07      	ldr	r2, [pc, #28]	; (125c <system_gclk_gen_enable+0x34>)
    1240:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1242:	b25b      	sxtb	r3, r3
    1244:	2b00      	cmp	r3, #0
    1246:	dbfb      	blt.n	1240 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1248:	4b04      	ldr	r3, [pc, #16]	; (125c <system_gclk_gen_enable+0x34>)
    124a:	6859      	ldr	r1, [r3, #4]
    124c:	2280      	movs	r2, #128	; 0x80
    124e:	0252      	lsls	r2, r2, #9
    1250:	430a      	orrs	r2, r1
    1252:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1254:	4b04      	ldr	r3, [pc, #16]	; (1268 <system_gclk_gen_enable+0x40>)
    1256:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1258:	bd10      	pop	{r4, pc}
    125a:	46c0      	nop			; (mov r8, r8)
    125c:	40000c00 	.word	0x40000c00
    1260:	00000e35 	.word	0x00000e35
    1264:	40000c04 	.word	0x40000c04
    1268:	00000e75 	.word	0x00000e75

0000126c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    126c:	b570      	push	{r4, r5, r6, lr}
    126e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1270:	4a1a      	ldr	r2, [pc, #104]	; (12dc <system_gclk_gen_get_hz+0x70>)
    1272:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1274:	b25b      	sxtb	r3, r3
    1276:	2b00      	cmp	r3, #0
    1278:	dbfb      	blt.n	1272 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    127a:	4b19      	ldr	r3, [pc, #100]	; (12e0 <system_gclk_gen_get_hz+0x74>)
    127c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    127e:	4b19      	ldr	r3, [pc, #100]	; (12e4 <system_gclk_gen_get_hz+0x78>)
    1280:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1282:	4a16      	ldr	r2, [pc, #88]	; (12dc <system_gclk_gen_get_hz+0x70>)
    1284:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1286:	b25b      	sxtb	r3, r3
    1288:	2b00      	cmp	r3, #0
    128a:	dbfb      	blt.n	1284 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    128c:	4e13      	ldr	r6, [pc, #76]	; (12dc <system_gclk_gen_get_hz+0x70>)
    128e:	6870      	ldr	r0, [r6, #4]
    1290:	04c0      	lsls	r0, r0, #19
    1292:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1294:	4b14      	ldr	r3, [pc, #80]	; (12e8 <system_gclk_gen_get_hz+0x7c>)
    1296:	4798      	blx	r3
    1298:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    129a:	4b12      	ldr	r3, [pc, #72]	; (12e4 <system_gclk_gen_get_hz+0x78>)
    129c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    129e:	6876      	ldr	r6, [r6, #4]
    12a0:	02f6      	lsls	r6, r6, #11
    12a2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    12a4:	4b11      	ldr	r3, [pc, #68]	; (12ec <system_gclk_gen_get_hz+0x80>)
    12a6:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    12a8:	4a0c      	ldr	r2, [pc, #48]	; (12dc <system_gclk_gen_get_hz+0x70>)
    12aa:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    12ac:	b25b      	sxtb	r3, r3
    12ae:	2b00      	cmp	r3, #0
    12b0:	dbfb      	blt.n	12aa <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    12b2:	4b0a      	ldr	r3, [pc, #40]	; (12dc <system_gclk_gen_get_hz+0x70>)
    12b4:	689c      	ldr	r4, [r3, #8]
    12b6:	0a24      	lsrs	r4, r4, #8
    12b8:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    12ba:	4b0d      	ldr	r3, [pc, #52]	; (12f0 <system_gclk_gen_get_hz+0x84>)
    12bc:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    12be:	2e00      	cmp	r6, #0
    12c0:	d107      	bne.n	12d2 <system_gclk_gen_get_hz+0x66>
    12c2:	2c01      	cmp	r4, #1
    12c4:	d907      	bls.n	12d6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    12c6:	1c28      	adds	r0, r5, #0
    12c8:	1c21      	adds	r1, r4, #0
    12ca:	4b0a      	ldr	r3, [pc, #40]	; (12f4 <system_gclk_gen_get_hz+0x88>)
    12cc:	4798      	blx	r3
    12ce:	1c05      	adds	r5, r0, #0
    12d0:	e001      	b.n	12d6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    12d2:	3401      	adds	r4, #1
    12d4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    12d6:	1c28      	adds	r0, r5, #0
    12d8:	bd70      	pop	{r4, r5, r6, pc}
    12da:	46c0      	nop			; (mov r8, r8)
    12dc:	40000c00 	.word	0x40000c00
    12e0:	00000e35 	.word	0x00000e35
    12e4:	40000c04 	.word	0x40000c04
    12e8:	00000ea5 	.word	0x00000ea5
    12ec:	40000c08 	.word	0x40000c08
    12f0:	00000e75 	.word	0x00000e75
    12f4:	00001619 	.word	0x00001619

000012f8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    12f8:	b510      	push	{r4, lr}
    12fa:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    12fc:	4b06      	ldr	r3, [pc, #24]	; (1318 <system_gclk_chan_enable+0x20>)
    12fe:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1300:	4b06      	ldr	r3, [pc, #24]	; (131c <system_gclk_chan_enable+0x24>)
    1302:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1304:	4b06      	ldr	r3, [pc, #24]	; (1320 <system_gclk_chan_enable+0x28>)
    1306:	8859      	ldrh	r1, [r3, #2]
    1308:	2280      	movs	r2, #128	; 0x80
    130a:	01d2      	lsls	r2, r2, #7
    130c:	430a      	orrs	r2, r1
    130e:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1310:	4b04      	ldr	r3, [pc, #16]	; (1324 <system_gclk_chan_enable+0x2c>)
    1312:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1314:	bd10      	pop	{r4, pc}
    1316:	46c0      	nop			; (mov r8, r8)
    1318:	00000e35 	.word	0x00000e35
    131c:	40000c02 	.word	0x40000c02
    1320:	40000c00 	.word	0x40000c00
    1324:	00000e75 	.word	0x00000e75

00001328 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1328:	b510      	push	{r4, lr}
    132a:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    132c:	4b0f      	ldr	r3, [pc, #60]	; (136c <system_gclk_chan_disable+0x44>)
    132e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1330:	4b0f      	ldr	r3, [pc, #60]	; (1370 <system_gclk_chan_disable+0x48>)
    1332:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1334:	4b0f      	ldr	r3, [pc, #60]	; (1374 <system_gclk_chan_disable+0x4c>)
    1336:	8858      	ldrh	r0, [r3, #2]
    1338:	0500      	lsls	r0, r0, #20
    133a:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    133c:	8859      	ldrh	r1, [r3, #2]
    133e:	4a0e      	ldr	r2, [pc, #56]	; (1378 <system_gclk_chan_disable+0x50>)
    1340:	400a      	ands	r2, r1
    1342:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1344:	8859      	ldrh	r1, [r3, #2]
    1346:	4a0d      	ldr	r2, [pc, #52]	; (137c <system_gclk_chan_disable+0x54>)
    1348:	400a      	ands	r2, r1
    134a:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    134c:	1c19      	adds	r1, r3, #0
    134e:	2280      	movs	r2, #128	; 0x80
    1350:	01d2      	lsls	r2, r2, #7
    1352:	884b      	ldrh	r3, [r1, #2]
    1354:	4213      	tst	r3, r2
    1356:	d1fc      	bne.n	1352 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1358:	4b06      	ldr	r3, [pc, #24]	; (1374 <system_gclk_chan_disable+0x4c>)
    135a:	0201      	lsls	r1, r0, #8
    135c:	8858      	ldrh	r0, [r3, #2]
    135e:	4a06      	ldr	r2, [pc, #24]	; (1378 <system_gclk_chan_disable+0x50>)
    1360:	4002      	ands	r2, r0
    1362:	430a      	orrs	r2, r1
    1364:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1366:	4b06      	ldr	r3, [pc, #24]	; (1380 <system_gclk_chan_disable+0x58>)
    1368:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    136a:	bd10      	pop	{r4, pc}
    136c:	00000e35 	.word	0x00000e35
    1370:	40000c02 	.word	0x40000c02
    1374:	40000c00 	.word	0x40000c00
    1378:	fffff0ff 	.word	0xfffff0ff
    137c:	ffffbfff 	.word	0xffffbfff
    1380:	00000e75 	.word	0x00000e75

00001384 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1384:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1386:	780c      	ldrb	r4, [r1, #0]
    1388:	0224      	lsls	r4, r4, #8
    138a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    138c:	4b02      	ldr	r3, [pc, #8]	; (1398 <system_gclk_chan_set_config+0x14>)
    138e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1390:	b2a4      	uxth	r4, r4
    1392:	4b02      	ldr	r3, [pc, #8]	; (139c <system_gclk_chan_set_config+0x18>)
    1394:	805c      	strh	r4, [r3, #2]
}
    1396:	bd10      	pop	{r4, pc}
    1398:	00001329 	.word	0x00001329
    139c:	40000c00 	.word	0x40000c00

000013a0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    13a0:	b510      	push	{r4, lr}
    13a2:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    13a4:	4b06      	ldr	r3, [pc, #24]	; (13c0 <system_gclk_chan_get_hz+0x20>)
    13a6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    13a8:	4b06      	ldr	r3, [pc, #24]	; (13c4 <system_gclk_chan_get_hz+0x24>)
    13aa:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    13ac:	4b06      	ldr	r3, [pc, #24]	; (13c8 <system_gclk_chan_get_hz+0x28>)
    13ae:	885c      	ldrh	r4, [r3, #2]
    13b0:	0524      	lsls	r4, r4, #20
    13b2:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    13b4:	4b05      	ldr	r3, [pc, #20]	; (13cc <system_gclk_chan_get_hz+0x2c>)
    13b6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    13b8:	1c20      	adds	r0, r4, #0
    13ba:	4b05      	ldr	r3, [pc, #20]	; (13d0 <system_gclk_chan_get_hz+0x30>)
    13bc:	4798      	blx	r3
}
    13be:	bd10      	pop	{r4, pc}
    13c0:	00000e35 	.word	0x00000e35
    13c4:	40000c02 	.word	0x40000c02
    13c8:	40000c00 	.word	0x40000c00
    13cc:	00000e75 	.word	0x00000e75
    13d0:	0000126d 	.word	0x0000126d

000013d4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    13d4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    13d6:	78d3      	ldrb	r3, [r2, #3]
    13d8:	2b00      	cmp	r3, #0
    13da:	d11e      	bne.n	141a <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    13dc:	7813      	ldrb	r3, [r2, #0]
    13de:	2b80      	cmp	r3, #128	; 0x80
    13e0:	d004      	beq.n	13ec <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    13e2:	061b      	lsls	r3, r3, #24
    13e4:	2480      	movs	r4, #128	; 0x80
    13e6:	0264      	lsls	r4, r4, #9
    13e8:	4323      	orrs	r3, r4
    13ea:	e000      	b.n	13ee <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    13ec:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    13ee:	7854      	ldrb	r4, [r2, #1]
    13f0:	2502      	movs	r5, #2
    13f2:	43ac      	bics	r4, r5
    13f4:	d10a      	bne.n	140c <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    13f6:	7894      	ldrb	r4, [r2, #2]
    13f8:	2c00      	cmp	r4, #0
    13fa:	d103      	bne.n	1404 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    13fc:	2480      	movs	r4, #128	; 0x80
    13fe:	02a4      	lsls	r4, r4, #10
    1400:	4323      	orrs	r3, r4
    1402:	e002      	b.n	140a <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1404:	24c0      	movs	r4, #192	; 0xc0
    1406:	02e4      	lsls	r4, r4, #11
    1408:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    140a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    140c:	7854      	ldrb	r4, [r2, #1]
    140e:	3c01      	subs	r4, #1
    1410:	2c01      	cmp	r4, #1
    1412:	d804      	bhi.n	141e <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1414:	4c11      	ldr	r4, [pc, #68]	; (145c <_system_pinmux_config+0x88>)
    1416:	4023      	ands	r3, r4
    1418:	e001      	b.n	141e <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    141a:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    141c:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    141e:	040d      	lsls	r5, r1, #16
    1420:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1422:	24a0      	movs	r4, #160	; 0xa0
    1424:	05e4      	lsls	r4, r4, #23
    1426:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1428:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    142a:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    142c:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    142e:	24d0      	movs	r4, #208	; 0xd0
    1430:	0624      	lsls	r4, r4, #24
    1432:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1434:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1436:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1438:	78d4      	ldrb	r4, [r2, #3]
    143a:	2c00      	cmp	r4, #0
    143c:	d10c      	bne.n	1458 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    143e:	035c      	lsls	r4, r3, #13
    1440:	d505      	bpl.n	144e <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1442:	7893      	ldrb	r3, [r2, #2]
    1444:	2b01      	cmp	r3, #1
    1446:	d101      	bne.n	144c <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    1448:	6181      	str	r1, [r0, #24]
    144a:	e000      	b.n	144e <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    144c:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    144e:	7853      	ldrb	r3, [r2, #1]
    1450:	3b01      	subs	r3, #1
    1452:	2b01      	cmp	r3, #1
    1454:	d800      	bhi.n	1458 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1456:	6081      	str	r1, [r0, #8]
		}
	}
}
    1458:	bd30      	pop	{r4, r5, pc}
    145a:	46c0      	nop			; (mov r8, r8)
    145c:	fffbffff 	.word	0xfffbffff

00001460 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1460:	b508      	push	{r3, lr}
    1462:	1c03      	adds	r3, r0, #0
    1464:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1466:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1468:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    146a:	2900      	cmp	r1, #0
    146c:	d103      	bne.n	1476 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    146e:	0958      	lsrs	r0, r3, #5
    1470:	01c0      	lsls	r0, r0, #7
    1472:	4904      	ldr	r1, [pc, #16]	; (1484 <system_pinmux_pin_set_config+0x24>)
    1474:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1476:	211f      	movs	r1, #31
    1478:	400b      	ands	r3, r1
    147a:	2101      	movs	r1, #1
    147c:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    147e:	4b02      	ldr	r3, [pc, #8]	; (1488 <system_pinmux_pin_set_config+0x28>)
    1480:	4798      	blx	r3
}
    1482:	bd08      	pop	{r3, pc}
    1484:	41004400 	.word	0x41004400
    1488:	000013d5 	.word	0x000013d5

0000148c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    148c:	4770      	bx	lr
    148e:	46c0      	nop			; (mov r8, r8)

00001490 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1490:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1492:	4b04      	ldr	r3, [pc, #16]	; (14a4 <system_init+0x14>)
    1494:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1496:	4b04      	ldr	r3, [pc, #16]	; (14a8 <system_init+0x18>)
    1498:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    149a:	4b04      	ldr	r3, [pc, #16]	; (14ac <system_init+0x1c>)
    149c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    149e:	4b04      	ldr	r3, [pc, #16]	; (14b0 <system_init+0x20>)
    14a0:	4798      	blx	r3
}
    14a2:	bd08      	pop	{r3, pc}
    14a4:	00001081 	.word	0x00001081
    14a8:	00000e31 	.word	0x00000e31
    14ac:	0000148d 	.word	0x0000148d
    14b0:	0000148d 	.word	0x0000148d

000014b4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    14b4:	e7fe      	b.n	14b4 <Dummy_Handler>
    14b6:	46c0      	nop			; (mov r8, r8)

000014b8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    14b8:	b570      	push	{r4, r5, r6, lr}
        uint32_t *pSrc, *pDest;

        /* Change default QOS values to have the best performance and correct USB behavior */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    14ba:	2102      	movs	r1, #2
    14bc:	2390      	movs	r3, #144	; 0x90
    14be:	005b      	lsls	r3, r3, #1
    14c0:	4a28      	ldr	r2, [pc, #160]	; (1564 <Reset_Handler+0xac>)
    14c2:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    14c4:	4b28      	ldr	r3, [pc, #160]	; (1568 <Reset_Handler+0xb0>)
    14c6:	78d8      	ldrb	r0, [r3, #3]
    14c8:	2103      	movs	r1, #3
    14ca:	4388      	bics	r0, r1
    14cc:	2202      	movs	r2, #2
    14ce:	4310      	orrs	r0, r2
    14d0:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    14d2:	78dd      	ldrb	r5, [r3, #3]
    14d4:	240c      	movs	r4, #12
    14d6:	43a5      	bics	r5, r4
    14d8:	2008      	movs	r0, #8
    14da:	4305      	orrs	r5, r0
    14dc:	70dd      	strb	r5, [r3, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    14de:	4b23      	ldr	r3, [pc, #140]	; (156c <Reset_Handler+0xb4>)
    14e0:	7b9e      	ldrb	r6, [r3, #14]
    14e2:	2530      	movs	r5, #48	; 0x30
    14e4:	43ae      	bics	r6, r5
    14e6:	2520      	movs	r5, #32
    14e8:	4335      	orrs	r5, r6
    14ea:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    14ec:	7b9d      	ldrb	r5, [r3, #14]
    14ee:	43a5      	bics	r5, r4
    14f0:	4328      	orrs	r0, r5
    14f2:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    14f4:	7b98      	ldrb	r0, [r3, #14]
    14f6:	4388      	bics	r0, r1
    14f8:	4302      	orrs	r2, r0
    14fa:	739a      	strb	r2, [r3, #14]

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    14fc:	4b1c      	ldr	r3, [pc, #112]	; (1570 <Reset_Handler+0xb8>)
    14fe:	4a1d      	ldr	r2, [pc, #116]	; (1574 <Reset_Handler+0xbc>)
    1500:	429a      	cmp	r2, r3
    1502:	d003      	beq.n	150c <Reset_Handler+0x54>
                for (; pDest < &_erelocate;) {
    1504:	4b1c      	ldr	r3, [pc, #112]	; (1578 <Reset_Handler+0xc0>)
    1506:	4a1a      	ldr	r2, [pc, #104]	; (1570 <Reset_Handler+0xb8>)
    1508:	429a      	cmp	r2, r3
    150a:	d304      	bcc.n	1516 <Reset_Handler+0x5e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    150c:	4b1b      	ldr	r3, [pc, #108]	; (157c <Reset_Handler+0xc4>)
    150e:	4a1c      	ldr	r2, [pc, #112]	; (1580 <Reset_Handler+0xc8>)
    1510:	429a      	cmp	r2, r3
    1512:	d310      	bcc.n	1536 <Reset_Handler+0x7e>
    1514:	e01b      	b.n	154e <Reset_Handler+0x96>
    1516:	4b1b      	ldr	r3, [pc, #108]	; (1584 <Reset_Handler+0xcc>)
    1518:	4817      	ldr	r0, [pc, #92]	; (1578 <Reset_Handler+0xc0>)
    151a:	3003      	adds	r0, #3
    151c:	1ac0      	subs	r0, r0, r3
    151e:	0880      	lsrs	r0, r0, #2
    1520:	3001      	adds	r0, #1
    1522:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1524:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    1526:	4912      	ldr	r1, [pc, #72]	; (1570 <Reset_Handler+0xb8>)
    1528:	4a12      	ldr	r2, [pc, #72]	; (1574 <Reset_Handler+0xbc>)
    152a:	58d4      	ldr	r4, [r2, r3]
    152c:	50cc      	str	r4, [r1, r3]
    152e:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1530:	4283      	cmp	r3, r0
    1532:	d1fa      	bne.n	152a <Reset_Handler+0x72>
    1534:	e7ea      	b.n	150c <Reset_Handler+0x54>
    1536:	4b12      	ldr	r3, [pc, #72]	; (1580 <Reset_Handler+0xc8>)
    1538:	1d1a      	adds	r2, r3, #4
    153a:	4910      	ldr	r1, [pc, #64]	; (157c <Reset_Handler+0xc4>)
    153c:	3103      	adds	r1, #3
    153e:	1a89      	subs	r1, r1, r2
    1540:	0889      	lsrs	r1, r1, #2
    1542:	0089      	lsls	r1, r1, #2
    1544:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    1546:	2100      	movs	r1, #0
    1548:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    154a:	4293      	cmp	r3, r2
    154c:	d1fc      	bne.n	1548 <Reset_Handler+0x90>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    154e:	4b0e      	ldr	r3, [pc, #56]	; (1588 <Reset_Handler+0xd0>)
    1550:	217f      	movs	r1, #127	; 0x7f
    1552:	4a0e      	ldr	r2, [pc, #56]	; (158c <Reset_Handler+0xd4>)
    1554:	438a      	bics	r2, r1
    1556:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    1558:	4b0d      	ldr	r3, [pc, #52]	; (1590 <Reset_Handler+0xd8>)
    155a:	4798      	blx	r3

        /* Branch to main function */
        main();
    155c:	4b0d      	ldr	r3, [pc, #52]	; (1594 <Reset_Handler+0xdc>)
    155e:	4798      	blx	r3
    1560:	e7fe      	b.n	1560 <Reset_Handler+0xa8>
    1562:	46c0      	nop			; (mov r8, r8)
    1564:	41007000 	.word	0x41007000
    1568:	41005000 	.word	0x41005000
    156c:	41004800 	.word	0x41004800
    1570:	20000000 	.word	0x20000000
    1574:	000017a4 	.word	0x000017a4
    1578:	2000000c 	.word	0x2000000c
    157c:	200004b4 	.word	0x200004b4
    1580:	2000000c 	.word	0x2000000c
    1584:	20000004 	.word	0x20000004
    1588:	e000ed00 	.word	0xe000ed00
    158c:	00000000 	.word	0x00000000
    1590:	000016b9 	.word	0x000016b9
    1594:	00001599 	.word	0x00001599

00001598 <main>:
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
#include <asf.h>

int main (void)
{
    1598:	b5f0      	push	{r4, r5, r6, r7, lr}
    159a:	4647      	mov	r7, r8
    159c:	b480      	push	{r7}
	system_init();
    159e:	4c17      	ldr	r4, [pc, #92]	; (15fc <main+0x64>)
    15a0:	47a0      	blx	r4
	//! the page address to write to
	uint8_t page_address = 0;
	//! the column address, or the X pixel.
	uint8_t column_address = 0;

	system_init();
    15a2:	47a0      	blx	r4
	delay_init();
    15a4:	4b16      	ldr	r3, [pc, #88]	; (1600 <main+0x68>)
    15a6:	4798      	blx	r3

	// Initialize SPI and SSD1306 controller
	ssd1306_init();
    15a8:	4b16      	ldr	r3, [pc, #88]	; (1604 <main+0x6c>)
    15aa:	4798      	blx	r3
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
    15ac:	20b7      	movs	r0, #183	; 0xb7
    15ae:	4c16      	ldr	r4, [pc, #88]	; (1608 <main+0x70>)
    15b0:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
    15b2:	2010      	movs	r0, #16
    15b4:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
    15b6:	2000      	movs	r0, #0
    15b8:	47a0      	blx	r4
	ssd1306_set_column_address(0);
	
	uint8_t num = 0;
	uint8_t y = 0;

	ssd1306_clear_display();
    15ba:	4b14      	ldr	r3, [pc, #80]	; (160c <main+0x74>)
    15bc:	4798      	blx	r3
	
	// scroll the display using hardware support in the LCD controller
	while (true) {
		
		//ssd1306_draw_huge_number(15,0, num);
		ssd1306_set_pixel(num, y);
    15be:	2000      	movs	r0, #0
    15c0:	2100      	movs	r1, #0
    15c2:	4b13      	ldr	r3, [pc, #76]	; (1610 <main+0x78>)
    15c4:	4798      	blx	r3
		ssd1306_write_display();
    15c6:	4b13      	ldr	r3, [pc, #76]	; (1614 <main+0x7c>)
    15c8:	4798      	blx	r3
	// set addresses at beginning of display
	ssd1306_set_page_address(7);
	ssd1306_set_column_address(0);
	
	uint8_t num = 0;
	uint8_t y = 0;
    15ca:	2400      	movs	r4, #0
		//ssd1306_write_data(0xFF);
		//ssd1306_set_coordinate(0, 0);
		//ssd1306_write_data(0xFF);


		num++;
    15cc:	2501      	movs	r5, #1
		if(num > 127) {
			 num = 0;
			 y++;
		}
		if(y > 64) {
			y = 0;
    15ce:	2240      	movs	r2, #64	; 0x40
    15d0:	4690      	mov	r8, r2
	
	// scroll the display using hardware support in the LCD controller
	while (true) {
		
		//ssd1306_draw_huge_number(15,0, num);
		ssd1306_set_pixel(num, y);
    15d2:	4f0f      	ldr	r7, [pc, #60]	; (1610 <main+0x78>)
		ssd1306_write_display();
    15d4:	4e0f      	ldr	r6, [pc, #60]	; (1614 <main+0x7c>)
    15d6:	e002      	b.n	15de <main+0x46>


		num++;
		if(num > 127) {
			 num = 0;
			 y++;
    15d8:	3401      	adds	r4, #1
    15da:	b2e4      	uxtb	r4, r4
		//ssd1306_write_data(0xFF);


		num++;
		if(num > 127) {
			 num = 0;
    15dc:	2500      	movs	r5, #0
			 y++;
		}
		if(y > 64) {
			y = 0;
    15de:	2300      	movs	r3, #0
    15e0:	4642      	mov	r2, r8
    15e2:	42a2      	cmp	r2, r4
    15e4:	415b      	adcs	r3, r3
    15e6:	425b      	negs	r3, r3
    15e8:	401c      	ands	r4, r3
	
	// scroll the display using hardware support in the LCD controller
	while (true) {
		
		//ssd1306_draw_huge_number(15,0, num);
		ssd1306_set_pixel(num, y);
    15ea:	1c28      	adds	r0, r5, #0
    15ec:	1c21      	adds	r1, r4, #0
    15ee:	47b8      	blx	r7
		ssd1306_write_display();
    15f0:	47b0      	blx	r6
		//ssd1306_write_data(0xFF);
		//ssd1306_set_coordinate(0, 0);
		//ssd1306_write_data(0xFF);


		num++;
    15f2:	1c6b      	adds	r3, r5, #1
		if(num > 127) {
    15f4:	b2dd      	uxtb	r5, r3
    15f6:	061a      	lsls	r2, r3, #24
    15f8:	d5f1      	bpl.n	15de <main+0x46>
    15fa:	e7ed      	b.n	15d8 <main+0x40>
    15fc:	00001491 	.word	0x00001491
    1600:	00000dd1 	.word	0x00000dd1
    1604:	0000015d 	.word	0x0000015d
    1608:	00000111 	.word	0x00000111
    160c:	000003e5 	.word	0x000003e5
    1610:	00000435 	.word	0x00000435
    1614:	00000391 	.word	0x00000391

00001618 <__aeabi_uidiv>:
    1618:	2900      	cmp	r1, #0
    161a:	d034      	beq.n	1686 <.udivsi3_skip_div0_test+0x6a>

0000161c <.udivsi3_skip_div0_test>:
    161c:	2301      	movs	r3, #1
    161e:	2200      	movs	r2, #0
    1620:	b410      	push	{r4}
    1622:	4288      	cmp	r0, r1
    1624:	d32c      	bcc.n	1680 <.udivsi3_skip_div0_test+0x64>
    1626:	2401      	movs	r4, #1
    1628:	0724      	lsls	r4, r4, #28
    162a:	42a1      	cmp	r1, r4
    162c:	d204      	bcs.n	1638 <.udivsi3_skip_div0_test+0x1c>
    162e:	4281      	cmp	r1, r0
    1630:	d202      	bcs.n	1638 <.udivsi3_skip_div0_test+0x1c>
    1632:	0109      	lsls	r1, r1, #4
    1634:	011b      	lsls	r3, r3, #4
    1636:	e7f8      	b.n	162a <.udivsi3_skip_div0_test+0xe>
    1638:	00e4      	lsls	r4, r4, #3
    163a:	42a1      	cmp	r1, r4
    163c:	d204      	bcs.n	1648 <.udivsi3_skip_div0_test+0x2c>
    163e:	4281      	cmp	r1, r0
    1640:	d202      	bcs.n	1648 <.udivsi3_skip_div0_test+0x2c>
    1642:	0049      	lsls	r1, r1, #1
    1644:	005b      	lsls	r3, r3, #1
    1646:	e7f8      	b.n	163a <.udivsi3_skip_div0_test+0x1e>
    1648:	4288      	cmp	r0, r1
    164a:	d301      	bcc.n	1650 <.udivsi3_skip_div0_test+0x34>
    164c:	1a40      	subs	r0, r0, r1
    164e:	431a      	orrs	r2, r3
    1650:	084c      	lsrs	r4, r1, #1
    1652:	42a0      	cmp	r0, r4
    1654:	d302      	bcc.n	165c <.udivsi3_skip_div0_test+0x40>
    1656:	1b00      	subs	r0, r0, r4
    1658:	085c      	lsrs	r4, r3, #1
    165a:	4322      	orrs	r2, r4
    165c:	088c      	lsrs	r4, r1, #2
    165e:	42a0      	cmp	r0, r4
    1660:	d302      	bcc.n	1668 <.udivsi3_skip_div0_test+0x4c>
    1662:	1b00      	subs	r0, r0, r4
    1664:	089c      	lsrs	r4, r3, #2
    1666:	4322      	orrs	r2, r4
    1668:	08cc      	lsrs	r4, r1, #3
    166a:	42a0      	cmp	r0, r4
    166c:	d302      	bcc.n	1674 <.udivsi3_skip_div0_test+0x58>
    166e:	1b00      	subs	r0, r0, r4
    1670:	08dc      	lsrs	r4, r3, #3
    1672:	4322      	orrs	r2, r4
    1674:	2800      	cmp	r0, #0
    1676:	d003      	beq.n	1680 <.udivsi3_skip_div0_test+0x64>
    1678:	091b      	lsrs	r3, r3, #4
    167a:	d001      	beq.n	1680 <.udivsi3_skip_div0_test+0x64>
    167c:	0909      	lsrs	r1, r1, #4
    167e:	e7e3      	b.n	1648 <.udivsi3_skip_div0_test+0x2c>
    1680:	1c10      	adds	r0, r2, #0
    1682:	bc10      	pop	{r4}
    1684:	4770      	bx	lr
    1686:	2800      	cmp	r0, #0
    1688:	d001      	beq.n	168e <.udivsi3_skip_div0_test+0x72>
    168a:	2000      	movs	r0, #0
    168c:	43c0      	mvns	r0, r0
    168e:	b407      	push	{r0, r1, r2}
    1690:	4802      	ldr	r0, [pc, #8]	; (169c <.udivsi3_skip_div0_test+0x80>)
    1692:	a102      	add	r1, pc, #8	; (adr r1, 169c <.udivsi3_skip_div0_test+0x80>)
    1694:	1840      	adds	r0, r0, r1
    1696:	9002      	str	r0, [sp, #8]
    1698:	bd03      	pop	{r0, r1, pc}
    169a:	46c0      	nop			; (mov r8, r8)
    169c:	00000019 	.word	0x00000019

000016a0 <__aeabi_uidivmod>:
    16a0:	2900      	cmp	r1, #0
    16a2:	d0f0      	beq.n	1686 <.udivsi3_skip_div0_test+0x6a>
    16a4:	b503      	push	{r0, r1, lr}
    16a6:	f7ff ffb9 	bl	161c <.udivsi3_skip_div0_test>
    16aa:	bc0e      	pop	{r1, r2, r3}
    16ac:	4342      	muls	r2, r0
    16ae:	1a89      	subs	r1, r1, r2
    16b0:	4718      	bx	r3
    16b2:	46c0      	nop			; (mov r8, r8)

000016b4 <__aeabi_idiv0>:
    16b4:	4770      	bx	lr
    16b6:	46c0      	nop			; (mov r8, r8)

000016b8 <__libc_init_array>:
    16b8:	b570      	push	{r4, r5, r6, lr}
    16ba:	4b0e      	ldr	r3, [pc, #56]	; (16f4 <__libc_init_array+0x3c>)
    16bc:	4d0e      	ldr	r5, [pc, #56]	; (16f8 <__libc_init_array+0x40>)
    16be:	2400      	movs	r4, #0
    16c0:	1aed      	subs	r5, r5, r3
    16c2:	10ad      	asrs	r5, r5, #2
    16c4:	1c1e      	adds	r6, r3, #0
    16c6:	42ac      	cmp	r4, r5
    16c8:	d004      	beq.n	16d4 <__libc_init_array+0x1c>
    16ca:	00a3      	lsls	r3, r4, #2
    16cc:	58f3      	ldr	r3, [r6, r3]
    16ce:	4798      	blx	r3
    16d0:	3401      	adds	r4, #1
    16d2:	e7f8      	b.n	16c6 <__libc_init_array+0xe>
    16d4:	f000 f856 	bl	1784 <_init>
    16d8:	4b08      	ldr	r3, [pc, #32]	; (16fc <__libc_init_array+0x44>)
    16da:	4d09      	ldr	r5, [pc, #36]	; (1700 <__libc_init_array+0x48>)
    16dc:	2400      	movs	r4, #0
    16de:	1aed      	subs	r5, r5, r3
    16e0:	10ad      	asrs	r5, r5, #2
    16e2:	1c1e      	adds	r6, r3, #0
    16e4:	42ac      	cmp	r4, r5
    16e6:	d004      	beq.n	16f2 <__libc_init_array+0x3a>
    16e8:	00a3      	lsls	r3, r4, #2
    16ea:	58f3      	ldr	r3, [r6, r3]
    16ec:	4798      	blx	r3
    16ee:	3401      	adds	r4, #1
    16f0:	e7f8      	b.n	16e4 <__libc_init_array+0x2c>
    16f2:	bd70      	pop	{r4, r5, r6, pc}
    16f4:	00001790 	.word	0x00001790
    16f8:	00001790 	.word	0x00001790
    16fc:	00001790 	.word	0x00001790
    1700:	00001794 	.word	0x00001794

00001704 <memcpy>:
    1704:	b510      	push	{r4, lr}
    1706:	2300      	movs	r3, #0
    1708:	4293      	cmp	r3, r2
    170a:	d003      	beq.n	1714 <memcpy+0x10>
    170c:	5ccc      	ldrb	r4, [r1, r3]
    170e:	54c4      	strb	r4, [r0, r3]
    1710:	3301      	adds	r3, #1
    1712:	e7f9      	b.n	1708 <memcpy+0x4>
    1714:	bd10      	pop	{r4, pc}

00001716 <memset>:
    1716:	1c03      	adds	r3, r0, #0
    1718:	1882      	adds	r2, r0, r2
    171a:	4293      	cmp	r3, r2
    171c:	d002      	beq.n	1724 <memset+0xe>
    171e:	7019      	strb	r1, [r3, #0]
    1720:	3301      	adds	r3, #1
    1722:	e7fa      	b.n	171a <memset+0x4>
    1724:	4770      	bx	lr
    1726:	0000      	movs	r0, r0
    1728:	42000800 	.word	0x42000800
    172c:	42000c00 	.word	0x42000c00
    1730:	42001000 	.word	0x42001000
    1734:	42001400 	.word	0x42001400
    1738:	0c0b0a09 	.word	0x0c0b0a09
    173c:	00000eb8 	.word	0x00000eb8
    1740:	00000f14 	.word	0x00000f14
    1744:	00000f14 	.word	0x00000f14
    1748:	00000eb2 	.word	0x00000eb2
    174c:	00000eb2 	.word	0x00000eb2
    1750:	00000ece 	.word	0x00000ece
    1754:	00000ebe 	.word	0x00000ebe
    1758:	00000ed4 	.word	0x00000ed4
    175c:	00000f02 	.word	0x00000f02
    1760:	0000100c 	.word	0x0000100c
    1764:	0000106c 	.word	0x0000106c
    1768:	0000106c 	.word	0x0000106c
    176c:	00000fec 	.word	0x00000fec
    1770:	00000ffe 	.word	0x00000ffe
    1774:	0000101a 	.word	0x0000101a
    1778:	00000ff0 	.word	0x00000ff0
    177c:	00001028 	.word	0x00001028
    1780:	0000105c 	.word	0x0000105c

00001784 <_init>:
    1784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1786:	46c0      	nop			; (mov r8, r8)
    1788:	bcf8      	pop	{r3, r4, r5, r6, r7}
    178a:	bc08      	pop	{r3}
    178c:	469e      	mov	lr, r3
    178e:	4770      	bx	lr

00001790 <__init_array_start>:
    1790:	000000d9 	.word	0x000000d9

00001794 <_fini>:
    1794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1796:	46c0      	nop			; (mov r8, r8)
    1798:	bcf8      	pop	{r3, r4, r5, r6, r7}
    179a:	bc08      	pop	{r3}
    179c:	469e      	mov	lr, r3
    179e:	4770      	bx	lr

000017a0 <__fini_array_start>:
    17a0:	000000b1 	.word	0x000000b1
