Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading splitter info files (read 1 spinfo file, 662 splitters)
Reading declaration files ...decl: 2 of 2 splitters successful
..jns: 2 of 2 splitters successful
..jnp: 2 of 2 splitters successful
..rol: 2 of 2 splitters successful
..insw: 2 of 2 splitters successful
..cmpw: 2 of 2 splitters successful
..fucom: 2 of 2 splitters successful
..movb: 2 of 2 splitters successful
..mfence: 2 of 2 splitters successful
..decb: 2 of 2 splitters successful
..popl: 2 of 2 splitters successful
..fnstcw: 2 of 2 splitters successful
..cmpb: 2 of 2 splitters successful
..lesw: 2 of 2 splitters successful
..popw: 2 of 2 splitters successful
..fildll: 2 of 2 splitters successful
..negl: 2 of 2 splitters successful
..negb: 2 of 2 splitters successful
..movw: 2 of 2 splitters successful
..decw: 2 of 2 splitters successful
..cmpl: 2 of 2 splitters successful
..sahf: 2 of 2 splitters successful
..movq: 2 of 2 splitters successful
..cmovsl: 2 of 2 splitters successful
..shldl: 2 of 2 splitters successful
..pause: 2 of 2 splitters successful
..movntil: 2 of 2 splitters successful
..cli: 2 of 2 splitters successful
..cld: 2 of 2 splitters successful
..pushfl: 2 of 2 splitters successful
..popfl: 2 of 2 splitters successful
..subq: 2 of 2 splitters successful
..fld1: 2 of 2 splitters successful
..fld: 2 of 2 splitters successful
..clc: 2 of 2 splitters successful
..popfw: 2 of 2 splitters successful
..imull: 2 of 2 splitters successful
..fistpl: 2 of 2 splitters successful
..cmpxchgl: 2 of 2 splitters successful
..jae: 2 of 2 splitters successful
..ja: 2 of 2 splitters successful
..scasb: 2 of 2 splitters successful
..loope: 2 of 2 splitters successful
..loop: 2 of 2 splitters successful
..leaw: 2 of 2 splitters successful
..testq: 2 of 2 splitters successful
..std: 2 of 2 splitters successful
..82: 2 of 2 splitters successful
..negq: 2 of 2 splitters successful
..adcb: 2 of 2 splitters successful
...byte: 2 of 2 splitters successful
..testw: 2 of 2 splitters successful
..pushfw: 2 of 2 splitters successful
..adcl: 2 of 2 splitters successful
..new0x20: 2 of 2 splitters successful
..fdivl: 2 of 2 splitters successful
..sfence: 2 of 2 splitters successful
..adcw: 2 of 2 splitters successful
..fdivs: 2 of 2 splitters successful
..testb: 2 of 2 splitters successful
..0x31: 2 of 2 splitters successful
..cmovnsl: 2 of 2 splitters successful
..das: 2 of 2 splitters successful
..5e: 2 of 2 splitters successful
..repe: 2 of 2 splitters successful
..nop: 2 of 2 splitters successful
..testl: 2 of 2 splitters successful
..repne: 2 of 2 splitters successful
..fxrstor: 2 of 2 splitters successful
..new0xa1: 2 of 2 splitters successful
..jmpw: 2 of 2 splitters successful
..shrdl: 2 of 2 splitters successful
..stc: 2 of 2 splitters successful
..popq: 2 of 2 splitters successful
..jmpq: 2 of 2 splitters successful
..roll: 2 of 2 splitters successful
..leave: 2 of 2 splitters successful
..jmp_far: 2 of 2 splitters successful
..mulw: 2 of 2 splitters successful
..jmpl: 2 of 2 splitters successful
..2a: 2 of 2 splitters successful
..2b: 2 of 2 splitters successful
..swapgs: 2 of 2 splitters successful
..0x9d: 2 of 2 splitters successful
..pushq: 2 of 2 splitters successful
..new0x39: 2 of 2 splitters successful
..cmovel: 2 of 2 splitters successful
..iretl: 2 of 2 splitters successful
..btq: 2 of 2 splitters successful
..jne: 2 of 2 splitters successful
..pushw: 2 of 2 splitters successful
..new0x31: 2 of 2 splitters successful
..ldsw: 2 of 2 splitters successful
..hlt: 2 of 2 splitters successful
..frstor: 2 of 2 splitters successful
..new0x9d: 2 of 2 splitters successful
..pushaw: 2 of 2 splitters successful
..jle: 2 of 2 splitters successful
..jl: 2 of 2 splitters successful
..movsbl: 2 of 2 splitters successful
..movsb: 2 of 2 splitters successful
..pushal: 2 of 2 splitters successful
..wrmsr: 2 of 2 splitters successful
..iretw: 2 of 2 splitters successful
..btl: 2 of 2 splitters successful
..80: 2 of 2 splitters successful
..81: 2 of 2 splitters successful
..pushl: 2 of 2 splitters successful
..orq: 2 of 2 splitters successful
..cmovnel: 2 of 2 splitters successful
..addw: 2 of 2 splitters successful
..00: 2 of 2 splitters successful
..fxch: 2 of 2 splitters successful
..setle: 2 of 2 splitters successful
..lidtw: 2 of 2 splitters successful
..ljmpl: 2 of 2 splitters successful
..outw: 2 of 2 splitters successful
..72: 2 of 2 splitters successful
..jge: 2 of 2 splitters successful
..jg: 2 of 2 splitters successful
..leal: 2 of 2 splitters successful
..sysretq: 2 of 2 splitters successful
..new0x49: 2 of 2 splitters successful
..outb: 2 of 2 splitters successful
..leaq: 2 of 2 splitters successful
..addb: 2 of 2 splitters successful
..fistpll: 2 of 2 splitters successful
..3c: 2 of 2 splitters successful
..3a: 2 of 2 splitters successful
..addl: 2 of 2 splitters successful
..outl: 2 of 2 splitters successful
..ljmpw: 2 of 2 splitters successful
..lidtl: 2 of 2 splitters successful
..3d: 2 of 2 splitters successful
..06: 2 of 2 splitters successful
..syscall: 2 of 2 splitters successful
..mull: 2 of 2 splitters successful
..mulb: 2 of 2 splitters successful
..orw: 2 of 2 splitters successful
..cmovbq: 2 of 2 splitters successful
..lgdtw: 2 of 2 splitters successful
..lgdtq: 2 of 2 splitters successful
..js: 2 of 2 splitters successful
..orl: 2 of 2 splitters successful
..invlpg: 2 of 2 splitters successful
..cmovbl: 2 of 2 splitters successful
..je: 2 of 2 splitters successful
..adcq: 2 of 2 splitters successful
..orb: 2 of 2 splitters successful
..jb: 2 of 2 splitters successful
..wait: 2 of 2 splitters successful
..0x39: 2 of 2 splitters successful
..lgdtl: 2 of 2 splitters successful
..movsl: 2 of 2 splitters successful
..rorl: 2 of 2 splitters successful
..btrl: 2 of 2 splitters successful
..movswl: 2 of 2 splitters successful
..movsw: 2 of 2 splitters successful
..a0: 2 of 2 splitters successful
..stosb: 2 of 2 splitters successful
..rorb: 2 of 2 splitters successful
..fmull: 2 of 2 splitters successful
..sarb: 2 of 2 splitters successful
..stosw: 2 of 2 splitters successful
..jmp_near: 2 of 2 splitters successful
..imulw: 2 of 2 splitters successful
..0x20: 2 of 2 splitters successful
..0xa1: 2 of 2 splitters successful
..movzwl: 2 of 2 splitters successful
..0x69: 2 of 2 splitters successful
..subw: 2 of 2 splitters successful
..cmovgl: 2 of 2 splitters successful
..shrb: 2 of 2 splitters successful
..clts: 2 of 2 splitters successful
..movzbw: 2 of 2 splitters successful
..cc: 2 of 2 splitters successful
..shrl: 2 of 2 splitters successful
..new0x76: 2 of 2 splitters successful
..nopw: 2 of 2 splitters successful
..shrw: 2 of 2 splitters successful
..cltd: 2 of 2 splitters successful
..lldtw: 2 of 2 splitters successful
..cmovaq: 2 of 2 splitters successful
..subb: 2 of 2 splitters successful
..setge: 2 of 2 splitters successful
..setg: 2 of 2 splitters successful
..shrq: 2 of 2 splitters successful
..idivl: 2 of 2 splitters successful
..subl: 2 of 2 splitters successful
..retl: 2 of 2 splitters successful
..movzbl: 2 of 2 splitters successful
..cmovaeq: 2 of 2 splitters successful
..calll_far: 2 of 2 splitters successful
..andl: 2 of 2 splitters successful
..movslq: 2 of 2 splitters successful
..mulq: 2 of 2 splitters successful
..new0x89: 2 of 2 splitters successful
..movl: 2 of 2 splitters successful
..sarl: 2 of 2 splitters successful
..new0xef: 2 of 2 splitters successful
..setne: 2 of 2 splitters successful
..andb: 2 of 2 splitters successful
..1a: 2 of 2 splitters successful
..f8: 2 of 2 splitters successful
..retq: 2 of 2 splitters successful
..retw: 2 of 2 splitters successful
..nopl: 2 of 2 splitters successful
..iretq: 2 of 2 splitters successful
..cmovlel: 2 of 2 splitters successful
..andw: 2 of 2 splitters successful
..setns: 2 of 2 splitters successful
..new0x08: 2 of 2 splitters successful
..fucompp: 2 of 2 splitters successful
..fucomp: 2 of 2 splitters successful
..popal: 2 of 2 splitters successful
..rsm: 2 of 2 splitters successful
..01: 2 of 2 splitters successful
..xchgw: 2 of 2 splitters successful
..fnstsw: 2 of 2 splitters successful
..shlq: 2 of 2 splitters successful
..cwtl: 2 of 2 splitters successful
..xaddl: 2 of 2 splitters successful
..shlw: 2 of 2 splitters successful
..flds: 2 of 2 splitters successful
..9a: 2 of 2 splitters successful
..sbbl: 2 of 2 splitters successful
..xchgb: 2 of 2 splitters successful
..shll: 2 of 2 splitters successful
..lretl: 2 of 2 splitters successful
..movabsq: 2 of 2 splitters successful
..rdtsc: 2 of 2 splitters successful
..shlb: 2 of 2 splitters successful
..0x89: 2 of 2 splitters successful
..xchgl: 2 of 2 splitters successful
..lcallw: 2 of 2 splitters successful
..new0x0e: 2 of 2 splitters successful
..calll_near: 2 of 2 splitters successful
..new0x99: 2 of 2 splitters successful
..lfence: 2 of 2 splitters successful
..lodsw: 2 of 2 splitters successful
..lretw: 2 of 2 splitters successful
..andq: 2 of 2 splitters successful
..sti: 2 of 2 splitters successful
..fsubp: 2 of 2 splitters successful
..cmovll: 2 of 2 splitters successful
..lmsww: 2 of 2 splitters successful
..7f: 2 of 2 splitters successful
..0x76: 2 of 2 splitters successful
..setae: 2 of 2 splitters successful
..seta: 2 of 2 splitters successful
..fldz: 2 of 2 splitters successful
..bsrl: 2 of 2 splitters successful
..int: 2 of 2 splitters successful
..lock: 2 of 2 splitters successful
..cmovgel: 2 of 2 splitters successful
..inw: 2 of 2 splitters successful
..3f: 2 of 2 splitters successful
..fsetpm: 2 of 2 splitters successful
..inl: 2 of 2 splitters successful
..cmovael: 2 of 2 splitters successful
..fldl: 2 of 2 splitters successful
..cmpq: 2 of 2 splitters successful
..fninit: 2 of 2 splitters successful
..lidtq: 2 of 2 splitters successful
..0x49: 2 of 2 splitters successful
..cpuid: 2 of 2 splitters successful
..45: 2 of 2 splitters successful
..c0: 2 of 2 splitters successful
..20: 2 of 2 splitters successful
..inb: 2 of 2 splitters successful
..incq: 2 of 2 splitters successful
..bsfl: 2 of 2 splitters successful
..0x08: 2 of 2 splitters successful
..setb: 2 of 2 splitters successful
..setbe: 2 of 2 splitters successful
..incw: 2 of 2 splitters successful
..lssl: 2 of 2 splitters successful
..fldcw: 2 of 2 splitters successful
..sbbb: 2 of 2 splitters successful
..40: 2 of 2 splitters successful
..rdmsr: 2 of 2 splitters successful
..incb: 2 of 2 splitters successful
..0xef: 2 of 2 splitters successful
..cmoval: 2 of 2 splitters successful
..notl: 2 of 2 splitters successful
..cmoveq: 2 of 2 splitters successful
..incl: 2 of 2 splitters successful
..wbinvd: 2 of 2 splitters successful
..bsfq: 2 of 2 splitters successful
..addq: 2 of 2 splitters successful
..xorq: 2 of 2 splitters successful
..insb: 2 of 2 splitters successful
..divl: 2 of 2 splitters successful
..xorw: 2 of 2 splitters successful
..outsw: 2 of 2 splitters successful
..stosl: 2 of 2 splitters successful
..cmovneq: 2 of 2 splitters successful
..insl: 2 of 2 splitters successful
..divb: 2 of 2 splitters successful
..prefetchnta: 2 of 2 splitters successful
..a1: 2 of 2 splitters successful
..fstp: 2 of 2 splitters successful
..xorb: 2 of 2 splitters successful
..new0x69: 2 of 2 splitters successful
..ff: 2 of 2 splitters successful
..0x0e: 2 of 2 splitters successful
..divw: 2 of 2 splitters successful
..notq: 2 of 2 splitters successful
..bsrq: 2 of 2 splitters successful
..outsl: 2 of 2 splitters successful
..xorl: 2 of 2 splitters successful
..divq: 2 of 2 splitters successful
..cmovbel: 2 of 2 splitters successful
..popaw: 2 of 2 splitters successful
..sete: 2 of 2 splitters successful
..callw: 2 of 2 splitters successful
..sgdtl: 2 of 2 splitters successful
..callq: 2 of 2 splitters successful
..jecxz: 2 of 2 splitters successful
..cltq: 2 of 2 splitters successful
..btsl: 2 of 2 splitters successful
..fxsave: 2 of 2 splitters successful
..jbe: 2 of 2 splitters successful
..lodsb: 2 of 2 splitters successful
..0x99: 2 of 2 splitters successful
..sets: 2 of 2 splitters successful
..4f: 2 of 2 splitters successful
..bswapl: 2 of 2 splitters successful
..4c: 2 of 2 splitters successful
..lcalll: 2 of 2 splitters successful
..ltrw: 2 of 2 splitters successful
(read 1 decls file)
Processing trace data; reading 1 dtrace file:

No return from procedure observed 1 time.  Unmatched entries are ignored!
Unterminated calls:
  ..calll_far() : 1 invocation
End of report for procedures not returned from.  Unmatched entries are ignored!

===========================================================================
..0x08():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR < EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..0x08():::ENTER;condition="EFL_4==0"
===========================================================================
..0x08():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
SS == FS
EBX >= 1
EDX one of { 0, 980, 56320 }
II == 0
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
EAX != ECX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
ES >= SS
CS > SS
SS < DS
SS < GS
DS >= GS
GDT < IDT
EFL_4 <= EFL_9
EFL_6 <= EFL_9
EFL_9 >= EFL_11
===========================================================================
..0x08():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ADDR == -1
EAX >= 2
EBX >= 0
ECX >= 0
EDX == 0
CPL == 0
II == 0
A20 == 1
ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300", "f5d7000f5d70ffffffff008f9300" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 2
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
ADDR < EIP
EAX != EBX
EAX != ECX
EAX > EDX
EBX >= EDX
ECX >= EDX
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= EFL_11
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
ES != CS
ES > SS
ES >= DS
ES > LDT
ES > TR
CS > SS
CS != DS
CS > LDT
CS > TR
SS < DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_6 <= EFL_9
===========================================================================
..0x08():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR < EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= EFL_9
===========================================================================
..0x08():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_4 == 0)  <==>  (A20 > D_EFL_4)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (SMM == D_EFL_4)
(D_EFL_4 == 0)  ==>  (A20 == D_CR0_0)
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (A20 > CR0_0)
(D_EFL_4 == 0)  ==>  (A20 > EFL_4)
(D_EFL_4 == 0)  ==>  (A20 > EFL_6)
(D_EFL_4 == 0)  ==>  (A20 > orig(CR0_0))
(D_EFL_4 == 0)  ==>  (A20 > orig(II))
(D_EFL_4 == 0)  ==>  (A20 >= D_EFL_6)
(D_EFL_4 == 0)  ==>  (A20 >= D_EFL_9)
(D_EFL_4 == 0)  ==>  (ADDR one of { -1, 825919 })
(D_EFL_4 == 0)  ==>  (CR0 == 16)
(D_EFL_4 == 0)  ==>  (CR0 == orig(CR0))
(D_EFL_4 == 0)  ==>  (CR0_0 < D_CR0_0)
(D_EFL_4 == 0)  ==>  (CR0_0 < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_9)
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (CR0_0 == 0)
(D_EFL_4 == 0)  ==>  (CS <= orig(CS))
(D_EFL_4 == 0)  ==>  (CS > FS)
(D_EFL_4 == 0)  ==>  (CS > orig(FS))
(D_EFL_4 == 0)  ==>  (CS > orig(SS))
(D_EFL_4 == 0)  ==>  (DS > FS)
(D_EFL_4 == 0)  ==>  (DS > orig(FS))
(D_EFL_4 == 0)  ==>  (DS > orig(SS))
(D_EFL_4 == 0)  ==>  (DS >= GS)
(D_EFL_4 == 0)  ==>  (DS >= orig(DS))
(D_EFL_4 == 0)  ==>  (DS >= orig(GS))
(D_EFL_4 == 0)  ==>  (D_CR0_0 == 1)
(D_EFL_4 == 0)  ==>  (D_CR0_0 > orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_CR0_0 > orig(II))
(D_EFL_4 == 0)  ==>  (D_CR0_0 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_CR0_0 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_6 != orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_6 <= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_6 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(D_EFL_4 == 0)  ==>  (D_EFL_9 <= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_9 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_9 one of { 0, 1 })
(D_EFL_4 == 0)  ==>  (EAX != ECX)
(D_EFL_4 == 0)  ==>  (EAX != orig(ECX))
(D_EFL_4 == 0)  ==>  (EAX >= 0)
(D_EFL_4 == 0)  ==>  (EAX >= orig(EDX))
(D_EFL_4 == 0)  ==>  (EBX != EDX)
(D_EFL_4 == 0)  ==>  (EBX > orig(EDX))
(D_EFL_4 == 0)  ==>  (ECX >= 0)
(D_EFL_4 == 0)  ==>  (ECX >= orig(EDX))
(D_EFL_4 == 0)  ==>  (EDX != orig(EAX))
(D_EFL_4 == 0)  ==>  (EDX >= orig(EDX))
(D_EFL_4 == 0)  ==>  (EDX one of { 0, 56320, 60212 })
(D_EFL_4 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_11 >= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_11 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_11 >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (EFL_11 >= orig(II))
(D_EFL_4 == 0)  ==>  (EFL_2 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_2 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_2 >= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(II))
(D_EFL_4 == 0)  ==>  (EFL_4 < D_CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_6 < D_CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_6 < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_6 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_6 <= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_6 <= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_6 == 0)
(D_EFL_4 == 0)  ==>  (EFL_9 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_9 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_9 >= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_9 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(II))
(D_EFL_4 == 0)  ==>  (ES != SS)
(D_EFL_4 == 0)  ==>  (ES == orig(ES))
(D_EFL_4 == 0)  ==>  (ES > FS)
(D_EFL_4 == 0)  ==>  (ES > orig(FS))
(D_EFL_4 == 0)  ==>  (ES > orig(SS))
(D_EFL_4 == 0)  ==>  (ES >= GS)
(D_EFL_4 == 0)  ==>  (ES >= orig(DS))
(D_EFL_4 == 0)  ==>  (ES >= orig(GS))
(D_EFL_4 == 0)  ==>  (ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300", "f5d7000f5d70ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (FS < GS)
(D_EFL_4 == 0)  ==>  (FS < orig(CS))
(D_EFL_4 == 0)  ==>  (FS < orig(DS))
(D_EFL_4 == 0)  ==>  (FS < orig(ES))
(D_EFL_4 == 0)  ==>  (FS < orig(GS))
(D_EFL_4 == 0)  ==>  (FS == orig(FS))
(D_EFL_4 == 0)  ==>  (FS == orig(SS))
(D_EFL_4 == 0)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (GDT < IDT)
(D_EFL_4 == 0)  ==>  (GDT < orig(IDT))
(D_EFL_4 == 0)  ==>  (GDT == "0000000000000000")
(D_EFL_4 == 0)  ==>  (GDT == orig(GDT))
(D_EFL_4 == 0)  ==>  (GS <= orig(ES))
(D_EFL_4 == 0)  ==>  (GS == orig(DS))
(D_EFL_4 == 0)  ==>  (GS == orig(GS))
(D_EFL_4 == 0)  ==>  (GS > orig(FS))
(D_EFL_4 == 0)  ==>  (GS > orig(SS))
(D_EFL_4 == 0)  ==>  (GS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (IDT == "00000000000003ff")
(D_EFL_4 == 0)  ==>  (IDT == orig(IDT))
(D_EFL_4 == 0)  ==>  (IDT > orig(GDT))
(D_EFL_4 == 0)  ==>  (II != orig(EFL_9))
(D_EFL_4 == 0)  ==>  (II <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (II <= D_EFL_9)
(D_EFL_4 == 0)  ==>  (II <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (II >= CR0_0)
(D_EFL_4 == 0)  ==>  (II >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (II >= EFL_4)
(D_EFL_4 == 0)  ==>  (II >= EFL_6)
(D_EFL_4 == 0)  ==>  (II >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (II >= orig(II))
(D_EFL_4 == 0)  ==>  (SMM < D_CR0_0)
(D_EFL_4 == 0)  ==>  (SMM < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (SMM == CR0_0)
(D_EFL_4 == 0)  ==>  (SMM == EFL_4)
(D_EFL_4 == 0)  ==>  (SMM == EFL_6)
(D_EFL_4 == 0)  ==>  (SMM == orig(CR0_0))
(D_EFL_4 == 0)  ==>  (SMM == orig(II))
(D_EFL_4 == 0)  ==>  (SS != GS)
(D_EFL_4 == 0)  ==>  (SS != orig(DS))
(D_EFL_4 == 0)  ==>  (SS != orig(ES))
(D_EFL_4 == 0)  ==>  (SS != orig(GS))
(D_EFL_4 == 0)  ==>  (SS >= orig(FS))
(D_EFL_4 == 0)  ==>  (SS >= orig(SS))
(D_EFL_4 == 0)  ==>  (orig(CCS) >= 2)
(D_EFL_4 == 0)  ==>  (orig(CR0) == 16)
(D_EFL_4 == 0)  ==>  (orig(CR0_0) == 0)
(D_EFL_4 == 0)  ==>  (orig(CS) > orig(FS))
(D_EFL_4 == 0)  ==>  (orig(CS) > orig(SS))
(D_EFL_4 == 0)  ==>  (orig(DS) > orig(FS))
(D_EFL_4 == 0)  ==>  (orig(DS) one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (orig(EAX) != orig(EBX))
(D_EFL_4 == 0)  ==>  (orig(EAX) != orig(ECX))
(D_EFL_4 == 0)  ==>  (orig(EAX) > orig(EDX))
(D_EFL_4 == 0)  ==>  (orig(EAX) >= 2)
(D_EFL_4 == 0)  ==>  (orig(EBX) >= orig(EDX))
(D_EFL_4 == 0)  ==>  (orig(ECX) >= orig(EDX))
(D_EFL_4 == 0)  ==>  (orig(EDX) == 0)
(D_EFL_4 == 0)  ==>  (orig(EFL_11) >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_2) <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_4) > orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_9) >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(ES) > orig(FS))
(D_EFL_4 == 0)  ==>  (orig(ES) > orig(SS))
(D_EFL_4 == 0)  ==>  (orig(ES) >= orig(DS))
(D_EFL_4 == 0)  ==>  (orig(ES) >= orig(GS))
(D_EFL_4 == 0)  ==>  (orig(ES) one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300", "f5d7000f5d70ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (orig(FS) < orig(GS))
(D_EFL_4 == 0)  ==>  (orig(FS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (orig(GDT) < orig(IDT))
(D_EFL_4 == 0)  ==>  (orig(GDT) == "0000000000000000")
(D_EFL_4 == 0)  ==>  (orig(GS) one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (orig(IDT) == "00000000000003ff")
(D_EFL_4 == 0)  ==>  (orig(II) < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(II) == 0)
(D_EFL_4 == 0)  ==>  (orig(SS) < orig(DS))
(D_EFL_4 == 0)  ==>  (orig(SS) < orig(GS))
(D_EFL_4 == 0)  ==>  (orig(SS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (SMM < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0 one of { 16, 17 })
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_CR0_0 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_11))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_6))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_9))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_9 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (EAX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EDX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_11 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_6)
(D_EFL_4 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(D_EFL_4 one of { 1, 2 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_4 one of { 1, 2 })  ==>  (II <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(CR0) one of { 16, 17 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(CR0_0) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) <= orig(EFL_9))
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(GDT) one of { "0000000000000000", "000f5e8000000037" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(IDT) one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(CR0_0))
(EFL_4 == 0)  <==>  (EFL_4 <= orig(II))
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM == EFL_4)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_CR0_0 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EAX >= -1)
(EFL_4 == 0)  ==>  (EDX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_11)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_11))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_4 == 0)  ==>  (EFL_6 <= D_EFL_11)
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(CR0) one of { 16, 17 })
(EFL_4 == 0)  ==>  (orig(CR0_0) one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (orig(IDT) one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > CR0_0)
(EFL_4 == 1)  <==>  (EFL_4 > orig(CR0_0))
(EFL_4 == 1)  <==>  (EFL_4 > orig(II))
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_CR0_0)
(EFL_4 == 1)  ==>  (A20 > CR0_0)
(EFL_4 == 1)  ==>  (A20 > orig(CR0_0))
(EFL_4 == 1)  ==>  (A20 > orig(II))
(EFL_4 == 1)  ==>  (CCS >= 2)
(EFL_4 == 1)  ==>  (CR0 == 16)
(EFL_4 == 1)  ==>  (CR0 == orig(CR0))
(EFL_4 == 1)  ==>  (CR0_0 < D_CR0_0)
(EFL_4 == 1)  ==>  (CR0_0 < D_EFL_4)
(EFL_4 == 1)  ==>  (CR0_0 <= D_EFL_2)
(EFL_4 == 1)  ==>  (CR0_0 <= D_EFL_6)
(EFL_4 == 1)  ==>  (CR0_0 <= D_EFL_9)
(EFL_4 == 1)  ==>  (CR0_0 <= orig(EFL_11))
(EFL_4 == 1)  ==>  (CR0_0 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (CR0_0 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (CR0_0 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (CR0_0 <= orig(EFL_9))
(EFL_4 == 1)  ==>  (CR0_0 == 0)
(EFL_4 == 1)  ==>  (CS > FS)
(EFL_4 == 1)  ==>  (CS > SS)
(EFL_4 == 1)  ==>  (CS > orig(FS))
(EFL_4 == 1)  ==>  (CS > orig(SS))
(EFL_4 == 1)  ==>  (CS one of { "c000000c0000ffffffff00809b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS <= orig(DS))
(EFL_4 == 1)  ==>  (DS == GS)
(EFL_4 == 1)  ==>  (DS == orig(GS))
(EFL_4 == 1)  ==>  (DS > FS)
(EFL_4 == 1)  ==>  (DS > orig(FS))
(EFL_4 == 1)  ==>  (DS > orig(SS))
(EFL_4 == 1)  ==>  (DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 1)  ==>  (D_CR0_0 == 1)
(EFL_4 == 1)  ==>  (D_CR0_0 > orig(CR0_0))
(EFL_4 == 1)  ==>  (D_CR0_0 > orig(II))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(II))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(CR0_0))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_11))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_6 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (D_EFL_6 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_6 >= orig(II))
(EFL_4 == 1)  ==>  (EAX != EBX)
(EFL_4 == 1)  ==>  (EAX != ECX)
(EFL_4 == 1)  ==>  (EAX != orig(EDX))
(EFL_4 == 1)  ==>  (EAX > EDX)
(EFL_4 == 1)  ==>  (EAX >= 2)
(EFL_4 == 1)  ==>  (EBX >= EDX)
(EFL_4 == 1)  ==>  (ECX != orig(EAX))
(EFL_4 == 1)  ==>  (ECX >= 0)
(EFL_4 == 1)  ==>  (ECX >= EDX)
(EFL_4 == 1)  ==>  (EDX < orig(EBX))
(EFL_4 == 1)  ==>  (EDX <= orig(EAX))
(EFL_4 == 1)  ==>  (EDX <= orig(ECX))
(EFL_4 == 1)  ==>  (EDX <= orig(EDX))
(EFL_4 == 1)  ==>  (EDX == 0)
(EFL_4 == 1)  ==>  (EFL_11 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_11 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_11 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_11 >= orig(II))
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_2 >= orig(II))
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_6 >= orig(II))
(EFL_4 == 1)  ==>  (EFL_9 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_9 <= D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_9 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_9 >= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_9 >= orig(II))
(EFL_4 == 1)  ==>  (ES > FS)
(EFL_4 == 1)  ==>  (ES > SS)
(EFL_4 == 1)  ==>  (ES > orig(FS))
(EFL_4 == 1)  ==>  (ES > orig(SS))
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (ES >= orig(ES))
(EFL_4 == 1)  ==>  (ES >= orig(GS))
(EFL_4 == 1)  ==>  (ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300", "f5d7000f5d70ffffffff008f9300" })
(EFL_4 == 1)  ==>  (FS < GS)
(EFL_4 == 1)  ==>  (FS < orig(CS))
(EFL_4 == 1)  ==>  (FS < orig(DS))
(EFL_4 == 1)  ==>  (FS < orig(GS))
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT < orig(IDT))
(EFL_4 == 1)  ==>  (GDT == "0000000000000000")
(EFL_4 == 1)  ==>  (GDT == orig(GDT))
(EFL_4 == 1)  ==>  (GS <= orig(DS))
(EFL_4 == 1)  ==>  (GS > orig(FS))
(EFL_4 == 1)  ==>  (GS > orig(SS))
(EFL_4 == 1)  ==>  (GS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 1)  ==>  (IDT == "00000000000003ff")
(EFL_4 == 1)  ==>  (IDT == orig(IDT))
(EFL_4 == 1)  ==>  (IDT > orig(GDT))
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II < D_CR0_0)
(EFL_4 == 1)  ==>  (II < D_EFL_4)
(EFL_4 == 1)  ==>  (II <= D_EFL_11)
(EFL_4 == 1)  ==>  (II <= D_EFL_2)
(EFL_4 == 1)  ==>  (II <= D_EFL_6)
(EFL_4 == 1)  ==>  (II <= D_EFL_9)
(EFL_4 == 1)  ==>  (II <= EFL_11)
(EFL_4 == 1)  ==>  (II <= EFL_2)
(EFL_4 == 1)  ==>  (II <= EFL_6)
(EFL_4 == 1)  ==>  (II <= EFL_9)
(EFL_4 == 1)  ==>  (II <= orig(EFL_11))
(EFL_4 == 1)  ==>  (II <= orig(EFL_2))
(EFL_4 == 1)  ==>  (II <= orig(EFL_4))
(EFL_4 == 1)  ==>  (II <= orig(EFL_6))
(EFL_4 == 1)  ==>  (II <= orig(EFL_9))
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == CR0_0)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (II == orig(CR0_0))
(EFL_4 == 1)  ==>  (II == orig(II))
(EFL_4 == 1)  ==>  (SMM < D_CR0_0)
(EFL_4 == 1)  ==>  (SMM < D_EFL_4)
(EFL_4 == 1)  ==>  (SS < DS)
(EFL_4 == 1)  ==>  (SS < GS)
(EFL_4 == 1)  ==>  (SS < orig(CS))
(EFL_4 == 1)  ==>  (SS < orig(DS))
(EFL_4 == 1)  ==>  (SS < orig(GS))
(EFL_4 == 1)  ==>  (SS <= orig(ES))
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS == orig(FS))
(EFL_4 == 1)  ==>  (SS == orig(SS))
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(CR0) == 16)
(EFL_4 == 1)  ==>  (orig(CR0_0) == 0)
(EFL_4 == 1)  ==>  (orig(CS) > orig(FS))
(EFL_4 == 1)  ==>  (orig(CS) > orig(SS))
(EFL_4 == 1)  ==>  (orig(DS) > orig(FS))
(EFL_4 == 1)  ==>  (orig(DS) >= orig(GS))
(EFL_4 == 1)  ==>  (orig(EAX) != orig(ECX))
(EFL_4 == 1)  ==>  (orig(EBX) != orig(EDX))
(EFL_4 == 1)  ==>  (orig(EBX) >= 1)
(EFL_4 == 1)  ==>  (orig(EDX) one of { 0, 980, 56320 })
(EFL_4 == 1)  ==>  (orig(EFL_11) >= orig(CR0_0))
(EFL_4 == 1)  ==>  (orig(EFL_2) >= orig(CR0_0))
(EFL_4 == 1)  ==>  (orig(EFL_4) <= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(EFL_4) >= orig(CR0_0))
(EFL_4 == 1)  ==>  (orig(EFL_6) <= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(EFL_6) >= orig(CR0_0))
(EFL_4 == 1)  ==>  (orig(EFL_9) >= orig(CR0_0))
(EFL_4 == 1)  ==>  (orig(EFL_9) >= orig(EFL_11))
(EFL_4 == 1)  ==>  (orig(ES) >= orig(SS))
(EFL_4 == 1)  ==>  (orig(FS) < orig(GS))
(EFL_4 == 1)  ==>  (orig(FS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(GDT) < orig(IDT))
(EFL_4 == 1)  ==>  (orig(GDT) == "0000000000000000")
(EFL_4 == 1)  ==>  (orig(GS) one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(IDT) == "00000000000003ff")
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_11))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_2))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_4))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_6))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(II) == 0)
(EFL_4 == 1)  ==>  (orig(SS) < orig(DS))
(EFL_4 == 1)  ==>  (orig(SS) < orig(GS))
(EFL_4 == 1)  ==>  (orig(SS) one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
ADDR != 0
ADDR >= -1
EAX >= -1
EBX >= 0
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
ADDR != EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
EIP > orig(ADDR)
II <= A20
II >= SMM
II <= D_CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(II)
SMM <= orig(EFL_2)
SMM <= orig(EFL_4)
SMM <= orig(EFL_6)
SMM <= orig(EFL_9)
SMM <= orig(EFL_11)
SMM <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT != orig(IDT)
IDT != orig(GDT)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_CR0_0
EFL_4 <= D_EFL_4
EFL_4 <= D_CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_CR0_0
EFL_9 >= EFL_11
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_11
CR0_0 <= D_CR0_0
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(CR0_0)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(CR0_0)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..0x08():::EXIT;condition="EFL_4==0"
SMM == EFL_4
D_EFL_4 one of { 0, 1 }
A20 >= D_EFL_4
EFL_6 <= D_EFL_11
D_EFL_4 != orig(EFL_4)
===========================================================================
..0x08():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == D_CR0_0
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(GS)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
EAX >= 2
ECX >= 0
EDX == 0
II == 0
ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300", "f5d7000f5d70ffffffff008f9300" }
CS one of { "c000000c0000ffffffff00809b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS >= 2
D_EFL_4 one of { 1, 2 }
EAX != EBX
EAX != ECX
EAX > EDX
EAX != orig(EDX)
EBX >= EDX
ECX >= EDX
ECX != orig(EAX)
EDX <= orig(EAX)
EDX < orig(EBX)
EDX <= orig(ECX)
EDX <= orig(EDX)
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(EFL_11)
A20 <= D_EFL_4
ES > SS
ES >= DS
ES >= orig(ES)
CS > SS
SS < DS
SS <= orig(ES)
SS < orig(CS)
SS < orig(DS)
DS <= orig(DS)
GDT < IDT
EFL_2 <= D_EFL_4
EFL_2 >= orig(EFL_6)
EFL_6 <= EFL_9
EFL_6 <= orig(EFL_9)
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 >= orig(EFL_11)
EFL_11 <= D_EFL_4
D_EFL_2 >= orig(EFL_6)
D_EFL_4 >= D_EFL_9
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 > orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 != orig(EFL_6)
===========================================================================
..0x08():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_4
SMM == EFL_6
SMM == EFL_8
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == D_EFL_4
SMM == orig(II)
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
FS == orig(SS)
FS == orig(FS)
GS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { -1, 825919 }
ADDR != 0
EAX >= 0
ECX >= 0
EDX one of { 0, 56320, 60212 }
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300", "f5d7000f5d70ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1 }
D_EFL_11 one of { 0, 1, 2 }
ADDR != EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
EAX != ECX
EAX != orig(ECX)
EAX >= orig(EDX)
EBX != EDX
EBX > orig(EDX)
ECX >= orig(EDX)
EDX != orig(EAX)
EDX >= orig(EDX)
EIP > orig(ADDR)
EFL != orig(EFL)
II <= A20
II >= SMM
II <= D_EFL_6
II <= D_EFL_9
II != orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_9
A20 >= EFL_11
A20 >= D_EFL_6
A20 >= D_EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
SMM <= EFL_2
SMM <= EFL_9
SMM <= EFL_11
SMM <= D_EFL_2
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= orig(EFL_2)
SMM <= orig(EFL_6)
SMM <= orig(EFL_9)
SMM <= orig(EFL_11)
ES != CS
ES != SS
ES > FS
ES >= GS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS <= orig(CS)
SS <= DS
SS >= FS
SS != GS
SS > LDT
SS > TR
SS != orig(CS)
DS > FS
DS >= GS
DS > LDT
DS > TR
DS != orig(CS)
FS < GS
FS > LDT
FS > TR
FS < orig(CS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(CS)
TR < orig(CS)
GDT < IDT
EFL_2 <= D_EFL_2
EFL_2 <= orig(EFL_9)
EFL_9 >= EFL_11
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_6)
EFL_9 <= orig(EFL_9)
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= orig(EFL_9)
D_EFL_6 != orig(EFL_6)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_11)
D_EFL_11 >= orig(EFL_6)
===========================================================================
..0x08():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR != 0
ADDR >= -1
EAX >= -1
EBX >= 0
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
ADDR != EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
EIP > orig(ADDR)
II <= A20
II >= SMM
II <= D_EFL_4
II <= D_CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
SMM <= D_EFL_2
SMM < D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(II)
SMM <= orig(EFL_2)
SMM <= orig(EFL_4)
SMM <= orig(EFL_6)
SMM <= orig(EFL_9)
SMM <= orig(EFL_11)
SMM <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT != orig(IDT)
IDT != orig(GDT)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_CR0_0
EFL_4 <= D_EFL_4
EFL_4 <= D_CR0_0
EFL_4 >= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_CR0_0
EFL_9 >= EFL_11
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_11
CR0_0 <= D_CR0_0
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_11)
D_EFL_4 >= orig(CR0_0)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(CR0_0)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..0x76():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
FS == GS
EFL_2 == EFL_6
ADDR == -1
EAX one of { 1, 46, 64944 }
EBX one of { 0, 2 }
ECX one of { 0, 1, 47898 }
EDX one of { 128, 56320 }
EFL one of { 2, 70 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "0000000000000000ffff00009300", "0040000004000000ffff00009300" }
CS == "f000000f00000000ffff00009b00"
SS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300" }
DS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300" }
FS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 40, 68 }
CCD one of { 64920, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
ADDR < EIP
EAX > EBX
EAX >= ECX
EAX != EDX
EBX != ECX
EBX < EDX
ECX < EDX
II <= A20
II >= SMM
A20 >= EFL_2
SMM <= EFL_2
ES < CS
ES <= DS
ES >= FS
ES > LDT
ES > TR
CS > SS
CS > DS
CS > FS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
===========================================================================
..0x76():::ENTER;condition="EFL_4==0"
===========================================================================
..0x76():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
FS == GS
EFL_2 == EFL_6
ADDR == -1
EAX one of { 1, 46, 64944 }
EBX one of { 0, 2 }
ECX one of { 0, 1, 47898 }
EDX one of { 128, 56320 }
EFL one of { 2, 70 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "0000000000000000ffff00009300", "0040000004000000ffff00009300" }
CS == "f000000f00000000ffff00009b00"
SS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300" }
DS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300" }
FS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 40, 68 }
CCD one of { 64920, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
ADDR < EIP
EAX > EBX
EAX >= ECX
EAX != EDX
EBX != ECX
EBX < EDX
ECX < EDX
II <= A20
II >= SMM
A20 >= EFL_2
SMM <= EFL_2
ES < CS
ES <= DS
ES >= FS
ES > LDT
ES > TR
CS > SS
CS > DS
CS > FS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
===========================================================================
..0x76():::EXIT
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_4)
SMM == orig(EFL_8)
SMM == orig(EFL_9)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
D_EFL_2 == D_EFL_6
ADDR one of { -1, 31959, 32858 }
EAX one of { 1, 46, 64944 }
EBX one of { 0, 2 }
ECX one of { 0, 1, 47898 }
EDX one of { 128, 56320 }
EFL one of { 2, 70 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "0000000000000000ffff00009300", "0040000004000000ffff00009300" }
CS == "f000000f00000000ffff00009b00"
SS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300" }
DS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300" }
FS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 40, 68 }
CCD one of { 64920, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
D_EFL_2 one of { 0, 1 }
ADDR < EIP
ADDR >= orig(ADDR)
ADDR < orig(EIP)
EAX > EBX
EAX >= ECX
EAX != EDX
EAX >= orig(EAX)
EAX >= orig(ECX)
EAX != orig(EDX)
EBX != ECX
EBX < EDX
EBX < orig(EAX)
EBX != orig(ECX)
EBX < orig(EDX)
ECX < EDX
ECX >= orig(ECX)
ECX != orig(EDX)
EDX != orig(EAX)
EDX > orig(ECX)
EDX >= orig(EDX)
EIP > orig(ADDR)
EFL <= orig(EFL)
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= D_EFL_2
A20 >= orig(II)
A20 >= orig(EFL_2)
SMM <= EFL_2
SMM <= D_EFL_2
SMM <= orig(II)
SMM <= orig(EFL_2)
ES < CS
ES <= DS
ES >= FS
ES > LDT
ES > TR
ES >= orig(ES)
ES <= orig(DS)
CS > SS
CS > DS
CS > FS
CS > LDT
CS > TR
CS > orig(ES)
CS > orig(SS)
CS > orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
DS >= orig(ES)
DS >= orig(SS)
DS >= orig(DS)
FS > LDT
FS > TR
FS <= orig(ES)
FS <= orig(SS)
FS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(SS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(SS)
TR < orig(DS)
GDT < IDT
CCD >= orig(CCD)
EFL_2 <= D_EFL_2
EFL_2 <= orig(EFL_2)
D_EFL_2 >= orig(II)
===========================================================================
..0x76():::EXIT;condition="EFL_4==0"
===========================================================================
..0x76():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_4)
SMM == orig(EFL_8)
SMM == orig(EFL_9)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
D_EFL_2 == D_EFL_6
ADDR one of { -1, 31959, 32858 }
EAX one of { 1, 46, 64944 }
EBX one of { 0, 2 }
ECX one of { 0, 1, 47898 }
EDX one of { 128, 56320 }
EFL one of { 2, 70 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "0000000000000000ffff00009300", "0040000004000000ffff00009300" }
CS == "f000000f00000000ffff00009b00"
SS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300" }
DS one of { "0000000000000000ffff00009300", "dc00000dc0000000ffff00009300" }
FS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 40, 68 }
CCD one of { 64920, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
D_EFL_2 one of { 0, 1 }
ADDR < EIP
ADDR >= orig(ADDR)
ADDR < orig(EIP)
EAX > EBX
EAX >= ECX
EAX != EDX
EAX >= orig(EAX)
EAX >= orig(ECX)
EAX != orig(EDX)
EBX != ECX
EBX < EDX
EBX < orig(EAX)
EBX != orig(ECX)
EBX < orig(EDX)
ECX < EDX
ECX >= orig(ECX)
ECX != orig(EDX)
EDX != orig(EAX)
EDX > orig(ECX)
EDX >= orig(EDX)
EIP > orig(ADDR)
EFL <= orig(EFL)
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= D_EFL_2
A20 >= orig(II)
A20 >= orig(EFL_2)
SMM <= EFL_2
SMM <= D_EFL_2
SMM <= orig(II)
SMM <= orig(EFL_2)
ES < CS
ES <= DS
ES >= FS
ES > LDT
ES > TR
ES >= orig(ES)
ES <= orig(DS)
CS > SS
CS > DS
CS > FS
CS > LDT
CS > TR
CS > orig(ES)
CS > orig(SS)
CS > orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
DS >= orig(ES)
DS >= orig(SS)
DS >= orig(DS)
FS > LDT
FS > TR
FS <= orig(ES)
FS <= orig(SS)
FS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(SS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(SS)
TR < orig(DS)
GDT < IDT
CCD >= orig(CCD)
EFL_2 <= D_EFL_2
EFL_2 <= orig(EFL_2)
D_EFL_2 >= orig(II)
===========================================================================
...byte():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 688134
EAX == 0
EBX == 27920
ECX == 4294967295L
EDX == 56320
EIP == 30797
EFL == 18
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 8
CCD == 27844
CC0 == 0
EFER == 0
===========================================================================
...byte():::ENTER;condition="EFL_4==0"
===========================================================================
...byte():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 688134
EAX == 0
EBX == 27920
ECX == 4294967295L
EDX == 56320
EIP == 30797
EFL == 18
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 8
CCD == 27844
CC0 == 0
EFER == 0
===========================================================================
...byte():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == SMM
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
D_EFL_2 == D_CR0_0
ADDR == 990803
EAX == 40960
EBX == 1013876
ECX == 16
EDX == 1036431
EIP == 1036175
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GS == "000000000000ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 17
CC0 == 0
EFER == 0
D_EFL_2 == 2
===========================================================================
...byte():::EXIT;condition="EFL_4==0"
===========================================================================
...byte():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == SMM
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
D_EFL_2 == D_CR0_0
ADDR == 990803
EAX == 40960
EBX == 1013876
ECX == 16
EDX == 1036431
EIP == 1036175
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GS == "000000000000ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 17
CC0 == 0
EFER == 0
D_EFL_2 == 2
===========================================================================
..adcl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (A20 == CR0_0)
(EFL_4 == 1)  ==>  (CCS one of { 12, 44, 255 })
(EFL_4 == 1)  ==>  (CR0 == 17)
(EFL_4 == 1)  ==>  (CR0_0 == 1)
(EFL_4 == 1)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL_4 == 1)  ==>  (EAX == -1)
(EFL_4 == 1)  ==>  (ECX one of { -1, 40, 1003204 })
(EFL_4 == 1)  ==>  (EDX one of { -1, 0 })
(EFL_4 == 1)  ==>  (EFL one of { 18, 22, 151 })
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (ES == FS)
(EFL_4 == 1)  ==>  (FS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (GDT == "000f5e8000000037")
(EFL_4 == 1)  ==>  (IDT == "000f5ebe00000000")
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..adcl():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..adcl():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_9
A20 == EFL_4
A20 == CR0_0
ES == FS
ES == GS
EAX == -1
ECX one of { -1, 40, 1003204 }
EDX one of { -1, 0 }
EFL one of { 18, 22, 151 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 12, 44, 255 }
===========================================================================
..adcl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..adcl():::EXIT
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (A20 == CR0_0)
(EFL_4 == 1)  ==>  (ADDR - orig(ADDR) - 3 == 0)
(EFL_4 == 1)  ==>  (CCS one of { 12, 44, 255 })
(EFL_4 == 1)  ==>  (CR0 == 17)
(EFL_4 == 1)  ==>  (CR0_0 == 1)
(EFL_4 == 1)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL_4 == 1)  ==>  (EAX == -1)
(EFL_4 == 1)  ==>  (EAX == orig(EAX))
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (ECX == orig(ECX))
(EFL_4 == 1)  ==>  (ECX one of { -1, 40, 1003204 })
(EFL_4 == 1)  ==>  (EDX one of { -1, 0 })
(EFL_4 == 1)  ==>  (EFL one of { 18, 22, 151 })
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (ES == FS)
(EFL_4 == 1)  ==>  (FS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (GDT == "000f5e8000000037")
(EFL_4 == 1)  ==>  (IDT == "000f5ebe00000000")
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (orig(EAX) == -1)
(EFL_4 == 1)  ==>  (orig(ECX) one of { -1, 40, 1003204 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
orig(EAX) % EAX == 0
EBX <= orig(EBX)
orig(EBX) % EBX == 0
ECX <= orig(ECX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..adcl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
===========================================================================
..adcl():::EXIT;condition="not(EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
II == EFL_6
II == EFL_9
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == CR0_0
A20 == orig(EFL_4)
A20 == orig(CR0_0)
ES == FS
ES == GS
ES == orig(FS)
ES == orig(GS)
EAX == -1
ECX one of { -1, 40, 1003204 }
EDX one of { -1, 0 }
EFL one of { 18, 22, 151 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 12, 44, 255 }
ADDR - orig(ADDR) - 3 == 0
===========================================================================
..adcl():::EXIT;condition="not(D_EFL_4==0)"
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
orig(EAX) % EAX == 0
EBX <= orig(EBX)
orig(EBX) % EBX == 0
ECX <= orig(ECX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..addb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_9 != CR0_0)
(EFL_4 == 0)  ==>  (ES > CS)
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (CCD one of { 837, 27844 })
(EFL_4 == 1)  ==>  (CCS one of { 8, 16 })
(EFL_4 == 1)  ==>  (CR0 == 16)
(EFL_4 == 1)  ==>  (CR0_0 == 0)
(EFL_4 == 1)  ==>  (CS one of { "c980000c9800ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (EAX one of { 0, 133107248 })
(EFL_4 == 1)  ==>  (EBX one of { 27920, 414056455 })
(EFL_4 == 1)  ==>  (ECX one of { 40960, 4294967295L })
(EFL_4 == 1)  ==>  (EDX one of { 2031, 56320 })
(EFL_4 == 1)  ==>  (EFL one of { 18, 530 })
(EFL_4 == 1)  ==>  (EFL_2 == 0)
(EFL_4 == 1)  ==>  (EIP one of { 1274, 30797 })
(EFL_4 == 1)  ==>  (ES one of { "dc00000dc000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" })
(EFL_4 == 1)  ==>  (GDT == "0000000000000000")
(EFL_4 == 1)  ==>  (IDT == "00000000000003ff")
(EFL_4 == 1)  ==>  (II == CR0_0)
(EFL_4 == 1)  ==>  (II == EFL_2)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX != EBX
EBX != ECX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
===========================================================================
..addb():::ENTER;condition="EFL_4==0"
II == EFL_4
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
ES > CS
EFL_9 != CR0_0
===========================================================================
..addb():::ENTER;condition="not(EFL_4==0)"
II == EFL_2
II == EFL_6
II == CR0_0
A20 == EFL_4
EAX one of { 0, 133107248 }
EBX one of { 27920, 414056455 }
ECX one of { 40960, 4294967295L }
EDX one of { 2031, 56320 }
EIP one of { 1274, 30797 }
EFL one of { 18, 530 }
ES one of { "dc00000dc000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 8, 16 }
CCD one of { 837, 27844 }
===========================================================================
..addb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX != EBX
EBX != ECX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
===========================================================================
..addb():::EXIT
EBX == orig(EBX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_9 != CR0_0)
(EFL_4 == 0)  ==>  (ES > CS)
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (ADDR - orig(ADDR) - 2 == 0)
(EFL_4 == 1)  ==>  (CCD one of { 837, 27844 })
(EFL_4 == 1)  ==>  (CCS one of { 8, 16 })
(EFL_4 == 1)  ==>  (CR0 == 16)
(EFL_4 == 1)  ==>  (CR0_0 == 0)
(EFL_4 == 1)  ==>  (CS one of { "c980000c9800ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (EAX == orig(EAX))
(EFL_4 == 1)  ==>  (EAX one of { 0, 133107248 })
(EFL_4 == 1)  ==>  (EBX one of { 27920, 414056455 })
(EFL_4 == 1)  ==>  (ECX == orig(ECX))
(EFL_4 == 1)  ==>  (ECX one of { 40960, 4294967295L })
(EFL_4 == 1)  ==>  (EDX one of { 2031, 56320 })
(EFL_4 == 1)  ==>  (EFL one of { 18, 530 })
(EFL_4 == 1)  ==>  (EFL_2 == 0)
(EFL_4 == 1)  ==>  (EIP one of { 1274, 30797 })
(EFL_4 == 1)  ==>  (ES one of { "dc00000dc000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" })
(EFL_4 == 1)  ==>  (GDT == "0000000000000000")
(EFL_4 == 1)  ==>  (IDT == "00000000000003ff")
(EFL_4 == 1)  ==>  (II == CR0_0)
(EFL_4 == 1)  ==>  (II == EFL_2)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(EAX) one of { 0, 133107248 })
(EFL_4 == 1)  ==>  (orig(ECX) one of { 40960, 4294967295L })
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != EBX
EAX <= orig(EAX)
EBX != ECX
EBX != EDX
EBX != orig(EAX)
EBX != orig(ECX)
ECX <= orig(ECX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
===========================================================================
..addb():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
ES > CS
EFL_9 != CR0_0
===========================================================================
..addb():::EXIT;condition="not(EFL_4==0)"
EAX == orig(EAX)
ECX == orig(ECX)
II == EFL_2
II == EFL_6
II == CR0_0
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(CR0_0)
A20 == EFL_4
A20 == orig(EFL_4)
EAX one of { 0, 133107248 }
EBX one of { 27920, 414056455 }
ECX one of { 40960, 4294967295L }
EDX one of { 2031, 56320 }
EIP one of { 1274, 30797 }
EFL one of { 18, 530 }
ES one of { "dc00000dc000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 8, 16 }
CCD one of { 837, 27844 }
ADDR - orig(ADDR) - 2 == 0
===========================================================================
..addb():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != EBX
EAX <= orig(EAX)
EBX != ECX
EBX != EDX
EBX != orig(EAX)
EBX != orig(ECX)
ECX <= orig(ECX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
===========================================================================
..addl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (ADDR != EIP)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (II == EFL_6)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..addl():::ENTER;condition="EFL_4==0"
II == EFL_4
ADDR != EIP
===========================================================================
..addl():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_4
ES >= GS
FS <= GS
===========================================================================
..addl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..addl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EIP != orig(ADDR))
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (EAX == orig(EAX))
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (II == EFL_6)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..addl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
EIP != orig(ADDR)
===========================================================================
..addl():::EXIT;condition="not(EFL_4==0)"
EAX == orig(EAX)
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
ES >= GS
FS <= GS
===========================================================================
..addl():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..addw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ECX one of { -1, 0, 4352 }
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..addw():::ENTER;condition="EFL_4==0"
===========================================================================
..addw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ECX one of { -1, 0, 4352 }
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..addw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
ECX one of { -1, 0, 4352 }
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..addw():::EXIT;condition="EFL_4==0"
===========================================================================
..addw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
ECX one of { -1, 0, 4352 }
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..andb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EAX one of { -1, 3630, 133866432 })  <==>  (A20 > EFL_4)
(EAX one of { -1, 3630, 133866432 })  <==>  (EFL_2 >= EFL_4)
(EAX one of { -1, 3630, 133866432 })  <==>  (EFL_2 >= EFL_9)
(EAX one of { -1, 3630, 133866432 })  <==>  (EFL_4 <= CR0_0)
(EAX one of { -1, 3630, 133866432 })  <==>  (EFL_4 <= EFL_6)
(EAX one of { -1, 3630, 133866432 })  <==>  (EFL_4 == 0)
(EAX one of { -1, 3630, 133866432 })  <==>  (II == EFL_4)
(EAX one of { -1, 3630, 133866432 })  ==>  (CR0 one of { 16, 17 })
(EAX one of { -1, 3630, 133866432 })  ==>  (CR0_0 one of { 0, 1 })
(EAX one of { -1, 3630, 133866432 })  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "dc00000dc0000000ffff00009300" })
(EAX one of { -1, 3630, 133866432 })  ==>  (EBX >= -1)
(EAX one of { -1, 3630, 133866432 })  ==>  (ECX one of { -1, 0, 744 })
(EAX one of { -1, 3630, 133866432 })  ==>  (EDX >= -1)
(EAX one of { -1, 3630, 133866432 })  ==>  (EFL_2 one of { 0, 1 })
(EAX one of { -1, 3630, 133866432 })  ==>  (EFL_6 one of { 0, 1 })
(EAX one of { -1, 3630, 133866432 })  ==>  (EFL_9 one of { 0, 1 })
(EAX one of { -1, 3630, 133866432 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f000000f0000ffffffff008f9300" })
(EAX one of { -1, 3630, 133866432 })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EAX one of { -1, 3630, 133866432 })  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EAX one of { -1, 3630, 133866432 })  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" })
(EAX one of { -1, 3630, 133866432 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EAX one of { -1, 3630, 133866432 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EAX one of { 6144, 6192 })  <==>  (A20 == EFL_4)
(EAX one of { 6144, 6192 })  <==>  (EFL == 530)
(EAX one of { 6144, 6192 })  <==>  (EFL_4 == 1)
(EAX one of { 6144, 6192 })  ==>  (A20 == EFL_9)
(EAX one of { 6144, 6192 })  ==>  (ADDR == 826671)
(EAX one of { 6144, 6192 })  ==>  (CCD one of { 791, 792 })
(EAX one of { 6144, 6192 })  ==>  (CCS == 16)
(EAX one of { 6144, 6192 })  ==>  (CR0 == 16)
(EAX one of { 6144, 6192 })  ==>  (CR0_0 == 0)
(EAX one of { 6144, 6192 })  ==>  (CS == "c980000c9800ffffffff008f9b00")
(EAX one of { 6144, 6192 })  ==>  (DS == "c980000c9800ffffffff008f9300")
(EAX one of { 6144, 6192 })  ==>  (EBX == 65535)
(EAX one of { 6144, 6192 })  ==>  (EBX == EDX)
(EAX one of { 6144, 6192 })  ==>  (ECX == 0)
(EAX one of { 6144, 6192 })  ==>  (EDX == 65535)
(EAX one of { 6144, 6192 })  ==>  (EFL_2 == 0)
(EAX one of { 6144, 6192 })  ==>  (EFL_6 == 0)
(EAX one of { 6144, 6192 })  ==>  (EFL_9 == 1)
(EAX one of { 6144, 6192 })  ==>  (EIP one of { 1317, 1337 })
(EAX one of { 6144, 6192 })  ==>  (ES == "f000000f0000ffffffff008f9300")
(EAX one of { 6144, 6192 })  ==>  (FS == "000000000000ffffffff008f9300")
(EAX one of { 6144, 6192 })  ==>  (GDT == "0000000000000000")
(EAX one of { 6144, 6192 })  ==>  (GS == "ffff000ffff0ffffffff008f9300")
(EAX one of { 6144, 6192 })  ==>  (IDT == "00000000000003ff")
(EAX one of { 6144, 6192 })  ==>  (II == CR0_0)
(EAX one of { 6144, 6192 })  ==>  (II == EFL_2)
(EAX one of { 6144, 6192 })  ==>  (II == EFL_6)
(EAX one of { 6144, 6192 })  ==>  (SS == "000000000000ffffffff008f9300")
(EAX one of { 6144, 6192 })  ==>  (SS == FS)
EAX >= -1
EBX >= -1
ECX one of { -1, 0, 744 }
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f000000f0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ECX % EAX == 0
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= EFL_9
===========================================================================
..andb():::ENTER;condition="EFL_4==0"
II == EFL_4
EAX one of { -1, 3630, 133866432 }
EFL_2 >= EFL_9
===========================================================================
..andb():::ENTER;condition="not(EFL_4==0)"
EBX == EDX
II == EFL_2
II == EFL_6
II == CR0_0
A20 == EFL_4
A20 == EFL_9
SS == FS
ADDR == 826671
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 16
CCD one of { 791, 792 }
===========================================================================
..andb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX one of { -1, 0, 744 }
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f000000f0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ECX % EAX == 0
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= EFL_9
===========================================================================
..andb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EAX one of { -1, 3630, 133866432 })  <==>  (A20 > EFL_4)
(EAX one of { -1, 3630, 133866432 })  <==>  (EFL_2 >= EFL_4)
(EAX one of { -1, 3630, 133866432 })  <==>  (EFL_2 >= EFL_9)
(EAX one of { -1, 3630, 133866432 })  <==>  (EFL_4 <= CR0_0)
(EAX one of { -1, 3630, 133866432 })  <==>  (EFL_4 <= EFL_6)
(EAX one of { -1, 3630, 133866432 })  <==>  (EFL_4 == 0)
(EAX one of { -1, 3630, 133866432 })  <==>  (II == EFL_4)
(EAX one of { -1, 3630, 133866432 })  ==>  (CR0 one of { 16, 17 })
(EAX one of { -1, 3630, 133866432 })  ==>  (CR0_0 one of { 0, 1 })
(EAX one of { -1, 3630, 133866432 })  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "dc00000dc0000000ffff00009300" })
(EAX one of { -1, 3630, 133866432 })  ==>  (EBX >= -1)
(EAX one of { -1, 3630, 133866432 })  ==>  (ECX one of { -1, 0, 744 })
(EAX one of { -1, 3630, 133866432 })  ==>  (EDX >= -1)
(EAX one of { -1, 3630, 133866432 })  ==>  (EFL_2 one of { 0, 1 })
(EAX one of { -1, 3630, 133866432 })  ==>  (EFL_6 one of { 0, 1 })
(EAX one of { -1, 3630, 133866432 })  ==>  (EFL_9 one of { 0, 1 })
(EAX one of { -1, 3630, 133866432 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f000000f0000ffffffff008f9300" })
(EAX one of { -1, 3630, 133866432 })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EAX one of { -1, 3630, 133866432 })  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EAX one of { -1, 3630, 133866432 })  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" })
(EAX one of { -1, 3630, 133866432 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EAX one of { -1, 3630, 133866432 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EAX one of { 6144, 6192 })  <==>  (A20 == EFL_4)
(EAX one of { 6144, 6192 })  <==>  (EFL == 530)
(EAX one of { 6144, 6192 })  <==>  (EFL_4 == 1)
(EAX one of { 6144, 6192 })  ==>  (A20 == EFL_9)
(EAX one of { 6144, 6192 })  ==>  (ADDR == 826673)
(EAX one of { 6144, 6192 })  ==>  (CCD one of { 791, 792 })
(EAX one of { 6144, 6192 })  ==>  (CCS == 16)
(EAX one of { 6144, 6192 })  ==>  (CR0 == 16)
(EAX one of { 6144, 6192 })  ==>  (CR0_0 == 0)
(EAX one of { 6144, 6192 })  ==>  (CS == "c980000c9800ffffffff008f9b00")
(EAX one of { 6144, 6192 })  ==>  (DS == "c980000c9800ffffffff008f9300")
(EAX one of { 6144, 6192 })  ==>  (EBX == 65535)
(EAX one of { 6144, 6192 })  ==>  (EBX == EDX)
(EAX one of { 6144, 6192 })  ==>  (ECX == 0)
(EAX one of { 6144, 6192 })  ==>  (EDX == 65535)
(EAX one of { 6144, 6192 })  ==>  (EFL_2 == 0)
(EAX one of { 6144, 6192 })  ==>  (EFL_6 == 0)
(EAX one of { 6144, 6192 })  ==>  (EFL_9 == 1)
(EAX one of { 6144, 6192 })  ==>  (EIP one of { 1317, 1337 })
(EAX one of { 6144, 6192 })  ==>  (ES == "f000000f0000ffffffff008f9300")
(EAX one of { 6144, 6192 })  ==>  (FS == "000000000000ffffffff008f9300")
(EAX one of { 6144, 6192 })  ==>  (GDT == "0000000000000000")
(EAX one of { 6144, 6192 })  ==>  (GS == "ffff000ffff0ffffffff008f9300")
(EAX one of { 6144, 6192 })  ==>  (IDT == "00000000000003ff")
(EAX one of { 6144, 6192 })  ==>  (II == CR0_0)
(EAX one of { 6144, 6192 })  ==>  (II == EFL_2)
(EAX one of { 6144, 6192 })  ==>  (II == EFL_6)
(EAX one of { 6144, 6192 })  ==>  (SS == "000000000000ffffffff008f9300")
(EAX one of { 6144, 6192 })  ==>  (SS == FS)
(EAX one of { 6144, 6192 })  ==>  (orig(ADDR) == 826671)
EAX >= -1
EBX >= -1
ECX one of { -1, 0, 744 }
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f000000f0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
ECX % EAX == 0
EAX <= EDX
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= EFL_9
===========================================================================
..andb():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
EAX one of { -1, 3630, 133866432 }
EFL_2 >= EFL_9
===========================================================================
..andb():::EXIT;condition="not(EFL_4==0)"
EBX == EDX
EBX == orig(EDX)
II == EFL_2
II == EFL_6
II == CR0_0
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(CR0_0)
A20 == EFL_4
A20 == EFL_9
A20 == orig(EFL_4)
A20 == orig(EFL_9)
SS == FS
SS == orig(FS)
ADDR == 826673
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 16
CCD one of { 791, 792 }
===========================================================================
..andb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX one of { -1, 0, 744 }
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f000000f0000ffffffff008f9300" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
ECX % EAX == 0
EAX <= EDX
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= EFL_9
===========================================================================
..andl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (GDT != IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM <= CR0_0)
(EFL_4 == 1)  ==>  (SMM <= EFL_2)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..andl():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..andl():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
A20 == EFL_4
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
ES >= SS
ES >= DS
ES >= GS
FS <= GS
GDT != IDT
===========================================================================
..andl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..andl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (EDX == orig(EDX))
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (GDT != IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM <= CR0_0)
(EFL_4 == 1)  ==>  (SMM <= EFL_2)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..andl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
===========================================================================
..andl():::EXIT;condition="not(EFL_4==0)"
EDX == orig(EDX)
II == SMM
II == EFL_6
II == orig(SMM)
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
ES >= SS
ES >= DS
ES >= GS
FS <= GS
GDT != IDT
===========================================================================
..andl():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..andw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EAX != EDX)
(EFL_4 == 0)  ==>  (EBX != EDX)
(EFL_4 == 0)  ==>  (ECX < EDX)
(EFL_4 == 0)  ==>  (EFL_2 != EFL_9)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (ADDR one of { 799224, 133918244, 133946621 })
(EFL_4 == 1)  ==>  (CCD one of { 133867188, 133890047, 4294967044L })
(EFL_4 == 1)  ==>  (CCS one of { 1, 255, 4294967292L })
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (EAX == -1)
(EFL_4 == 1)  ==>  (EBX one of { -1, 26022, 133834088 })
(EFL_4 == 1)  ==>  (ECX one of { -1, 1003204 })
(EFL_4 == 1)  ==>  (EDX one of { -1, 974, 3324 })
(EFL_4 == 1)  ==>  (EFL one of { 23, 147, 151 })
(EFL_4 == 1)  ==>  (EFL_2 == CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (EIP one of { 12765, 133918128, 133946573 })
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "a000000a0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (SS == DS)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS == GS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ECX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
===========================================================================
..andw():::ENTER;condition="EFL_4==0"
II == EFL_4
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
EAX != EDX
EBX != EDX
ECX < EDX
EFL_2 != EFL_9
===========================================================================
..andw():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_9
A20 == EFL_4
SS == DS
SS == FS
SS == GS
EFL_2 == CR0_0
ADDR one of { 799224, 133918244, 133946621 }
EAX == -1
EBX one of { -1, 26022, 133834088 }
ECX one of { -1, 1003204 }
EDX one of { -1, 974, 3324 }
EIP one of { 12765, 133918128, 133946573 }
EFL one of { 23, 147, 151 }
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "a000000a0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CCS one of { 1, 255, 4294967292L }
CCD one of { 133867188, 133890047, 4294967044L }
===========================================================================
..andw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ECX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
===========================================================================
..andw():::EXIT
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EAX != EDX)
(EFL_4 == 0)  ==>  (EBX != EDX)
(EFL_4 == 0)  ==>  (ECX < EDX)
(EFL_4 == 0)  ==>  (EDX != orig(EAX))
(EFL_4 == 0)  ==>  (EDX != orig(EBX))
(EFL_4 == 0)  ==>  (EFL_2 != EFL_9)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (ADDR one of { 799227, 133918249, 133946625 })
(EFL_4 == 1)  ==>  (CCD one of { 133867188, 133890047, 4294967044L })
(EFL_4 == 1)  ==>  (CCS one of { 1, 255, 4294967292L })
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (EAX == -1)
(EFL_4 == 1)  ==>  (EAX == orig(EAX))
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (EBX one of { -1, 26022, 133834088 })
(EFL_4 == 1)  ==>  (ECX one of { -1, 1003204 })
(EFL_4 == 1)  ==>  (EDX one of { -1, 974, 3324 })
(EFL_4 == 1)  ==>  (EFL one of { 23, 147, 151 })
(EFL_4 == 1)  ==>  (EFL_2 == CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (EIP one of { 12765, 133918128, 133946573 })
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "a000000a0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (SS == DS)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS == GS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (orig(ADDR) one of { 799224, 133918244, 133946621 })
(EFL_4 == 1)  ==>  (orig(EAX) == -1)
(EFL_4 == 1)  ==>  (orig(EBX) one of { -1, 26022, 133834088 })
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
orig(EAX) % EAX == 0
EBX <= orig(EBX)
orig(EBX) % EBX == 0
ECX != EDX
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
===========================================================================
..andw():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
EAX != EDX
EBX != EDX
ECX < EDX
EDX != orig(EAX)
EDX != orig(EBX)
EFL_2 != EFL_9
===========================================================================
..andw():::EXIT;condition="not(EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
II == EFL_6
II == EFL_9
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == orig(EFL_4)
SS == DS
SS == FS
SS == GS
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
EFL_2 == CR0_0
EFL_2 == orig(CR0_0)
ADDR one of { 799227, 133918249, 133946625 }
EAX == -1
EBX one of { -1, 26022, 133834088 }
ECX one of { -1, 1003204 }
EDX one of { -1, 974, 3324 }
EIP one of { 12765, 133918128, 133946573 }
EFL one of { 23, 147, 151 }
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "a000000a0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CCS one of { 1, 255, 4294967292L }
CCD one of { 133867188, 133890047, 4294967044L }
===========================================================================
..andw():::EXIT;condition="not(D_EFL_4==0)"
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
orig(EAX) % EAX == 0
EBX <= orig(EBX)
orig(EBX) % EBX == 0
ECX != EDX
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
===========================================================================
..bswapl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EAX one of { -1, 28376 }
EBX one of { 8, 85 }
ECX one of { -1, 0 }
EDX one of { -1, 3631087616L }
EIP one of { 973889, 973905, 973941 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 851978
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..bswapl():::ENTER;condition="EFL_4==0"
===========================================================================
..bswapl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EAX one of { -1, 28376 }
EBX one of { 8, 85 }
ECX one of { -1, 0 }
EDX one of { -1, 3631087616L }
EIP one of { 973889, 973905, 973941 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 851978
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..bswapl():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
EAX == -1
EBX one of { 8, 85 }
ECX one of { -1, 0 }
EDX one of { -1, 3631087616L }
EIP one of { 973889, 973905, 973941 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 851978
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
ADDR - orig(ADDR) - 2 == 0
===========================================================================
..bswapl():::EXIT;condition="EFL_4==0"
===========================================================================
..bswapl():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
EAX == -1
EBX one of { 8, 85 }
ECX one of { -1, 0 }
EDX one of { -1, 3631087616L }
EIP one of { 973889, 973905, 973941 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 851978
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
ADDR - orig(ADDR) - 2 == 0
===========================================================================
..btl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
(ADDR == 133918382)  <==>  (A20 == EFL_6)
(ADDR == 133918382)  <==>  (CCD == 1)
(ADDR == 133918382)  <==>  (CCS == 16)
(ADDR == 133918382)  <==>  (EBX == 133834104)
(ADDR == 133918382)  <==>  (ECX == 1)
(ADDR == 133918382)  <==>  (EDX == 0)
(ADDR == 133918382)  <==>  (EFL == 70)
(ADDR == 133918382)  <==>  (EFL_4 == 0)
(ADDR == 133918382)  <==>  (EFL_6 == 1)
(ADDR == 133918382)  <==>  (EIP == 133918363)
(ADDR == 133918382)  <==>  (II == EFL_4)
(ADDR == 133918382)  ==>  (A20 == EFL_2)
(ADDR == 133918382)  ==>  (EFL_2 == 1)
(ADDR one of { 133871607, 133918258 })  <==>  (A20 == EFL_4)
(ADDR one of { 133871607, 133918258 })  <==>  (CCD one of { 133867188, 4294927361L })
(ADDR one of { 133871607, 133918258 })  <==>  (CCS one of { 144, 65535, 4294967292L })
(ADDR one of { 133871607, 133918258 })  <==>  (EAX == ECX)
(ADDR one of { 133871607, 133918258 })  <==>  (EBX one of { 1005120, 133834088 })
(ADDR one of { 133871607, 133918258 })  <==>  (ECX == -1)
(ADDR one of { 133871607, 133918258 })  <==>  (EDX one of { -1, 3324 })
(ADDR one of { 133871607, 133918258 })  <==>  (EFL one of { 23, 146, 147 })
(ADDR one of { 133871607, 133918258 })  <==>  (EFL_4 == 1)
(ADDR one of { 133871607, 133918258 })  <==>  (EFL_6 == 0)
(ADDR one of { 133871607, 133918258 })  <==>  (EIP one of { 133871612, 133918128, 133928681 })
(ADDR one of { 133871607, 133918258 })  <==>  (II == EFL_6)
(ADDR one of { 133871607, 133918258 })  ==>  (EFL_2 one of { 0, 1 })
ADDR one of { 133871607, 133918258, 133918382 }
EAX == -1
EBX one of { 1005120, 133834088, 133834104 }
ECX one of { -1, 1 }
EDX one of { -1, 0, 3324 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 1, 133867188, 4294927361L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..btl():::ENTER;condition="EFL_4==0"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
ADDR == 133918382
EBX == 133834104
ECX == 1
EDX == 0
EIP == 133918363
EFL == 70
CCS == 16
CCD == 1
===========================================================================
..btl():::ENTER;condition="not(EFL_4==0)"
EAX == ECX
II == EFL_6
A20 == EFL_4
ADDR one of { 133871607, 133918258 }
EBX one of { 1005120, 133834088 }
EDX one of { -1, 3324 }
EIP one of { 133871612, 133918128, 133928681 }
EFL one of { 23, 146, 147 }
CCS one of { 144, 65535, 4294967292L }
CCD one of { 133867188, 4294927361L }
===========================================================================
..btl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 133871607, 133918258, 133918382 }
EAX == -1
EBX one of { 1005120, 133834088, 133834104 }
ECX one of { -1, 1 }
EDX one of { -1, 0, 3324 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 1, 133867188, 4294927361L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..btl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
(ADDR == 133918385)  <==>  (A20 == EFL_6)
(ADDR == 133918385)  <==>  (CCD == 1)
(ADDR == 133918385)  <==>  (CCS == 16)
(ADDR == 133918385)  <==>  (EBX == 133834104)
(ADDR == 133918385)  <==>  (ECX == 1)
(ADDR == 133918385)  <==>  (EDX == 0)
(ADDR == 133918385)  <==>  (EFL == 70)
(ADDR == 133918385)  <==>  (EFL_4 == 0)
(ADDR == 133918385)  <==>  (EFL_6 == 1)
(ADDR == 133918385)  <==>  (EIP == 133918363)
(ADDR == 133918385)  <==>  (II == EFL_4)
(ADDR == 133918385)  <==>  (orig(ADDR) == 133918382)
(ADDR == 133918385)  ==>  (A20 == EFL_2)
(ADDR == 133918385)  ==>  (EFL_2 == 1)
(ADDR one of { 133871610, 133918261 })  <==>  (A20 == EFL_4)
(ADDR one of { 133871610, 133918261 })  <==>  (CCD one of { 133867188, 4294927361L })
(ADDR one of { 133871610, 133918261 })  <==>  (CCS one of { 144, 65535, 4294967292L })
(ADDR one of { 133871610, 133918261 })  <==>  (EAX == ECX)
(ADDR one of { 133871610, 133918261 })  <==>  (EBX one of { 1005120, 133834088 })
(ADDR one of { 133871610, 133918261 })  <==>  (ECX == -1)
(ADDR one of { 133871610, 133918261 })  <==>  (EDX one of { -1, 3324 })
(ADDR one of { 133871610, 133918261 })  <==>  (EFL one of { 23, 146, 147 })
(ADDR one of { 133871610, 133918261 })  <==>  (EFL_4 == 1)
(ADDR one of { 133871610, 133918261 })  <==>  (EFL_6 == 0)
(ADDR one of { 133871610, 133918261 })  <==>  (EIP one of { 133871612, 133918128, 133928681 })
(ADDR one of { 133871610, 133918261 })  <==>  (II == EFL_6)
(ADDR one of { 133871610, 133918261 })  <==>  (orig(ADDR) one of { 133871607, 133918258 })
(ADDR one of { 133871610, 133918261 })  ==>  (EFL_2 one of { 0, 1 })
ADDR one of { 133871610, 133918261, 133918385 }
EAX == -1
EBX one of { 1005120, 133834088, 133834104 }
ECX one of { -1, 1 }
EDX one of { -1, 0, 3324 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 1, 133867188, 4294927361L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..btl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ADDR == 133918385
EBX == 133834104
ECX == 1
EDX == 0
EIP == 133918363
EFL == 70
CCS == 16
CCD == 1
===========================================================================
..btl():::EXIT;condition="not(EFL_4==0)"
EAX == ECX
EAX == orig(ECX)
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
ADDR one of { 133871610, 133918261 }
EBX one of { 1005120, 133834088 }
EDX one of { -1, 3324 }
EIP one of { 133871612, 133918128, 133928681 }
EFL one of { 23, 146, 147 }
CCS one of { 144, 65535, 4294967292L }
CCD one of { 133867188, 4294927361L }
===========================================================================
..btl():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
ADDR one of { 133871610, 133918261, 133918385 }
EAX == -1
EBX one of { 1005120, 133834088, 133834104 }
ECX one of { -1, 1 }
EDX one of { -1, 0, 3324 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 1, 133867188, 4294927361L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..calll_far():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 >= EFL_9
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..calll_far():::ENTER;condition="EFL_4==0"
===========================================================================
..calll_far():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == D_SMM
SS == DS
FS == GS
II == 0
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
ES >= SS
===========================================================================
..calll_far():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_6 <= CR0_0
EFL_11 <= CR0_0
===========================================================================
..calll_far():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS >= GS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 >= EFL_9
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..calll_far():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_4 == 0)  <==>  (A20 > D_EFL_4)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < D_SMM)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < orig(D_SMM))
(D_EFL_4 == 0)  <==>  (D_EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (A20 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (A20 <= D_EFL_9)
(D_EFL_4 == 0)  ==>  (A20 == D_SMM)
(D_EFL_4 == 0)  ==>  (A20 == orig(D_SMM))
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (A20 > EFL_11)
(D_EFL_4 == 0)  ==>  (A20 > EFL_4)
(D_EFL_4 == 0)  ==>  (A20 > SMM)
(D_EFL_4 == 0)  ==>  (A20 > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (A20 > orig(II))
(D_EFL_4 == 0)  ==>  (A20 > orig(SMM))
(D_EFL_4 == 0)  ==>  (A20 >= D_EFL_11)
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_SMM)
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (CR0_0 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(II))
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(SMM))
(D_EFL_4 == 0)  ==>  (DS <= orig(DS))
(D_EFL_4 == 0)  ==>  (D_CR0_0 <= D_SMM)
(D_EFL_4 == 0)  ==>  (D_CR0_0 <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (D_CR0_0 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (D_CR0_0 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_CR0_0 >= orig(SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_11 != orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_11 <= D_SMM)
(D_EFL_4 == 0)  ==>  (D_EFL_11 <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_11 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (D_EFL_11 one of { 0, 1 })
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_SMM)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= D_SMM)
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_9 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_SMM == 1)
(D_EFL_4 == 0)  ==>  (D_SMM > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_SMM > orig(II))
(D_EFL_4 == 0)  ==>  (D_SMM > orig(SMM))
(D_EFL_4 == 0)  ==>  (D_SMM >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_SMM >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_SMM >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_4 == 0)  ==>  (EFL_11 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_11 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_11 < D_SMM)
(D_EFL_4 == 0)  ==>  (EFL_11 < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (EFL_11 < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_11 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_11 == 0)
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_2 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(II))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(SMM))
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_SMM)
(D_EFL_4 == 0)  ==>  (EFL_4 < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_6 <= D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_6 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_6 >= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(II))
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(SMM))
(D_EFL_4 == 0)  ==>  (EFL_9 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_9 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_9 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_9 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_9 >= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(II))
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(SMM))
(D_EFL_4 == 0)  ==>  (EIP <= orig(ADDR))
(D_EFL_4 == 0)  ==>  (FS <= GS)
(D_EFL_4 == 0)  ==>  (FS <= orig(GS))
(D_EFL_4 == 0)  ==>  (GS <= orig(GS))
(D_EFL_4 == 0)  ==>  (HLT < D_EFL_6)
(D_EFL_4 == 0)  ==>  (HLT < D_EFL_9)
(D_EFL_4 == 0)  ==>  (HLT < D_SMM)
(D_EFL_4 == 0)  ==>  (HLT < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (HLT < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (II < D_EFL_6)
(D_EFL_4 == 0)  ==>  (II < D_EFL_9)
(D_EFL_4 == 0)  ==>  (II <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (II >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (II >= EFL_11)
(D_EFL_4 == 0)  ==>  (II >= EFL_4)
(D_EFL_4 == 0)  ==>  (II >= SMM)
(D_EFL_4 == 0)  ==>  (II >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (II >= orig(II))
(D_EFL_4 == 0)  ==>  (II >= orig(SMM))
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_6)
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_9)
(D_EFL_4 == 0)  ==>  (SMM < D_SMM)
(D_EFL_4 == 0)  ==>  (SMM < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (SMM < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (SMM <= EFL_6)
(D_EFL_4 == 0)  ==>  (SMM <= EFL_9)
(D_EFL_4 == 0)  ==>  (SMM <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (SMM <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SMM == 0)
(D_EFL_4 == 0)  ==>  (SMM == D_EFL_4)
(D_EFL_4 == 0)  ==>  (SMM == EFL_11)
(D_EFL_4 == 0)  ==>  (SMM == EFL_4)
(D_EFL_4 == 0)  ==>  (SMM == HLT)
(D_EFL_4 == 0)  ==>  (SMM == orig(EFL_9))
(D_EFL_4 == 0)  ==>  (SMM == orig(II))
(D_EFL_4 == 0)  ==>  (SMM == orig(SMM))
(D_EFL_4 == 0)  ==>  (SS <= orig(DS))
(D_EFL_4 == 0)  ==>  (SS <= orig(SS))
(D_EFL_4 == 0)  ==>  (orig(CR0_0) <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (orig(D_SMM) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_2) <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_4) > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_9) < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (orig(EFL_9) <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_9) <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(EFL_9) == 0)
(D_EFL_4 == 0)  ==>  (orig(FS) <= orig(GS))
(D_EFL_4 == 0)  ==>  (orig(II) < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (orig(II) < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (orig(II) == 0)
(D_EFL_4 == 0)  ==>  (orig(SMM) < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (orig(SMM) < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(SMM) <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(SMM) <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (orig(SMM) <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (orig(SMM) == 0)
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= D_SMM)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(D_SMM))
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (HLT < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (A20 <= D_EFL_11)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_11)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (DS >= GS)
(D_EFL_4 one of { 1, 2 })  ==>  (D_CR0_0 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 >= D_CR0_0)
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 >= D_SMM)
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 >= orig(CR0_0))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 >= orig(D_SMM))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 >= orig(EFL_11))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 one of { 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= D_CR0_0)
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(CR0_0))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_11))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_6))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_9 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_SMM one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_11 >= orig(EFL_11))
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_11)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_11)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= orig(CR0_0))
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (GS <= orig(DS))
(D_EFL_4 one of { 1, 2 })  ==>  (GS <= orig(SS))
(D_EFL_4 one of { 1, 2 })  ==>  (HLT < D_EFL_11)
(D_EFL_4 one of { 1, 2 })  ==>  (II <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (II <= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (II == EFL_9)
(D_EFL_4 one of { 1, 2 })  ==>  (SMM one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (SS >= GS)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(DS) >= orig(GS))
(D_EFL_4 one of { 1, 2 })  ==>  (orig(D_SMM) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_9) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(SMM) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(SS) >= orig(GS))
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(EFL_11))
(EFL_4 == 0)  <==>  (EFL_4 <= orig(EFL_9))
(EFL_4 == 0)  <==>  (EFL_4 <= orig(II))
(EFL_4 == 0)  <==>  (EFL_4 <= orig(SMM))
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (ADDR >= -1)
(EFL_4 == 0)  ==>  (D_CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_11 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_11)
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_9 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(CR0_0))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(D_SMM) one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(EFL_11) one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(EFL_9) one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(SMM) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (EFL_4 > orig(EFL_11))
(EFL_4 == 1)  <==>  (EFL_4 > orig(EFL_9))
(EFL_4 == 1)  <==>  (EFL_4 > orig(II))
(EFL_4 == 1)  <==>  (EFL_4 > orig(SMM))
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_11)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_CR0_0)
(EFL_4 == 1)  ==>  (A20 == D_EFL_9)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 == orig(D_SMM))
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (A20 > orig(EFL_11))
(EFL_4 == 1)  ==>  (A20 > orig(EFL_9))
(EFL_4 == 1)  ==>  (A20 > orig(II))
(EFL_4 == 1)  ==>  (A20 > orig(SMM))
(EFL_4 == 1)  ==>  (A20 >= D_EFL_6)
(EFL_4 == 1)  ==>  (CR0 == orig(CR0))
(EFL_4 == 1)  ==>  (CR0_0 <= D_EFL_11)
(EFL_4 == 1)  ==>  (CR0_0 <= D_EFL_4)
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (CR0_0 <= orig(D_SMM))
(EFL_4 == 1)  ==>  (CR0_0 == orig(CR0_0))
(EFL_4 == 1)  ==>  (CR0_0 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (CR0_0 >= orig(II))
(EFL_4 == 1)  ==>  (CR0_0 >= orig(SMM))
(EFL_4 == 1)  ==>  (CS >= orig(CS))
(EFL_4 == 1)  ==>  (DS <= orig(ES))
(EFL_4 == 1)  ==>  (DS >= GS)
(EFL_4 == 1)  ==>  (DS >= orig(FS))
(EFL_4 == 1)  ==>  (DS >= orig(GS))
(EFL_4 == 1)  ==>  (D_CR0_0 == 1)
(EFL_4 == 1)  ==>  (D_CR0_0 > orig(EFL_11))
(EFL_4 == 1)  ==>  (D_CR0_0 > orig(EFL_9))
(EFL_4 == 1)  ==>  (D_CR0_0 > orig(II))
(EFL_4 == 1)  ==>  (D_CR0_0 > orig(SMM))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_11 > orig(EFL_11))
(EFL_4 == 1)  ==>  (D_EFL_11 > orig(EFL_9))
(EFL_4 == 1)  ==>  (D_EFL_11 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_11 > orig(SMM))
(EFL_4 == 1)  ==>  (D_EFL_11 >= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_11 >= D_SMM)
(EFL_4 == 1)  ==>  (D_EFL_11 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (D_EFL_11 >= orig(D_SMM))
(EFL_4 == 1)  ==>  (D_EFL_11 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_11 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_2 % D_EFL_11 == 0)
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(SMM))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_11))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_9))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(SMM))
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_SMM)
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(D_SMM))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_EFL_11)
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_SMM)
(EFL_4 == 1)  ==>  (D_EFL_6 <= orig(D_SMM))
(EFL_4 == 1)  ==>  (D_EFL_6 >= orig(II))
(EFL_4 == 1)  ==>  (D_EFL_6 >= orig(SMM))
(EFL_4 == 1)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_9 <= D_EFL_11)
(EFL_4 == 1)  ==>  (D_EFL_9 == 1)
(EFL_4 == 1)  ==>  (D_EFL_9 > orig(EFL_11))
(EFL_4 == 1)  ==>  (D_EFL_9 > orig(EFL_9))
(EFL_4 == 1)  ==>  (D_EFL_9 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_9 > orig(SMM))
(EFL_4 == 1)  ==>  (D_EFL_9 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_9 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (D_SMM > orig(EFL_11))
(EFL_4 == 1)  ==>  (D_SMM > orig(EFL_9))
(EFL_4 == 1)  ==>  (D_SMM > orig(II))
(EFL_4 == 1)  ==>  (D_SMM > orig(SMM))
(EFL_4 == 1)  ==>  (D_SMM >= orig(CR0_0))
(EFL_4 == 1)  ==>  (D_SMM >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_SMM >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_11 < D_EFL_11)
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_11 >= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_11 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_11 >= orig(II))
(EFL_4 == 1)  ==>  (EFL_11 >= orig(SMM))
(EFL_4 == 1)  ==>  (EFL_2 <= D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_11)
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_2 >= orig(II))
(EFL_4 == 1)  ==>  (EFL_2 >= orig(SMM))
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= D_EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_6 <= D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 >= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_6 >= orig(II))
(EFL_4 == 1)  ==>  (EFL_6 >= orig(SMM))
(EFL_4 == 1)  ==>  (EFL_9 < D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 < D_EFL_11)
(EFL_4 == 1)  ==>  (EFL_9 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_9 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_9 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_9 < orig(D_SMM))
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 <= EFL_11)
(EFL_4 == 1)  ==>  (EFL_9 <= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (EIP != orig(EIP))
(EFL_4 == 1)  ==>  (ES == orig(ES))
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (ES >= orig(DS))
(EFL_4 == 1)  ==>  (ES >= orig(FS))
(EFL_4 == 1)  ==>  (ES >= orig(GS))
(EFL_4 == 1)  ==>  (ES >= orig(SS))
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (FS == orig(FS))
(EFL_4 == 1)  ==>  (FS == orig(GS))
(EFL_4 == 1)  ==>  (GDT == orig(GDT))
(EFL_4 == 1)  ==>  (GS <= orig(DS))
(EFL_4 == 1)  ==>  (GS <= orig(ES))
(EFL_4 == 1)  ==>  (GS <= orig(SS))
(EFL_4 == 1)  ==>  (HLT < D_CR0_0)
(EFL_4 == 1)  ==>  (HLT < D_EFL_11)
(EFL_4 == 1)  ==>  (HLT < D_EFL_4)
(EFL_4 == 1)  ==>  (HLT < D_EFL_9)
(EFL_4 == 1)  ==>  (HLT < D_SMM)
(EFL_4 == 1)  ==>  (HLT < orig(D_SMM))
(EFL_4 == 1)  ==>  (IDT == orig(IDT))
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II < D_CR0_0)
(EFL_4 == 1)  ==>  (II < D_EFL_11)
(EFL_4 == 1)  ==>  (II < D_EFL_4)
(EFL_4 == 1)  ==>  (II < D_EFL_9)
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II < orig(D_SMM))
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II <= EFL_11)
(EFL_4 == 1)  ==>  (II <= orig(EFL_2))
(EFL_4 == 1)  ==>  (II <= orig(EFL_4))
(EFL_4 == 1)  ==>  (II <= orig(EFL_6))
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (II == orig(EFL_11))
(EFL_4 == 1)  ==>  (II == orig(EFL_9))
(EFL_4 == 1)  ==>  (II == orig(II))
(EFL_4 == 1)  ==>  (II == orig(SMM))
(EFL_4 == 1)  ==>  (SMM < D_CR0_0)
(EFL_4 == 1)  ==>  (SMM < D_EFL_11)
(EFL_4 == 1)  ==>  (SMM < D_EFL_4)
(EFL_4 == 1)  ==>  (SMM < D_EFL_9)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM < orig(D_SMM))
(EFL_4 == 1)  ==>  (SMM <= EFL_11)
(EFL_4 == 1)  ==>  (SMM <= EFL_6)
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_4))
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_6))
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS <= orig(ES))
(EFL_4 == 1)  ==>  (SS == DS)
(EFL_4 == 1)  ==>  (SS == orig(DS))
(EFL_4 == 1)  ==>  (SS == orig(SS))
(EFL_4 == 1)  ==>  (SS >= GS)
(EFL_4 == 1)  ==>  (SS >= orig(FS))
(EFL_4 == 1)  ==>  (SS >= orig(GS))
(EFL_4 == 1)  ==>  (orig(CR0_0) <= orig(D_SMM))
(EFL_4 == 1)  ==>  (orig(DS) >= orig(GS))
(EFL_4 == 1)  ==>  (orig(D_SMM) == 1)
(EFL_4 == 1)  ==>  (orig(EFL_11) < orig(D_SMM))
(EFL_4 == 1)  ==>  (orig(EFL_11) == 0)
(EFL_4 == 1)  ==>  (orig(EFL_2) >= orig(EFL_11))
(EFL_4 == 1)  ==>  (orig(EFL_4) >= orig(EFL_11))
(EFL_4 == 1)  ==>  (orig(EFL_4) >= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(EFL_6) >= orig(EFL_11))
(EFL_4 == 1)  ==>  (orig(EFL_9) < orig(D_SMM))
(EFL_4 == 1)  ==>  (orig(EFL_9) <= orig(CR0_0))
(EFL_4 == 1)  ==>  (orig(EFL_9) == 0)
(EFL_4 == 1)  ==>  (orig(ES) >= orig(DS))
(EFL_4 == 1)  ==>  (orig(ES) >= orig(GS))
(EFL_4 == 1)  ==>  (orig(ES) >= orig(SS))
(EFL_4 == 1)  ==>  (orig(II) < orig(D_SMM))
(EFL_4 == 1)  ==>  (orig(II) <= orig(CR0_0))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_2))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_4))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_6))
(EFL_4 == 1)  ==>  (orig(II) == 0)
(EFL_4 == 1)  ==>  (orig(SMM) < orig(D_SMM))
(EFL_4 == 1)  ==>  (orig(SMM) <= orig(EFL_2))
(EFL_4 == 1)  ==>  (orig(SMM) <= orig(EFL_4))
(EFL_4 == 1)  ==>  (orig(SMM) <= orig(EFL_6))
(EFL_4 == 1)  ==>  (orig(SMM) == 0)
(EFL_4 == 1)  ==>  (orig(SS) >= orig(GS))
ADDR != 0
ADDR >= -1
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= D_SMM
II <= orig(CR0_0)
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_CR0_0
A20 >= D_SMM
A20 >= orig(II)
A20 >= orig(SMM)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
A20 >= orig(D_SMM)
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= D_SMM
SMM <= orig(SMM)
SMM <= orig(EFL_2)
SMM <= orig(CR0_0)
SMM <= orig(D_SMM)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT <= D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= D_SMM
HLT <= orig(II)
HLT <= orig(SMM)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
HLT <= orig(D_SMM)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_SMM
EFL_2 >= orig(EFL_9)
EFL_2 <= orig(D_SMM)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_EFL_11
EFL_4 <= D_CR0_0
EFL_4 <= D_SMM
EFL_4 <= orig(D_SMM)
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_SMM
EFL_6 >= orig(EFL_9)
EFL_6 <= orig(D_SMM)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 <= D_SMM
EFL_9 <= orig(D_SMM)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= D_SMM
EFL_11 <= orig(CR0_0)
EFL_11 <= orig(D_SMM)
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_11)
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(SMM)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(SMM)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 != orig(EFL_9)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(SMM)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
D_SMM >= orig(II)
D_SMM >= orig(EFL_4)
D_SMM >= orig(EFL_9)
D_SMM >= orig(EFL_11)
===========================================================================
..calll_far():::EXIT;condition="EFL_4==0"
HLT == EFL_4
D_EFL_4 one of { 0, 1 }
A20 >= D_EFL_4
D_EFL_4 <= D_EFL_11
D_EFL_4 != orig(EFL_4)
===========================================================================
..calll_far():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == D_EFL_9
A20 == D_CR0_0
A20 == D_SMM
A20 == orig(D_SMM)
ES == orig(ES)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR0_0 == orig(CR0_0)
II == 0
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_11 one of { 1, 2 }
EIP != orig(EIP)
II <= EFL_11
II <= CR0_0
II < D_EFL_4
II < D_EFL_11
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 <= D_EFL_4
A20 >= D_EFL_6
A20 <= D_EFL_11
ES >= SS
CS >= orig(CS)
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_11
EFL_6 <= CR0_0
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_11
EFL_6 <= orig(EFL_2)
EFL_6 <= orig(EFL_6)
EFL_11 < D_EFL_11
EFL_11 <= orig(EFL_2)
EFL_11 <= orig(EFL_4)
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_11
D_EFL_2 % D_EFL_11 == 0
D_EFL_4 >= D_EFL_6
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 <= D_EFL_11
D_EFL_11 >= orig(EFL_4)
===========================================================================
..calll_far():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == D_EFL_4
SMM == orig(II)
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_9)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
D_EFL_11 one of { 0, 1 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP <= orig(ADDR)
EFL != orig(EFL)
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II < D_EFL_6
II < D_EFL_9
II <= D_EFL_11
II <= orig(CR0_0)
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_6
A20 <= D_EFL_9
A20 >= D_EFL_11
A20 >= D_CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM <= EFL_2
SMM <= EFL_6
SMM <= EFL_9
SMM <= CR0_0
SMM <= D_EFL_2
SMM < D_EFL_6
SMM < D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(EFL_2)
SMM <= orig(EFL_6)
SMM <= orig(EFL_11)
SMM <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
FS <= orig(GS)
GS > LDT
GS > TR
GS != orig(CS)
GS <= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 >= orig(EFL_6)
EFL_2 >= orig(EFL_11)
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 >= orig(EFL_6)
EFL_6 >= orig(EFL_11)
EFL_9 <= D_EFL_2
EFL_9 < D_EFL_6
EFL_9 < D_EFL_9
EFL_9 <= D_EFL_11
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_6)
CR0_0 >= orig(EFL_11)
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_11)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= D_EFL_11
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 > orig(EFL_11)
D_EFL_6 >= orig(CR0_0)
D_EFL_9 >= D_EFL_11
D_EFL_9 >= D_CR0_0
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 != orig(EFL_11)
D_CR0_0 >= orig(EFL_6)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..calll_far():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == EFL_9
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR != 0
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 1, 2 }
D_CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= D_SMM
II <= orig(EFL_2)
II <= orig(CR0_0)
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_4
A20 <= D_EFL_11
A20 >= D_CR0_0
A20 >= D_SMM
A20 >= orig(II)
A20 >= orig(SMM)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
A20 >= orig(D_SMM)
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= D_SMM
SMM <= orig(SMM)
SMM <= orig(EFL_2)
SMM <= orig(CR0_0)
SMM <= orig(D_SMM)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT < D_EFL_4
HLT <= D_EFL_6
HLT <= D_EFL_9
HLT < D_EFL_11
HLT <= D_CR0_0
HLT <= D_SMM
HLT <= orig(II)
HLT <= orig(SMM)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
HLT <= orig(D_SMM)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS >= GS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS >= GS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
GS <= orig(SS)
GS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_11
EFL_2 <= D_SMM
EFL_2 >= orig(EFL_9)
EFL_2 <= orig(D_SMM)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_EFL_11
EFL_4 <= D_CR0_0
EFL_4 <= D_SMM
EFL_4 >= orig(EFL_4)
EFL_4 <= orig(D_SMM)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_11
EFL_6 <= D_SMM
EFL_6 >= orig(EFL_9)
EFL_6 <= orig(D_SMM)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= D_SMM
EFL_11 >= orig(EFL_11)
EFL_11 <= orig(CR0_0)
EFL_11 <= orig(D_SMM)
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_9
CR0_0 <= D_EFL_11
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_11)
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= D_CR0_0
D_EFL_4 >= D_SMM
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(SMM)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_11)
D_EFL_4 >= orig(CR0_0)
D_EFL_4 >= orig(D_SMM)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(SMM)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 != orig(EFL_9)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= D_CR0_0
D_EFL_11 >= D_SMM
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(SMM)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_EFL_11 >= orig(EFL_11)
D_EFL_11 >= orig(CR0_0)
D_EFL_11 >= orig(D_SMM)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
D_SMM >= orig(II)
D_SMM >= orig(EFL_4)
D_SMM >= orig(EFL_9)
D_SMM >= orig(EFL_11)
===========================================================================
..callw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
ADDR > EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_9 >= EFL_11
===========================================================================
..callw():::ENTER;condition="EFL_4==0"
SMM == EFL_11
===========================================================================
..callw():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == 0
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
===========================================================================
..callw():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_9
ES != CS
ES != SS
ES > FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
===========================================================================
..callw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
ADDR > EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_9 >= EFL_11
===========================================================================
..callw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == orig(SS)
FS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_4 == 0)  <==>  (A20 > D_EFL_4)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  ==>  (A20 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (A20 > EFL_4)
(D_EFL_4 == 0)  ==>  (A20 > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (A20 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (A20 > orig(II))
(D_EFL_4 == 0)  ==>  (CCD != orig(CCD))
(D_EFL_4 == 0)  ==>  (CS >= orig(CS))
(D_EFL_4 == 0)  ==>  (DS >= orig(DS))
(D_EFL_4 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_11 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_EFL_9 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_9 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EAX != EDX)
(D_EFL_4 == 0)  ==>  (EAX != orig(EAX))
(D_EFL_4 == 0)  ==>  (EAX != orig(EBX))
(D_EFL_4 == 0)  ==>  (EAX != orig(EDX))
(D_EFL_4 == 0)  ==>  (EBX != orig(EAX))
(D_EFL_4 == 0)  ==>  (EBX >= orig(ECX))
(D_EFL_4 == 0)  ==>  (EDX >= orig(EDX))
(D_EFL_4 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_2 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(II))
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_6 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_6 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(II))
(D_EFL_4 == 0)  ==>  (EFL_9 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_9 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_9 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_9 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_9 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(II))
(D_EFL_4 == 0)  ==>  (EIP < orig(ADDR))
(D_EFL_4 == 0)  ==>  (ES != SS)
(D_EFL_4 == 0)  ==>  (ES <= orig(ES))
(D_EFL_4 == 0)  ==>  (ES > FS)
(D_EFL_4 == 0)  ==>  (FS < orig(ES))
(D_EFL_4 == 0)  ==>  (GS == orig(GS))
(D_EFL_4 == 0)  ==>  (II < D_EFL_11)
(D_EFL_4 == 0)  ==>  (II < D_EFL_6)
(D_EFL_4 == 0)  ==>  (II < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_11))
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (II == orig(II))
(D_EFL_4 == 0)  ==>  (SS != orig(ES))
(D_EFL_4 == 0)  ==>  (orig(EFL_11) == 0)
(D_EFL_4 == 0)  ==>  (orig(EFL_2) <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_4) > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(II) < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(II) == 0)
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 > orig(EFL_11))
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= D_EFL_11)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CS <= orig(CS))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= D_EFL_9)
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_9))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_9 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_9)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_11) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 < D_EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(II))
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 == D_EFL_11)
(EFL_4 == 0)  ==>  (A20 > orig(EFL_11))
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (D_EFL_11 == 1)
(EFL_4 == 0)  ==>  (D_EFL_11 > orig(EFL_11))
(EFL_4 == 0)  ==>  (D_EFL_11 >= orig(EFL_9))
(EFL_4 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_11)
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_9 <= D_EFL_11)
(EFL_4 == 0)  ==>  (D_EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ECX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_11))
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_11))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 <= D_EFL_11)
(EFL_4 == 0)  ==>  (ES <= orig(ES))
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 0)  ==>  (GS == orig(GS))
(EFL_4 == 0)  ==>  (II < D_EFL_11)
(EFL_4 == 0)  ==>  (II == orig(EFL_11))
(EFL_4 == 0)  ==>  (orig(EFL_11) == 0)
(EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_11))
(EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(EFL_11))
(EFL_4 == 0)  ==>  (orig(EFL_6) >= orig(EFL_11))
(EFL_4 == 0)  ==>  (orig(II) >= orig(EFL_11))
(EFL_4 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > orig(II))
(EFL_4 == 1)  <==>  (EFL_4 >= D_EFL_11)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_EFL_9)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > orig(II))
(EFL_4 == 1)  ==>  (A20 >= D_EFL_2)
(EFL_4 == 1)  ==>  (A20 >= D_EFL_6)
(EFL_4 == 1)  ==>  (CS == orig(CS))
(EFL_4 == 1)  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS == orig(DS))
(EFL_4 == 1)  ==>  (D_EFL_11 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (D_EFL_2 <= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_2 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_11))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_11)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_9 == 1)
(EFL_4 == 1)  ==>  (D_EFL_9 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_9 >= D_EFL_11)
(EFL_4 == 1)  ==>  (D_EFL_9 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_9 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_9 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_9 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (EAX != EDX)
(EFL_4 == 1)  ==>  (ECX != orig(EAX))
(EFL_4 == 1)  ==>  (ECX >= 0)
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_2 >= orig(II))
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_2)
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_9 == orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_9 >= orig(II))
(EFL_4 == 1)  ==>  (EIP < orig(ADDR))
(EFL_4 == 1)  ==>  (ES != SS)
(EFL_4 == 1)  ==>  (ES > FS)
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(EFL_4 == 1)  ==>  (II < D_EFL_4)
(EFL_4 == 1)  ==>  (II < D_EFL_9)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == orig(II))
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(CS) one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (orig(EFL_11) one of { 0, 1 })
(EFL_4 == 1)  ==>  (orig(GS) one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_11))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_2))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_4))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_6))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(II) == 0)
ADDR >= -1
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1 }
D_EFL_11 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(EFL_11)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= D_EFL_9
A20 >= D_EFL_11
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(DS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS < orig(CS)
FS <= orig(DS)
FS <= orig(GS)
GS > LDT
GS > TR
GS != orig(CS)
GS >= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
TR < orig(GS)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_11
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 >= orig(EFL_11)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_9 <= D_EFL_9
EFL_9 <= orig(EFL_9)
EFL_9 >= orig(EFL_11)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_11)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 != orig(EFL_11)
===========================================================================
..callw():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_11)
A20 == D_EFL_11
GS == orig(GS)
D_EFL_4 one of { 0, 1 }
A20 >= D_EFL_4
ES <= orig(ES)
D_EFL_4 != orig(EFL_4)
===========================================================================
..callw():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == orig(II)
A20 == EFL_4
A20 == D_EFL_9
CS == orig(CS)
DS == orig(DS)
EFL_9 == orig(EFL_9)
ECX >= 0
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
D_EFL_2 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
EAX != EDX
ECX != orig(EAX)
EIP < orig(ADDR)
II < D_EFL_4
A20 >= D_EFL_2
A20 <= D_EFL_4
A20 >= D_EFL_6
ES != SS
ES > FS
EFL_2 <= D_EFL_4
EFL_2 <= orig(EFL_2)
EFL_9 <= D_EFL_4
D_EFL_2 <= D_EFL_4
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= D_EFL_6
D_EFL_4 >= D_EFL_11
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 > orig(EFL_6)
D_EFL_4 > orig(EFL_11)
D_EFL_6 != orig(EFL_6)
===========================================================================
..callw():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != EDX
EAX != orig(EAX)
EAX != orig(EBX)
EAX != orig(EDX)
EBX != orig(EAX)
EBX >= orig(ECX)
EDX >= orig(EDX)
EIP < orig(ADDR)
EFL != orig(EFL)
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II < D_EFL_6
II <= D_EFL_9
II <= orig(EFL_2)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 <= D_EFL_6
A20 >= D_EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_9)
ES != CS
ES != SS
ES > FS
ES > LDT
ES > TR
ES <= orig(ES)
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(ES)
SS != orig(CS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS < orig(ES)
FS < orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT < IDT
CCD != orig(CCD)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_9)
EFL_6 <= D_EFL_2
EFL_6 < D_EFL_6
EFL_6 <= D_EFL_9
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= orig(EFL_9)
D_EFL_2 >= orig(EFL_9)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_9)
===========================================================================
..callw():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == orig(SS)
FS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR >= -1
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1 }
D_EFL_11 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(EFL_11)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 <= D_EFL_4
A20 >= D_EFL_9
A20 >= D_EFL_11
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS != orig(DS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS < orig(CS)
FS <= orig(DS)
FS <= orig(GS)
GS > LDT
GS > TR
GS != orig(CS)
GS >= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
TR < orig(GS)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_9
EFL_2 <= D_EFL_11
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 >= orig(EFL_4)
EFL_4 >= orig(EFL_11)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_9
EFL_9 <= orig(EFL_9)
EFL_9 >= orig(EFL_11)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= D_EFL_9
D_EFL_4 >= D_EFL_11
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 > orig(EFL_11)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_11)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 != orig(EFL_11)
===========================================================================
..clc():::ENTER
EAX == ECX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 34065
EAX == -1
EBX == 1090688
EIP == 34030
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..clc():::ENTER;condition="EFL_4==0"
===========================================================================
..clc():::ENTER;condition="not(D_EFL_4==0)"
EAX == ECX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 34065
EAX == -1
EBX == 1090688
EIP == 34030
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..clc():::EXIT
EAX == ECX
EAX == EDX
EAX == orig(EAX)
EAX == orig(ECX)
EAX == orig(EDX)
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 34066
EAX == -1
EBX == 1090688
EIP == 34030
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..clc():::EXIT;condition="EFL_4==0"
===========================================================================
..clc():::EXIT;condition="not(D_EFL_4==0)"
EAX == ECX
EAX == EDX
EAX == orig(EAX)
EAX == orig(ECX)
EAX == orig(EDX)
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 34066
EAX == -1
EBX == 1090688
EIP == 34030
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..cld():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_2 == EFL_6
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (DS >= GS)
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES >= GS)
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (ADDR one of { 801814, 1036840 })
(EFL_4 == 1)  ==>  (CCD one of { 14, 803 })
(EFL_4 == 1)  ==>  (CCS one of { 16, 17 })
(EFL_4 == 1)  ==>  (CR0 == 16)
(EFL_4 == 1)  ==>  (CR0_0 == 0)
(EFL_4 == 1)  ==>  (CS one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS one of { "000000000000ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 1)  ==>  (EAX one of { 45313, 805352256 })
(EFL_4 == 1)  ==>  (EBX one of { 32, 65535 })
(EFL_4 == 1)  ==>  (ECX one of { 0, 4026585312L })
(EFL_4 == 1)  ==>  (EDX one of { 14, 65535 })
(EFL_4 == 1)  ==>  (EFL one of { 18, 19 })
(EFL_4 == 1)  ==>  (EFL_2 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (EIP one of { 53563, 65134 })
(EFL_4 == 1)  ==>  (ES one of { "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GDT == "0000000000000000")
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(EFL_4 == 1)  ==>  (IDT == "00000000000003ff")
(EFL_4 == 1)  ==>  (II == CR0_0)
(EFL_4 == 1)  ==>  (II == EFL_2)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= CR0_0
===========================================================================
..cld():::ENTER;condition="EFL_4==0"
II == EFL_4
ES >= GS
DS >= GS
===========================================================================
..cld():::ENTER;condition="not(EFL_4==0)"
II == EFL_2
II == EFL_6
II == EFL_9
II == CR0_0
A20 == EFL_4
ADDR one of { 801814, 1036840 }
EAX one of { 45313, 805352256 }
EBX one of { 32, 65535 }
ECX one of { 0, 4026585312L }
EDX one of { 14, 65535 }
EIP one of { 53563, 65134 }
EFL one of { 18, 19 }
ES one of { "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9300" }
CS one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 16, 17 }
CCD one of { 14, 803 }
===========================================================================
..cld():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_2 == EFL_6
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= CR0_0
===========================================================================
..cld():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (ADDR - orig(ADDR) - 1 == 0)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (DS >= GS)
(EFL_4 == 0)  ==>  (EDX == orig(EDX))
(EFL_4 == 0)  ==>  (EDX >= 0)
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES >= GS)
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (ADDR one of { 801815, 1036841 })
(EFL_4 == 1)  ==>  (CCD one of { 14, 803 })
(EFL_4 == 1)  ==>  (CCS one of { 16, 17 })
(EFL_4 == 1)  ==>  (CR0 == 16)
(EFL_4 == 1)  ==>  (CR0_0 == 0)
(EFL_4 == 1)  ==>  (CS one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS one of { "000000000000ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 1)  ==>  (EAX one of { -1, 805352256 })
(EFL_4 == 1)  ==>  (EBX == EDX)
(EFL_4 == 1)  ==>  (EBX one of { -1, 65535 })
(EFL_4 == 1)  ==>  (ECX == orig(ECX))
(EFL_4 == 1)  ==>  (ECX one of { 0, 4026585312L })
(EFL_4 == 1)  ==>  (EDX one of { -1, 65535 })
(EFL_4 == 1)  ==>  (EFL one of { 18, 19 })
(EFL_4 == 1)  ==>  (EFL_2 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (EIP one of { 53563, 65134 })
(EFL_4 == 1)  ==>  (ES one of { "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GDT == "0000000000000000")
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(EFL_4 == 1)  ==>  (IDT == "00000000000003ff")
(EFL_4 == 1)  ==>  (II == CR0_0)
(EFL_4 == 1)  ==>  (II == EFL_2)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(ADDR) one of { 801814, 1036840 })
(EFL_4 == 1)  ==>  (orig(EAX) one of { 45313, 805352256 })
(EFL_4 == 1)  ==>  (orig(EBX) one of { 32, 65535 })
(EFL_4 == 1)  ==>  (orig(ECX) one of { 0, 4026585312L })
(EFL_4 == 1)  ==>  (orig(EDX) one of { 14, 65535 })
EAX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR - orig(ADDR) - 1 == 0
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= CR0_0
===========================================================================
..cld():::EXIT;condition="EFL_4==0"
EDX == orig(EDX)
II == EFL_4
II == orig(EFL_4)
EDX >= 0
ES >= GS
DS >= GS
===========================================================================
..cld():::EXIT;condition="not(EFL_4==0)"
EBX == EDX
ECX == orig(ECX)
II == EFL_2
II == EFL_6
II == EFL_9
II == CR0_0
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_9)
II == orig(CR0_0)
A20 == EFL_4
A20 == orig(EFL_4)
ADDR one of { 801815, 1036841 }
EAX one of { -1, 805352256 }
EBX one of { -1, 65535 }
ECX one of { 0, 4026585312L }
EIP one of { 53563, 65134 }
EFL one of { 18, 19 }
ES one of { "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9300" }
CS one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 16, 17 }
CCD one of { 14, 803 }
===========================================================================
..cld():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR - orig(ADDR) - 1 == 0
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= CR0_0
===========================================================================
..cli():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_2 == EFL_6
(EFL one of { 18, 19 })  <==>  (A20 == EFL_4)
(EFL one of { 18, 19 })  <==>  (EFL_4 == 1)
(EFL one of { 18, 19 })  <==>  (GS one of { "000000000000ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(EFL one of { 18, 19 })  ==>  (ADDR one of { 801813, 1036839 })
(EFL one of { 18, 19 })  ==>  (CCD one of { 14, 803 })
(EFL one of { 18, 19 })  ==>  (CCS one of { 16, 17 })
(EFL one of { 18, 19 })  ==>  (CR0 == 16)
(EFL one of { 18, 19 })  ==>  (CS one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(EFL one of { 18, 19 })  ==>  (DS one of { "000000000000ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL one of { 18, 19 })  ==>  (EAX one of { 45313, 805352256 })
(EFL one of { 18, 19 })  ==>  (EBX one of { 32, 65535 })
(EFL one of { 18, 19 })  ==>  (ECX one of { 0, 4026585312L })
(EFL one of { 18, 19 })  ==>  (EDX one of { 14, 65535 })
(EFL one of { 18, 19 })  ==>  (EFL_2 == 0)
(EFL one of { 18, 19 })  ==>  (EFL_9 == 0)
(EFL one of { 18, 19 })  ==>  (EIP one of { 53563, 65134 })
(EFL one of { 18, 19 })  ==>  (ES one of { "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9300" })
(EFL one of { 18, 19 })  ==>  (GDT == "0000000000000000")
(EFL one of { 18, 19 })  ==>  (IDT == "00000000000003ff")
(EFL one of { 18, 19 })  ==>  (II == EFL_2)
(EFL one of { 18, 19 })  ==>  (II == EFL_9)
(EFL one of { 18, 19 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL one of { 70, 514, 582 })  <==>  (A20 > EFL_4)
(EFL one of { 70, 514, 582 })  <==>  (EFL_2 >= EFL_4)
(EFL one of { 70, 514, 582 })  <==>  (EFL_4 <= EFL_9)
(EFL one of { 70, 514, 582 })  <==>  (EFL_4 == 0)
(EFL one of { 70, 514, 582 })  <==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL one of { 70, 514, 582 })  <==>  (II == EFL_4)
(EFL one of { 70, 514, 582 })  ==>  (CR0 one of { 16, 1610612752 })
(EFL one of { 70, 514, 582 })  ==>  (CS > GS)
(EFL one of { 70, 514, 582 })  ==>  (DS >= GS)
(EFL one of { 70, 514, 582 })  ==>  (ECX one of { 0, 33537 })
(EFL one of { 70, 514, 582 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 70, 514, 582 })  ==>  (EFL_9 one of { 0, 1 })
(EFL one of { 70, 514, 582 })  ==>  (ES >= GS)
(EFL one of { 70, 514, 582 })  ==>  (GDT one of { "0000000000000000", "000000000000ffff" })
(EFL one of { 70, 514, 582 })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff" })
(EFL one of { 70, 514, 582 })  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
EAX >= 0
EBX >= 0
ECX one of { 0, 33537, 4026585312L }
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS > DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT <= IDT
===========================================================================
..cli():::ENTER;condition="EFL_4==0"
II == EFL_4
ECX one of { 0, 33537 }
EFL one of { 70, 514, 582 }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
ES >= GS
CS > GS
DS >= GS
===========================================================================
..cli():::ENTER;condition="not(EFL_4==0)"
II == EFL_2
II == EFL_6
II == EFL_9
A20 == EFL_4
ADDR one of { 801813, 1036839 }
EAX one of { 45313, 805352256 }
EBX one of { 32, 65535 }
ECX one of { 0, 4026585312L }
EDX one of { 14, 65535 }
EIP one of { 53563, 65134 }
EFL one of { 18, 19 }
ES one of { "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9300" }
CS one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 16, 17 }
CCD one of { 14, 803 }
===========================================================================
..cli():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_2 == EFL_6
EAX >= 0
EBX >= 0
ECX one of { 0, 33537, 4026585312L }
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS > DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT <= IDT
===========================================================================
..cli():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
(EFL one of { 18, 19 })  <==>  (A20 == EFL_4)
(EFL one of { 18, 19 })  <==>  (EFL_4 == 1)
(EFL one of { 18, 19 })  <==>  (GS one of { "000000000000ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(EFL one of { 18, 19 })  ==>  (ADDR one of { 801814, 1036840 })
(EFL one of { 18, 19 })  ==>  (CCD one of { 14, 803 })
(EFL one of { 18, 19 })  ==>  (CCS one of { 16, 17 })
(EFL one of { 18, 19 })  ==>  (CR0 == 16)
(EFL one of { 18, 19 })  ==>  (CS one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(EFL one of { 18, 19 })  ==>  (DS one of { "000000000000ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL one of { 18, 19 })  ==>  (EAX one of { 45313, 805352256 })
(EFL one of { 18, 19 })  ==>  (EBX one of { 32, 65535 })
(EFL one of { 18, 19 })  ==>  (ECX one of { 0, 4026585312L })
(EFL one of { 18, 19 })  ==>  (EDX one of { 14, 65535 })
(EFL one of { 18, 19 })  ==>  (EFL_2 == 0)
(EFL one of { 18, 19 })  ==>  (EFL_9 == 0)
(EFL one of { 18, 19 })  ==>  (EIP one of { 53563, 65134 })
(EFL one of { 18, 19 })  ==>  (ES one of { "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9300" })
(EFL one of { 18, 19 })  ==>  (GDT == "0000000000000000")
(EFL one of { 18, 19 })  ==>  (IDT == "00000000000003ff")
(EFL one of { 18, 19 })  ==>  (II == EFL_2)
(EFL one of { 18, 19 })  ==>  (II == EFL_9)
(EFL one of { 18, 19 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL one of { 18, 19 })  ==>  (orig(ADDR) one of { 801813, 1036839 })
(EFL one of { 70, 514, 582 })  <==>  (A20 > EFL_4)
(EFL one of { 70, 514, 582 })  <==>  (EFL_2 >= EFL_4)
(EFL one of { 70, 514, 582 })  <==>  (EFL_4 <= EFL_9)
(EFL one of { 70, 514, 582 })  <==>  (EFL_4 == 0)
(EFL one of { 70, 514, 582 })  <==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL one of { 70, 514, 582 })  <==>  (II == EFL_4)
(EFL one of { 70, 514, 582 })  ==>  (ADDR - orig(ADDR) - 1 == 0)
(EFL one of { 70, 514, 582 })  ==>  (CR0 one of { 16, 1610612752 })
(EFL one of { 70, 514, 582 })  ==>  (CS > GS)
(EFL one of { 70, 514, 582 })  ==>  (DS >= GS)
(EFL one of { 70, 514, 582 })  ==>  (ECX one of { 0, 33537 })
(EFL one of { 70, 514, 582 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 70, 514, 582 })  ==>  (EFL_9 one of { 0, 1 })
(EFL one of { 70, 514, 582 })  ==>  (ES >= GS)
(EFL one of { 70, 514, 582 })  ==>  (GDT one of { "0000000000000000", "000000000000ffff" })
(EFL one of { 70, 514, 582 })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff" })
(EFL one of { 70, 514, 582 })  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
EAX >= 0
EBX >= 0
ECX one of { 0, 33537, 4026585312L }
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
ADDR - orig(ADDR) - 1 == 0
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS > DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT <= IDT
===========================================================================
..cli():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
ECX one of { 0, 33537 }
EFL one of { 70, 514, 582 }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
ES >= GS
CS > GS
DS >= GS
===========================================================================
..cli():::EXIT;condition="not(EFL_4==0)"
II == EFL_2
II == EFL_6
II == EFL_9
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == orig(EFL_4)
ADDR one of { 801814, 1036840 }
EAX one of { 45313, 805352256 }
EBX one of { 32, 65535 }
ECX one of { 0, 4026585312L }
EDX one of { 14, 65535 }
EIP one of { 53563, 65134 }
EFL one of { 18, 19 }
ES one of { "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9300" }
CS one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 16, 17 }
CCD one of { 14, 803 }
===========================================================================
..cli():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
EAX >= 0
EBX >= 0
ECX one of { 0, 33537, 4026585312L }
EDX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff" }
IDT one of { "00000000000003ff", "000000000000ffff" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
ADDR - orig(ADDR) - 1 == 0
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS > DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT <= IDT
===========================================================================
..cltd():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_6 == CR0_0
(EFL == 23)  <==>  (A20 == EFL_4)
(EFL == 23)  <==>  (CCD == 26066)
(EFL == 23)  <==>  (CCS == 4294967294L)
(EFL == 23)  <==>  (EFL_4 == 1)
(EFL == 23)  ==>  (A20 == EFL_2)
(EFL == 23)  ==>  (ADDR one of { 801336, 801361 })
(EFL == 23)  ==>  (CR0 == 16)
(EFL == 23)  ==>  (CS == "c000000c0000ffffffff008f9b00")
(EFL == 23)  ==>  (EAX == -1)
(EFL == 23)  ==>  (EAX == EBX)
(EFL == 23)  ==>  (EBX == -1)
(EFL == 23)  ==>  (ECX one of { -1, 4 })
(EFL == 23)  ==>  (EDX == 4)
(EFL == 23)  ==>  (EFL_2 == 1)
(EFL == 23)  ==>  (EFL_6 == 0)
(EFL == 23)  ==>  (EIP == 14813)
(EFL == 23)  ==>  (ES == "c000000c0000ffffffff008f9300")
(EFL == 23)  ==>  (FS == "000000000000ffffffff008f9300")
(EFL == 23)  ==>  (GDT == "0000000000000000")
(EFL == 23)  ==>  (IDT == "00000000000003ff")
(EFL == 23)  ==>  (II == EFL_6)
(EFL == 23)  ==>  (SS == "000000000000ffffffff008f9300")
(EFL == 23)  ==>  (SS == FS)
(EFL one of { 2, 70, 135 })  <==>  (CCD one of { 0, 2, 4294967272L })
(EFL one of { 2, 70, 135 })  <==>  (CCS one of { 0, 32 })
(EFL one of { 2, 70, 135 })  <==>  (EFL_4 == 0)
(EFL one of { 2, 70, 135 })  <==>  (II == EFL_4)
(EFL one of { 2, 70, 135 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 70, 135 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL one of { 2, 70, 135 })  ==>  (EAX == ECX)
(EFL one of { 2, 70, 135 })  ==>  (EAX one of { -1, 1 })
(EFL one of { 2, 70, 135 })  ==>  (EBX one of { -1, 0, 8 })
(EFL one of { 2, 70, 135 })  ==>  (ECX one of { -1, 1 })
(EFL one of { 2, 70, 135 })  ==>  (EDX one of { -1, 0, 4 })
(EFL one of { 2, 70, 135 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 70, 135 })  ==>  (EFL_6 one of { 0, 1 })
(EFL one of { 2, 70, 135 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" })
(EFL one of { 2, 70, 135 })  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 70, 135 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL one of { 2, 70, 135 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL one of { 2, 70, 135 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" })
EAX one of { -1, 1 }
EBX one of { -1, 0, 8 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EBX % EAX == 0
ECX % EAX == 0
EDX % EAX == 0
EDX % ECX == 0
===========================================================================
..cltd():::ENTER;condition="EFL_4==0"
EAX == ECX
II == EFL_4
EFL one of { 2, 70, 135 }
CCS one of { 0, 32 }
CCD one of { 0, 2, 4294967272L }
===========================================================================
..cltd():::ENTER;condition="not(EFL_4==0)"
EAX == EBX
II == EFL_6
II == CR0_0
A20 == EFL_2
A20 == EFL_4
SS == FS
SS == GS
ADDR one of { 801336, 801361 }
EAX == -1
ECX one of { -1, 4 }
EDX == 4
EIP == 14813
EFL == 23
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 4294967294L
CCD == 26066
===========================================================================
..cltd():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_6 == CR0_0
EAX one of { -1, 1 }
EBX one of { -1, 0, 8 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EBX % EAX == 0
ECX % EAX == 0
EDX % EAX == 0
EDX % ECX == 0
===========================================================================
..cltd():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == CR0_0
EFL_6 == orig(EFL_6)
EFL_6 == orig(CR0_0)
(EFL == 23)  <==>  (A20 == EFL_4)
(EFL == 23)  <==>  (CCD == 26066)
(EFL == 23)  <==>  (CCS == 4294967294L)
(EFL == 23)  <==>  (EFL_4 == 1)
(EFL == 23)  ==>  (A20 == EFL_2)
(EFL == 23)  ==>  (ADDR one of { 801338, 801363 })
(EFL == 23)  ==>  (CR0 == 16)
(EFL == 23)  ==>  (CS == "c000000c0000ffffffff008f9b00")
(EFL == 23)  ==>  (EAX == -1)
(EFL == 23)  ==>  (EAX == EBX)
(EFL == 23)  ==>  (EBX == -1)
(EFL == 23)  ==>  (ECX one of { -1, 4 })
(EFL == 23)  ==>  (EDX == 4)
(EFL == 23)  ==>  (EFL_2 == 1)
(EFL == 23)  ==>  (EFL_6 == 0)
(EFL == 23)  ==>  (EIP == 14813)
(EFL == 23)  ==>  (ES == "c000000c0000ffffffff008f9300")
(EFL == 23)  ==>  (FS == "000000000000ffffffff008f9300")
(EFL == 23)  ==>  (GDT == "0000000000000000")
(EFL == 23)  ==>  (IDT == "00000000000003ff")
(EFL == 23)  ==>  (II == EFL_6)
(EFL == 23)  ==>  (SS == "000000000000ffffffff008f9300")
(EFL == 23)  ==>  (SS == FS)
(EFL == 23)  ==>  (orig(ADDR) one of { 801336, 801361 })
(EFL one of { 2, 70, 135 })  <==>  (CCD one of { 0, 2, 4294967272L })
(EFL one of { 2, 70, 135 })  <==>  (CCS one of { 0, 32 })
(EFL one of { 2, 70, 135 })  <==>  (EFL_4 == 0)
(EFL one of { 2, 70, 135 })  <==>  (II == EFL_4)
(EFL one of { 2, 70, 135 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 70, 135 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL one of { 2, 70, 135 })  ==>  (EAX == ECX)
(EFL one of { 2, 70, 135 })  ==>  (EAX one of { -1, 1 })
(EFL one of { 2, 70, 135 })  ==>  (EBX one of { -1, 0, 8 })
(EFL one of { 2, 70, 135 })  ==>  (ECX one of { -1, 1 })
(EFL one of { 2, 70, 135 })  ==>  (EDX one of { -1, 0, 4 })
(EFL one of { 2, 70, 135 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 70, 135 })  ==>  (EFL_6 one of { 0, 1 })
(EFL one of { 2, 70, 135 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" })
(EFL one of { 2, 70, 135 })  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 70, 135 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL one of { 2, 70, 135 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL one of { 2, 70, 135 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" })
EAX one of { -1, 1 }
EBX one of { -1, 0, 8 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EBX % EAX == 0
ECX % EAX == 0
EDX % EAX == 0
EDX % ECX == 0
1.780176837117668E16 * ADDR + 132969037 * EIP - 1.7801768371238292E16 * orig(ADDR) - 3.5604050086429144E16 == 0
===========================================================================
..cltd():::EXIT;condition="EFL_4==0"
EAX == ECX
EAX == orig(ECX)
II == EFL_4
II == orig(EFL_4)
EFL one of { 2, 70, 135 }
CCS one of { 0, 32 }
CCD one of { 0, 2, 4294967272L }
===========================================================================
..cltd():::EXIT;condition="not(EFL_4==0)"
EAX == EBX
EAX == orig(EBX)
II == EFL_6
II == CR0_0
II == orig(EFL_6)
II == orig(CR0_0)
A20 == EFL_2
A20 == EFL_4
A20 == orig(EFL_2)
A20 == orig(EFL_4)
SS == FS
SS == GS
SS == orig(FS)
SS == orig(GS)
ADDR one of { 801338, 801363 }
EAX == -1
ECX one of { -1, 4 }
EDX == 4
EIP == 14813
EFL == 23
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 4294967294L
CCD == 26066
===========================================================================
..cltd():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == CR0_0
EFL_6 == orig(EFL_6)
EFL_6 == orig(CR0_0)
EAX one of { -1, 1 }
EBX one of { -1, 0, 8 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EBX % EAX == 0
ECX % EAX == 0
EDX % EAX == 0
EDX % ECX == 0
===========================================================================
..cmpb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..cmpb():::ENTER;condition="EFL_4==0"
HLT == EFL_4
EFL_2 >= EFL_9
===========================================================================
..cmpb():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_4
II == 0
GDT one of { "0000000000000000", "000f5e8000000037" }
II <= CR0_0
FS <= GS
GDT < IDT
===========================================================================
..cmpb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..cmpb():::EXIT
EAX == orig(EAX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (ECX == orig(ECX))
(EFL_4 == 1)  ==>  (EDX == orig(EDX))
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..cmpb():::EXIT;condition="EFL_4==0"
HLT == EFL_4
HLT == orig(EFL_4)
EFL_2 >= EFL_9
===========================================================================
..cmpb():::EXIT;condition="not(EFL_4==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == orig(EFL_4)
II == 0
GDT one of { "0000000000000000", "000f5e8000000037" }
II <= CR0_0
FS <= GS
GDT < IDT
===========================================================================
..cmpb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..cmpl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (DS >= GS)
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 >= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES >= GS)
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (GDT != IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..cmpl():::ENTER;condition="EFL_4==0"
II == EFL_4
ES >= GS
DS >= GS
EFL_2 >= EFL_9
EFL_6 >= EFL_9
===========================================================================
..cmpl():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
II == EFL_11
A20 == EFL_4
A20 == D_SMM
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
ES >= SS
ES >= DS
FS <= GS
GDT != IDT
===========================================================================
..cmpl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..cmpl():::EXIT
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (DS >= GS)
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 >= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES >= GS)
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (EAX == orig(EAX))
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (EDX == orig(EDX))
(EFL_4 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (GDT != IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..cmpl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
ES >= GS
DS >= GS
EFL_2 >= EFL_9
EFL_6 >= EFL_9
===========================================================================
..cmpl():::EXIT;condition="not(EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
II == SMM
II == EFL_6
II == EFL_11
II == orig(SMM)
II == orig(EFL_6)
II == orig(EFL_11)
A20 == EFL_4
A20 == D_SMM
A20 == orig(EFL_4)
A20 == orig(D_SMM)
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
ES >= SS
ES >= DS
FS <= GS
GDT != IDT
===========================================================================
..cmpl():::EXIT;condition="not(D_EFL_4==0)"
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..cmpw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (SS >= GS)
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(EFL_4 == 1)  ==>  (DS == GS)
(EFL_4 == 1)  ==>  (DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (ECX != EDX)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS <= GS)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..cmpw():::ENTER;condition="EFL_4==0"
II == EFL_4
SS >= GS
===========================================================================
..cmpw():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_4
SS == FS
DS == GS
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "c980000c9800ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
ECX != EDX
ES >= SS
ES >= DS
===========================================================================
..cmpw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..cmpw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (SS >= GS)
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(EFL_4 == 1)  ==>  (DS == GS)
(EFL_4 == 1)  ==>  (DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (ECX != EDX)
(EFL_4 == 1)  ==>  (ECX == orig(ECX))
(EFL_4 == 1)  ==>  (EDX != orig(ECX))
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS <= GS)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
ECX <= orig(ECX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..cmpw():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
SS >= GS
===========================================================================
..cmpw():::EXIT;condition="not(EFL_4==0)"
ECX == orig(ECX)
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
SS == FS
SS == orig(FS)
DS == GS
DS == orig(GS)
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "c980000c9800ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
ECX != EDX
ES >= SS
ES >= DS
===========================================================================
..cmpw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
ECX <= orig(ECX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..cpuid():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
(EBX == 1073741824)  <==>  (A20 == EFL_2)
(EBX == 1073741824)  <==>  (CCD == 2097158)
(EBX == 1073741824)  <==>  (CCS == 4)
(EBX == 1073741824)  <==>  (EAX == EBX)
(EBX == 1073741824)  <==>  (ECX == 6)
(EBX == 1073741824)  <==>  (EDX == 2097158)
(EBX == 1073741824)  <==>  (EFL == 6)
(EBX == 1073741824)  <==>  (EFL_2 == 1)
(EBX == 1073741824)  <==>  (EFL_4 == 0)
(EBX == 1073741824)  <==>  (II == EFL_4)
(EBX == 2147516550L)  <==>  (A20 == EFL_4)
(EBX == 2147516550L)  <==>  (CCD == 2097170)
(EBX == 2147516550L)  <==>  (CCS == 16)
(EBX == 2147516550L)  <==>  (ECX == 18)
(EBX == 2147516550L)  <==>  (EDX == 2097170)
(EBX == 2147516550L)  <==>  (EFL == 18)
(EBX == 2147516550L)  <==>  (EFL_2 == 0)
(EBX == 2147516550L)  <==>  (EFL_4 == 1)
(EBX == 2147516550L)  <==>  (II == EFL_2)
ADDR == 967020
EAX == 1073741824
EBX one of { 1073741824, 2147516550L }
ECX one of { 6, 18 }
EDX one of { 2097158, 2097170 }
EIP == 966979
EFL one of { 6, 18 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 2097158, 2097170 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..cpuid():::ENTER;condition="EFL_4==0"
EAX == EBX
II == EFL_4
A20 == EFL_2
ECX == 6
EDX == 2097158
EFL == 6
CCS == 4
CCD == 2097158
===========================================================================
..cpuid():::ENTER;condition="not(EFL_4==0)"
II == EFL_2
A20 == EFL_4
EBX == 2147516550L
ECX == 18
EDX == 2097170
EFL == 18
CCS == 16
CCD == 2097170
===========================================================================
..cpuid():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 967020
EAX == 1073741824
EBX one of { 1073741824, 2147516550L }
ECX one of { 6, 18 }
EDX one of { 2097158, 2097170 }
EIP == 966979
EFL one of { 6, 18 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 2097158, 2097170 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..cpuid():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
(EBX == 1073741824)  <==>  (A20 == EFL_2)
(EBX == 1073741824)  <==>  (CCD == 2097158)
(EBX == 1073741824)  <==>  (CCS == 4)
(EBX == 1073741824)  <==>  (EBX == orig(EAX))
(EBX == 1073741824)  <==>  (ECX == 6)
(EBX == 1073741824)  <==>  (EDX == 2097158)
(EBX == 1073741824)  <==>  (EFL == 6)
(EBX == 1073741824)  <==>  (EFL_2 == 1)
(EBX == 1073741824)  <==>  (EFL_4 == 0)
(EBX == 1073741824)  <==>  (II == EFL_4)
(EBX == 2147516550L)  <==>  (A20 == EFL_4)
(EBX == 2147516550L)  <==>  (CCD == 2097170)
(EBX == 2147516550L)  <==>  (CCS == 16)
(EBX == 2147516550L)  <==>  (ECX == 18)
(EBX == 2147516550L)  <==>  (EDX == 2097170)
(EBX == 2147516550L)  <==>  (EFL == 18)
(EBX == 2147516550L)  <==>  (EFL_2 == 0)
(EBX == 2147516550L)  <==>  (EFL_4 == 1)
(EBX == 2147516550L)  <==>  (II == EFL_2)
ADDR == 967022
EAX == -1
EBX one of { 1073741824, 2147516550L }
ECX one of { 6, 18 }
EDX one of { 2097158, 2097170 }
EIP == 966979
EFL one of { 6, 18 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 2097158, 2097170 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..cpuid():::EXIT;condition="EFL_4==0"
EBX == orig(EAX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == orig(EFL_2)
EBX == 1073741824
ECX == 6
EDX == 2097158
EFL == 6
CCS == 4
CCD == 2097158
===========================================================================
..cpuid():::EXIT;condition="not(EFL_4==0)"
II == EFL_2
II == orig(EFL_2)
A20 == EFL_4
A20 == orig(EFL_4)
EBX == 2147516550L
ECX == 18
EDX == 2097170
EFL == 18
CCS == 16
CCD == 2097170
===========================================================================
..cpuid():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
ADDR == 967022
EAX == -1
EBX one of { 1073741824, 2147516550L }
ECX one of { 6, 18 }
EDX one of { 2097158, 2097170 }
EIP == 966979
EFL one of { 6, 18 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 2097158, 2097170 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..das():::ENTER
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR == 826677
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..das():::ENTER;condition="not(EFL_4==0)"
===========================================================================
..das():::ENTER;condition="not(D_EFL_4==0)"
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR == 826677
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..das():::EXIT
EAX == orig(EAX)
EBX == EDX
EBX == orig(EBX)
EBX == orig(EDX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 826678
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..das():::EXIT;condition="not(EFL_4==0)"
===========================================================================
..das():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == EDX
EBX == orig(EBX)
EBX == orig(EDX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 826678
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..decb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
(EFL == 151)  <==>  (A20 == EFL_4)
(EFL == 151)  <==>  (EFL_4 == 1)
(EFL == 151)  ==>  (A20 == EFL_2)
(EFL == 151)  ==>  (CCS one of { 2, 149, 1540 })
(EFL == 151)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(EFL == 151)  ==>  (ECX one of { 0, 16383, 47872 })
(EFL == 151)  ==>  (EDX one of { 0, 3324, 65535 })
(EFL == 151)  ==>  (EFL_2 == 1)
(EFL == 151)  ==>  (EFL_6 == 0)
(EFL == 151)  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff00809300", "f000000f0000ffffffff008f9300" })
(EFL == 151)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL == 151)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL == 151)  ==>  (GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(EFL == 151)  ==>  (II == EFL_6)
(EFL == 151)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" })
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EAX % EBX == 0)
(EFL_4 == 0)  ==>  (EAX one of { -1, 1, 28024 })
(EFL_4 == 0)  ==>  (EBX one of { -1, 1 })
(EFL_4 == 0)  ==>  (ECX % EBX == 0)
(EFL_4 == 0)  ==>  (EDX % EAX == 0)
(EFL_4 == 0)  ==>  (EDX % EBX == 0)
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (FS == GS)
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..decb():::ENTER;condition="EFL_4==0"
II == EFL_4
FS == GS
EAX one of { -1, 1, 28024 }
EBX one of { -1, 1 }
EAX % EBX == 0
EDX % EAX == 0
ECX % EBX == 0
EDX % EBX == 0
===========================================================================
..decb():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_2
A20 == EFL_4
ECX one of { 0, 16383, 47872 }
EDX one of { 0, 3324, 65535 }
EFL == 151
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff00809300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
CCS one of { 2, 149, 1540 }
===========================================================================
..decb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..decb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL == 151)  <==>  (A20 == EFL_4)
(EFL == 151)  <==>  (EFL_4 == 1)
(EFL == 151)  ==>  (A20 == EFL_2)
(EFL == 151)  ==>  (CCS one of { 2, 149, 1540 })
(EFL == 151)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(EFL == 151)  ==>  (ECX one of { 0, 16383, 47872 })
(EFL == 151)  ==>  (EDX one of { 0, 3324, 65535 })
(EFL == 151)  ==>  (EFL_2 == 1)
(EFL == 151)  ==>  (EFL_6 == 0)
(EFL == 151)  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff00809300", "f000000f0000ffffffff008f9300" })
(EFL == 151)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL == 151)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL == 151)  ==>  (GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(EFL == 151)  ==>  (II == EFL_6)
(EFL == 151)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" })
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EAX % EBX == 0)
(EFL_4 == 0)  ==>  (EAX one of { -1, 1, 28024 })
(EFL_4 == 0)  ==>  (EBX one of { -1, 1 })
(EFL_4 == 0)  ==>  (ECX % EBX == 0)
(EFL_4 == 0)  ==>  (EDX % EAX == 0)
(EFL_4 == 0)  ==>  (EDX % EBX == 0)
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (FS == GS)
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 2 == 0
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..decb():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
FS == GS
FS == orig(GS)
EAX one of { -1, 1, 28024 }
EBX one of { -1, 1 }
EAX % EBX == 0
EDX % EAX == 0
ECX % EBX == 0
EDX % EBX == 0
===========================================================================
..decb():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == orig(EFL_6)
A20 == EFL_2
A20 == EFL_4
A20 == orig(EFL_2)
A20 == orig(EFL_4)
ECX one of { 0, 16383, 47872 }
EDX one of { 0, 3324, 65535 }
EFL == 151
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff00809300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
CCS one of { 2, 149, 1540 }
===========================================================================
..decb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 2 == 0
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..decl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..decl():::EXIT
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (CCS >= 2)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(EFL_4 == 1)  ==>  (DS == GS)
(EFL_4 == 1)  ==>  (DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (EAX != EDX)
(EFL_4 == 1)  ==>  (EAX != orig(EDX))
(EFL_4 == 1)  ==>  (EAX == orig(EAX))
(EFL_4 == 1)  ==>  (ECX != EDX)
(EFL_4 == 1)  ==>  (ECX != orig(EDX))
(EFL_4 == 1)  ==>  (ECX == orig(ECX))
(EFL_4 == 1)  ==>  (EDX != orig(EAX))
(EFL_4 == 1)  ==>  (EDX != orig(ECX))
(EFL_4 == 1)  ==>  (EDX == orig(EDX))
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS <= GS)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (orig(EAX) != orig(EDX))
(EFL_4 == 1)  ==>  (orig(ECX) != orig(EDX))
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..decl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
EFL_2 >= EFL_9
===========================================================================
..decl():::EXIT;condition="not(EFL_4==0)"
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
SS == FS
SS == orig(FS)
DS == GS
DS == orig(GS)
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
CCS >= 2
EAX != EDX
ECX != EDX
GDT < IDT
===========================================================================
..decl():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
orig(EAX) >= -1
orig(ECX) >= -1
orig(EDX) >= -1
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..decw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == DS
ES == GS
SS == FS
EFL_4 == CR0_0
EFL_6 == EFL_9
(ADDR == 133946783)  <==>  (A20 == EFL_4)
(ADDR == 133946783)  <==>  (CCD == 4294967295L)
(ADDR == 133946783)  <==>  (CCS == 2)
(ADDR == 133946783)  <==>  (CR0 == 17)
(ADDR == 133946783)  <==>  (CS == "000800000000ffffffff00c09b00")
(ADDR == 133946783)  <==>  (EAX == 133955256)
(ADDR == 133946783)  <==>  (EBX == 27920)
(ADDR == 133946783)  <==>  (ECX == 1003204)
(ADDR == 133946783)  <==>  (EDX == 1)
(ADDR == 133946783)  <==>  (EFL == 151)
(ADDR == 133946783)  <==>  (EFL_4 == 1)
(ADDR == 133946783)  <==>  (EFL_6 == 0)
(ADDR == 133946783)  <==>  (EIP == 133946777)
(ADDR == 133946783)  <==>  (ES == "001000000000ffffffff00c09300")
(ADDR == 133946783)  <==>  (ES == SS)
(ADDR == 133946783)  <==>  (GDT == "000f5e8000000037")
(ADDR == 133946783)  <==>  (IDT == "000f5ebe00000000")
(ADDR == 133946783)  <==>  (II == EFL_6)
(ADDR == 133946783)  <==>  (SS == "001000000000ffffffff00c09300")
(ADDR == 826474)  <==>  (A20 == EFL_6)
(ADDR == 826474)  <==>  (CCD == 582)
(ADDR == 826474)  <==>  (CCS == 68)
(ADDR == 826474)  <==>  (CR0 == 16)
(ADDR == 826474)  <==>  (CS == "c980000c9800ffffffff00809b00")
(ADDR == 826474)  <==>  (EAX == 384)
(ADDR == 826474)  <==>  (EBX == 65282)
(ADDR == 826474)  <==>  (ECX == 0)
(ADDR == 826474)  <==>  (ECX == EDX)
(ADDR == 826474)  <==>  (EDX == 0)
(ADDR == 826474)  <==>  (EFL == 582)
(ADDR == 826474)  <==>  (EFL_4 == 0)
(ADDR == 826474)  <==>  (EFL_6 == 1)
(ADDR == 826474)  <==>  (EIP == 1119)
(ADDR == 826474)  <==>  (ES == "c980000c9800ffffffff00809300")
(ADDR == 826474)  <==>  (GDT == "0000000000000000")
(ADDR == 826474)  <==>  (IDT == "00000000000003ff")
(ADDR == 826474)  <==>  (II == EFL_4)
(ADDR == 826474)  <==>  (SS == "000000000000ffffffff00809300")
ADDR one of { 826474, 133946783 }
EAX one of { 384, 133955256 }
EBX one of { 27920, 65282 }
ECX one of { 0, 1003204 }
EDX one of { 0, 1 }
EIP one of { 1119, 133946777 }
EFL one of { 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "c980000c9800ffffffff00809300" }
CS one of { "000800000000ffffffff00c09b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68 }
CCD one of { 582, 4294967295L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..decw():::ENTER;condition="EFL_4==0"
ECX == EDX
II == EFL_4
II == CR0_0
A20 == EFL_6
A20 == EFL_9
ADDR == 826474
EAX == 384
EBX == 65282
ECX == 0
EIP == 1119
EFL == 582
ES == "c980000c9800ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 68
CCD == 582
===========================================================================
..decw():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_9
A20 == EFL_4
A20 == CR0_0
ES == SS
ES == FS
ADDR == 133946783
EAX == 133955256
EBX == 27920
ECX == 1003204
EDX == 1
EIP == 133946777
EFL == 151
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 2
CCD == 4294967295L
===========================================================================
..decw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == DS
ES == GS
SS == FS
EFL_4 == CR0_0
EFL_6 == EFL_9
ADDR one of { 826474, 133946783 }
EAX one of { 384, 133955256 }
EBX one of { 27920, 65282 }
ECX one of { 0, 1003204 }
EDX one of { 0, 1 }
EIP one of { 1119, 133946777 }
EFL one of { 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "c980000c9800ffffffff00809300" }
CS one of { "000800000000ffffffff00c09b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68 }
CCD one of { 582, 4294967295L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..decw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == DS
ES == GS
ES == orig(ES)
ES == orig(DS)
ES == orig(GS)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == CR0_0
EFL_4 == orig(EFL_4)
EFL_4 == orig(CR0_0)
EFL_6 == EFL_9
EFL_6 == orig(EFL_6)
EFL_6 == orig(EFL_9)
(ADDR == 133946785)  <==>  (A20 == EFL_4)
(ADDR == 133946785)  <==>  (CCD == 4294967295L)
(ADDR == 133946785)  <==>  (CCS == 2)
(ADDR == 133946785)  <==>  (CR0 == 17)
(ADDR == 133946785)  <==>  (CS == "000800000000ffffffff00c09b00")
(ADDR == 133946785)  <==>  (EAX == 133955256)
(ADDR == 133946785)  <==>  (EBX == 27920)
(ADDR == 133946785)  <==>  (ECX == 1003204)
(ADDR == 133946785)  <==>  (EDX == 1)
(ADDR == 133946785)  <==>  (EFL == 151)
(ADDR == 133946785)  <==>  (EFL_4 == 1)
(ADDR == 133946785)  <==>  (EFL_6 == 0)
(ADDR == 133946785)  <==>  (EIP == 133946777)
(ADDR == 133946785)  <==>  (ES == "001000000000ffffffff00c09300")
(ADDR == 133946785)  <==>  (ES == SS)
(ADDR == 133946785)  <==>  (GDT == "000f5e8000000037")
(ADDR == 133946785)  <==>  (IDT == "000f5ebe00000000")
(ADDR == 133946785)  <==>  (II == EFL_6)
(ADDR == 133946785)  <==>  (SS == "001000000000ffffffff00c09300")
(ADDR == 133946785)  <==>  (orig(ADDR) == 133946783)
(ADDR == 826475)  <==>  (A20 == EFL_6)
(ADDR == 826475)  <==>  (CCD == 582)
(ADDR == 826475)  <==>  (CCS == 68)
(ADDR == 826475)  <==>  (CR0 == 16)
(ADDR == 826475)  <==>  (CS == "c980000c9800ffffffff00809b00")
(ADDR == 826475)  <==>  (EAX == 384)
(ADDR == 826475)  <==>  (EBX == 65282)
(ADDR == 826475)  <==>  (ECX == 0)
(ADDR == 826475)  <==>  (ECX == EDX)
(ADDR == 826475)  <==>  (EDX == 0)
(ADDR == 826475)  <==>  (EFL == 582)
(ADDR == 826475)  <==>  (EFL_4 == 0)
(ADDR == 826475)  <==>  (EFL_6 == 1)
(ADDR == 826475)  <==>  (EIP == 1119)
(ADDR == 826475)  <==>  (ES == "c980000c9800ffffffff00809300")
(ADDR == 826475)  <==>  (GDT == "0000000000000000")
(ADDR == 826475)  <==>  (IDT == "00000000000003ff")
(ADDR == 826475)  <==>  (II == EFL_4)
(ADDR == 826475)  <==>  (SS == "000000000000ffffffff00809300")
(ADDR == 826475)  <==>  (orig(ADDR) == 826474)
ADDR one of { 826475, 133946785 }
EAX one of { 384, 133955256 }
EBX one of { 27920, 65282 }
ECX one of { 0, 1003204 }
EDX one of { 0, 1 }
EIP one of { 1119, 133946777 }
EFL one of { 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "c980000c9800ffffffff00809300" }
CS one of { "000800000000ffffffff00c09b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68 }
CCD one of { 582, 4294967295L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..decw():::EXIT;condition="EFL_4==0"
ECX == EDX
ECX == orig(EDX)
II == EFL_4
II == CR0_0
II == orig(EFL_4)
II == orig(CR0_0)
A20 == EFL_6
A20 == EFL_9
A20 == orig(EFL_6)
A20 == orig(EFL_9)
ADDR == 826475
EAX == 384
EBX == 65282
ECX == 0
EIP == 1119
EFL == 582
ES == "c980000c9800ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 68
CCD == 582
===========================================================================
..decw():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_9
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == CR0_0
A20 == orig(EFL_4)
A20 == orig(CR0_0)
ES == SS
ES == FS
ES == orig(SS)
ES == orig(FS)
ADDR == 133946785
EAX == 133955256
EBX == 27920
ECX == 1003204
EDX == 1
EIP == 133946777
EFL == 151
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 2
CCD == 4294967295L
===========================================================================
..decw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == DS
ES == GS
ES == orig(ES)
ES == orig(DS)
ES == orig(GS)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == CR0_0
EFL_4 == orig(EFL_4)
EFL_4 == orig(CR0_0)
EFL_6 == EFL_9
EFL_6 == orig(EFL_6)
EFL_6 == orig(EFL_9)
ADDR one of { 826475, 133946785 }
EAX one of { 384, 133955256 }
EBX one of { 27920, 65282 }
ECX one of { 0, 1003204 }
EDX one of { 0, 1 }
EIP one of { 1119, 133946777 }
EFL one of { 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "c980000c9800ffffffff00809300" }
CS one of { "000800000000ffffffff00c09b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68 }
CCD one of { 582, 4294967295L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..divl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(ECX == 7427020)  <==>  (A20 == EFL_4)
(ECX == 7427020)  <==>  (EFL_4 == 1)
(ECX == 7427020)  ==>  (ADDR == 1012459)
(ECX == 7427020)  ==>  (CCD == 46218)
(ECX == 7427020)  ==>  (CCS == 7427020)
(ECX == 7427020)  ==>  (CR0 == 16)
(ECX == 7427020)  ==>  (CR0_0 == 0)
(ECX == 7427020)  ==>  (CS == "f000000f00000000ffff00009b00")
(ECX == 7427020)  ==>  (EAX == -1)
(ECX == 7427020)  ==>  (EAX == EBX)
(ECX == 7427020)  ==>  (EAX == EDX)
(ECX == 7427020)  ==>  (EBX == -1)
(ECX == 7427020)  ==>  (EFL == 18)
(ECX == 7427020)  ==>  (EFL_2 == 0)
(ECX == 7427020)  ==>  (EFL_6 == 0)
(ECX == 7427020)  ==>  (EIP == 29354)
(ECX == 7427020)  ==>  (ES == "dc00000dc0000000ffff00009300")
(ECX == 7427020)  ==>  (ES == SS)
(ECX == 7427020)  ==>  (FS == "0000000000000000ffff00009300")
(ECX == 7427020)  ==>  (GDT == "0000000000000000")
(ECX == 7427020)  ==>  (IDT == "00000000000003ff")
(ECX == 7427020)  ==>  (II == CR0_0)
(ECX == 7427020)  ==>  (II == EFL_2)
(ECX == 7427020)  ==>  (II == EFL_6)
(ECX == 7427020)  ==>  (SS == "dc00000dc0000000ffff00009300")
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 0)  ==>  (EAX one of { -1, 0, 1 })
(EFL_4 == 0)  ==>  (EBX one of { -1, 11, 28502 })
(EFL_4 == 0)  ==>  (ECX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX one of { -1, 0, 1 }
EBX one of { -1, 11, 28502 }
ECX >= -1
EDX == -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= ECX
EAX >= EDX
EBX >= EDX
ECX >= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..divl():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..divl():::ENTER;condition="not(EFL_4==0)"
EAX == EBX
EAX == EDX
II == EFL_2
II == EFL_6
II == CR0_0
A20 == EFL_4
ES == SS
ES == DS
ADDR == 1012459
EAX == -1
ECX == 7427020
EIP == 29354
EFL == 18
ES == "dc00000dc0000000ffff00009300"
CS == "f000000f00000000ffff00009b00"
FS == "0000000000000000ffff00009300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 7427020
CCD == 46218
===========================================================================
..divl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX one of { -1, 0, 1 }
EBX one of { -1, 11, 28502 }
ECX >= -1
EDX == -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= ECX
EAX >= EDX
EBX >= EDX
ECX >= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..divl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 0)  ==>  (EAX one of { -1, 0, 1 })
(EFL_4 == 0)  ==>  (EBX one of { -1, 11, 28502 })
(EFL_4 == 0)  ==>  (ECX one of { -1, 0, 27882 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 0)  ==>  (orig(ECX) >= -1)
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (orig(ECX) == 7427020)
(EFL_4 == 1)  ==>  (ADDR == 1012462)
(EFL_4 == 1)  ==>  (CCD == 46218)
(EFL_4 == 1)  ==>  (CCS == 7427020)
(EFL_4 == 1)  ==>  (CR0 == 16)
(EFL_4 == 1)  ==>  (CR0_0 == 0)
(EFL_4 == 1)  ==>  (CS == "f000000f00000000ffff00009b00")
(EFL_4 == 1)  ==>  (EAX == -1)
(EFL_4 == 1)  ==>  (EAX == EBX)
(EFL_4 == 1)  ==>  (EAX == ECX)
(EFL_4 == 1)  ==>  (EAX == EDX)
(EFL_4 == 1)  ==>  (EBX == -1)
(EFL_4 == 1)  ==>  (ECX == -1)
(EFL_4 == 1)  ==>  (EFL == 18)
(EFL_4 == 1)  ==>  (EFL_2 == 0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EIP == 29354)
(EFL_4 == 1)  ==>  (ES == "dc00000dc0000000ffff00009300")
(EFL_4 == 1)  ==>  (ES == SS)
(EFL_4 == 1)  ==>  (FS == "0000000000000000ffff00009300")
(EFL_4 == 1)  ==>  (GDT == "0000000000000000")
(EFL_4 == 1)  ==>  (IDT == "00000000000003ff")
(EFL_4 == 1)  ==>  (II == CR0_0)
(EFL_4 == 1)  ==>  (II == EFL_2)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS == "dc00000dc0000000ffff00009300")
(EFL_4 == 1)  ==>  (orig(ADDR) == 1012459)
EAX one of { -1, 0, 1 }
EBX one of { -1, 11, 28502 }
ECX one of { -1, 0, 27882 }
EDX == -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= ECX
EAX >= EDX
EAX <= orig(ECX)
EBX >= EDX
ECX >= EDX
ECX <= orig(ECX)
EDX <= orig(ECX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..divl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
===========================================================================
..divl():::EXIT;condition="not(EFL_4==0)"
EAX == EBX
EAX == ECX
EAX == EDX
EAX == orig(EBX)
EAX == orig(EDX)
II == EFL_2
II == EFL_6
II == CR0_0
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(CR0_0)
A20 == EFL_4
A20 == orig(EFL_4)
ES == SS
ES == DS
ES == orig(SS)
ES == orig(DS)
ADDR == 1012462
EAX == -1
EIP == 29354
EFL == 18
ES == "dc00000dc0000000ffff00009300"
CS == "f000000f00000000ffff00009b00"
FS == "0000000000000000ffff00009300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 7427020
CCD == 46218
===========================================================================
..divl():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX one of { -1, 0, 1 }
EBX one of { -1, 11, 28502 }
ECX one of { -1, 0, 27882 }
EDX == -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= ECX
EAX >= EDX
EAX <= orig(ECX)
EBX >= EDX
ECX >= EDX
ECX <= orig(ECX)
EDX <= orig(ECX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..divw():::ENTER
EBX == ECX
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 798538
EAX == 26022
EBX == -1
EIP == 12067
EFL == 135
CPL == 0
II == 0
A20 == 1
ES == "004000000400ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 26550
CCD == 4294966768L
CC0 == 0
EFER == 0
===========================================================================
..divw():::ENTER;condition="EFL_4==0"
===========================================================================
..divw():::ENTER;condition="not(D_EFL_4==0)"
EBX == ECX
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 798538
EAX == 26022
EBX == -1
EIP == 12067
EFL == 135
CPL == 0
II == 0
A20 == 1
ES == "004000000400ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 26550
CCD == 4294966768L
CC0 == 0
EFER == 0
===========================================================================
..divw():::EXIT
EAX == orig(EAX)
EBX == ECX
EBX == EDX
EBX == orig(EBX)
EBX == orig(ECX)
EBX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 798540
EAX == 26022
EBX == -1
EIP == 12067
EFL == 135
CPL == 0
II == 0
A20 == 1
ES == "004000000400ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 26550
CCD == 4294966768L
CC0 == 0
EFER == 0
===========================================================================
..divw():::EXIT;condition="EFL_4==0"
===========================================================================
..divw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == ECX
EBX == EDX
EBX == orig(EBX)
EBX == orig(ECX)
EBX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 798540
EAX == 26022
EBX == -1
EIP == 12067
EFL == 135
CPL == 0
II == 0
A20 == 1
ES == "004000000400ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 26550
CCD == 4294966768L
CC0 == 0
EFER == 0
===========================================================================
..idivl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_6 == CR0_0
(ADDR one of { 790680, 800951, 975983 })  <==>  (CCD one of { 0, 2, 4294967272L })
(ADDR one of { 790680, 800951, 975983 })  <==>  (CCS one of { 0, 32 })
(ADDR one of { 790680, 800951, 975983 })  <==>  (EFL one of { 2, 70, 135 })
(ADDR one of { 790680, 800951, 975983 })  <==>  (EFL_4 == 0)
(ADDR one of { 790680, 800951, 975983 })  <==>  (EIP one of { 4227, 14486, 133883363 })
(ADDR one of { 790680, 800951, 975983 })  <==>  (II == EFL_4)
(ADDR one of { 790680, 800951, 975983 })  ==>  (CR0 one of { 16, 17 })
(ADDR one of { 790680, 800951, 975983 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(ADDR one of { 790680, 800951, 975983 })  ==>  (EAX == ECX)
(ADDR one of { 790680, 800951, 975983 })  ==>  (EAX one of { -1, 1 })
(ADDR one of { 790680, 800951, 975983 })  ==>  (EBX one of { -1, 0, 8 })
(ADDR one of { 790680, 800951, 975983 })  ==>  (ECX one of { -1, 1 })
(ADDR one of { 790680, 800951, 975983 })  ==>  (EDX one of { -1, 0, 4 })
(ADDR one of { 790680, 800951, 975983 })  ==>  (EFL_2 one of { 0, 1 })
(ADDR one of { 790680, 800951, 975983 })  ==>  (EFL_6 one of { 0, 1 })
(ADDR one of { 790680, 800951, 975983 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" })
(ADDR one of { 790680, 800951, 975983 })  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(ADDR one of { 790680, 800951, 975983 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(ADDR one of { 790680, 800951, 975983 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(ADDR one of { 790680, 800951, 975983 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" })
(ADDR one of { 801338, 801363 })  <==>  (A20 == EFL_4)
(ADDR one of { 801338, 801363 })  <==>  (CCD == 26066)
(ADDR one of { 801338, 801363 })  <==>  (CCS == 4294967294L)
(ADDR one of { 801338, 801363 })  <==>  (EFL == 23)
(ADDR one of { 801338, 801363 })  <==>  (EFL_4 == 1)
(ADDR one of { 801338, 801363 })  <==>  (EIP == 14813)
(ADDR one of { 801338, 801363 })  ==>  (A20 == EFL_2)
(ADDR one of { 801338, 801363 })  ==>  (CR0 == 16)
(ADDR one of { 801338, 801363 })  ==>  (CS == "c000000c0000ffffffff008f9b00")
(ADDR one of { 801338, 801363 })  ==>  (EAX == -1)
(ADDR one of { 801338, 801363 })  ==>  (EAX == EBX)
(ADDR one of { 801338, 801363 })  ==>  (EBX == -1)
(ADDR one of { 801338, 801363 })  ==>  (ECX one of { -1, 4 })
(ADDR one of { 801338, 801363 })  ==>  (EDX == 4)
(ADDR one of { 801338, 801363 })  ==>  (EFL_2 == 1)
(ADDR one of { 801338, 801363 })  ==>  (EFL_6 == 0)
(ADDR one of { 801338, 801363 })  ==>  (ES == "c000000c0000ffffffff008f9300")
(ADDR one of { 801338, 801363 })  ==>  (FS == "000000000000ffffffff008f9300")
(ADDR one of { 801338, 801363 })  ==>  (GDT == "0000000000000000")
(ADDR one of { 801338, 801363 })  ==>  (IDT == "00000000000003ff")
(ADDR one of { 801338, 801363 })  ==>  (II == EFL_6)
(ADDR one of { 801338, 801363 })  ==>  (SS == "000000000000ffffffff008f9300")
(ADDR one of { 801338, 801363 })  ==>  (SS == FS)
EAX one of { -1, 1 }
EBX one of { -1, 0, 8 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EBX % EAX == 0
ECX % EAX == 0
EDX % EAX == 0
EDX % ECX == 0
===========================================================================
..idivl():::ENTER;condition="EFL_4==0"
EAX == ECX
II == EFL_4
ADDR one of { 790680, 800951, 975983 }
EIP one of { 4227, 14486, 133883363 }
EFL one of { 2, 70, 135 }
CCS one of { 0, 32 }
CCD one of { 0, 2, 4294967272L }
===========================================================================
..idivl():::ENTER;condition="not(EFL_4==0)"
EAX == EBX
II == EFL_6
II == CR0_0
A20 == EFL_2
A20 == EFL_4
SS == FS
SS == GS
ADDR one of { 801338, 801363 }
EAX == -1
ECX one of { -1, 4 }
EDX == 4
EIP == 14813
EFL == 23
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 4294967294L
CCD == 26066
===========================================================================
..idivl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_6 == CR0_0
EAX one of { -1, 1 }
EBX one of { -1, 0, 8 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EBX % EAX == 0
ECX % EAX == 0
EDX % EAX == 0
EDX % ECX == 0
===========================================================================
..idivl():::EXIT
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == CR0_0
EFL_6 == orig(EFL_6)
EFL_6 == orig(CR0_0)
(ADDR one of { 790683, 800954, 975985 })  <==>  (CCD one of { 0, 2, 4294967272L })
(ADDR one of { 790683, 800954, 975985 })  <==>  (CCS one of { 0, 32 })
(ADDR one of { 790683, 800954, 975985 })  <==>  (EFL one of { 2, 70, 135 })
(ADDR one of { 790683, 800954, 975985 })  <==>  (EFL_4 == 0)
(ADDR one of { 790683, 800954, 975985 })  <==>  (EIP one of { 4227, 14486, 133883363 })
(ADDR one of { 790683, 800954, 975985 })  <==>  (II == EFL_4)
(ADDR one of { 790683, 800954, 975985 })  <==>  (orig(ADDR) one of { 790680, 800951, 975983 })
(ADDR one of { 790683, 800954, 975985 })  ==>  (CR0 one of { 16, 17 })
(ADDR one of { 790683, 800954, 975985 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(ADDR one of { 790683, 800954, 975985 })  ==>  (EBX one of { -1, 0 })
(ADDR one of { 790683, 800954, 975985 })  ==>  (ECX == orig(EAX))
(ADDR one of { 790683, 800954, 975985 })  ==>  (ECX one of { -1, 1 })
(ADDR one of { 790683, 800954, 975985 })  ==>  (EDX one of { -1, 0, 4 })
(ADDR one of { 790683, 800954, 975985 })  ==>  (EFL_2 one of { 0, 1 })
(ADDR one of { 790683, 800954, 975985 })  ==>  (EFL_6 one of { 0, 1 })
(ADDR one of { 790683, 800954, 975985 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" })
(ADDR one of { 790683, 800954, 975985 })  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(ADDR one of { 790683, 800954, 975985 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(ADDR one of { 790683, 800954, 975985 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(ADDR one of { 790683, 800954, 975985 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" })
(ADDR one of { 790683, 800954, 975985 })  ==>  (orig(EAX) one of { -1, 1 })
(ADDR one of { 790683, 800954, 975985 })  ==>  (orig(EBX) one of { -1, 0, 8 })
(ADDR one of { 801341, 801366 })  <==>  (A20 == EFL_4)
(ADDR one of { 801341, 801366 })  <==>  (CCD == 26066)
(ADDR one of { 801341, 801366 })  <==>  (CCS == 4294967294L)
(ADDR one of { 801341, 801366 })  <==>  (EFL == 23)
(ADDR one of { 801341, 801366 })  <==>  (EFL_4 == 1)
(ADDR one of { 801341, 801366 })  <==>  (EIP == 14813)
(ADDR one of { 801341, 801366 })  <==>  (orig(ADDR) one of { 801338, 801363 })
(ADDR one of { 801341, 801366 })  ==>  (A20 == EFL_2)
(ADDR one of { 801341, 801366 })  ==>  (CR0 == 16)
(ADDR one of { 801341, 801366 })  ==>  (CS == "c000000c0000ffffffff008f9b00")
(ADDR one of { 801341, 801366 })  ==>  (EAX == EBX)
(ADDR one of { 801341, 801366 })  ==>  (EAX == orig(EAX))
(ADDR one of { 801341, 801366 })  ==>  (EAX == orig(EBX))
(ADDR one of { 801341, 801366 })  ==>  (EBX == -1)
(ADDR one of { 801341, 801366 })  ==>  (ECX one of { -1, 4 })
(ADDR one of { 801341, 801366 })  ==>  (EDX == 4)
(ADDR one of { 801341, 801366 })  ==>  (EFL_2 == 1)
(ADDR one of { 801341, 801366 })  ==>  (EFL_6 == 0)
(ADDR one of { 801341, 801366 })  ==>  (ES == "c000000c0000ffffffff008f9300")
(ADDR one of { 801341, 801366 })  ==>  (FS == "000000000000ffffffff008f9300")
(ADDR one of { 801341, 801366 })  ==>  (GDT == "0000000000000000")
(ADDR one of { 801341, 801366 })  ==>  (IDT == "00000000000003ff")
(ADDR one of { 801341, 801366 })  ==>  (II == EFL_6)
(ADDR one of { 801341, 801366 })  ==>  (SS == "000000000000ffffffff008f9300")
(ADDR one of { 801341, 801366 })  ==>  (SS == FS)
(ADDR one of { 801341, 801366 })  ==>  (orig(EAX) == -1)
(ADDR one of { 801341, 801366 })  ==>  (orig(EBX) == -1)
EAX == -1
EBX one of { -1, 0 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EDX % ECX == 0
ECX % orig(EAX) == 0
EDX % orig(EAX) == 0
1.42826919233E12 * ADDR + 10683 * EIP - 1.428269202916E12 * orig(ADDR) - 4.276482595551E12 == 0
===========================================================================
..idivl():::EXIT;condition="EFL_4==0"
ECX == orig(EAX)
II == EFL_4
II == orig(EFL_4)
ADDR one of { 790683, 800954, 975985 }
ECX one of { -1, 1 }
EIP one of { 4227, 14486, 133883363 }
EFL one of { 2, 70, 135 }
CCS one of { 0, 32 }
CCD one of { 0, 2, 4294967272L }
===========================================================================
..idivl():::EXIT;condition="not(EFL_4==0)"
EAX == EBX
EAX == orig(EAX)
EAX == orig(EBX)
II == EFL_6
II == CR0_0
II == orig(EFL_6)
II == orig(CR0_0)
A20 == EFL_2
A20 == EFL_4
A20 == orig(EFL_2)
A20 == orig(EFL_4)
SS == FS
SS == GS
SS == orig(FS)
SS == orig(GS)
ADDR one of { 801341, 801366 }
ECX one of { -1, 4 }
EDX == 4
EIP == 14813
EFL == 23
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 4294967294L
CCD == 26066
===========================================================================
..idivl():::EXIT;condition="not(D_EFL_4==0)"
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == CR0_0
EFL_6 == orig(EFL_6)
EFL_6 == orig(CR0_0)
EAX == -1
EBX one of { -1, 0 }
ECX one of { -1, 1, 4 }
EDX one of { -1, 0, 4 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 32, 4294967294L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EDX % ECX == 0
ECX % orig(EAX) == 0
EDX % orig(EAX) == 0
1.42826919233E12 * ADDR + 10683 * EIP - 1.428269202916E12 * orig(ADDR) - 4.276482595551E12 == 0
===========================================================================
..imull():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..imull():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..imull():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_4
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
ES >= SS
===========================================================================
..imull():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..imull():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (ECX one of { -1, 1003204, 7427020 })
(EFL_4 == 1)  ==>  (EDX == orig(EDX))
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 1)  ==>  (orig(ECX) % ECX == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..imull():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
===========================================================================
..imull():::EXIT;condition="not(EFL_4==0)"
EBX == orig(EBX)
EDX == orig(EDX)
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
ECX one of { -1, 1003204, 7427020 }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
orig(ECX) % ECX == 0
ES >= SS
===========================================================================
..imull():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..imulw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 786516
EAX == 25
EBX == 26196
ECX == -1
EDX == 49152
EIP == 14934
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4294967294L
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..imulw():::ENTER;condition="EFL_4==0"
===========================================================================
..imulw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 786516
EAX == 25
EBX == 26196
ECX == -1
EDX == 49152
EIP == 14934
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4294967294L
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..imulw():::EXIT
EAX == orig(EAX)
EBX == ECX
EBX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 786519
EAX == 25
EBX == -1
EDX == 49152
EIP == 14934
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4294967294L
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..imulw():::EXIT;condition="EFL_4==0"
===========================================================================
..imulw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == ECX
EBX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 786519
EAX == 25
EBX == -1
EDX == 49152
EIP == 14934
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4294967294L
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..inb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (EFL_2 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..inb():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..inb():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
A20 == EFL_4
SS == FS
SS == GS
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..inb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..inb():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (EDX one of { -1, 1044423, 133861362 })
(EFL_4 == 1)  ==>  (EFL_2 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (orig(EAX) % EAX == 0)
(EFL_4 == 1)  ==>  (orig(EBX) % EBX == 0)
(EFL_4 == 1)  ==>  (orig(ECX) % ECX == 0)
(EFL_4 == 1)  ==>  (orig(EDX) % EDX == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..inb():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
===========================================================================
..inb():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
II == orig(SMM)
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
SS == FS
SS == GS
SS == orig(FS)
SS == orig(GS)
EDX one of { -1, 1044423, 133861362 }
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
orig(EAX) % EAX == 0
orig(EBX) % EBX == 0
orig(ECX) % ECX == 0
orig(EDX) % EDX == 0
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..inb():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT <= IDT
EFL_2 >= EFL_6
===========================================================================
..incb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX one of { -1, 133849089 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 2, 68 }
CCD one of { 0, 448 }
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
===========================================================================
..incb():::ENTER;condition="EFL_4==0"
===========================================================================
..incb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX one of { -1, 133849089 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 2, 68 }
CCD one of { 0, 448 }
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
===========================================================================
..incb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX one of { -1, 133849089 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 2, 68 }
CCD one of { 0, 448 }
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
===========================================================================
..incb():::EXIT;condition="EFL_4==0"
===========================================================================
..incb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX one of { -1, 133849089 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 2, 68 }
CCD one of { 0, 448 }
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
===========================================================================
..incl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (DS == GS)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS <= GS)
(EFL_4 == 1)  ==>  (SS == FS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..incl():::ENTER;condition="EFL_4==0"
II == EFL_4
EFL_2 >= EFL_9
===========================================================================
..incl():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_4
SS == FS
DS == GS
ES >= SS
ES >= DS
===========================================================================
..incl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..incl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (DS == GS)
(EFL_4 == 1)  ==>  (EDX == orig(EDX))
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS <= GS)
(EFL_4 == 1)  ==>  (SS == FS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..incl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
EFL_2 >= EFL_9
===========================================================================
..incl():::EXIT;condition="not(EFL_4==0)"
EDX == orig(EDX)
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
SS == FS
SS == orig(FS)
DS == GS
DS == orig(GS)
ES >= SS
ES >= DS
===========================================================================
..incl():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..incw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 == EFL_2)
(EFL_4 == 0)  ==>  (ADDR one of { 31921, 33088, 825724 })
(EFL_4 == 0)  ==>  (CCD one of { 0, 2054 })
(EFL_4 == 0)  ==>  (CCS one of { 16, 1024, 43605 })
(EFL_4 == 0)  ==>  (CR0 == 16)
(EFL_4 == 0)  ==>  (CR0_0 == 0)
(EFL_4 == 0)  ==>  (CS one of { "0000000000000000ffff00009b00", "c000000c00000000ffff00009b00", "c980000c9800ffffffff008f9b00" })
(EFL_4 == 0)  ==>  (DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300", "eb34000eb3400000ffff00009300" })
(EFL_4 == 0)  ==>  (EAX one of { 0, 464, 12288 })
(EFL_4 == 0)  ==>  (EBX one of { 1, 43605, 62935 })
(EFL_4 == 0)  ==>  (ECX one of { 0, 7, 980 })
(EFL_4 == 0)  ==>  (EDX one of { 0, 128, 980 })
(EFL_4 == 0)  ==>  (EFL one of { 6, 582 })
(EFL_4 == 0)  ==>  (EFL_2 == 1)
(EFL_4 == 0)  ==>  (EFL_6 == EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EIP one of { 375, 21924, 31911 })
(EFL_4 == 0)  ==>  (ES one of { "0000000000000000ffff00009300", "0040000004000000ffff00009300", "f5d7000f5d70ffffffff008f9300" })
(EFL_4 == 0)  ==>  (GDT == "0000000000000000")
(EFL_4 == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 0)  ==>  (IDT == "00000000000003ff")
(EFL_4 == 0)  ==>  (II == CR0_0)
(EFL_4 == 0)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 1)  ==>  (ECX % EBX == 0)
(EFL_4 == 1)  ==>  (ECX one of { 0, 133866768 })
(EFL_4 == 1)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300", "f5d7000f5d70ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "ffff000ffff0ffffffff008f9300" })
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
ECX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX != EBX
EBX != ECX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
EFL_4 >= CR0_0
EFL_6 <= EFL_9
===========================================================================
..incw():::ENTER;condition="EFL_4==0"
II == EFL_4
II == CR0_0
A20 == EFL_2
EFL_6 == EFL_9
ADDR one of { 31921, 33088, 825724 }
EAX one of { 0, 464, 12288 }
EBX one of { 1, 43605, 62935 }
ECX one of { 0, 7, 980 }
EDX one of { 0, 128, 980 }
EIP one of { 375, 21924, 31911 }
EFL one of { 6, 582 }
ES one of { "0000000000000000ffff00009300", "0040000004000000ffff00009300", "f5d7000f5d70ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "c000000c00000000ffff00009b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300", "eb34000eb3400000ffff00009300" }
GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 16, 1024, 43605 }
CCD one of { 0, 2054 }
===========================================================================
..incw():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_4
ECX one of { 0, 133866768 }
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300", "f5d7000f5d70ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "ffff000ffff0ffffffff008f9300" }
ECX % EBX == 0
===========================================================================
..incw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ECX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX != EBX
EBX != ECX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
EFL_4 >= CR0_0
EFL_6 <= EFL_9
===========================================================================
..incw():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 == EFL_2)
(EFL_4 == 0)  ==>  (ADDR one of { 31922, 33089, 825725 })
(EFL_4 == 0)  ==>  (CCD one of { 0, 2054 })
(EFL_4 == 0)  ==>  (CCS one of { 16, 1024, 43605 })
(EFL_4 == 0)  ==>  (CR0 == 16)
(EFL_4 == 0)  ==>  (CR0_0 == 0)
(EFL_4 == 0)  ==>  (CS one of { "0000000000000000ffff00009b00", "c000000c00000000ffff00009b00", "c980000c9800ffffffff008f9b00" })
(EFL_4 == 0)  ==>  (DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300", "eb34000eb3400000ffff00009300" })
(EFL_4 == 0)  ==>  (EAX == orig(EAX))
(EFL_4 == 0)  ==>  (EAX one of { 0, 464, 12288 })
(EFL_4 == 0)  ==>  (EBX one of { 1, 43605, 62935 })
(EFL_4 == 0)  ==>  (ECX one of { 0, 7, 980 })
(EFL_4 == 0)  ==>  (EDX one of { 0, 128, 980 })
(EFL_4 == 0)  ==>  (EFL one of { 6, 582 })
(EFL_4 == 0)  ==>  (EFL_2 == 1)
(EFL_4 == 0)  ==>  (EFL_6 == EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EIP one of { 375, 21924, 31911 })
(EFL_4 == 0)  ==>  (ES one of { "0000000000000000ffff00009300", "0040000004000000ffff00009300", "f5d7000f5d70ffffffff008f9300" })
(EFL_4 == 0)  ==>  (GDT == "0000000000000000")
(EFL_4 == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 0)  ==>  (IDT == "00000000000003ff")
(EFL_4 == 0)  ==>  (II == CR0_0)
(EFL_4 == 0)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" })
(EFL_4 == 0)  ==>  (orig(ADDR) one of { 31921, 33088, 825724 })
(EFL_4 == 0)  ==>  (orig(EAX) one of { 0, 464, 12288 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 1)  ==>  (ECX % EBX == 0)
(EFL_4 == 1)  ==>  (ECX one of { 0, 133866768 })
(EFL_4 == 1)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300", "f5d7000f5d70ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "ffff000ffff0ffffffff008f9300" })
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
ECX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != EBX
EAX <= orig(EAX)
EBX != ECX
EBX != orig(EAX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
EFL_4 >= CR0_0
EFL_6 <= EFL_9
===========================================================================
..incw():::EXIT;condition="EFL_4==0"
EAX == orig(EAX)
II == EFL_4
II == CR0_0
II == orig(EFL_4)
II == orig(CR0_0)
A20 == EFL_2
A20 == orig(EFL_2)
EFL_6 == EFL_9
EFL_6 == orig(EFL_9)
ADDR one of { 31922, 33089, 825725 }
EAX one of { 0, 464, 12288 }
EBX one of { 1, 43605, 62935 }
ECX one of { 0, 7, 980 }
EDX one of { 0, 128, 980 }
EIP one of { 375, 21924, 31911 }
EFL one of { 6, 582 }
ES one of { "0000000000000000ffff00009300", "0040000004000000ffff00009300", "f5d7000f5d70ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "c000000c00000000ffff00009b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300", "eb34000eb3400000ffff00009300" }
GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff008f9300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 16, 1024, 43605 }
CCD one of { 0, 2054 }
===========================================================================
..incw():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
ECX one of { 0, 133866768 }
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300", "f5d7000f5d70ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300", "ffff000ffff0ffffffff008f9300" }
ECX % EBX == 0
===========================================================================
..incw():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
ECX >= 0
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != EBX
EAX <= orig(EAX)
EBX != ECX
EBX != orig(EAX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= CR0_0
EFL_4 >= CR0_0
EFL_6 <= EFL_9
===========================================================================
..inl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_2 == EFL_6
EAX == -1
EBX >= 0
ECX >= -1
EDX one of { -1, 1544, 722440 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX < EBX
EAX <= ECX
EAX <= EDX
EBX != ECX
EBX > EDX
II <= EFL_2
II <= CR0_0
A20 >= EFL_2
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..inl():::ENTER;condition="EFL_4==0"
===========================================================================
..inl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EFL_2 == EFL_6
EAX == -1
EBX >= 0
ECX >= -1
EDX one of { -1, 1544, 722440 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX < EBX
EAX <= ECX
EAX <= EDX
EBX != ECX
EBX > EDX
II <= EFL_2
II <= CR0_0
A20 >= EFL_2
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..inl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX == -1
EBX >= 0
ECX >= -1
EDX one of { -1, 722440 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX < EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EDX)
EBX != ECX
EBX > EDX
EBX > orig(EDX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= EFL_2
II <= CR0_0
A20 >= EFL_2
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..inl():::EXIT;condition="EFL_4==0"
===========================================================================
..inl():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX == -1
EBX >= 0
ECX >= -1
EDX one of { -1, 722440 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX < EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EDX)
EBX != ECX
EBX > EDX
EBX > orig(EDX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= EFL_2
II <= CR0_0
A20 >= EFL_2
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..insb():::ENTER
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
ADDR == 974051
EAX one of { -1, 28356 }
EBX == 85
ECX one of { -1, 4 }
EIP one of { 974022, 974041 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD one of { 0, 4 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..insb():::ENTER;condition="EFL_4==0"
===========================================================================
..insb():::ENTER;condition="not(D_EFL_4==0)"
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
ADDR == 974051
EAX one of { -1, 28356 }
EBX == 85
ECX one of { -1, 4 }
EIP one of { 974022, 974041 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD one of { 0, 4 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..insb():::EXIT
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
D_EFL_2 == D_EFL_6
ADDR one of { 974051, 974053 }
EAX == 28356
EBX == 85
ECX one of { 2, 4 }
EDX one of { 4, 1297 }
EIP one of { 974041, 974051 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
D_EFL_2 one of { 1, 2 }
===========================================================================
..insb():::EXIT;condition="EFL_4==0"
===========================================================================
..insb():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
D_EFL_2 == D_EFL_6
ADDR one of { 974051, 974053 }
EAX == 28356
EBX == 85
ECX one of { 2, 4 }
EDX one of { 4, 1297 }
EIP one of { 974041, 974051 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
D_EFL_2 one of { 1, 2 }
===========================================================================
..insl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 976016
EAX one of { -1, 133856572 }
EBX one of { -1, 133825526 }
ECX one of { -1, 0 }
EDX one of { -1, 512 }
EIP one of { 975939, 133883363 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..insl():::ENTER;condition="EFL_4==0"
===========================================================================
..insl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 976016
EAX one of { -1, 133856572 }
EBX one of { -1, 133825526 }
ECX one of { -1, 0 }
EDX one of { -1, 512 }
EIP one of { 975939, 133883363 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..insl():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == D_EFL_6
ADDR one of { 976016, 976019 }
EAX one of { 496, 133856572 }
EBX one of { 133825526, 133856572 }
ECX one of { 0, 254 }
EDX one of { 512, 66454000 }
EIP one of { 975939, 976016 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 16 }
CCD one of { 0, 133856524 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..insl():::EXIT;condition="EFL_4==0"
===========================================================================
..insl():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == D_EFL_6
ADDR one of { 976016, 976019 }
EAX one of { 496, 133856572 }
EBX one of { 133825526, 133856572 }
ECX one of { 0, 254 }
EDX one of { 512, 66454000 }
EIP one of { 975939, 976016 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 16 }
CCD one of { 0, 133856524 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..int():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
EBX >= -1
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
EAX != EDX
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= EFL_9
===========================================================================
..int():::ENTER;condition="EFL_4==0"
SMM == EFL_4
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
ECX <= EDX
DS >= GS
===========================================================================
..int():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_9
ADDR one of { 825574, 826616 }
EAX one of { 3597, 3632, 51536 }
EBX one of { -1, 1, 7 }
ECX == 0
EDX one of { -1, 0, 65535 }
EIP one of { 1274, 1292 }
EFL one of { 518, 530, 582 }
II == 0
ES one of { "c980000c9800ffffffff00809300", "f000000f0000ffffffff008f9300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
GDT == "0000000000000000"
CCS one of { 16, 68 }
CCD one of { 803, 51536, 15401728 }
===========================================================================
..int():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
EBX >= -1
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
EAX != EDX
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= EFL_9
===========================================================================
..int():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
FS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(II))
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 == D_EFL_4)
(EFL_4 == 0)  ==>  (A20 > orig(EFL_4))
(EFL_4 == 0)  ==>  (DS >= GS)
(EFL_4 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_4 == 1)
(EFL_4 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_9 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_4 < D_EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES < CS)
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 0)  ==>  (GS <= orig(DS))
(EFL_4 == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 0)  ==>  (II == orig(EFL_4))
(EFL_4 == 0)  ==>  (orig(ECX) <= orig(EDX))
(EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_4))
(EFL_4 == 0)  ==>  (orig(EFL_4) <= orig(EFL_6))
(EFL_4 == 0)  ==>  (orig(EFL_4) == 0)
(EFL_4 == 0)  ==>  (orig(EFL_9) one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (orig(II) >= orig(EFL_4))
(EFL_4 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_EFL_9)
(EFL_4 == 1)  ==>  (A20 == EFL_9)
(EFL_4 == 1)  ==>  (A20 == orig(EFL_9))
(EFL_4 == 1)  ==>  (ADDR one of { 826641, 1048174 })
(EFL_4 == 1)  ==>  (CCD one of { 790, 803, 1050 })
(EFL_4 == 1)  ==>  (CCS == 16)
(EFL_4 == 1)  ==>  (CS == orig(CS))
(EFL_4 == 1)  ==>  (CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS == orig(DS))
(EFL_4 == 1)  ==>  (DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 1)  ==>  (D_EFL_2 == orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_2 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_9 == 1)
(EFL_4 == 1)  ==>  (EAX one of { 3616, 3625, 51584 })
(EFL_4 == 1)  ==>  (EBX one of { 7, 65535 })
(EFL_4 == 1)  ==>  (ECX == 0)
(EFL_4 == 1)  ==>  (ECX == orig(ECX))
(EFL_4 == 1)  ==>  (EDX one of { 0, 65535 })
(EFL_4 == 1)  ==>  (EFL == 530)
(EFL_4 == 1)  ==>  (EFL_2 == 0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 1)
(EFL_4 == 1)  ==>  (EIP one of { 220, 1274 })
(EFL_4 == 1)  ==>  (ES == orig(ES))
(EFL_4 == 1)  ==>  (ES one of { "c980000c9800ffffffff00809300", "f000000f0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GDT == orig(GDT))
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(EFL_4 == 1)  ==>  (II == EFL_2)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == orig(II))
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(ADDR) one of { 825574, 826616 })
(EFL_4 == 1)  ==>  (orig(CCD) one of { 803, 51536, 15401728 })
(EFL_4 == 1)  ==>  (orig(CCS) one of { 16, 68 })
(EFL_4 == 1)  ==>  (orig(CS) one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (orig(DS) one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(EAX) one of { 3597, 3632, 51536 })
(EFL_4 == 1)  ==>  (orig(EBX) one of { -1, 1, 7 })
(EFL_4 == 1)  ==>  (orig(ECX) == 0)
(EFL_4 == 1)  ==>  (orig(EDX) one of { -1, 0, 65535 })
(EFL_4 == 1)  ==>  (orig(EFL) one of { 518, 530, 582 })
(EFL_4 == 1)  ==>  (orig(EFL_4) one of { 0, 1 })
(EFL_4 == 1)  ==>  (orig(EFL_9) == 1)
(EFL_4 == 1)  ==>  (orig(EIP) one of { 1274, 1292 })
(EFL_4 == 1)  ==>  (orig(ES) one of { "c980000c9800ffffffff00809300", "f000000f0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(GDT) == "0000000000000000")
(EFL_4 == 1)  ==>  (orig(II) == 0)
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != orig(EDX)
EBX != orig(EDX)
ECX <= EDX
ECX != orig(EAX)
EDX != orig(EAX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 <= D_EFL_4
A20 >= D_EFL_6
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS > SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS < orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT < IDT
GDT <= orig(GDT)
IDT != orig(GDT)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_4 <= EFL_9
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 >= orig(EFL_4)
EFL_4 <= orig(EFL_9)
EFL_6 <= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= orig(EFL_2)
EFL_6 <= orig(EFL_6)
EFL_6 <= orig(EFL_9)
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_4)
D_EFL_2 % D_EFL_4 == 0
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= D_EFL_6
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_4)
===========================================================================
..int():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
A20 == D_EFL_4
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
ES < CS
DS >= GS
GS <= orig(DS)
===========================================================================
..int():::EXIT;condition="not(EFL_4==0)"
ECX == orig(ECX)
II == EFL_2
II == EFL_6
II == orig(II)
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_9
A20 == orig(EFL_9)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GDT == orig(GDT)
D_EFL_2 == orig(EFL_4)
ADDR one of { 826641, 1048174 }
EAX one of { 3616, 3625, 51584 }
EBX one of { 7, 65535 }
ECX == 0
EDX one of { 0, 65535 }
EIP one of { 220, 1274 }
EFL == 530
ES one of { "c980000c9800ffffffff00809300", "f000000f0000ffffffff008f9300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
CCS == 16
CCD one of { 790, 803, 1050 }
D_EFL_2 one of { 0, 1 }
===========================================================================
..int():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
FS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != orig(EDX)
EBX != orig(EDX)
ECX <= EDX
ECX != orig(EAX)
EDX != orig(EAX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 <= D_EFL_4
A20 >= D_EFL_6
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS > SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS < orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT < IDT
GDT <= orig(GDT)
IDT != orig(GDT)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_4 <= EFL_9
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 >= orig(EFL_4)
EFL_4 <= orig(EFL_9)
EFL_6 <= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= orig(EFL_2)
EFL_6 <= orig(EFL_6)
EFL_6 <= orig(EFL_9)
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_4)
D_EFL_2 % D_EFL_4 == 0
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= D_EFL_6
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_4)
===========================================================================
..inw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX == -1
EBX >= -1
ECX one of { -1, 0, 27875 }
EDX one of { -1, 0 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
EBX >= EDX
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..inw():::ENTER;condition="EFL_4==0"
===========================================================================
..inw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX == -1
EBX >= -1
ECX one of { -1, 0, 27875 }
EDX one of { -1, 0 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
EBX >= EDX
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..inw():::EXIT
EAX == orig(EAX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX == -1
EBX one of { -1, 27976, 1073807360 }
ECX one of { -1, 0, 27875 }
EDX one of { -1, 0 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EBX)
EAX <= orig(ECX)
EBX >= EDX
EBX <= orig(EBX)
orig(EBX) % EBX == 0
ECX <= orig(ECX)
EDX <= orig(EBX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..inw():::EXIT;condition="EFL_4==0"
===========================================================================
..inw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX == -1
EBX one of { -1, 27976, 1073807360 }
ECX one of { -1, 0, 27875 }
EDX one of { -1, 0 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EBX)
EAX <= orig(ECX)
EBX >= EDX
EBX <= orig(EBX)
orig(EBX) % EBX == 0
ECX <= orig(ECX)
EDX <= orig(EBX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..iretw():::ENTER
EAX == EBX
EAX == ECX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
EAX one of { -1, 0 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_6
SMM <= EFL_9
ES < CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..iretw():::ENTER;condition="EFL_4==0"
===========================================================================
..iretw():::ENTER;condition="not(D_EFL_4==0)"
EAX == EBX
EAX == ECX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
EAX one of { -1, 0 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_6
SMM <= EFL_9
ES < CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..iretw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == FS
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= 0
EBX >= 0
EFL one of { 2, 6, 70 }
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1 }
D_CR0_0 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EAX >= orig(EAX)
EBX >= orig(EAX)
ECX >= orig(EAX)
EDX >= orig(EAX)
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_6
II <= CR0_0
II < D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II < D_CR0_0
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
A20 <= D_EFL_2
A20 >= D_EFL_6
A20 >= D_EFL_9
A20 <= D_CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= SS
ES > LDT
ES > TR
ES < orig(CS)
ES >= orig(SS)
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS > orig(SS)
CS != orig(DS)
SS <= DS
SS > LDT
SS > TR
SS < orig(CS)
SS >= orig(SS)
SS <= orig(DS)
DS > LDT
DS > TR
DS < orig(CS)
DS >= orig(SS)
DS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
GS >= orig(SS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
GDT < IDT
GDT >= orig(GDT)
GDT != orig(IDT)
IDT > orig(GDT)
IDT >= orig(IDT)
CR0 >= orig(CR0)
EFL_2 >= EFL_6
EFL_2 >= CR0_0
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_2 <= D_CR0_0
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_6)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_CR0_0
EFL_6 <= orig(EFL_2)
EFL_6 <= orig(EFL_6)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 < D_CR0_0
CR0_0 <= orig(II)
D_EFL_2 >= D_EFL_6
D_EFL_2 >= D_EFL_9
D_EFL_2 <= D_CR0_0
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_6 <= D_CR0_0
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 <= D_CR0_0
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 != orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_2)
D_CR0_0 >= orig(EFL_6)
D_CR0_0 >= orig(EFL_9)
===========================================================================
..iretw():::EXIT;condition="EFL_4==0"
===========================================================================
..iretw():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == FS
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= 0
EBX >= 0
EFL one of { 2, 6, 70 }
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1 }
D_CR0_0 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EAX >= orig(EAX)
EBX >= orig(EAX)
ECX >= orig(EAX)
EDX >= orig(EAX)
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_6
II <= CR0_0
II < D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II < D_CR0_0
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
A20 <= D_EFL_2
A20 >= D_EFL_6
A20 >= D_EFL_9
A20 <= D_CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= SS
ES > LDT
ES > TR
ES < orig(CS)
ES >= orig(SS)
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS > orig(SS)
CS != orig(DS)
SS <= DS
SS > LDT
SS > TR
SS < orig(CS)
SS >= orig(SS)
SS <= orig(DS)
DS > LDT
DS > TR
DS < orig(CS)
DS >= orig(SS)
DS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
GS >= orig(SS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
GDT < IDT
GDT >= orig(GDT)
GDT != orig(IDT)
IDT > orig(GDT)
IDT >= orig(IDT)
CR0 >= orig(CR0)
EFL_2 >= EFL_6
EFL_2 >= CR0_0
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_2 <= D_CR0_0
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_6)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_CR0_0
EFL_6 <= orig(EFL_2)
EFL_6 <= orig(EFL_6)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 < D_CR0_0
CR0_0 <= orig(II)
D_EFL_2 >= D_EFL_6
D_EFL_2 >= D_EFL_9
D_EFL_2 <= D_CR0_0
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_6 <= D_CR0_0
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 <= D_CR0_0
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 != orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_2)
D_CR0_0 >= orig(EFL_6)
D_CR0_0 >= orig(EFL_9)
===========================================================================
..ja():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..ja():::ENTER;condition="EFL_4==0"
FS == GS
===========================================================================
..ja():::ENTER;condition="not(EFL_4==0)"
===========================================================================
..ja():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "f000000f0000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX != EBX
II <= EFL_2
II <= CR0_0
A20 >= EFL_2
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
===========================================================================
..ja():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..ja():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(D_EFL_4 == 0)  <==>  (A20 > D_EFL_4)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  ==>  (A20 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (A20 > EFL_11)
(D_EFL_4 == 0)  ==>  (A20 > EFL_4)
(D_EFL_4 == 0)  ==>  (A20 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (ADDR > EIP)
(D_EFL_4 == 0)  ==>  (ADDR > orig(ADDR))
(D_EFL_4 == 0)  ==>  (ADDR > orig(EIP))
(D_EFL_4 == 0)  ==>  (CCD != orig(CCD))
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (CR0_0 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00" })
(D_EFL_4 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_2 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (EAX != ECX)
(D_EFL_4 == 0)  ==>  (EAX != orig(ECX))
(D_EFL_4 == 0)  ==>  (EAX != orig(EDX))
(D_EFL_4 == 0)  ==>  (EBX <= orig(EBX))
(D_EFL_4 == 0)  ==>  (ECX != EDX)
(D_EFL_4 == 0)  ==>  (ECX != orig(EAX))
(D_EFL_4 == 0)  ==>  (ECX != orig(EDX))
(D_EFL_4 == 0)  ==>  (ECX >= orig(ECX))
(D_EFL_4 == 0)  ==>  (EDX != orig(EBX))
(D_EFL_4 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_4 == 0)  ==>  (EFL_11 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_11 < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_11 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_11 == 0)
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_2 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_6 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_6 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_6 >= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EIP <= orig(ADDR))
(D_EFL_4 == 0)  ==>  (EIP > orig(EIP))
(D_EFL_4 == 0)  ==>  (ES == orig(ES))
(D_EFL_4 == 0)  ==>  (ES >= GS)
(D_EFL_4 == 0)  ==>  (ES >= SS)
(D_EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "f000000f0000ffffffff00809300" })
(D_EFL_4 == 0)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (GS <= orig(ES))
(D_EFL_4 == 0)  ==>  (GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (II < D_EFL_6)
(D_EFL_4 == 0)  ==>  (II < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (II == EFL_11)
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SS <= orig(ES))
(D_EFL_4 == 0)  ==>  (SS == FS)
(D_EFL_4 == 0)  ==>  (SS == GS)
(D_EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (orig(ADDR) > orig(EIP))
(D_EFL_4 == 0)  ==>  (orig(EAX) != orig(EBX))
(D_EFL_4 == 0)  ==>  (orig(EFL_2) <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_4) > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(ES) one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "f000000f0000ffffffff00809300" })
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 one of { 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (ECX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EBX) >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 < D_EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (D_EFL_11 one of { 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_11)
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EBX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EIP != orig(EIP))
(EFL_4 == 0)  ==>  (ES >= GS)
(EFL_4 == 0)  ==>  (ES >= orig(ES))
(EFL_4 == 0)  ==>  (FS == GS)
(EFL_4 == 0)  ==>  (GS <= orig(ES))
(EFL_4 == 0)  ==>  (SS >= GS)
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 >= D_EFL_6)
(EFL_4 == 1)  ==>  (CCS >= 2)
(EFL_4 == 1)  ==>  (CR0_0 <= D_EFL_4)
(EFL_4 == 1)  ==>  (D_EFL_11 == 1)
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_11)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_EFL_11)
(EFL_4 == 1)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_4 == 1)  ==>  (EAX != orig(ECX))
(EFL_4 == 1)  ==>  (EBX >= orig(EBX))
(EFL_4 == 1)  ==>  (EFL_11 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_11 <= D_EFL_2)
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (II < D_EFL_4)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_11 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II < D_EFL_11
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_11
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
GS > LDT
GS > TR
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_11
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_11
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_11
EFL_11 <= CR0_0
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 < D_EFL_11
EFL_11 <= orig(EFL_2)
CR0_0 <= D_EFL_11
D_EFL_2 % D_EFL_11 == 0
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
===========================================================================
..ja():::EXIT;condition="EFL_4==0"
II == EFL_4
FS == GS
FS == orig(GS)
D_EFL_4 one of { 0, 1 }
EIP != orig(EIP)
A20 >= D_EFL_4
ES >= orig(ES)
D_EFL_4 <= D_EFL_11
D_EFL_4 != orig(EFL_4)
===========================================================================
..ja():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_11
A20 == EFL_4
A20 == D_EFL_11
CCS >= 2
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
EAX != orig(ECX)
EBX >= orig(EBX)
II < D_EFL_4
A20 <= D_EFL_4
A20 >= D_EFL_6
EFL_2 <= D_EFL_4
CR0_0 <= D_EFL_4
D_EFL_4 >= D_EFL_6
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 > orig(EFL_6)
D_EFL_6 != orig(EFL_6)
===========================================================================
..ja():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "f000000f0000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
ADDR > orig(EIP)
EAX != ECX
EAX != orig(ECX)
EAX != orig(EDX)
EBX <= orig(EBX)
ECX != EDX
ECX != orig(EAX)
ECX >= orig(ECX)
ECX != orig(EDX)
EDX != orig(EBX)
EIP <= orig(ADDR)
EIP > orig(EIP)
EFL != orig(EFL)
II <= EFL_2
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II < D_EFL_6
II <= orig(EFL_2)
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= orig(EFL_2)
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
CCD != orig(CCD)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_6 <= CR0_0
EFL_6 <= D_EFL_2
EFL_6 < D_EFL_6
CR0_0 <= D_EFL_6
D_EFL_2 <= D_EFL_6
D_EFL_6 >= orig(EFL_2)
===========================================================================
..ja():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_11 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II < D_EFL_11
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_4
A20 <= D_EFL_11
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
SS >= FS
SS > LDT
SS > TR
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
GS > LDT
GS > TR
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_11
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_11
EFL_4 >= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_11
EFL_11 <= CR0_0
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 < D_EFL_11
EFL_11 <= orig(EFL_2)
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_11
D_EFL_2 % D_EFL_11 == 0
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
===========================================================================
..jae():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ECX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (A20 == CR0_0)
(EFL_4 == 1)  ==>  (CR0 == 17)
(EFL_4 == 1)  ==>  (CR0_0 == 1)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(EFL_4 == 1)  ==>  (EDX one of { -1, 0, 133870439 })
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (ES == FS)
(EFL_4 == 1)  ==>  (ES == SS)
(EFL_4 == 1)  ==>  (FS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (GDT one of { "0000834400000027", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS == "001000000000ffffffff00cf9300")
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_4 <= CR0_0
EFL_11 <= CR0_0
===========================================================================
..jae():::ENTER;condition="EFL_4==0"
===========================================================================
..jae():::ENTER;condition="not(EFL_4==0)"
II == EFL_4
II == EFL_11
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
EAX one of { -1, 28412, 2147482624 }
EBX one of { -1, 28243, 1090688 }
EFL one of { 2, 6, 70 }
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
GDT one of { "0000834400000027", "000f5e8000000037" }
CR0 == 17
===========================================================================
..jae():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EDX one of { -1, 0, 133870439 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..jae():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..jae():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(D_EFL_4 == 0)  <==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  <==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (A20 == CR0_0)
(D_EFL_4 == 0)  ==>  (CR0 == 17)
(D_EFL_4 == 0)  ==>  (CR0_0 == 1)
(D_EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(D_EFL_4 == 0)  ==>  (D_EFL_2 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (EFL_11 == 0)
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (ES == "001000000000ffffffff00cf9300")
(D_EFL_4 == 0)  ==>  (ES == FS)
(D_EFL_4 == 0)  ==>  (ES == SS)
(D_EFL_4 == 0)  ==>  (ES == orig(ES))
(D_EFL_4 == 0)  ==>  (FS == "001000000000ffffffff00cf9300")
(D_EFL_4 == 0)  ==>  (GDT one of { "0000834400000027", "000f5e8000000037" })
(D_EFL_4 == 0)  ==>  (II == EFL_11)
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SS == "001000000000ffffffff00cf9300")
(D_EFL_4 == 0)  ==>  (orig(EDX) one of { -1, 0, 133870439 })
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(ES) == "001000000000ffffffff00cf9300")
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (A20 > orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_11 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (II == orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (orig(EFL_4) <= orig(EFL_6))
(D_EFL_4 one of { 1, 2 })  <==>  (orig(EFL_4) == 0)
(D_EFL_4 one of { 1, 2 })  ==>  (ADDR > EIP)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0 one of { 16, 17 })
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (ECX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(ECX) >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_2) >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  <==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EAX >= -1)
(EFL_4 == 0)  ==>  (EBX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (orig(EFL_4) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (D_EFL_4 == 2)
(EFL_4 == 1)  ==>  (A20 == CR0_0)
(EFL_4 == 1)  ==>  (CR0 == 17)
(EFL_4 == 1)  ==>  (CR0_0 == 1)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(EFL_4 == 1)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_4 == 1)  ==>  (EFL one of { 18, 22, 151 })
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (ES == FS)
(EFL_4 == 1)  ==>  (ES == SS)
(EFL_4 == 1)  ==>  (ES == orig(ES))
(EFL_4 == 1)  ==>  (FS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (GDT one of { "0000834400000027", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == orig(EFL_4))
(EFL_4 == 1)  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (orig(EAX) one of { -1, 28412, 2147482624 })
(EFL_4 == 1)  ==>  (orig(EBX) one of { -1, 28243, 1090688 })
(EFL_4 == 1)  ==>  (orig(EFL) one of { 2, 6, 70 })
(EFL_4 == 1)  ==>  (orig(EFL_4) == 0)
(EFL_4 == 1)  ==>  (orig(ES) == "001000000000ffffffff00cf9300")
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(ES)
CS != SS
CS != FS
CS > LDT
CS > TR
CS != orig(ES)
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
FS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_4 <= CR0_0
EFL_4 <= D_EFL_4
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_11 <= CR0_0
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= orig(EFL_2)
CR0_0 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_4)
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..jae():::EXIT;condition="EFL_4==0"
II == EFL_4
D_EFL_4 one of { 0, 1 }
A20 >= D_EFL_4
EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_6)
===========================================================================
..jae():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_11
II == orig(EFL_4)
II == orig(EFL_11)
A20 == EFL_4
A20 == CR0_0
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
EFL one of { 18, 22, 151 }
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
GDT one of { "0000834400000027", "000f5e8000000037" }
CR0 == 17
D_EFL_4 == 2
D_EFL_6 one of { 0, 1 }
===========================================================================
..jae():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
===========================================================================
..jae():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(ES)
CS != SS
CS != FS
CS > LDT
CS > TR
CS != orig(ES)
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
FS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_4 <= CR0_0
EFL_4 < D_EFL_4
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_11 <= CR0_0
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= orig(EFL_2)
CR0_0 <= D_EFL_4
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_6)
===========================================================================
..jb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_9
===========================================================================
..jb():::ENTER;condition="EFL_4==0"
II == EFL_9
FS == GS
EFL_4 <= CR0_0
===========================================================================
..jb():::ENTER;condition="not(EFL_4==0)"
SS == FS
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
ES >= SS
ES >= DS
SS <= GS
DS <= GS
EFL_6 <= CR0_0
===========================================================================
..jb():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EAX one of { -1, 1002164 }
ECX one of { -1, 0, 1003204 }
EDX one of { -1, 0, 3324 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
ADDR != EIP
EAX <= ECX
EDX % EAX == 0
EBX != ECX
II <= EFL_2
A20 >= EFL_2
ES > CS
ES > LDT
ES > TR
CS > LDT
CS > TR
LDT < TR
GDT < IDT
===========================================================================
..jb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_9
===========================================================================
..jb():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(D_EFL_4 == 0)  <==>  (A20 > D_EFL_4)
(D_EFL_4 == 0)  <==>  (CR0_0 > D_EFL_4)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  ==>  (A20 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (A20 == CR0_0)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (A20 > EFL_11)
(D_EFL_4 == 0)  ==>  (A20 > EFL_4)
(D_EFL_4 == 0)  ==>  (A20 > EFL_9)
(D_EFL_4 == 0)  ==>  (A20 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (A20 > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (ADDR > EIP)
(D_EFL_4 == 0)  ==>  (ADDR > orig(ADDR))
(D_EFL_4 == 0)  ==>  (CCD != orig(CCD))
(D_EFL_4 == 0)  ==>  (CCS != orig(CCS))
(D_EFL_4 == 0)  ==>  (CR0 == 17)
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (CR0_0 == 1)
(D_EFL_4 == 0)  ==>  (CR0_0 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (CR0_0 > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (CS < DS)
(D_EFL_4 == 0)  ==>  (CS < FS)
(D_EFL_4 == 0)  ==>  (CS < GS)
(D_EFL_4 == 0)  ==>  (CS < SS)
(D_EFL_4 == 0)  ==>  (CS < orig(DS))
(D_EFL_4 == 0)  ==>  (CS < orig(ES))
(D_EFL_4 == 0)  ==>  (CS == orig(CS))
(D_EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" })
(D_EFL_4 == 0)  ==>  (DS > orig(CS))
(D_EFL_4 == 0)  ==>  (DS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EAX != EBX)
(D_EFL_4 == 0)  ==>  (EAX != ECX)
(D_EFL_4 == 0)  ==>  (EAX != orig(EBX))
(D_EFL_4 == 0)  ==>  (EAX >= orig(EAX))
(D_EFL_4 == 0)  ==>  (EBX != EDX)
(D_EFL_4 == 0)  ==>  (EBX != orig(ECX))
(D_EFL_4 == 0)  ==>  (EBX % orig(EAX) == 0)
(D_EFL_4 == 0)  ==>  (EBX >= orig(EDX))
(D_EFL_4 == 0)  ==>  (ECX % orig(EAX) == 0)
(D_EFL_4 == 0)  ==>  (EDX != orig(EAX))
(D_EFL_4 == 0)  ==>  (EDX != orig(ECX))
(D_EFL_4 == 0)  ==>  (EDX >= 0)
(D_EFL_4 == 0)  ==>  (EDX >= orig(EDX))
(D_EFL_4 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_4 == 0)  ==>  (EFL_11 < CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_11 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_11 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_11 < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_11 == 0)
(D_EFL_4 == 0)  ==>  (EFL_2 <= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_2 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_4 < CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_6 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_6 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_6 >= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_6 >= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_9 < CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_9 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_9 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_9 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_9 < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_9 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_9 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_9 == 0)
(D_EFL_4 == 0)  ==>  (EIP != orig(ADDR))
(D_EFL_4 == 0)  ==>  (ES == DS)
(D_EFL_4 == 0)  ==>  (ES == FS)
(D_EFL_4 == 0)  ==>  (ES == GS)
(D_EFL_4 == 0)  ==>  (ES == SS)
(D_EFL_4 == 0)  ==>  (ES == orig(DS))
(D_EFL_4 == 0)  ==>  (ES == orig(ES))
(D_EFL_4 == 0)  ==>  (ES > CS)
(D_EFL_4 == 0)  ==>  (ES > orig(CS))
(D_EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (FS > orig(CS))
(D_EFL_4 == 0)  ==>  (FS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (GDT < IDT)
(D_EFL_4 == 0)  ==>  (GDT == "000f5e8000000037")
(D_EFL_4 == 0)  ==>  (GS > orig(CS))
(D_EFL_4 == 0)  ==>  (GS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (IDT == "000f5ebe00000000")
(D_EFL_4 == 0)  ==>  (II < CR0_0)
(D_EFL_4 == 0)  ==>  (II < D_EFL_6)
(D_EFL_4 == 0)  ==>  (II < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (II == EFL_11)
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == EFL_9)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (II == orig(EFL_9))
(D_EFL_4 == 0)  ==>  (SS > orig(CS))
(D_EFL_4 == 0)  ==>  (SS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (orig(CS) < orig(DS))
(D_EFL_4 == 0)  ==>  (orig(CS) one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" })
(D_EFL_4 == 0)  ==>  (orig(DS) one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (orig(EAX) <= orig(ECX))
(D_EFL_4 == 0)  ==>  (orig(EAX) one of { -1, 1002164 })
(D_EFL_4 == 0)  ==>  (orig(EBX) != orig(ECX))
(D_EFL_4 == 0)  ==>  (orig(ECX) one of { -1, 0, 1003204 })
(D_EFL_4 == 0)  ==>  (orig(EDX) % orig(EAX) == 0)
(D_EFL_4 == 0)  ==>  (orig(EDX) one of { -1, 0, 3324 })
(D_EFL_4 == 0)  ==>  (orig(EFL_2) <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_4) > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(EFL_9) == 0)
(D_EFL_4 == 0)  ==>  (orig(ES) > orig(CS))
(D_EFL_4 == 0)  ==>  (orig(ES) one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0 one of { 16, 17 })
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 one of { 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_9 one of { 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (EDX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(D_EFL_4 one of { 1, 2 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_9) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 < D_EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 > orig(EFL_9))
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (CR0_0 >= orig(EFL_4))
(EFL_4 == 0)  ==>  (CR0_0 >= orig(EFL_9))
(EFL_4 == 0)  ==>  (DS <= orig(DS))
(EFL_4 == 0)  ==>  (DS >= GS)
(EFL_4 == 0)  ==>  (D_EFL_11 > orig(EFL_9))
(EFL_4 == 0)  ==>  (D_EFL_11 one of { 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_11)
(EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_9)
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_9 > orig(EFL_9))
(EFL_4 == 0)  ==>  (EAX != EBX)
(EFL_4 == 0)  ==>  (ECX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 >= orig(EFL_9))
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_4 == 0)  ==>  (EFL_4 < D_EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_9))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 < D_EFL_9)
(EFL_4 == 0)  ==>  (ES >= GS)
(EFL_4 == 0)  ==>  (FS == GS)
(EFL_4 == 0)  ==>  (GS <= orig(DS))
(EFL_4 == 0)  ==>  (GS <= orig(ES))
(EFL_4 == 0)  ==>  (II == orig(EFL_9))
(EFL_4 == 0)  ==>  (SS == DS)
(EFL_4 == 0)  ==>  (SS >= GS)
(EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_9))
(EFL_4 == 0)  ==>  (orig(EFL_6) >= orig(EFL_9))
(EFL_4 == 0)  ==>  (orig(EFL_9) == 0)
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 >= D_EFL_6)
(EFL_4 == 1)  ==>  (ADDR > EIP)
(EFL_4 == 1)  ==>  (CR0_0 <= D_EFL_4)
(EFL_4 == 1)  ==>  (CR0_0 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (DS <= GS)
(EFL_4 == 1)  ==>  (DS <= orig(ES))
(EFL_4 == 1)  ==>  (DS >= orig(DS))
(EFL_4 == 1)  ==>  (D_EFL_11 == 1)
(EFL_4 == 1)  ==>  (D_EFL_2 % D_EFL_9 == 0)
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_11)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_EFL_11)
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_9 >= D_EFL_11)
(EFL_4 == 1)  ==>  (EAX != ECX)
(EFL_4 == 1)  ==>  (EAX != EDX)
(EFL_4 == 1)  ==>  (EBX != EDX)
(EFL_4 == 1)  ==>  (EBX != orig(EAX))
(EFL_4 == 1)  ==>  (EBX != orig(EDX))
(EFL_4 == 1)  ==>  (ECX != orig(EAX))
(EFL_4 == 1)  ==>  (ECX >= 0)
(EFL_4 == 1)  ==>  (EFL_11 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_11 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_4 == 1)  ==>  (EIP != orig(EIP))
(EFL_4 == 1)  ==>  (EIP <= orig(ADDR))
(EFL_4 == 1)  ==>  (ES == orig(ES))
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (ES >= orig(DS))
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GS >= orig(DS))
(EFL_4 == 1)  ==>  (II < D_EFL_4)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS <= GS)
(EFL_4 == 1)  ==>  (SS <= orig(ES))
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (orig(EFL_9) one of { 0, 1 })
(EFL_4 == 1)  ==>  (orig(ES) >= orig(DS))
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 1, 2 }
D_EFL_11 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II < D_EFL_9
II < D_EFL_11
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_9
A20 <= D_EFL_11
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES <= orig(ES)
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_2 <= D_EFL_11
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_EFL_11
EFL_4 >= orig(EFL_9)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 >= orig(EFL_9)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 < D_EFL_11
EFL_11 <= orig(EFL_2)
CR0_0 <= D_EFL_9
CR0_0 <= D_EFL_11
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_9)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
===========================================================================
..jb():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_9)
SS == DS
FS == GS
FS == orig(GS)
D_EFL_4 one of { 0, 1 }
EAX != EBX
A20 >= D_EFL_4
EFL_9 < D_EFL_9
CR0_0 >= orig(EFL_4)
D_EFL_4 <= D_EFL_9
D_EFL_4 <= D_EFL_11
D_EFL_4 != orig(EFL_4)
===========================================================================
..jb():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_11
A20 == EFL_4
A20 == D_EFL_11
ES == orig(ES)
SS == FS
SS == orig(FS)
ECX >= 0
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
ADDR > EIP
EAX != ECX
EAX != EDX
EBX != EDX
EBX != orig(EAX)
EBX != orig(EDX)
ECX != orig(EAX)
EIP <= orig(ADDR)
EIP != orig(EIP)
II < D_EFL_4
A20 <= D_EFL_4
A20 >= D_EFL_6
ES >= SS
ES >= DS
ES >= orig(DS)
SS <= GS
DS <= GS
DS >= orig(DS)
GS >= orig(DS)
EFL_2 <= D_EFL_4
CR0_0 <= D_EFL_4
CR0_0 >= orig(EFL_6)
D_EFL_2 % D_EFL_9 == 0
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= D_EFL_6
D_EFL_4 >= D_EFL_9
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 > orig(EFL_6)
D_EFL_6 <= D_EFL_9
D_EFL_6 != orig(EFL_6)
===========================================================================
..jb():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EAX != EBX
EAX != ECX
EAX >= orig(EAX)
EAX != orig(EBX)
EBX != EDX
EBX % orig(EAX) == 0
EBX != orig(ECX)
EBX >= orig(EDX)
ECX % orig(EAX) == 0
EDX != orig(EAX)
EDX != orig(ECX)
EDX >= orig(EDX)
EIP != orig(ADDR)
EFL != orig(EFL)
II <= EFL_2
II <= EFL_6
II <= D_EFL_2
II < D_EFL_6
II <= orig(EFL_2)
A20 >= EFL_2
A20 >= EFL_6
A20 <= D_EFL_6
A20 >= orig(EFL_2)
ES > CS
ES > LDT
ES > TR
CS > LDT
CS > TR
LDT < TR
GDT < IDT
CCS != orig(CCS)
CCD != orig(CCD)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_6 <= D_EFL_2
EFL_6 < D_EFL_6
EFL_6 <= orig(EFL_2)
D_EFL_6 >= orig(EFL_2)
===========================================================================
..jb():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 1, 2 }
D_EFL_11 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II < D_EFL_9
II < D_EFL_11
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_4
A20 <= D_EFL_9
A20 <= D_EFL_11
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES <= orig(ES)
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_9
EFL_2 <= D_EFL_11
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_EFL_11
EFL_4 >= orig(EFL_4)
EFL_4 >= orig(EFL_9)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 >= orig(EFL_9)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 < D_EFL_11
EFL_11 <= orig(EFL_2)
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_9
CR0_0 <= D_EFL_11
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_9)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
===========================================================================
..jbe():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..jbe():::ENTER;condition="EFL_4==0"
ES >= SS
===========================================================================
..jbe():::ENTER;condition="not(EFL_4==0)"
FS == GS
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f564000f56400000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "eb34000eb340ffffffff008f9300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
===========================================================================
..jbe():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
EFL_2 == CR0_0
ADDR one of { 1025765, 133918952 }
EAX one of { -1, 64840 }
EBX one of { 42, 963848 }
ECX one of { -1, 133866768 }
EDX one of { 0, 10 }
EIP one of { 42694, 133918893 }
EFL one of { 22, 147 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 255, 997694 }
CCD one of { 10, 4294967042L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..jbe():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..jbe():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  ==>  (A20 == EFL_2)
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (ADDR one of { 1025881, 133918961 })
(D_EFL_4 == 0)  ==>  (CCD one of { 0, 6 })
(D_EFL_4 == 0)  ==>  (CCS one of { 0, 81 })
(D_EFL_4 == 0)  ==>  (CR0_0 == orig(EFL_2))
(D_EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" })
(D_EFL_4 == 0)  ==>  (D_EFL_2 == D_EFL_6)
(D_EFL_4 == 0)  ==>  (D_EFL_2 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (EAX one of { 87, 64840 })
(D_EFL_4 == 0)  ==>  (EBX one of { 0, 77 })
(D_EFL_4 == 0)  ==>  (ECX one of { 1, 133866768 })
(D_EFL_4 == 0)  ==>  (EDX one of { 0, 407 })
(D_EFL_4 == 0)  ==>  (EFL one of { 6, 70 })
(D_EFL_4 == 0)  ==>  (EFL_2 == 1)
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EIP one of { 42718, 133918924 })
(D_EFL_4 == 0)  ==>  (ES == SS)
(D_EFL_4 == 0)  ==>  (ES == orig(ES))
(D_EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_4 == 0)  ==>  (FS == orig(GS))
(D_EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_4 == 0)  ==>  (orig(ADDR) one of { 1025765, 133918952 })
(D_EFL_4 == 0)  ==>  (orig(CCD) one of { 10, 4294967042L })
(D_EFL_4 == 0)  ==>  (orig(CCS) one of { 255, 997694 })
(D_EFL_4 == 0)  ==>  (orig(EAX) one of { -1, 64840 })
(D_EFL_4 == 0)  ==>  (orig(EBX) one of { 42, 963848 })
(D_EFL_4 == 0)  ==>  (orig(ECX) one of { -1, 133866768 })
(D_EFL_4 == 0)  ==>  (orig(EDX) one of { 0, 10 })
(D_EFL_4 == 0)  ==>  (orig(EFL) one of { 22, 147 })
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(EIP) one of { 42694, 133918893 })
(D_EFL_4 == 0)  ==>  (orig(ES) one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_4 == 0)  ==>  (orig(GS) one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_2 % D_EFL_4 == 0)
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (EAX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (ECX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EDX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= CR0_0)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EBX) >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EDX) >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EAX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES == orig(ES))
(EFL_4 == 0)  ==>  (ES >= SS)
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (SS <= orig(ES))
(EFL_4 == 0)  ==>  (orig(EFL) >= 2)
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 1)  ==>  (D_EFL_2 % D_EFL_4 == 0)
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_4 == 1)  ==>  (EAX % orig(EAX) == 0)
(EFL_4 == 1)  ==>  (EBX % orig(EBX) == 0)
(EFL_4 == 1)  ==>  (EFL one of { 18, 22, 147 })
(EFL_4 == 1)  ==>  (EFL_2 == orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (FS == orig(GS))
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "eb34000eb340ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(ES) one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f564000f56400000ffff00009300" })
(EFL_4 == 1)  ==>  (orig(GS) one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EIP <= orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(GS)
CS != SS
CS != FS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(GS)
SS >= FS
SS > LDT
SS > TR
SS >= orig(GS)
FS > LDT
FS > TR
FS <= orig(ES)
FS >= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(GS)
TR < orig(ES)
TR < orig(GS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 >= orig(EFL_4)
EFL_4 <= D_EFL_4
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..jbe():::EXIT;condition="EFL_4==0"
II == EFL_4
ES == orig(ES)
D_EFL_4 one of { 0, 1 }
A20 >= D_EFL_4
ES >= SS
D_EFL_4 != orig(EFL_4)
===========================================================================
..jbe():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_4
FS == orig(GS)
EFL_2 == orig(EFL_4)
EFL one of { 18, 22, 147 }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "eb34000eb340ffffffff008f9300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
EAX % orig(EAX) == 0
EBX % orig(EBX) == 0
D_EFL_2 % D_EFL_4 == 0
===========================================================================
..jbe():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(EFL_2)
CR0_0 == orig(CR0_0)
D_EFL_2 == D_EFL_6
ADDR one of { 1025881, 133918961 }
EAX one of { 87, 64840 }
EBX one of { 0, 77 }
ECX one of { 1, 133866768 }
EDX one of { 0, 407 }
EIP one of { 42718, 133918924 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 81 }
CCD one of { 0, 6 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
===========================================================================
..jbe():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EIP <= orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(GS)
CS != SS
CS != FS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(GS)
SS >= FS
SS > LDT
SS > TR
SS >= orig(GS)
FS > LDT
FS > TR
FS <= orig(ES)
FS >= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(GS)
TR < orig(ES)
TR < orig(GS)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 >= orig(EFL_4)
EFL_4 <= D_EFL_4
EFL_4 >= orig(EFL_4)
EFL_6 <= CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
CR0_0 <= D_EFL_4
CR0_0 >= orig(EFL_4)
D_EFL_2 % D_EFL_4 == 0
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..je():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..je():::ENTER;condition="EFL_4==0"
===========================================================================
..je():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == D_SMM
II == 0
GDT one of { "0000000000000000", "000f5e8000000037" }
II <= EFL_4
II <= EFL_11
II <= CR0_0
GDT < IDT
===========================================================================
..je():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_9
===========================================================================
..je():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..je():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_4 == 0)  <==>  (A20 > D_EFL_4)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < orig(D_SMM))
(D_EFL_4 == 0)  <==>  (D_EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (A20 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (A20 <= D_EFL_9)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_4 == 0)  ==>  (A20 == orig(D_SMM))
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (A20 > EFL_11)
(D_EFL_4 == 0)  ==>  (A20 > EFL_4)
(D_EFL_4 == 0)  ==>  (A20 > SMM)
(D_EFL_4 == 0)  ==>  (A20 > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (A20 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (A20 > orig(II))
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (CR0_0 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(II))
(D_EFL_4 == 0)  ==>  (CS >= orig(CS))
(D_EFL_4 == 0)  ==>  (DS <= orig(DS))
(D_EFL_4 == 0)  ==>  (DS >= GS)
(D_EFL_4 == 0)  ==>  (D_CR0_0 <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (D_CR0_0 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (D_CR0_0 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_CR0_0 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_11 >= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_11 >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_EFL_2 % D_EFL_9 == 0)
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_9 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_4 == 0)  ==>  (EFL_11 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_11 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_11 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_11 < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (EFL_11 < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_11 == 0)
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_2 <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (EFL_2 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_4 < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_6 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_6 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_6 >= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_9 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_9 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_9 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_9 >= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (ES >= GS)
(D_EFL_4 == 0)  ==>  (ES >= orig(FS))
(D_EFL_4 == 0)  ==>  (ES >= orig(GS))
(D_EFL_4 == 0)  ==>  (FS <= orig(GS))
(D_EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(D_EFL_4 == 0)  ==>  (GS <= orig(DS))
(D_EFL_4 == 0)  ==>  (GS <= orig(ES))
(D_EFL_4 == 0)  ==>  (GS <= orig(GS))
(D_EFL_4 == 0)  ==>  (HLT < D_EFL_11)
(D_EFL_4 == 0)  ==>  (HLT < D_EFL_6)
(D_EFL_4 == 0)  ==>  (HLT < D_EFL_9)
(D_EFL_4 == 0)  ==>  (HLT < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (HLT < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (II != D_CR0_0)
(D_EFL_4 == 0)  ==>  (II < D_EFL_6)
(D_EFL_4 == 0)  ==>  (II < D_EFL_9)
(D_EFL_4 == 0)  ==>  (II <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (II >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (II >= EFL_11)
(D_EFL_4 == 0)  ==>  (II >= EFL_4)
(D_EFL_4 == 0)  ==>  (II >= SMM)
(D_EFL_4 == 0)  ==>  (II >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (II >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (II >= orig(II))
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_11)
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_6)
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_9)
(D_EFL_4 == 0)  ==>  (SMM < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (SMM < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (SMM <= EFL_9)
(D_EFL_4 == 0)  ==>  (SMM <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (SMM == 0)
(D_EFL_4 == 0)  ==>  (SMM == D_EFL_4)
(D_EFL_4 == 0)  ==>  (SMM == EFL_11)
(D_EFL_4 == 0)  ==>  (SMM == EFL_4)
(D_EFL_4 == 0)  ==>  (SMM == HLT)
(D_EFL_4 == 0)  ==>  (SMM == orig(EFL_11))
(D_EFL_4 == 0)  ==>  (SMM == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SMM == orig(II))
(D_EFL_4 == 0)  ==>  (orig(CR0_0) <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (orig(DS) >= orig(GS))
(D_EFL_4 == 0)  ==>  (orig(D_SMM) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_11) < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (orig(EFL_11) == 0)
(D_EFL_4 == 0)  ==>  (orig(EFL_2) <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_4) > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(EFL_9) >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(ES) >= orig(GS))
(D_EFL_4 == 0)  ==>  (orig(FS) <= orig(GS))
(D_EFL_4 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "000f5e8000000037" })
(D_EFL_4 == 0)  ==>  (orig(II) < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (orig(II) < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(II) == 0)
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= D_EFL_11)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(D_SMM))
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (HLT < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (D_CR0_0 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= D_CR0_0)
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(CR0_0))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_9))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_9 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(D_EFL_4 one of { 1, 2 })  ==>  (II <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (II <= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (II <= orig(EFL_6))
(D_EFL_4 one of { 1, 2 })  ==>  (SMM one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(D_SMM) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_11) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(GDT) one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(II))
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (ADDR >= -1)
(EFL_4 == 0)  ==>  (D_CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_9 >= orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_9 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_11)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(CR0_0))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_11))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(D_SMM) one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > orig(II))
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_CR0_0)
(EFL_4 == 1)  ==>  (A20 == orig(D_SMM))
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (A20 > orig(II))
(EFL_4 == 1)  ==>  (A20 >= D_EFL_6)
(EFL_4 == 1)  ==>  (A20 >= D_EFL_9)
(EFL_4 == 1)  ==>  (CR0 == orig(CR0))
(EFL_4 == 1)  ==>  (CR0_0 <= D_EFL_4)
(EFL_4 == 1)  ==>  (CR0_0 <= orig(D_SMM))
(EFL_4 == 1)  ==>  (CR0_0 == orig(CR0_0))
(EFL_4 == 1)  ==>  (CR0_0 >= orig(II))
(EFL_4 == 1)  ==>  (CS >= orig(CS))
(EFL_4 == 1)  ==>  (DS == orig(DS))
(EFL_4 == 1)  ==>  (DS >= orig(FS))
(EFL_4 == 1)  ==>  (DS >= orig(SS))
(EFL_4 == 1)  ==>  (D_CR0_0 == 1)
(EFL_4 == 1)  ==>  (D_CR0_0 > orig(II))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_11 != orig(EFL_11))
(EFL_4 == 1)  ==>  (D_EFL_11 <= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_11 <= orig(D_SMM))
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_11))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_11)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(D_SMM))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_6 <= orig(D_SMM))
(EFL_4 == 1)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_9 <= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_9 <= orig(D_SMM))
(EFL_4 == 1)  ==>  (D_EFL_9 one of { 0, 1 })
(EFL_4 == 1)  ==>  (EFL_11 < D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_11 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_11 < orig(D_SMM))
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= orig(D_SMM))
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_2 >= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 < D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_6 < orig(D_SMM))
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 <= D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 <= D_EFL_2)
(EFL_4 == 1)  ==>  (EFL_9 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_4 == 1)  ==>  (ES >= orig(FS))
(EFL_4 == 1)  ==>  (FS == orig(FS))
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT < orig(IDT))
(EFL_4 == 1)  ==>  (GDT == orig(GDT))
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (GS >= orig(FS))
(EFL_4 == 1)  ==>  (GS >= orig(GS))
(EFL_4 == 1)  ==>  (HLT < D_CR0_0)
(EFL_4 == 1)  ==>  (HLT < D_EFL_4)
(EFL_4 == 1)  ==>  (HLT < orig(D_SMM))
(EFL_4 == 1)  ==>  (IDT == orig(IDT))
(EFL_4 == 1)  ==>  (IDT > orig(GDT))
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II < D_CR0_0)
(EFL_4 == 1)  ==>  (II < D_EFL_4)
(EFL_4 == 1)  ==>  (II < orig(D_SMM))
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II <= orig(EFL_11))
(EFL_4 == 1)  ==>  (II <= orig(EFL_2))
(EFL_4 == 1)  ==>  (II <= orig(EFL_4))
(EFL_4 == 1)  ==>  (II <= orig(EFL_6))
(EFL_4 == 1)  ==>  (II <= orig(EFL_9))
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (II == orig(II))
(EFL_4 == 1)  ==>  (SMM < D_CR0_0)
(EFL_4 == 1)  ==>  (SMM < D_EFL_4)
(EFL_4 == 1)  ==>  (SMM < orig(D_SMM))
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_11))
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_4))
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_9))
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS == orig(SS))
(EFL_4 == 1)  ==>  (SS >= orig(FS))
(EFL_4 == 1)  ==>  (orig(CR0_0) <= orig(D_SMM))
(EFL_4 == 1)  ==>  (orig(D_SMM) == 1)
(EFL_4 == 1)  ==>  (orig(GDT) < orig(IDT))
(EFL_4 == 1)  ==>  (orig(GDT) one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (orig(II) < orig(D_SMM))
(EFL_4 == 1)  ==>  (orig(II) <= orig(CR0_0))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_11))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_4))
(EFL_4 == 1)  ==>  (orig(II) == 0)
ADDR != 0
ADDR >= -1
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= orig(CR0_0)
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_EFL_11
A20 >= D_CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
A20 >= orig(D_SMM)
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(EFL_2)
SMM <= orig(EFL_6)
SMM <= orig(CR0_0)
SMM <= orig(D_SMM)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT <= D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
HLT <= orig(D_SMM)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_2 >= orig(II)
EFL_4 <= D_EFL_4
EFL_4 <= D_CR0_0
EFL_4 <= orig(D_SMM)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_6 >= orig(II)
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 >= orig(II)
EFL_9 <= orig(D_SMM)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(EFL_11)
EFL_11 <= orig(CR0_0)
EFL_11 <= orig(D_SMM)
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_11)
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..je():::EXIT;condition="EFL_4==0"
HLT == EFL_4
D_EFL_4 one of { 0, 1 }
A20 >= D_EFL_4
D_EFL_4 != orig(EFL_4)
D_EFL_9 >= orig(EFL_4)
===========================================================================
..je():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == D_CR0_0
A20 == orig(D_SMM)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR0_0 == orig(CR0_0)
II == 0
GDT one of { "0000000000000000", "000f5e8000000037" }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1 }
II <= CR0_0
II < D_EFL_4
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(EFL_11)
A20 <= D_EFL_4
A20 >= D_EFL_6
A20 >= D_EFL_9
CS >= orig(CS)
GS >= orig(GS)
GDT < IDT
EFL_2 <= D_EFL_4
EFL_2 >= orig(EFL_11)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= orig(EFL_9)
CR0_0 <= D_EFL_4
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= D_EFL_6
D_EFL_4 >= D_EFL_9
D_EFL_4 >= D_EFL_11
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 > orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 > orig(EFL_11)
D_EFL_6 != orig(EFL_6)
D_EFL_11 != orig(EFL_11)
===========================================================================
..je():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == D_EFL_4
SMM == orig(II)
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_6)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
EFL != orig(EFL)
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II < D_EFL_6
II < D_EFL_9
II != D_CR0_0
II <= orig(CR0_0)
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_6
A20 <= D_EFL_9
A20 >= D_CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_9)
A20 >= orig(CR0_0)
SMM <= EFL_2
SMM <= EFL_6
SMM <= EFL_9
SMM <= CR0_0
SMM <= D_EFL_2
SMM < D_EFL_6
SMM < D_EFL_9
SMM <= D_CR0_0
SMM <= orig(EFL_2)
SMM <= orig(EFL_9)
SMM <= orig(CR0_0)
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
ES != orig(CS)
ES >= orig(FS)
ES >= orig(GS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS >= GS
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
FS <= orig(GS)
GS > LDT
GS > TR
GS <= orig(ES)
GS != orig(CS)
GS <= orig(DS)
GS <= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_6 <= D_EFL_2
EFL_6 < D_EFL_6
EFL_6 <= D_EFL_9
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_9)
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 <= orig(CR0_0)
D_EFL_2 % D_EFL_9 == 0
D_EFL_6 >= D_EFL_9
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(CR0_0)
D_EFL_9 >= D_CR0_0
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_9)
D_EFL_9 >= orig(CR0_0)
D_CR0_0 >= orig(EFL_2)
D_CR0_0 >= orig(EFL_9)
===========================================================================
..je():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR != 0
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= orig(EFL_2)
II <= orig(EFL_6)
II <= orig(CR0_0)
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= D_EFL_11
A20 >= D_CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
A20 >= orig(D_SMM)
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(EFL_2)
SMM <= orig(EFL_6)
SMM <= orig(CR0_0)
SMM <= orig(D_SMM)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT < D_EFL_4
HLT <= D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
HLT <= orig(D_SMM)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_9
EFL_2 >= orig(II)
EFL_4 <= D_EFL_4
EFL_4 <= D_CR0_0
EFL_4 >= orig(EFL_4)
EFL_4 <= orig(D_SMM)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_6 >= orig(II)
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 >= orig(II)
EFL_9 <= orig(D_SMM)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(EFL_11)
EFL_11 <= orig(CR0_0)
EFL_11 <= orig(D_SMM)
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_11)
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= D_EFL_11
D_EFL_4 >= D_CR0_0
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_11)
D_EFL_4 >= orig(CR0_0)
D_EFL_4 >= orig(D_SMM)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..jg():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
===========================================================================
..jg():::ENTER;condition="EFL_4==0"
ECX != EDX
EFL_2 >= EFL_4
===========================================================================
..jg():::ENTER;condition="not(EFL_4==0)"
II == EFL_9
ECX >= 0
EDX >= 0
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
ADDR > EIP
EAX != ECX
EBX != ECX
===========================================================================
..jg():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR one of { 797892, 799195, 973142 }
EAX one of { -1, 120, 21880 }
EBX one of { -1, 27896, 1003204 }
ECX one of { 8, 14, 21832 }
EDX one of { 8, 974, 1002155 }
EIP one of { 11383, 12692, 973138 }
EFL == 22
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "a000000a0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 9, 12, 108 }
CCD one of { 12, 21823, 27938 }
CC0 == 0
EFER == 0
CR0_0 one of { 0, 1 }
===========================================================================
..jg():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX >= -1
CPL == 0
II == 0
A20 == 1
CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
===========================================================================
..jg():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_2)
(D_EFL_4 == 0)  ==>  (A20 == EFL_2)
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (ADDR one of { 797933, 799197, 973175 })
(D_EFL_4 == 0)  ==>  (CCD one of { 0, 20, 21765 })
(D_EFL_4 == 0)  ==>  (CCS one of { 12, 100, 115 })
(D_EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(D_EFL_4 == 0)  ==>  (D_EFL_2 == 1)
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (EAX one of { 0, 120, 21880 })
(D_EFL_4 == 0)  ==>  (EBX one of { 26022, 27896, 1003204 })
(D_EFL_4 == 0)  ==>  (ECX one of { 0, 8, 14 })
(D_EFL_4 == 0)  ==>  (EDX == orig(EDX))
(D_EFL_4 == 0)  ==>  (EDX one of { 8, 974, 1002155 })
(D_EFL_4 == 0)  ==>  (EFL one of { 6, 70 })
(D_EFL_4 == 0)  ==>  (EFL_2 == 1)
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_9 == 0)
(D_EFL_4 == 0)  ==>  (EIP one of { 11460, 12699, 973142 })
(D_EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "a000000a0000ffffffff008f9300", "f000000f0000ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == EFL_9)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (orig(ADDR) one of { 797892, 799195, 973142 })
(D_EFL_4 == 0)  ==>  (orig(CCD) one of { 12, 21823, 27938 })
(D_EFL_4 == 0)  ==>  (orig(CCS) one of { 9, 12, 108 })
(D_EFL_4 == 0)  ==>  (orig(EAX) one of { -1, 120, 21880 })
(D_EFL_4 == 0)  ==>  (orig(EBX) one of { -1, 27896, 1003204 })
(D_EFL_4 == 0)  ==>  (orig(ECX) one of { 8, 14, 21832 })
(D_EFL_4 == 0)  ==>  (orig(EDX) one of { 8, 974, 1002155 })
(D_EFL_4 == 0)  ==>  (orig(EFL) == 22)
(D_EFL_4 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(EIP) one of { 11383, 12692, 973138 })
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (EAX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EDX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 < D_EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 <= D_EFL_6)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_6)
(EFL_4 == 0)  ==>  (CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_4 == 0)  ==>  (D_EFL_2 <= D_EFL_6)
(EFL_4 == 0)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_6))
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_4 == 0)  ==>  (EAX != ECX)
(EFL_4 == 0)  ==>  (EAX != orig(ECX))
(EFL_4 == 0)  ==>  (EBX != orig(EAX))
(EFL_4 == 0)  ==>  (EBX != orig(ECX))
(EFL_4 == 0)  ==>  (EBX != orig(EDX))
(EFL_4 == 0)  ==>  (ECX != EDX)
(EFL_4 == 0)  ==>  (ECX != orig(EDX))
(EFL_4 == 0)  ==>  (EDX != orig(EAX))
(EFL_4 == 0)  ==>  (EDX != orig(ECX))
(EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EIP <= orig(ADDR))
(EFL_4 == 0)  ==>  (II < D_EFL_6)
(EFL_4 == 0)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 0)  ==>  (orig(ECX) != orig(EDX))
(EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_4))
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (EFL_4 >= D_EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 >= D_EFL_6)
(EFL_4 == 1)  ==>  (ADDR > orig(EIP))
(EFL_4 == 1)  ==>  (CCD != orig(CCD))
(EFL_4 == 1)  ==>  (CCS != orig(CCS))
(EFL_4 == 1)  ==>  (CR0_0 <= D_EFL_4)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_4 == 1)  ==>  (EAX != orig(EBX))
(EFL_4 == 1)  ==>  (EBX != EDX)
(EFL_4 == 1)  ==>  (EBX <= orig(EBX))
(EFL_4 == 1)  ==>  (ECX >= orig(ECX))
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 <= D_EFL_2)
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (II < D_EFL_4)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (orig(ADDR) > orig(EIP))
(EFL_4 == 1)  ==>  (orig(EAX) != orig(ECX))
(EFL_4 == 1)  ==>  (orig(EBX) != orig(ECX))
(EFL_4 == 1)  ==>  (orig(ECX) >= 0)
(EFL_4 == 1)  ==>  (orig(EDX) >= 0)
EAX >= -1
EBX >= -1
ECX >= 0
EDX >= -1
CPL == 0
II == 0
A20 == 1
CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
ECX != orig(EAX)
ECX != orig(EBX)
EDX != orig(EBX)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 >= orig(EFL_4)
EFL_4 <= D_EFL_4
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..jg():::EXIT;condition="EFL_4==0"
II == EFL_4
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
EAX != ECX
EAX != orig(ECX)
EBX != orig(EAX)
EBX != orig(ECX)
EBX != orig(EDX)
ECX != EDX
ECX != orig(EDX)
EDX != orig(EAX)
EDX != orig(ECX)
EIP <= orig(ADDR)
II < D_EFL_6
A20 >= D_EFL_4
A20 <= D_EFL_6
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_6)
EFL_6 >= orig(EFL_6)
CR0_0 <= D_EFL_6
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jg():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_9
II == orig(EFL_9)
A20 == EFL_4
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
ADDR > orig(EIP)
EAX != orig(EBX)
EBX != EDX
EBX <= orig(EBX)
ECX >= orig(ECX)
II < D_EFL_4
A20 <= D_EFL_4
A20 >= D_EFL_6
CCS != orig(CCS)
CCD != orig(CCD)
EFL_2 <= D_EFL_4
CR0_0 <= D_EFL_4
D_EFL_4 >= D_EFL_6
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 > orig(EFL_6)
D_EFL_6 != orig(EFL_6)
===========================================================================
..jg():::EXIT;condition="D_EFL_4==0"
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
ADDR one of { 797933, 799197, 973175 }
EAX one of { 0, 120, 21880 }
EBX one of { 26022, 27896, 1003204 }
ECX one of { 0, 8, 14 }
EDX one of { 8, 974, 1002155 }
EIP one of { 11460, 12699, 973142 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "a000000a0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 12, 100, 115 }
CCD one of { 0, 20, 21765 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
===========================================================================
..jg():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= 0
EDX >= -1
CPL == 0
II == 0
A20 == 1
CS one of { "0000000000000000ffff00009b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
ECX != orig(EAX)
ECX != orig(EBX)
EDX != orig(EBX)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 >= orig(EFL_4)
EFL_4 <= D_EFL_4
EFL_4 >= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(EFL_2)
CR0_0 <= D_EFL_4
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..jge():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EAX >= -1
EBX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES > CS
ES > LDT
ES > TR
CS > LDT
CS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..jge():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..jge():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
EAX != ECX
EAX != EDX
EBX != EDX
ECX != EDX
===========================================================================
..jge():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EAX >= -1
EBX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES > CS
ES > LDT
ES > TR
CS > LDT
CS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..jge():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 == D_EFL_4)
(EFL_4 == 0)  ==>  (A20 > orig(EFL_4))
(EFL_4 == 0)  ==>  (ADDR > EIP)
(EFL_4 == 0)  ==>  (ADDR > orig(ADDR))
(EFL_4 == 0)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 == 1)
(EFL_4 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EDX > orig(EBX))
(EFL_4 == 0)  ==>  (EDX >= 0)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 < D_EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (II == orig(EFL_4))
(EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_4))
(EFL_4 == 0)  ==>  (orig(EFL_4) <= orig(EFL_6))
(EFL_4 == 0)  ==>  (orig(EFL_4) == 0)
(EFL_4 == 0)  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > orig(EFL_6))
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 == 1)
(EFL_4 == 1)  ==>  (D_EFL_6 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_6 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EAX != ECX)
(EFL_4 == 1)  ==>  (EAX != orig(ECX))
(EFL_4 == 1)  ==>  (EAX != orig(EDX))
(EFL_4 == 1)  ==>  (EAX <= orig(EAX))
(EFL_4 == 1)  ==>  (EAX one of { -1, 1001857, 1006172 })
(EFL_4 == 1)  ==>  (EBX != orig(EAX))
(EFL_4 == 1)  ==>  (EBX >= orig(EBX))
(EFL_4 == 1)  ==>  (ECX != EDX)
(EFL_4 == 1)  ==>  (ECX != orig(EAX))
(EFL_4 == 1)  ==>  (ECX != orig(EDX))
(EFL_4 == 1)  ==>  (EDX != orig(ECX))
(EFL_4 == 1)  ==>  (EFL != orig(EFL))
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (II < D_EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == orig(EFL_6))
(EFL_4 == 1)  ==>  (orig(EAX) != orig(ECX))
(EFL_4 == 1)  ==>  (orig(EAX) != orig(EDX))
(EFL_4 == 1)  ==>  (orig(EAX) % EAX == 0)
(EFL_4 == 1)  ==>  (orig(EBX) != orig(EDX))
(EFL_4 == 1)  ==>  (orig(ECX) != orig(EDX))
(EFL_4 == 1)  ==>  (orig(EFL_4) >= orig(EFL_6))
(EFL_4 == 1)  ==>  (orig(EFL_4) one of { 0, 1 })
(EFL_4 == 1)  ==>  (orig(EFL_6) == 0)
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 <= D_EFL_4
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES > CS
ES > LDT
ES > TR
CS > LDT
CS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 >= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..jge():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
A20 == D_EFL_4
EDX >= 0
ADDR > EIP
ADDR > orig(ADDR)
EDX > orig(EBX)
===========================================================================
..jge():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == D_EFL_6
EAX one of { -1, 1001857, 1006172 }
EAX != ECX
EAX <= orig(EAX)
orig(EAX) % EAX == 0
EAX != orig(ECX)
EAX != orig(EDX)
EBX != orig(EAX)
EBX >= orig(EBX)
ECX != EDX
ECX != orig(EAX)
ECX != orig(EDX)
EDX != orig(ECX)
EFL != orig(EFL)
===========================================================================
..jge():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 <= D_EFL_4
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES > CS
ES > LDT
ES > TR
CS > LDT
CS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 >= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..jl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
(CCS == 276)  ==>  (A20 == CR0_0)
(CCS == 276)  ==>  (A20 == EFL_2)
(CCS == 276)  ==>  (ADDR == 133880760)
(CCS == 276)  ==>  (CCD == 4294967295L)
(CCS == 276)  ==>  (CR0 == 17)
(CCS == 276)  ==>  (CR0_0 == 1)
(CCS == 276)  ==>  (CS == "000800000000ffffffff00cf9b00")
(CCS == 276)  ==>  (EAX == 2)
(CCS == 276)  ==>  (EBX == -1)
(CCS == 276)  ==>  (ECX == 1005120)
(CCS == 276)  ==>  (EDX == 101)
(CCS == 276)  ==>  (EFL == 134)
(CCS == 276)  ==>  (EFL_2 == 1)
(CCS == 276)  ==>  (EFL_4 == 0)
(CCS == 276)  ==>  (EIP == 133880656)
(CCS == 276)  ==>  (ES == "001000000000ffffffff00cf9300")
(CCS == 276)  ==>  (ES == SS)
(CCS == 276)  ==>  (GDT == "000f5e8000000037")
(CCS == 276)  ==>  (IDT == "000f5ebe00000000")
(CCS == 276)  ==>  (II == EFL_4)
(CCS == 276)  ==>  (SS == "001000000000ffffffff00cf9300")
(CCS one of { 0, 255, 272 })  ==>  (CR0 one of { 16, 17 })
(CCS one of { 0, 255, 272 })  ==>  (CR0_0 one of { 0, 1 })
(CCS one of { 0, 255, 272 })  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(CCS one of { 0, 255, 272 })  ==>  (EBX one of { -1, 0, 4244635648L })
(CCS one of { 0, 255, 272 })  ==>  (EFL one of { 2, 134, 147 })
(CCS one of { 0, 255, 272 })  ==>  (EFL_2 one of { 0, 1 })
(CCS one of { 0, 255, 272 })  ==>  (EFL_4 one of { 0, 1 })
(CCS one of { 0, 255, 272 })  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(CCS one of { 0, 255, 272 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(CCS one of { 0, 255, 272 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(CCS one of { 0, 255, 272 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EAX == -1)  <==>  (A20 == EFL_4)
(EAX == -1)  <==>  (CCD == 4294967041L)
(EAX == -1)  <==>  (CCS == 255)
(EAX == -1)  <==>  (EBX == 0)
(EAX == -1)  <==>  (EFL == 147)
(EAX == -1)  <==>  (EFL_4 == 1)
(EAX == -1)  ==>  (A20 == CR0_0)
(EAX == -1)  ==>  (ADDR == 133888839)
(EAX == -1)  ==>  (CR0 == 17)
(EAX == -1)  ==>  (CR0_0 == 1)
(EAX == -1)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EAX == -1)  ==>  (ECX == 2147547136L)
(EAX == -1)  ==>  (EDX == 3324)
(EAX == -1)  ==>  (EFL_2 == 0)
(EAX == -1)  ==>  (EIP == 133888511)
(EAX == -1)  ==>  (ES == "001000000000ffffffff00cf9300")
(EAX == -1)  ==>  (ES == SS)
(EAX == -1)  ==>  (GDT == "000f5e8000000037")
(EAX == -1)  ==>  (IDT == "000f5ebe00000000")
(EAX == -1)  ==>  (II == EFL_2)
(EAX == -1)  ==>  (SS == "001000000000ffffffff00cf9300")
EBX one of { -1, 0, 4244635648L }
EFL one of { 2, 134, 147 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..jl():::ENTER;condition="EFL_4==0"
CCS one of { 0, 255, 272 }
===========================================================================
..jl():::ENTER;condition="not(EFL_4==0)"
II == EFL_4
A20 == EFL_2
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133880760
EAX == 2
EBX == -1
ECX == 1005120
EDX == 101
EIP == 133880656
EFL == 134
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 276
CCD == 4294967295L
===========================================================================
..jl():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133888839
EAX == -1
EBX == 0
ECX == 2147547136L
EDX == 3324
EIP == 133888511
EFL == 147
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 255
CCD == 4294967041L
CC0 == 0
EFER == 0
===========================================================================
..jl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EBX one of { -1, 4244635648L }
EFL one of { 2, 134 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 272, 276 }
CCD one of { 4, 13, 4294967295L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..jl():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(EBX == 0)  <==>  (A20 == orig(EFL_4))
(EBX == 0)  <==>  (D_EFL_2 == 2)
(EBX == 0)  <==>  (D_EFL_4 == 0)
(EBX == 0)  <==>  (ECX == 2147547136L)
(EBX == 0)  <==>  (II == D_EFL_4)
(EBX == 0)  <==>  (orig(CCD) == 4294967041L)
(EBX == 0)  <==>  (orig(CCS) == 255)
(EBX == 0)  <==>  (orig(EAX) == -1)
(EBX == 0)  <==>  (orig(EBX) == 0)
(EBX == 0)  <==>  (orig(EFL) == 147)
(EBX == 0)  <==>  (orig(EFL_4) == 1)
(EBX == 0)  ==>  (A20 == CR0_0)
(EBX == 0)  ==>  (A20 == EFL_2)
(EBX == 0)  ==>  (A20 == EFL_6)
(EBX == 0)  ==>  (ADDR == 133888845)
(EBX == 0)  ==>  (CCD == 0)
(EBX == 0)  ==>  (CCS == 0)
(EBX == 0)  ==>  (CR0 == 17)
(EBX == 0)  ==>  (CR0_0 == 1)
(EBX == 0)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EBX == 0)  ==>  (D_EFL_2 == D_EFL_6)
(EBX == 0)  ==>  (D_EFL_6 == 2)
(EBX == 0)  ==>  (EAX == -1)
(EBX == 0)  ==>  (EAX == orig(EAX))
(EBX == 0)  ==>  (EBX == orig(EBX))
(EBX == 0)  ==>  (ECX == orig(ECX))
(EBX == 0)  ==>  (EDX == 3324)
(EBX == 0)  ==>  (EDX == orig(EDX))
(EBX == 0)  ==>  (EFL == 70)
(EBX == 0)  ==>  (EFL_2 == 1)
(EBX == 0)  ==>  (EFL_4 == 0)
(EBX == 0)  ==>  (EFL_6 == 1)
(EBX == 0)  ==>  (EIP == 133888831)
(EBX == 0)  ==>  (ES == "001000000000ffffffff00cf9300")
(EBX == 0)  ==>  (ES == SS)
(EBX == 0)  ==>  (GDT == "000f5e8000000037")
(EBX == 0)  ==>  (IDT == "000f5ebe00000000")
(EBX == 0)  ==>  (II == EFL_4)
(EBX == 0)  ==>  (II == orig(EFL_2))
(EBX == 0)  ==>  (SS == "001000000000ffffffff00cf9300")
(EBX == 0)  ==>  (orig(ADDR) == 133888839)
(EBX == 0)  ==>  (orig(ECX) == 2147547136L)
(EBX == 0)  ==>  (orig(EDX) == 3324)
(EBX == 0)  ==>  (orig(EFL_2) == 0)
(EBX == 0)  ==>  (orig(EIP) == 133888511)
(EDX == 133865904)  <==>  (A20 == EFL_4)
(EDX == 133865904)  <==>  (CCD == 4294967295L)
(EDX == 133865904)  <==>  (CCD == orig(CCD))
(EDX == 133865904)  <==>  (CCS == 102)
(EDX == 133865904)  <==>  (D_EFL_4 == 2)
(EDX == 133865904)  <==>  (EFL == 151)
(EDX == 133865904)  <==>  (EFL_4 == 1)
(EDX == 133865904)  <==>  (orig(CCS) == 276)
(EDX == 133865904)  ==>  (A20 == CR0_0)
(EDX == 133865904)  ==>  (A20 == D_EFL_2)
(EDX == 133865904)  ==>  (A20 == D_EFL_6)
(EDX == 133865904)  ==>  (A20 == EFL_2)
(EDX == 133865904)  ==>  (A20 == orig(EFL_2))
(EDX == 133865904)  ==>  (ADDR == 133880837)
(EDX == 133865904)  ==>  (CR0 == 17)
(EDX == 133865904)  ==>  (CR0_0 == 1)
(EDX == 133865904)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EDX == 133865904)  ==>  (D_EFL_2 == 1)
(EDX == 133865904)  ==>  (D_EFL_6 == 1)
(EDX == 133865904)  ==>  (EAX == -1)
(EDX == 133865904)  ==>  (EAX == orig(EBX))
(EDX == 133865904)  ==>  (EBX == 133866432)
(EDX == 133865904)  ==>  (ECX == 133865876)
(EDX == 133865904)  ==>  (EFL_2 == 1)
(EDX == 133865904)  ==>  (EFL_6 == 0)
(EDX == 133865904)  ==>  (EIP == 133880741)
(EDX == 133865904)  ==>  (ES == "001000000000ffffffff00cf9300")
(EDX == 133865904)  ==>  (ES == SS)
(EDX == 133865904)  ==>  (GDT == "000f5e8000000037")
(EDX == 133865904)  ==>  (IDT == "000f5ebe00000000")
(EDX == 133865904)  ==>  (II == EFL_6)
(EDX == 133865904)  ==>  (II == orig(EFL_4))
(EDX == 133865904)  ==>  (SS == "001000000000ffffffff00cf9300")
(EDX == 133865904)  ==>  (orig(ADDR) == 133880760)
(EDX == 133865904)  ==>  (orig(CCD) == 4294967295L)
(EDX == 133865904)  ==>  (orig(EAX) == 2)
(EDX == 133865904)  ==>  (orig(EBX) == -1)
(EDX == 133865904)  ==>  (orig(ECX) == 1005120)
(EDX == 133865904)  ==>  (orig(EDX) == 101)
(EDX == 133865904)  ==>  (orig(EFL) == 134)
(EDX == 133865904)  ==>  (orig(EFL_2) == 1)
(EDX == 133865904)  ==>  (orig(EFL_4) == 0)
(EDX == 133865904)  ==>  (orig(EIP) == 133880656)
(EFL one of { 2, 70 })  <==>  (CCD one of { 0, 2, 14 })
(EFL one of { 2, 70 })  <==>  (CCS one of { 0, 6, 68 })
(EFL one of { 2, 70 })  <==>  (D_EFL_4 one of { 0, 1 })
(EFL one of { 2, 70 })  <==>  (EFL_2 == EFL_6)
(EFL one of { 2, 70 })  <==>  (EFL_4 == 0)
(EFL one of { 2, 70 })  <==>  (II == EFL_4)
(EFL one of { 2, 70 })  <==>  (orig(CCS) one of { 0, 255, 272 })
(EFL one of { 2, 70 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 70 })  ==>  (CR0_0 one of { 0, 1 })
(EFL one of { 2, 70 })  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL one of { 2, 70 })  ==>  (D_EFL_2 one of { 1, 2 })
(EFL one of { 2, 70 })  ==>  (D_EFL_6 one of { 1, 2 })
(EFL one of { 2, 70 })  ==>  (EAX one of { -1, 133865536, 4244635648L })
(EFL one of { 2, 70 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 70 })  ==>  (EFL_6 one of { 0, 1 })
(EFL one of { 2, 70 })  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(EFL one of { 2, 70 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL one of { 2, 70 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL one of { 2, 70 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 70 })  ==>  (orig(EBX) one of { -1, 0, 4244635648L })
(EFL one of { 2, 70 })  ==>  (orig(EFL) one of { 2, 134, 147 })
(EFL one of { 2, 70 })  ==>  (orig(EFL_2) one of { 0, 1 })
(EFL one of { 2, 70 })  ==>  (orig(EFL_4) one of { 0, 1 })
EAX one of { -1, 133865536, 4244635648L }
EFL one of { 2, 70, 151 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_4 % D_EFL_2 == 0
===========================================================================
..jl():::EXIT;condition="EFL_4==0"
II == EFL_4
EFL_2 == EFL_6
EFL one of { 2, 70 }
CCS one of { 0, 6, 68 }
CCD one of { 0, 2, 14 }
D_EFL_4 one of { 0, 1 }
===========================================================================
..jl():::EXIT;condition="not(EFL_4==0)"
EAX == orig(EBX)
II == EFL_6
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_2
A20 == D_EFL_6
A20 == orig(EFL_2)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CCD == orig(CCD)
ADDR == 133880837
EAX == -1
EBX == 133866432
ECX == 133865876
EDX == 133865904
EIP == 133880741
EFL == 151
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 102
CCD == 4294967295L
D_EFL_4 == 2
===========================================================================
..jl():::EXIT;condition="D_EFL_4==0"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
D_EFL_2 == D_EFL_6
ADDR == 133888845
EAX == -1
EBX == 0
ECX == 2147547136L
EDX == 3324
EIP == 133888831
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
D_EFL_2 == 2
===========================================================================
..jl():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
CR0_0 == orig(CR0_0)
EAX one of { -1, 133865536, 4244635648L }
EFL one of { 2, 70, 151 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
===========================================================================
..jle():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_4 == 0)  ==>  (EAX != EDX)
(EFL_4 == 0)  ==>  (EFL one of { 2, 6, 70 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES > CS)
(EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" })
(EFL_4 == 0)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 0)  ==>  (SS == FS)
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 1)  ==>  (EBX one of { -1, 0 })
(EFL_4 == 1)  ==>  (EDX one of { -1, 0, 1005344 })
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f564000f56400000ffff00009300" })
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..jle():::ENTER;condition="EFL_4==0"
===========================================================================
..jle():::ENTER;condition="not(EFL_4==0)"
II == EFL_4
II == EFL_6
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 133919104, 133919156, 133924327 }
EAX one of { -1, 133866672 }
EBX one of { 1005344, 133867104 }
ECX one of { -1, 0 }
EDX one of { 7, 42, 133866776 }
EIP one of { 133919088, 133919134, 133924302 }
EFL one of { 2, 6 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 0, 1, 16 }
CCD one of { 2, 7, 28076 }
===========================================================================
..jle():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX one of { -1, 0 }
ECX >= -1
EDX one of { -1, 0, 1005344 }
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f564000f56400000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..jle():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EFL one of { 2, 6, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX != EDX
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..jle():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(D_EFL_4 == 0)  <==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  <==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(D_EFL_4 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_4 == 0)  ==>  (EAX one of { -1, 170, 1005431 })
(D_EFL_4 == 0)  ==>  (EBX % EAX == 0)
(D_EFL_4 == 0)  ==>  (ECX >= 0)
(D_EFL_4 == 0)  ==>  (EDX % orig(EAX) == 0)
(D_EFL_4 == 0)  ==>  (EDX one of { 0, 654336, 1005344 })
(D_EFL_4 == 0)  ==>  (EFL one of { 2, 6, 70 })
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f564000f56400000ffff00009300" })
(D_EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_4 == 0)  ==>  (orig(EBX) one of { -1, 0 })
(D_EFL_4 == 0)  ==>  (orig(EDX) one of { -1, 0, 1005344 })
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (A20 > orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL >= orig(EFL))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (II == orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (orig(EFL_4) <= orig(EFL_6))
(D_EFL_4 one of { 1, 2 })  <==>  (orig(EFL_4) == 0)
(D_EFL_4 one of { 1, 2 })  ==>  (A20 <= D_EFL_2)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_2)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_2 > orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_2 one of { 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 > orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (EAX != orig(EDX))
(D_EFL_4 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (ES > CS)
(D_EFL_4 one of { 1, 2 })  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" })
(D_EFL_4 one of { 1, 2 })  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 one of { 1, 2 })  ==>  (II < D_EFL_2)
(D_EFL_4 one of { 1, 2 })  ==>  (SS == FS)
(D_EFL_4 one of { 1, 2 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EAX) != orig(EDX))
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) one of { 2, 6, 70 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_2) >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  <==>  (D_EFL_4 <= D_EFL_6)
(EFL_4 == 0)  <==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  <==>  (EFL_4 < D_EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  <==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_4 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_4 == 0)  ==>  (EAX >= -1)
(EFL_4 == 0)  ==>  (EBX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (orig(EBX) >= -1)
(EFL_4 == 0)  ==>  (orig(EDX) >= -1)
(EFL_4 == 0)  ==>  (orig(EFL_4) one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (D_EFL_4 == 2)
(EFL_4 == 1)  ==>  (A20 == CR0_0)
(EFL_4 == 1)  ==>  (A20 == D_EFL_6)
(EFL_4 == 1)  ==>  (ADDR one of { 133919106, 133919158, 133924236 })
(EFL_4 == 1)  ==>  (CCD one of { 10, 42, 4294967295L })
(EFL_4 == 1)  ==>  (CCS one of { 6, 997694, 1003288 })
(EFL_4 == 1)  ==>  (CR0 == 17)
(EFL_4 == 1)  ==>  (CR0_0 == 1)
(EFL_4 == 1)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL_4 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 == 1)
(EFL_4 == 1)  ==>  (EAX one of { 10, 42, 133866672 })
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (EBX one of { 1005344, 133867104 })
(EFL_4 == 1)  ==>  (ECX == 0)
(EFL_4 == 1)  ==>  (EDX one of { 10, 42, 133866776 })
(EFL_4 == 1)  ==>  (EFL one of { 18, 22, 151 })
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EIP one of { 133919098, 133919150, 133923837 })
(EFL_4 == 1)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (ES == FS)
(EFL_4 == 1)  ==>  (ES == SS)
(EFL_4 == 1)  ==>  (FS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (GDT == "000f5e8000000037")
(EFL_4 == 1)  ==>  (IDT == "000f5ebe00000000")
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == orig(EFL_4))
(EFL_4 == 1)  ==>  (II == orig(EFL_6))
(EFL_4 == 1)  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (orig(ADDR) one of { 133919104, 133919156, 133924327 })
(EFL_4 == 1)  ==>  (orig(CCD) one of { 2, 7, 28076 })
(EFL_4 == 1)  ==>  (orig(CCS) one of { 0, 1, 16 })
(EFL_4 == 1)  ==>  (orig(EAX) one of { -1, 133866672 })
(EFL_4 == 1)  ==>  (orig(EBX) one of { 1005344, 133867104 })
(EFL_4 == 1)  ==>  (orig(ECX) one of { -1, 0 })
(EFL_4 == 1)  ==>  (orig(EDX) one of { 7, 42, 133866776 })
(EFL_4 == 1)  ==>  (orig(EFL) one of { 2, 6 })
(EFL_4 == 1)  ==>  (orig(EFL_4) == 0)
(EFL_4 == 1)  ==>  (orig(EFL_6) == 0)
(EFL_4 == 1)  ==>  (orig(EIP) one of { 133919088, 133919134, 133924302 })
EAX >= -1
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
ECX != orig(EBX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_6)
EFL_4 <= CR0_0
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jle():::EXIT;condition="EFL_4==0"
II == EFL_4
D_EFL_4 one of { 0, 1 }
A20 >= D_EFL_4
D_EFL_2 >= D_EFL_4
D_EFL_4 <= D_EFL_6
===========================================================================
..jle():::EXIT;condition="not(EFL_4==0)"
EBX == orig(EBX)
II == EFL_6
II == orig(EFL_4)
II == orig(EFL_6)
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_6
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR one of { 133919106, 133919158, 133924236 }
EAX one of { 10, 42, 133866672 }
EBX one of { 1005344, 133867104 }
ECX == 0
EDX one of { 10, 42, 133866776 }
EIP one of { 133919098, 133919150, 133923837 }
EFL one of { 18, 22, 151 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 6, 997694, 1003288 }
CCD one of { 10, 42, 4294967295L }
D_EFL_2 one of { 1, 2 }
D_EFL_4 == 2
===========================================================================
..jle():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX one of { -1, 170, 1005431 }
ECX >= 0
EDX one of { 0, 654336, 1005344 }
EFL one of { 2, 6, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f564000f56400000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
EBX % EAX == 0
EDX % orig(EAX) == 0
===========================================================================
..jle():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != orig(EDX)
ECX != orig(EBX)
EIP < orig(ADDR)
EFL >= orig(EFL)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
II < D_EFL_2
II < D_EFL_4
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 <= D_EFL_2
A20 <= D_EFL_4
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_6)
EFL_4 <= CR0_0
EFL_4 <= D_EFL_2
EFL_4 < D_EFL_4
EFL_4 <= D_EFL_6
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jmp_far():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1, 2 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..jmp_far():::ENTER;condition="EFL_4==0"
===========================================================================
..jmp_far():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == D_SMM
SS == DS
SS == FS
II == 0
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
II <= EFL_4
II <= EFL_11
II <= CR0_0
ES >= SS
ES >= GS
SS >= GS
GDT != IDT
EFL_11 <= CR0_0
===========================================================================
..jmp_far():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_11 <= CR0_0
===========================================================================
..jmp_far():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1, 2 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..jmp_far():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_4 == 0)  <==>  (A20 > D_EFL_4)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (II >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (A20 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (A20 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (A20 <= D_EFL_9)
(D_EFL_4 == 0)  ==>  (A20 == orig(D_SMM))
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (A20 > EFL_4)
(D_EFL_4 == 0)  ==>  (A20 > SMM)
(D_EFL_4 == 0)  ==>  (A20 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (A20 > orig(II))
(D_EFL_4 == 0)  ==>  (A20 >= D_CR0_0)
(D_EFL_4 == 0)  ==>  (CR0 <= orig(CR0))
(D_EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (CR0_0 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(II))
(D_EFL_4 == 0)  ==>  (CS >= orig(CS))
(D_EFL_4 == 0)  ==>  (DS <= orig(DS))
(D_EFL_4 == 0)  ==>  (D_CR0_0 <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (D_CR0_0 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (D_CR0_0 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_CR0_0 one of { 0, 1 })
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_11 >= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_11 >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_EFL_11 >= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_11 >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_11 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_11 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_4 < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_9 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_9 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_4 == 0)  ==>  (EFL_11 <= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_11 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_11 <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_11 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_11 >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_11 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_11 >= orig(II))
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_2 <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (EFL_2 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_4 < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_6 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_6 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_6 <= D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_6 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_9 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_9 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_9 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(II))
(D_EFL_4 == 0)  ==>  (EIP != orig(EIP))
(D_EFL_4 == 0)  ==>  (ES >= orig(ES))
(D_EFL_4 == 0)  ==>  (ES >= orig(FS))
(D_EFL_4 == 0)  ==>  (FS <= GS)
(D_EFL_4 == 0)  ==>  (FS <= orig(FS))
(D_EFL_4 == 0)  ==>  (FS <= orig(GS))
(D_EFL_4 == 0)  ==>  (GDT != IDT)
(D_EFL_4 == 0)  ==>  (GDT != orig(IDT))
(D_EFL_4 == 0)  ==>  (GDT <= orig(GDT))
(D_EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(D_EFL_4 == 0)  ==>  (GS <= orig(GS))
(D_EFL_4 == 0)  ==>  (HLT < D_EFL_11)
(D_EFL_4 == 0)  ==>  (HLT < D_EFL_6)
(D_EFL_4 == 0)  ==>  (HLT < D_EFL_9)
(D_EFL_4 == 0)  ==>  (HLT < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (HLT < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (IDT != orig(GDT))
(D_EFL_4 == 0)  ==>  (IDT <= orig(IDT))
(D_EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_4 == 0)  ==>  (II != D_CR0_0)
(D_EFL_4 == 0)  ==>  (II < D_EFL_6)
(D_EFL_4 == 0)  ==>  (II < D_EFL_9)
(D_EFL_4 == 0)  ==>  (II >= EFL_4)
(D_EFL_4 == 0)  ==>  (II >= SMM)
(D_EFL_4 == 0)  ==>  (II >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (II >= orig(II))
(D_EFL_4 == 0)  ==>  (II one of { 0, 1 })
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_11)
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_6)
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_9)
(D_EFL_4 == 0)  ==>  (SMM < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (SMM < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (SMM <= CR0_0)
(D_EFL_4 == 0)  ==>  (SMM <= EFL_11)
(D_EFL_4 == 0)  ==>  (SMM <= EFL_2)
(D_EFL_4 == 0)  ==>  (SMM <= EFL_6)
(D_EFL_4 == 0)  ==>  (SMM <= EFL_9)
(D_EFL_4 == 0)  ==>  (SMM <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (SMM <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (SMM <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (SMM <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (SMM == 0)
(D_EFL_4 == 0)  ==>  (SMM == D_EFL_4)
(D_EFL_4 == 0)  ==>  (SMM == EFL_4)
(D_EFL_4 == 0)  ==>  (SMM == HLT)
(D_EFL_4 == 0)  ==>  (SMM == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SMM == orig(II))
(D_EFL_4 == 0)  ==>  (SS <= orig(DS))
(D_EFL_4 == 0)  ==>  (SS <= orig(SS))
(D_EFL_4 == 0)  ==>  (orig(CR0) one of { 16, 17 })
(D_EFL_4 == 0)  ==>  (orig(CR0_0) <= orig(D_SMM))
(D_EFL_4 == 0)  ==>  (orig(D_SMM) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_11) <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_2) <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_4) > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(FS) <= orig(GS))
(D_EFL_4 == 0)  ==>  (orig(GDT) != orig(IDT))
(D_EFL_4 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(D_EFL_4 == 0)  ==>  (orig(IDT) one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_4 == 0)  ==>  (orig(II) < orig(D_SMM))
(D_EFL_4 == 0)  ==>  (orig(II) < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(II) == 0)
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (HLT < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0 one of { 16, 17, 1610612752 })
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (D_CR0_0 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (D_CR0_0 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(CR0_0))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_11))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_9))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_9 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_11 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 >= EFL_11)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(D_EFL_4 one of { 1, 2 })  ==>  (II < A20)
(D_EFL_4 one of { 1, 2 })  ==>  (II <= CR0_0)
(D_EFL_4 one of { 1, 2 })  ==>  (II <= D_CR0_0)
(D_EFL_4 one of { 1, 2 })  ==>  (II <= EFL_11)
(D_EFL_4 one of { 1, 2 })  ==>  (II <= EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (II <= SMM)
(D_EFL_4 one of { 1, 2 })  ==>  (II <= orig(EFL_11))
(D_EFL_4 one of { 1, 2 })  ==>  (II <= orig(EFL_6))
(D_EFL_4 one of { 1, 2 })  ==>  (II <= orig(EFL_9))
(D_EFL_4 one of { 1, 2 })  ==>  (II <= orig(II))
(D_EFL_4 one of { 1, 2 })  ==>  (II == 0)
(D_EFL_4 one of { 1, 2 })  ==>  (II == HLT)
(D_EFL_4 one of { 1, 2 })  ==>  (SMM one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(CR0) one of { 16, 17, 1610612752 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(D_SMM) one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(IDT) one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(EFL_9))
(EFL_4 == 0)  <==>  (EFL_4 <= orig(II))
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (D_CR0_0 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_11 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_9 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_11)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(CR0_0))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_11))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(CR0) one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (orig(D_SMM) one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (orig(EFL_9) one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(IDT) one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (EFL_4 > orig(EFL_9))
(EFL_4 == 1)  <==>  (EFL_4 > orig(II))
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_CR0_0)
(EFL_4 == 1)  ==>  (A20 == D_EFL_9)
(EFL_4 == 1)  ==>  (A20 == orig(D_SMM))
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (A20 > orig(EFL_9))
(EFL_4 == 1)  ==>  (A20 > orig(II))
(EFL_4 == 1)  ==>  (A20 >= D_EFL_11)
(EFL_4 == 1)  ==>  (A20 >= D_EFL_6)
(EFL_4 == 1)  ==>  (CR0 == orig(CR0))
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (CR0_0 <= D_EFL_4)
(EFL_4 == 1)  ==>  (CR0_0 <= orig(D_SMM))
(EFL_4 == 1)  ==>  (CR0_0 == orig(CR0_0))
(EFL_4 == 1)  ==>  (CR0_0 >= orig(EFL_11))
(EFL_4 == 1)  ==>  (CR0_0 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (CR0_0 >= orig(II))
(EFL_4 == 1)  ==>  (CS == orig(CS))
(EFL_4 == 1)  ==>  (DS <= orig(ES))
(EFL_4 == 1)  ==>  (DS >= orig(GS))
(EFL_4 == 1)  ==>  (D_CR0_0 == 1)
(EFL_4 == 1)  ==>  (D_CR0_0 > orig(EFL_9))
(EFL_4 == 1)  ==>  (D_CR0_0 > orig(II))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_11 != orig(EFL_11))
(EFL_4 == 1)  ==>  (D_EFL_11 <= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_11 <= orig(D_SMM))
(EFL_4 == 1)  ==>  (D_EFL_11 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_11 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(EFL_11))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_11))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_9))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_11)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(D_SMM))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_6 <= orig(D_SMM))
(EFL_4 == 1)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_9 == 1)
(EFL_4 == 1)  ==>  (D_EFL_9 > orig(EFL_9))
(EFL_4 == 1)  ==>  (D_EFL_9 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_9 >= D_EFL_11)
(EFL_4 == 1)  ==>  (D_EFL_9 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_9 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_11 < D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_11 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_11 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_11 < orig(D_SMM))
(EFL_4 == 1)  ==>  (EFL_11 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_11 <= D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_11 <= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= orig(D_SMM))
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_2 >= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 < D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 < orig(D_SMM))
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= D_EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 < D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_9 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_9 < orig(D_SMM))
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 <= D_EFL_2)
(EFL_4 == 1)  ==>  (EFL_9 <= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (ES == orig(ES))
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (ES >= orig(DS))
(EFL_4 == 1)  ==>  (ES >= orig(FS))
(EFL_4 == 1)  ==>  (ES >= orig(GS))
(EFL_4 == 1)  ==>  (ES >= orig(SS))
(EFL_4 == 1)  ==>  (FS >= orig(GS))
(EFL_4 == 1)  ==>  (GDT != IDT)
(EFL_4 == 1)  ==>  (GDT != orig(IDT))
(EFL_4 == 1)  ==>  (GDT == orig(GDT))
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (GS <= orig(ES))
(EFL_4 == 1)  ==>  (GS >= orig(GS))
(EFL_4 == 1)  ==>  (HLT < D_CR0_0)
(EFL_4 == 1)  ==>  (HLT < D_EFL_4)
(EFL_4 == 1)  ==>  (HLT < D_EFL_9)
(EFL_4 == 1)  ==>  (HLT < orig(D_SMM))
(EFL_4 == 1)  ==>  (IDT != orig(GDT))
(EFL_4 == 1)  ==>  (IDT == orig(IDT))
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II < D_CR0_0)
(EFL_4 == 1)  ==>  (II < D_EFL_4)
(EFL_4 == 1)  ==>  (II < D_EFL_9)
(EFL_4 == 1)  ==>  (II < orig(D_SMM))
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II <= orig(EFL_11))
(EFL_4 == 1)  ==>  (II <= orig(EFL_6))
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (II == orig(EFL_9))
(EFL_4 == 1)  ==>  (II == orig(II))
(EFL_4 == 1)  ==>  (SMM < D_CR0_0)
(EFL_4 == 1)  ==>  (SMM < D_EFL_4)
(EFL_4 == 1)  ==>  (SMM < D_EFL_9)
(EFL_4 == 1)  ==>  (SMM < orig(D_SMM))
(EFL_4 == 1)  ==>  (SMM <= CR0_0)
(EFL_4 == 1)  ==>  (SMM <= EFL_2)
(EFL_4 == 1)  ==>  (SMM <= orig(CR0_0))
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_11))
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_2))
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_4))
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_6))
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS <= orig(ES))
(EFL_4 == 1)  ==>  (SS == DS)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS == GS)
(EFL_4 == 1)  ==>  (SS == orig(DS))
(EFL_4 == 1)  ==>  (SS == orig(FS))
(EFL_4 == 1)  ==>  (SS == orig(SS))
(EFL_4 == 1)  ==>  (SS >= orig(GS))
(EFL_4 == 1)  ==>  (orig(CR0) one of { 16, 17 })
(EFL_4 == 1)  ==>  (orig(CR0_0) <= orig(D_SMM))
(EFL_4 == 1)  ==>  (orig(DS) >= orig(GS))
(EFL_4 == 1)  ==>  (orig(D_SMM) == 1)
(EFL_4 == 1)  ==>  (orig(EFL_11) <= orig(CR0_0))
(EFL_4 == 1)  ==>  (orig(EFL_2) >= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(EFL_4) >= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(EFL_6) >= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(EFL_9) < orig(D_SMM))
(EFL_4 == 1)  ==>  (orig(EFL_9) <= orig(CR0_0))
(EFL_4 == 1)  ==>  (orig(EFL_9) <= orig(EFL_11))
(EFL_4 == 1)  ==>  (orig(EFL_9) == 0)
(EFL_4 == 1)  ==>  (orig(ES) >= orig(DS))
(EFL_4 == 1)  ==>  (orig(ES) >= orig(GS))
(EFL_4 == 1)  ==>  (orig(ES) >= orig(SS))
(EFL_4 == 1)  ==>  (orig(FS) >= orig(GS))
(EFL_4 == 1)  ==>  (orig(GDT) != orig(IDT))
(EFL_4 == 1)  ==>  (orig(GDT) one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (orig(IDT) one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (orig(II) < orig(D_SMM))
(EFL_4 == 1)  ==>  (orig(II) <= orig(CR0_0))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_11))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_4))
(EFL_4 == 1)  ==>  (orig(II) == 0)
(EFL_4 == 1)  ==>  (orig(SS) >= orig(GS))
ADDR != 0
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(CR0_0)
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM >= HLT
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(D_SMM)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT <= D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
HLT <= orig(D_SMM)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 >= orig(II)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_4 <= orig(D_SMM)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(II)
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 <= orig(D_SMM)
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(D_SMM)
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..jmp_far():::EXIT;condition="EFL_4==0"
HLT == EFL_4
D_EFL_4 one of { 0, 1 }
A20 >= D_EFL_4
D_EFL_4 != orig(EFL_4)
===========================================================================
..jmp_far():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == D_EFL_9
A20 == D_CR0_0
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR0_0 == orig(CR0_0)
II == 0
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_11 one of { 0, 1 }
II <= CR0_0
II < D_EFL_4
II <= orig(EFL_6)
II <= orig(EFL_11)
A20 <= D_EFL_4
A20 >= D_EFL_6
A20 >= D_EFL_11
ES >= SS
ES >= orig(GS)
SS >= orig(GS)
GDT != IDT
EFL_2 <= D_EFL_4
EFL_2 >= orig(EFL_11)
CR0_0 <= D_EFL_4
CR0_0 >= orig(EFL_11)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= D_EFL_6
D_EFL_4 >= D_EFL_11
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 > orig(EFL_6)
D_EFL_4 > orig(EFL_11)
D_EFL_6 != orig(EFL_6)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 != orig(EFL_11)
===========================================================================
..jmp_far():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == D_EFL_4
SMM == orig(II)
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_6)
SMM == orig(EFL_8)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
D_EFL_11 one of { 1, 2 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(EIP)
EFL != orig(EFL)
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II < D_EFL_6
II < D_EFL_9
II <= D_EFL_11
II != D_CR0_0
II <= orig(EFL_2)
II <= orig(CR0_0)
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_6
A20 <= D_EFL_9
A20 <= D_EFL_11
A20 >= D_CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM <= EFL_2
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
SMM <= D_EFL_2
SMM < D_EFL_6
SMM < D_EFL_9
SMM < D_EFL_11
SMM <= D_CR0_0
SMM <= orig(EFL_2)
SMM <= orig(EFL_9)
SMM <= orig(EFL_11)
SMM <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(ES)
ES != orig(CS)
ES >= orig(FS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
FS <= orig(GS)
GS > LDT
GS > TR
GS != orig(CS)
GS <= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 <= D_EFL_11
EFL_2 >= orig(EFL_9)
EFL_6 <= D_EFL_2
EFL_6 < D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 >= orig(EFL_9)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 >= orig(EFL_11)
EFL_11 <= orig(CR0_0)
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= D_EFL_11
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_11)
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_11)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_6 >= orig(CR0_0)
D_EFL_9 >= D_CR0_0
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_9)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= D_CR0_0
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_9)
D_EFL_11 >= orig(EFL_11)
D_EFL_11 >= orig(CR0_0)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..jmp_far():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1, 2 }
D_CR0_0 one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
II <= D_CR0_0
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(EFL_11)
II <= orig(CR0_0)
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(D_SMM)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 >= orig(II)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_4 >= orig(EFL_4)
EFL_4 <= orig(D_SMM)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 >= orig(II)
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 <= orig(D_SMM)
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(D_SMM)
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_11)
D_EFL_4 >= orig(CR0_0)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..jmpl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_9
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
ES == SS
ES == DS
FS == GS
EFL_2 == CR0_0
(ADDR == 973763)  <==>  (A20 == EFL_4)
(ADDR == 973763)  <==>  (CCD one of { 27903, 28415 })
(ADDR == 973763)  <==>  (CCS one of { 1, 2 })
(ADDR == 973763)  <==>  (EAX == -1)
(ADDR == 973763)  <==>  (EAX == ECX)
(ADDR == 973763)  <==>  (EAX == EDX)
(ADDR == 973763)  <==>  (EFL == 151)
(ADDR == 973763)  <==>  (EFL_4 == 1)
(ADDR == 973763)  <==>  (EIP one of { 973733, 973737 })
(ADDR == 973763)  ==>  (A20 == EFL_2)
(ADDR == 973763)  ==>  (CR0 == 17)
(ADDR == 973763)  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" })
(ADDR == 973763)  ==>  (EBX == 0)
(ADDR == 973763)  ==>  (ECX == -1)
(ADDR == 973763)  ==>  (EDX == -1)
(ADDR == 973763)  ==>  (EFL_2 == 1)
(ADDR == 973763)  ==>  (EFL_6 == 0)
(ADDR == 973763)  ==>  (ES == FS)
(ADDR == 973763)  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(ADDR == 973763)  ==>  (FS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(ADDR == 973763)  ==>  (II == 0)
(ADDR == 973763)  ==>  (II == EFL_6)
(ADDR == 973763)  ==>  (II == HLT)
(ADDR == 973763)  ==>  (II == SMM)
(ADDR == 973763)  ==>  (SMM == 0)
(ADDR one of { 966292, 1036177, 1036254 })  <==>  (CCD one of { 0, 16, 17 })
(ADDR one of { 966292, 1036177, 1036254 })  <==>  (CCS one of { 0, 8, 68 })
(ADDR one of { 966292, 1036177, 1036254 })  <==>  (EAX one of { 0, 12288, 1003204 })
(ADDR one of { 966292, 1036177, 1036254 })  <==>  (EFL one of { 2, 6, 70 })
(ADDR one of { 966292, 1036177, 1036254 })  <==>  (EFL_4 == 0)
(ADDR one of { 966292, 1036177, 1036254 })  <==>  (EIP one of { 53196, 966280, 1036173 })
(ADDR one of { 966292, 1036177, 1036254 })  <==>  (HLT == EFL_4)
(ADDR one of { 966292, 1036177, 1036254 })  ==>  (CR0 one of { 16, 17 })
(ADDR one of { 966292, 1036177, 1036254 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" })
(ADDR one of { 966292, 1036177, 1036254 })  ==>  (EBX one of { 0, 11, 1003204 })
(ADDR one of { 966292, 1036177, 1036254 })  ==>  (ECX one of { -1, 16 })
(ADDR one of { 966292, 1036177, 1036254 })  ==>  (EDX one of { -1, 134217728 })
(ADDR one of { 966292, 1036177, 1036254 })  ==>  (EFL_2 one of { 0, 1 })
(ADDR one of { 966292, 1036177, 1036254 })  ==>  (EFL_6 one of { 0, 1 })
(ADDR one of { 966292, 1036177, 1036254 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "003000000000ffffffff008f9300" })
(ADDR one of { 966292, 1036177, 1036254 })  ==>  (II one of { 0, 1 })
(ADDR one of { 966292, 1036177, 1036254 })  ==>  (SMM one of { 0, 1 })
EBX one of { 0, 11, 1003204 }
ECX one of { -1, 16 }
EDX one of { -1, 134217728 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "003000000000ffffffff008f9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR > EIP
EAX % ECX == 0
EBX != ECX
EBX % ECX == 0
EBX != EDX
II <= A20
II >= SMM
II >= HLT
II <= EFL_2
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
SMM >= HLT
SMM <= EFL_2
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..jmpl():::ENTER;condition="EFL_4==0"
===========================================================================
..jmpl():::ENTER;condition="D_EFL_4==0"
EAX == ECX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 973763
EAX == -1
EBX == 0
EIP one of { 973733, 973737 }
EFL == 151
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 2 }
CCD one of { 27903, 28415 }
CC0 == 0
EFER == 0
===========================================================================
..jmpl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_4
HLT == EFL_8
HLT == EFL_9
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
ES == SS
ES == DS
FS == GS
EFL_2 == CR0_0
ADDR one of { 966292, 1036177, 1036254 }
EAX one of { 0, 12288, 1003204 }
EBX one of { 0, 11, 1003204 }
ECX one of { -1, 16 }
EDX one of { -1, 134217728 }
EIP one of { 53196, 966280, 1036173 }
EFL one of { 2, 6, 70 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
ES one of { "001000000000ffffffff00cf9300", "003000000000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8, 68 }
CCD one of { 0, 16, 17 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EAX % ECX == 0
EBX % ECX == 0
===========================================================================
..jmpl():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_4
HLT == EFL_8
HLT == EFL_9
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_9)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == SS
ES == DS
ES == FS
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(EFL_2)
CR0_0 == orig(CR0_0)
(EAX one of { 0, 12288, 1003204 })  <==>  (A20 == D_EFL_4)
(EAX one of { 0, 12288, 1003204 })  <==>  (CCD == orig(CCD))
(EAX one of { 0, 12288, 1003204 })  <==>  (CCD one of { 0, 16, 17 })
(EAX one of { 0, 12288, 1003204 })  <==>  (CCS one of { 0, 6, 8 })
(EAX one of { 0, 12288, 1003204 })  <==>  (D_EFL_2 == D_EFL_6)
(EAX one of { 0, 12288, 1003204 })  <==>  (D_EFL_4 == 1)
(EAX one of { 0, 12288, 1003204 })  <==>  (EAX == orig(EAX))
(EAX one of { 0, 12288, 1003204 })  <==>  (EFL one of { 6, 70 })
(EAX one of { 0, 12288, 1003204 })  <==>  (EIP one of { 53214, 966292, 1036175 })
(EAX one of { 0, 12288, 1003204 })  <==>  (HLT == orig(EFL_4))
(EAX one of { 0, 12288, 1003204 })  <==>  (orig(ADDR) one of { 966292, 1036177, 1036254 })
(EAX one of { 0, 12288, 1003204 })  <==>  (orig(CCD) one of { 0, 16, 17 })
(EAX one of { 0, 12288, 1003204 })  <==>  (orig(CCS) one of { 0, 8, 68 })
(EAX one of { 0, 12288, 1003204 })  <==>  (orig(EAX) one of { 0, 12288, 1003204 })
(EAX one of { 0, 12288, 1003204 })  <==>  (orig(EFL) one of { 2, 6, 70 })
(EAX one of { 0, 12288, 1003204 })  <==>  (orig(EFL_4) == 0)
(EAX one of { 0, 12288, 1003204 })  <==>  (orig(EIP) one of { 53196, 966280, 1036173 })
(EAX one of { 0, 12288, 1003204 })  ==>  (34 * EBX + 3410897 * ECX + 3410895 * orig(ECX) - 51163423 == 0)
(EAX one of { 0, 12288, 1003204 })  ==>  (A20 == EFL_2)
(EAX one of { 0, 12288, 1003204 })  ==>  (CR0 one of { 16, 17 })
(EAX one of { 0, 12288, 1003204 })  ==>  (CR0_0 one of { 0, 1 })
(EAX one of { 0, 12288, 1003204 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" })
(EAX one of { 0, 12288, 1003204 })  ==>  (D_EFL_2 one of { 1, 2 })
(EAX one of { 0, 12288, 1003204 })  ==>  (ECX one of { -1, 6, 16 })
(EAX one of { 0, 12288, 1003204 })  ==>  (EFL % orig(EFL) == 0)
(EAX one of { 0, 12288, 1003204 })  ==>  (EFL_2 == 1)
(EAX one of { 0, 12288, 1003204 })  ==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EAX one of { 0, 12288, 1003204 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EAX one of { 0, 12288, 1003204 })  ==>  (II one of { 0, 1 })
(EAX one of { 0, 12288, 1003204 })  ==>  (SMM one of { 0, 1 })
(EAX one of { 0, 12288, 1003204 })  ==>  (orig(EBX) one of { 0, 11, 1003204 })
(EAX one of { 0, 12288, 1003204 })  ==>  (orig(ECX) one of { -1, 16 })
(EAX one of { 0, 12288, 1003204 })  ==>  (orig(EDX) one of { -1, 134217728 })
(EAX one of { 0, 12288, 1003204 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EAX one of { 0, 12288, 1003204 })  ==>  (orig(ES) one of { "001000000000ffffffff00cf9300", "003000000000ffffffff008f9300" })
(EAX one of { 0, 12288, 1003204 })  ==>  (orig(II) one of { 0, 1 })
(EAX one of { 27904, 28671 })  <==>  (A20 == orig(EFL_4))
(EAX one of { 27904, 28671 })  <==>  (CCD one of { 1, 27904 })
(EAX one of { 27904, 28671 })  <==>  (CCS == 1)
(EAX one of { 27904, 28671 })  <==>  (D_EFL_4 == 0)
(EAX one of { 27904, 28671 })  <==>  (EBX == EDX)
(EAX one of { 27904, 28671 })  <==>  (ECX == orig(EAX))
(EAX one of { 27904, 28671 })  <==>  (ECX == orig(ECX))
(EAX one of { 27904, 28671 })  <==>  (EDX == 0)
(EAX one of { 27904, 28671 })  <==>  (EFL one of { 2, 71 })
(EAX one of { 27904, 28671 })  <==>  (EIP one of { 973751, 973756 })
(EAX one of { 27904, 28671 })  <==>  (orig(ADDR) == 973763)
(EAX one of { 27904, 28671 })  <==>  (orig(CCD) one of { 27903, 28415 })
(EAX one of { 27904, 28671 })  <==>  (orig(CCS) one of { 1, 2 })
(EAX one of { 27904, 28671 })  <==>  (orig(EAX) == -1)
(EAX one of { 27904, 28671 })  <==>  (orig(EFL) == 151)
(EAX one of { 27904, 28671 })  <==>  (orig(EFL_4) == 1)
(EAX one of { 27904, 28671 })  <==>  (orig(EIP) one of { 973733, 973737 })
(EAX one of { 27904, 28671 })  ==>  (A20 == CR0_0)
(EAX one of { 27904, 28671 })  ==>  (ADDR one of { 1036179, 1036200 })
(EAX one of { 27904, 28671 })  ==>  (CR0 == 17)
(EAX one of { 27904, 28671 })  ==>  (CR0_0 == 1)
(EAX one of { 27904, 28671 })  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" })
(EAX one of { 27904, 28671 })  ==>  (D_EFL_2 one of { 0, 1 })
(EAX one of { 27904, 28671 })  ==>  (EBX == 0)
(EAX one of { 27904, 28671 })  ==>  (EBX == orig(EBX))
(EAX one of { 27904, 28671 })  ==>  (ECX == -1)
(EAX one of { 27904, 28671 })  ==>  (ECX == orig(EDX))
(EAX one of { 27904, 28671 })  ==>  (EFL_2 == D_EFL_2)
(EAX one of { 27904, 28671 })  ==>  (EFL_2 == EFL_6)
(EAX one of { 27904, 28671 })  ==>  (EFL_2 one of { 0, 1 })
(EAX one of { 27904, 28671 })  ==>  (ES == GS)
(EAX one of { 27904, 28671 })  ==>  (ES == orig(ES))
(EAX one of { 27904, 28671 })  ==>  (ES == orig(FS))
(EAX one of { 27904, 28671 })  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EAX one of { 27904, 28671 })  ==>  (GS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EAX one of { 27904, 28671 })  ==>  (IDT == "000f5ebe00000000")
(EAX one of { 27904, 28671 })  ==>  (IDT == orig(IDT))
(EAX one of { 27904, 28671 })  ==>  (II == 0)
(EAX one of { 27904, 28671 })  ==>  (II == D_EFL_4)
(EAX one of { 27904, 28671 })  ==>  (II == HLT)
(EAX one of { 27904, 28671 })  ==>  (II == SMM)
(EAX one of { 27904, 28671 })  ==>  (II == orig(EFL_6))
(EAX one of { 27904, 28671 })  ==>  (II == orig(II))
(EAX one of { 27904, 28671 })  ==>  (SMM == 0)
(EAX one of { 27904, 28671 })  ==>  (orig(EBX) == 0)
(EAX one of { 27904, 28671 })  ==>  (orig(ECX) == -1)
(EAX one of { 27904, 28671 })  ==>  (orig(EDX) == -1)
(EAX one of { 27904, 28671 })  ==>  (orig(EFL_6) == 0)
(EAX one of { 27904, 28671 })  ==>  (orig(ES) one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EAX one of { 27904, 28671 })  ==>  (orig(FS) one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EAX one of { 27904, 28671 })  ==>  (orig(II) == 0)
EAX >= 0
ECX one of { -1, 6, 16 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX >= EBX
EAX != ECX
EAX != EDX
EAX >= orig(EAX)
EAX >= orig(EBX)
EAX != orig(ECX)
EAX % orig(ECX) == 0
EAX != orig(EDX)
EBX != ECX
EBX <= orig(EBX)
EBX % orig(ECX) == 0
ECX != EDX
ECX != orig(EBX)
EDX != orig(EAX)
EDX >= orig(ECX)
EDX != orig(EDX)
EIP <= orig(ADDR)
EIP > orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II != CR0_0
II <= D_EFL_2
II <= D_EFL_4
II < D_EFL_6
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
A20 >= D_EFL_4
A20 <= D_EFL_6
A20 >= orig(II)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= orig(II)
HLT <= EFL_2
HLT <= EFL_6
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT < D_EFL_6
HLT <= orig(II)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
ES != CS
ES >= GS
ES > LDT
ES > TR
ES <= orig(ES)
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(FS)
GS > LDT
GS > TR
GS <= orig(ES)
GS <= orig(FS)
LDT < TR
LDT < orig(ES)
LDT < orig(FS)
TR < orig(ES)
TR < orig(FS)
GDT != IDT
GDT < orig(IDT)
IDT <= orig(IDT)
CCS <= orig(CCS)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 >= D_EFL_4
EFL_2 <= D_EFL_6
EFL_2 >= orig(II)
EFL_2 >= orig(EFL_6)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
CR0_0 <= D_EFL_6
CR0_0 >= orig(II)
CR0_0 >= orig(EFL_4)
CR0_0 >= orig(EFL_6)
D_EFL_2 >= D_EFL_4
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_6)
D_EFL_4 <= D_EFL_6
D_EFL_4 >= orig(II)
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jmpl():::EXIT;condition="EFL_4==0"
===========================================================================
..jmpl():::EXIT;condition="D_EFL_4==0"
EBX == EDX
EBX == orig(EBX)
ECX == orig(EAX)
ECX == orig(ECX)
ECX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_4)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == D_EFL_2
ADDR one of { 1036179, 1036200 }
EAX one of { 27904, 28671 }
EBX == 0
ECX == -1
EIP one of { 973751, 973756 }
EFL one of { 2, 71 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 1
CCD one of { 1, 27904 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
===========================================================================
..jmpl():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_4
HLT == EFL_8
HLT == EFL_9
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_4)
HLT == orig(EFL_8)
HLT == orig(EFL_9)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == SS
ES == DS
ES == FS
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(EFL_2)
CR0_0 == orig(CR0_0)
D_EFL_2 == D_EFL_6
EAX one of { 0, 12288, 1003204 }
ECX one of { -1, 6, 16 }
EIP one of { 53214, 966292, 1036175 }
EFL one of { 6, 70 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 6, 8 }
CCD one of { 0, 16, 17 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
EAX % orig(ECX) == 0
EBX % orig(ECX) == 0
EFL % orig(EFL) == 0
34 * EBX + 3410897 * ECX + 3410895 * orig(ECX) - 51163423 == 0
===========================================================================
..jmpw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == FS
ES == GS
ADDR == 32103
EAX == 1
EBX == 28672
ECX == 254
EDX == 128
EIP == 32099
EFL == 582
CPL == 0
II == 0
A20 == 1
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
DS == "7000000700000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 64944
CC0 == 0
EFER == 0
===========================================================================
..jmpw():::ENTER;condition="EFL_4==0"
===========================================================================
..jmpw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == FS
ES == GS
ADDR == 32103
EAX == 1
EBX == 28672
ECX == 254
EDX == 128
EIP == 32099
EFL == 582
CPL == 0
II == 0
A20 == 1
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
DS == "7000000700000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 64944
CC0 == 0
EFER == 0
===========================================================================
..jmpw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
DS == orig(DS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 32768
EAX == 1
EBX == 28672
ECX == 0
EDX == 128
EIP == 32101
EFL == 582
CPL == 0
II == 0
A20 == 1
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
DS == "7000000700000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 64944
CC0 == 0
EFER == 0
===========================================================================
..jmpw():::EXIT;condition="EFL_4==0"
===========================================================================
..jmpw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
DS == orig(DS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 32768
EAX == 1
EBX == 28672
ECX == 0
EDX == 128
EIP == 32101
EFL == 582
CPL == 0
II == 0
A20 == 1
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
DS == "7000000700000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 64944
CC0 == 0
EFER == 0
===========================================================================
..jne():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..jne():::ENTER;condition="EFL_4==0"
===========================================================================
..jne():::ENTER;condition="not(EFL_4==0)"
II == SMM
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
GDT != IDT
===========================================================================
..jne():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..jne():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..jne():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(D_EFL_4 == 0)  <==>  (A20 > D_EFL_4)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < D_SMM)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  ==>  (A20 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_4 == 0)  ==>  (A20 == D_SMM)
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (A20 > EFL_11)
(D_EFL_4 == 0)  ==>  (A20 > EFL_4)
(D_EFL_4 == 0)  ==>  (A20 > SMM)
(D_EFL_4 == 0)  ==>  (A20 > orig(SMM))
(D_EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_SMM)
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (CR0_0 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (CS == orig(CS))
(D_EFL_4 == 0)  ==>  (DS == orig(DS))
(D_EFL_4 == 0)  ==>  (DS >= orig(FS))
(D_EFL_4 == 0)  ==>  (DS >= orig(SS))
(D_EFL_4 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(SMM))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_SMM)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(SMM))
(D_EFL_4 == 0)  ==>  (D_SMM == 1)
(D_EFL_4 == 0)  ==>  (D_SMM > orig(SMM))
(D_EFL_4 == 0)  ==>  (D_SMM >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_SMM >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_4 == 0)  ==>  (EFL_11 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_11 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_11 < D_SMM)
(D_EFL_4 == 0)  ==>  (EFL_11 < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_11 == 0)
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_2 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(SMM))
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_SMM)
(D_EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_6 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_6 >= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_6 >= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(SMM))
(D_EFL_4 == 0)  ==>  (EFL_9 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_9 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_9 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_9 == orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_9 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_9 >= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_9 >= orig(SMM))
(D_EFL_4 == 0)  ==>  (EIP != orig(EIP))
(D_EFL_4 == 0)  ==>  (EIP < orig(ADDR))
(D_EFL_4 == 0)  ==>  (ES == orig(ES))
(D_EFL_4 == 0)  ==>  (ES >= orig(FS))
(D_EFL_4 == 0)  ==>  (FS <= orig(GS))
(D_EFL_4 == 0)  ==>  (FS == orig(FS))
(D_EFL_4 == 0)  ==>  (GDT < IDT)
(D_EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(D_EFL_4 == 0)  ==>  (GS == orig(GS))
(D_EFL_4 == 0)  ==>  (GS >= orig(FS))
(D_EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_4 == 0)  ==>  (II < D_EFL_6)
(D_EFL_4 == 0)  ==>  (II < D_SMM)
(D_EFL_4 == 0)  ==>  (II < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (II == EFL_11)
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == SMM)
(D_EFL_4 == 0)  ==>  (II == orig(SMM))
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_11)
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_6)
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_9)
(D_EFL_4 == 0)  ==>  (SMM < D_SMM)
(D_EFL_4 == 0)  ==>  (SMM < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (SMM <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (SMM <= EFL_2)
(D_EFL_4 == 0)  ==>  (SMM <= EFL_6)
(D_EFL_4 == 0)  ==>  (SMM <= EFL_9)
(D_EFL_4 == 0)  ==>  (SMM <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SMM <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (SMM == 0)
(D_EFL_4 == 0)  ==>  (SS == orig(SS))
(D_EFL_4 == 0)  ==>  (SS >= orig(FS))
(D_EFL_4 == 0)  ==>  (orig(EFL_2) <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(FS) <= orig(GS))
(D_EFL_4 == 0)  ==>  (orig(SMM) < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(SMM) <= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (orig(SMM) <= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(SMM) == 0)
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= D_SMM)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0 one of { 16, 17, 1610612752 })
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 one of { 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_6))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_9))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_9 one of { 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_SMM one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(D_EFL_4 one of { 1, 2 })  ==>  (SMM one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(SMM) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 < D_EFL_9)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(SMM))
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (A20 == D_EFL_11)
(EFL_4 == 0)  ==>  (A20 > EFL_11)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (D_EFL_11 == 1)
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_11)
(EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_9)
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_9))
(EFL_4 == 0)  ==>  (D_EFL_9 >= D_EFL_11)
(EFL_4 == 0)  ==>  (D_EFL_9 one of { 1, 2 })
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 < D_EFL_9)
(EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_11 <= orig(EFL_9))
(EFL_4 == 0)  ==>  (EFL_11 <= orig(SMM))
(EFL_4 == 0)  ==>  (EFL_11 == 0)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 < D_EFL_11)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_4 == 0)  ==>  (EFL_6 >= EFL_11)
(EFL_4 == 0)  ==>  (EFL_9 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_9 >= EFL_11)
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (II == EFL_11)
(EFL_4 == 0)  ==>  (SMM >= EFL_11)
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(SMM) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > orig(SMM))
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_EFL_9)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (A20 > orig(SMM))
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (CR0_0 <= D_EFL_4)
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (CS == orig(CS))
(EFL_4 == 1)  ==>  (DS == orig(DS))
(EFL_4 == 1)  ==>  (DS >= orig(FS))
(EFL_4 == 1)  ==>  (DS >= orig(SS))
(EFL_4 == 1)  ==>  (D_EFL_11 > orig(SMM))
(EFL_4 == 1)  ==>  (D_EFL_11 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(SMM))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(SMM))
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_SMM)
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_6 >= orig(SMM))
(EFL_4 == 1)  ==>  (D_EFL_9 <= D_EFL_11)
(EFL_4 == 1)  ==>  (D_EFL_9 == 1)
(EFL_4 == 1)  ==>  (D_EFL_9 > orig(SMM))
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (D_SMM > orig(SMM))
(EFL_4 == 1)  ==>  (D_SMM >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_SMM >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_11 >= orig(SMM))
(EFL_4 == 1)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= orig(SMM))
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 >= orig(SMM))
(EFL_4 == 1)  ==>  (EFL_9 <= D_EFL_2)
(EFL_4 == 1)  ==>  (EFL_9 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_9 == orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_9 >= orig(SMM))
(EFL_4 == 1)  ==>  (ES >= orig(FS))
(EFL_4 == 1)  ==>  (FS == orig(FS))
(EFL_4 == 1)  ==>  (GDT != IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (GS >= orig(FS))
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II < D_EFL_4)
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (II == orig(SMM))
(EFL_4 == 1)  ==>  (SMM < D_EFL_11)
(EFL_4 == 1)  ==>  (SMM < D_EFL_4)
(EFL_4 == 1)  ==>  (SMM < D_EFL_9)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM <= D_EFL_2)
(EFL_4 == 1)  ==>  (SMM <= D_EFL_6)
(EFL_4 == 1)  ==>  (SMM <= EFL_11)
(EFL_4 == 1)  ==>  (SMM <= EFL_2)
(EFL_4 == 1)  ==>  (SMM <= EFL_6)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_4))
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_6))
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_9))
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS == orig(SS))
(EFL_4 == 1)  ==>  (SS >= orig(FS))
(EFL_4 == 1)  ==>  (orig(SMM) <= orig(EFL_4))
(EFL_4 == 1)  ==>  (orig(SMM) <= orig(EFL_6))
(EFL_4 == 1)  ==>  (orig(SMM) <= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(SMM) == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 1, 2 }
D_EFL_11 one of { 1, 2 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II < D_EFL_9
II < D_EFL_11
II <= D_SMM
II <= orig(SMM)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_9
A20 <= D_EFL_11
A20 >= D_SMM
A20 >= orig(SMM)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
SMM <= CR0_0
SMM <= D_EFL_4
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_SMM
SMM <= orig(SMM)
SMM <= orig(EFL_2)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_2 <= D_EFL_11
EFL_2 <= D_SMM
EFL_4 >= EFL_11
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_EFL_11
EFL_4 <= D_SMM
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_6 <= D_SMM
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 <= D_SMM
EFL_9 >= orig(EFL_9)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 < D_EFL_11
EFL_11 <= D_SMM
EFL_11 <= orig(EFL_4)
CR0_0 <= D_EFL_9
CR0_0 <= D_EFL_11
CR0_0 >= orig(SMM)
D_EFL_2 % D_EFL_9 == 0
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= orig(SMM)
D_EFL_6 >= orig(EFL_4)
D_EFL_9 >= D_SMM
D_EFL_9 >= orig(SMM)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_9)
D_EFL_11 >= D_SMM
D_EFL_11 >= orig(SMM)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_SMM >= orig(EFL_4)
D_SMM >= orig(EFL_9)
===========================================================================
..jne():::EXIT;condition="EFL_4==0"
II == EFL_4
II == EFL_11
A20 == D_EFL_11
D_EFL_4 one of { 0, 1 }
A20 >= D_EFL_4
EFL_9 <= D_EFL_6
D_EFL_4 <= D_EFL_9
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
===========================================================================
..jne():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == orig(SMM)
A20 == EFL_4
A20 == D_EFL_9
A20 == D_SMM
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
EFL_9 == orig(EFL_9)
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
D_EFL_4 one of { 1, 2 }
II < D_EFL_4
A20 <= D_EFL_4
GDT != IDT
EFL_2 <= D_EFL_4
EFL_6 <= CR0_0
EFL_6 < D_EFL_4
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
CR0_0 <= D_EFL_4
D_EFL_4 >= D_EFL_6
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 > orig(EFL_6)
D_EFL_6 != orig(EFL_6)
===========================================================================
..jne():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP < orig(ADDR)
EIP != orig(EIP)
EFL != orig(EFL)
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_6)
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
CR0_0 <= D_EFL_6
D_EFL_2 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_6)
===========================================================================
..jne():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 1, 2 }
D_EFL_11 one of { 1, 2 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II < D_EFL_9
II < D_EFL_11
II <= D_SMM
II <= orig(SMM)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_4
A20 <= D_EFL_9
A20 <= D_EFL_11
A20 >= D_SMM
A20 >= orig(SMM)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
SMM <= CR0_0
SMM <= D_EFL_4
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_SMM
SMM <= orig(SMM)
SMM <= orig(EFL_2)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
FS <= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_9
EFL_2 <= D_EFL_11
EFL_2 <= D_SMM
EFL_4 >= EFL_11
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_EFL_11
EFL_4 <= D_SMM
EFL_4 >= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_6 <= D_SMM
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_9 <= D_SMM
EFL_9 >= orig(EFL_9)
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 < D_EFL_11
EFL_11 <= D_SMM
EFL_11 <= orig(EFL_4)
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_9
CR0_0 <= D_EFL_11
CR0_0 >= orig(SMM)
D_EFL_2 % D_EFL_9 == 0
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= D_SMM
D_EFL_4 >= orig(SMM)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_4)
D_EFL_9 >= D_SMM
D_EFL_9 >= orig(SMM)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_9)
D_EFL_11 >= D_SMM
D_EFL_11 >= orig(SMM)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_SMM >= orig(EFL_4)
D_SMM >= orig(EFL_9)
===========================================================================
..jns():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..jns():::ENTER;condition="EFL_4==0"
ES == SS
ES == DS
EAX one of { -1, 0, 4294967295L }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
===========================================================================
..jns():::ENTER;condition="not(EFL_4==0)"
A20 == EFL_2
A20 == EFL_6
SS == FS
SS == GS
ADDR one of { 797965, 805036, 133900859 }
EAX one of { -1, 22372 }
EBX one of { -1, 0, 27932 }
ECX one of { -1, 0 }
EDX one of { -1, 0 }
EIP one of { 11520, 18536, 133885467 }
EFL == 70
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCS one of { 0, 100, 145 }
CCD one of { 0, 27904 }
===========================================================================
..jns():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..jns():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 == D_EFL_4)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (D_EFL_4 == 1)
(EFL_4 == 0)  <==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CCS <= orig(CCS))
(EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EBX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES == SS)
(EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_4 == 0)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 0)  ==>  (orig(EAX) one of { -1, 0, 4294967295L })
(EFL_4 == 0)  ==>  (orig(EFL) >= 2)
(EFL_4 == 0)  ==>  (orig(EFL_2) one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (D_EFL_4 == 2)
(EFL_4 == 1)  ==>  (A20 == orig(EFL_2))
(EFL_4 == 1)  ==>  (A20 == orig(EFL_6))
(EFL_4 == 1)  ==>  (ADDR one of { 797978, 805041, 133900861 })
(EFL_4 == 1)  ==>  (CCD one of { 27892, 27936, 4294967292L })
(EFL_4 == 1)  ==>  (CCS one of { 4, 7, 12 })
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (D_EFL_2 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_6 == 0)
(EFL_4 == 1)  ==>  (EAX one of { -1, 3, 4294967295L })
(EFL_4 == 1)  ==>  (EBX one of { 0, 27936, 28014 })
(EFL_4 == 1)  ==>  (ECX == EDX)
(EFL_4 == 1)  ==>  (ECX == orig(ECX))
(EFL_4 == 1)  ==>  (ECX one of { -1, 0 })
(EFL_4 == 1)  ==>  (EDX one of { -1, 0 })
(EFL_4 == 1)  ==>  (EFL one of { 18, 151 })
(EFL_4 == 1)  ==>  (EFL_2 == D_EFL_2)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EIP one of { 11530, 18557, 133900849 })
(EFL_4 == 1)  ==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (II == D_EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (orig(ADDR) one of { 797965, 805036, 133900859 })
(EFL_4 == 1)  ==>  (orig(CCD) one of { 0, 27904 })
(EFL_4 == 1)  ==>  (orig(CCS) one of { 0, 100, 145 })
(EFL_4 == 1)  ==>  (orig(EAX) one of { -1, 22372 })
(EFL_4 == 1)  ==>  (orig(EBX) one of { -1, 0, 27932 })
(EFL_4 == 1)  ==>  (orig(ECX) one of { -1, 0 })
(EFL_4 == 1)  ==>  (orig(EDX) one of { -1, 0 })
(EFL_4 == 1)  ==>  (orig(EFL) == 70)
(EFL_4 == 1)  ==>  (orig(EFL_2) == 1)
(EFL_4 == 1)  ==>  (orig(EFL_6) == 1)
(EFL_4 == 1)  ==>  (orig(EIP) one of { 11520, 18536, 133885467 })
EAX >= -1
EBX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != EBX
EBX != ECX
ECX != orig(EBX)
EIP < orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_4 < D_EFL_4
EFL_4 <= orig(EFL_2)
EFL_4 <= orig(EFL_6)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
CR0_0 <= D_EFL_4
D_EFL_6 % D_EFL_4 == 0
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_6)
===========================================================================
..jns():::EXIT;condition="EFL_4==0"
II == EFL_4
A20 == D_EFL_4
ES == SS
ES == DS
ES == orig(SS)
ES == orig(DS)
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
CCS <= orig(CCS)
EFL_2 <= D_EFL_6
===========================================================================
..jns():::EXIT;condition="not(EFL_4==0)"
ECX == EDX
ECX == orig(ECX)
II == EFL_6
II == D_EFL_6
A20 == EFL_4
A20 == orig(EFL_2)
A20 == orig(EFL_6)
SS == FS
SS == GS
SS == orig(FS)
SS == orig(GS)
EFL_2 == D_EFL_2
ADDR one of { 797978, 805041, 133900861 }
EAX one of { -1, 3, 4294967295L }
EBX one of { 0, 27936, 28014 }
ECX one of { -1, 0 }
EIP one of { 11530, 18557, 133900849 }
EFL one of { 18, 151 }
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCS one of { 4, 7, 12 }
CCD one of { 27892, 27936, 4294967292L }
D_EFL_4 == 2
===========================================================================
..jns():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != EBX
EBX != ECX
ECX != orig(EBX)
EIP < orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_4 < D_EFL_4
EFL_4 <= orig(EFL_2)
EFL_4 <= orig(EFL_6)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
CR0_0 <= D_EFL_4
D_EFL_6 % D_EFL_4 == 0
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_6)
===========================================================================
..js():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
EFL_6 >= EFL_9
===========================================================================
..js():::ENTER;condition="EFL_4==0"
EFL_2 >= EFL_4
===========================================================================
..js():::ENTER;condition="not(EFL_4==0)"
II == EFL_9
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
EAX one of { -1, 133866224, 133870704 }
EDX >= 0
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
EAX != ECX
EAX != EDX
ES > CS
GDT < IDT
===========================================================================
..js():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 133886200, 133888541 }
EAX == 8
EBX one of { 0, 28228 }
ECX == 2147485696L
EDX == 3324
EIP one of { 133886683, 133888806 }
EFL == 151
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4294967293L
CCD == 2147516552L
CC0 == 0
EFER == 0
===========================================================================
..js():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
EFL_6 >= EFL_9
===========================================================================
..js():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  ==>  (A20 == CR0_0)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_6)
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (ADDR one of { 133886690, 133888817 })
(D_EFL_4 == 0)  ==>  (CCD == 8)
(D_EFL_4 == 0)  ==>  (CCS == 4294967293L)
(D_EFL_4 == 0)  ==>  (CCS == orig(CCS))
(D_EFL_4 == 0)  ==>  (CR0 == 17)
(D_EFL_4 == 0)  ==>  (CR0_0 == 1)
(D_EFL_4 == 0)  ==>  (CS == "000800000000ffffffff00cf9b00")
(D_EFL_4 == 0)  ==>  (DS == "001000000000ffffffff00cf9300")
(D_EFL_4 == 0)  ==>  (D_EFL_2 == 0)
(D_EFL_4 == 0)  ==>  (D_EFL_6 == 1)
(D_EFL_4 == 0)  ==>  (EAX == 8)
(D_EFL_4 == 0)  ==>  (EAX == orig(EAX))
(D_EFL_4 == 0)  ==>  (EBX one of { -1, 28228 })
(D_EFL_4 == 0)  ==>  (ECX == 2147485696L)
(D_EFL_4 == 0)  ==>  (ECX == orig(ECX))
(D_EFL_4 == 0)  ==>  (EDX == 3324)
(D_EFL_4 == 0)  ==>  (EDX == orig(EDX))
(D_EFL_4 == 0)  ==>  (EFL == 2)
(D_EFL_4 == 0)  ==>  (EFL_2 == 0)
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_6 == 0)
(D_EFL_4 == 0)  ==>  (EFL_9 == 0)
(D_EFL_4 == 0)  ==>  (EIP one of { 133886206, 133888547 })
(D_EFL_4 == 0)  ==>  (ES == "001000000000ffffffff00cf9300")
(D_EFL_4 == 0)  ==>  (ES == DS)
(D_EFL_4 == 0)  ==>  (ES == FS)
(D_EFL_4 == 0)  ==>  (ES == GS)
(D_EFL_4 == 0)  ==>  (ES == SS)
(D_EFL_4 == 0)  ==>  (ES == orig(ES))
(D_EFL_4 == 0)  ==>  (FS == "001000000000ffffffff00cf9300")
(D_EFL_4 == 0)  ==>  (GDT == "000f5e8000000037")
(D_EFL_4 == 0)  ==>  (GDT == orig(GDT))
(D_EFL_4 == 0)  ==>  (GS == "001000000000ffffffff00cf9300")
(D_EFL_4 == 0)  ==>  (IDT == "000f5ebe00000000")
(D_EFL_4 == 0)  ==>  (II == D_EFL_2)
(D_EFL_4 == 0)  ==>  (II == EFL_2)
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == EFL_6)
(D_EFL_4 == 0)  ==>  (II == EFL_9)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SS == "001000000000ffffffff00cf9300")
(D_EFL_4 == 0)  ==>  (orig(ADDR) one of { 133886200, 133888541 })
(D_EFL_4 == 0)  ==>  (orig(CCD) == 2147516552L)
(D_EFL_4 == 0)  ==>  (orig(CCS) == 4294967293L)
(D_EFL_4 == 0)  ==>  (orig(EAX) == 8)
(D_EFL_4 == 0)  ==>  (orig(EBX) one of { 0, 28228 })
(D_EFL_4 == 0)  ==>  (orig(ECX) == 2147485696L)
(D_EFL_4 == 0)  ==>  (orig(EDX) == 3324)
(D_EFL_4 == 0)  ==>  (orig(EFL) == 151)
(D_EFL_4 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(EIP) one of { 133886683, 133888806 })
(D_EFL_4 == 0)  ==>  (orig(ES) == "001000000000ffffffff00cf9300")
(D_EFL_4 == 0)  ==>  (orig(GDT) == "000f5e8000000037")
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0 one of { 16, 17 })
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (EAX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (ECX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(D_EFL_4 one of { 1, 2 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EAX) >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EBX) >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(ECX) >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EDX) >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(GDT) one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EBX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (orig(EDX) >= -1)
(EFL_4 == 0)  ==>  (orig(EFL) >= 2)
(EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_4))
(EFL_4 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_4)
(EFL_4 == 1)  ==>  (A20 == CR0_0)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 >= D_EFL_2)
(EFL_4 == 1)  ==>  (A20 >= D_EFL_6)
(EFL_4 == 1)  ==>  (CR0 == 17)
(EFL_4 == 1)  ==>  (CR0_0 <= D_EFL_4)
(EFL_4 == 1)  ==>  (CR0_0 == 1)
(EFL_4 == 1)  ==>  (CR0_0 >= D_EFL_2)
(EFL_4 == 1)  ==>  (CR0_0 >= D_EFL_6)
(EFL_4 == 1)  ==>  (CR0_0 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (CR0_0 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (CS < DS)
(EFL_4 == 1)  ==>  (CS < FS)
(EFL_4 == 1)  ==>  (CS < GS)
(EFL_4 == 1)  ==>  (CS < SS)
(EFL_4 == 1)  ==>  (CS < orig(ES))
(EFL_4 == 1)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL_4 == 1)  ==>  (DS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (D_EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_2 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_4 == 1)  ==>  (EAX != EBX)
(EFL_4 == 1)  ==>  (EAX != EDX)
(EFL_4 == 1)  ==>  (EAX != orig(EDX))
(EFL_4 == 1)  ==>  (EBX != ECX)
(EFL_4 == 1)  ==>  (EBX != orig(EAX))
(EFL_4 == 1)  ==>  (EBX >= 0)
(EFL_4 == 1)  ==>  (ECX != EDX)
(EFL_4 == 1)  ==>  (ECX != orig(EAX))
(EFL_4 == 1)  ==>  (ECX != orig(EDX))
(EFL_4 == 1)  ==>  (EDX != orig(EAX))
(EFL_4 == 1)  ==>  (EDX != orig(EBX))
(EFL_4 == 1)  ==>  (EDX one of { 0, 3324, 28228 })
(EFL_4 == 1)  ==>  (EFL_2 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_2)
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 < CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 < CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (EIP < orig(ADDR))
(EFL_4 == 1)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (ES == DS)
(EFL_4 == 1)  ==>  (ES == FS)
(EFL_4 == 1)  ==>  (ES == GS)
(EFL_4 == 1)  ==>  (ES == SS)
(EFL_4 == 1)  ==>  (ES == orig(ES))
(EFL_4 == 1)  ==>  (ES > CS)
(EFL_4 == 1)  ==>  (FS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (GDT == "000f5e8000000037")
(EFL_4 == 1)  ==>  (GDT == orig(GDT))
(EFL_4 == 1)  ==>  (GS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (IDT == "000f5ebe00000000")
(EFL_4 == 1)  ==>  (IDT > orig(GDT))
(EFL_4 == 1)  ==>  (II < CR0_0)
(EFL_4 == 1)  ==>  (II < D_EFL_4)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (orig(EAX) != orig(ECX))
(EFL_4 == 1)  ==>  (orig(EAX) != orig(EDX))
(EFL_4 == 1)  ==>  (orig(EAX) one of { -1, 133866224, 133870704 })
(EFL_4 == 1)  ==>  (orig(EDX) >= 0)
(EFL_4 == 1)  ==>  (orig(ES) == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (orig(GDT) == "000f5e8000000037")
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
ES <= orig(ES)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
GS > LDT
GS > TR
GS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT < IDT
GDT <= orig(GDT)
IDT != orig(GDT)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_4 <= CR0_0
EFL_4 <= D_EFL_4
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_6)
CR0_0 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..js():::EXIT;condition="EFL_4==0"
II == EFL_4
D_EFL_4 one of { 0, 1 }
A20 >= D_EFL_4
EFL_2 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
===========================================================================
..js():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_9
II == orig(EFL_9)
A20 == EFL_4
A20 == CR0_0
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
GDT == orig(GDT)
EBX >= 0
EDX one of { 0, 3324, 28228 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
D_EFL_2 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
EAX != EBX
EAX != EDX
EAX != orig(EDX)
EBX != ECX
EBX != orig(EAX)
ECX != EDX
ECX != orig(EAX)
ECX != orig(EDX)
EDX != orig(EAX)
EDX != orig(EBX)
EIP < orig(ADDR)
II < D_EFL_4
A20 >= D_EFL_2
A20 <= D_EFL_4
A20 >= D_EFL_6
ES > CS
EFL_2 <= orig(EFL_2)
D_EFL_2 <= D_EFL_4
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= D_EFL_6
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 > orig(EFL_6)
D_EFL_6 != orig(EFL_6)
===========================================================================
..js():::EXIT;condition="D_EFL_4==0"
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_2
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_4)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 133886690, 133888817 }
EAX == 8
EBX one of { -1, 28228 }
ECX == 2147485696L
EDX == 3324
EIP one of { 133886206, 133888547 }
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4294967293L
CCD == 8
CC0 == 0
EFER == 0
===========================================================================
..js():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
ES <= orig(ES)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
GS > LDT
GS > TR
GS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT < IDT
GDT <= orig(GDT)
IDT != orig(GDT)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_4 <= CR0_0
EFL_4 <= D_EFL_4
EFL_4 >= orig(EFL_4)
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_6)
CR0_0 <= D_EFL_4
CR0_0 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..lcallw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
ADDR one of { 801804, 826052, 826088 }
EAX one of { -1, 0, 22460 }
EBX == -1
ECX one of { -1, 0 }
EDX one of { 0, 1026 }
EIP one of { 425, 724, 11795 }
EFL one of { 131, 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300", "f5a3000f5a30ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 129 }
CCD one of { 0, 1, 22460 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..lcallw():::ENTER;condition="EFL_4==0"
===========================================================================
..lcallw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
ADDR one of { 801804, 826052, 826088 }
EAX one of { -1, 0, 22460 }
EBX == -1
ECX one of { -1, 0 }
EDX one of { 0, 1026 }
EIP one of { 425, 724, 11795 }
EFL one of { 131, 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300", "f5a3000f5a30ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 129 }
CCD one of { 0, 1, 22460 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..lcallw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
SS == GS
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == D_EFL_9
EFL_2 == D_SMM
CR0_0 == orig(EFL_9)
D_EFL_2 == D_EFL_6
ADDR one of { 1036512, 133946632, 133946939 }
EAX one of { 181, 805334284 }
EBX one of { -1, 1013876, 4026585312L }
ECX one of { -1, 0, 4660 }
EDX one of { 53472, 56320 }
EIP one of { 15343, 1013876 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00c09b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 129 }
CCD one of { 0, 22272 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_CR0_0 one of { 1, 2 }
===========================================================================
..lcallw():::EXIT;condition="EFL_4==0"
===========================================================================
..lcallw():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
SS == GS
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == D_EFL_9
EFL_2 == D_SMM
CR0_0 == orig(EFL_9)
D_EFL_2 == D_EFL_6
ADDR one of { 1036512, 133946632, 133946939 }
EAX one of { 181, 805334284 }
EBX one of { -1, 1013876, 4026585312L }
ECX one of { -1, 0, 4660 }
EDX one of { 53472, 56320 }
EIP one of { 15343, 1013876 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00c09b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00c09300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 129 }
CCD one of { 0, 22272 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_CR0_0 one of { 1, 2 }
===========================================================================
..leal():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (A20 > EFL_11)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 == 0)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 >= EFL_11)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (II == EFL_11)
(EFL_4 == 0)  ==>  (SMM >= EFL_11)
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 1)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 1)  ==>  (EFL_2 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f564000f56400000ffff00009300" })
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_11)
(EFL_4 == 1)  ==>  (SMM <= EFL_2)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..leal():::ENTER;condition="EFL_4==0"
II == EFL_4
II == EFL_11
===========================================================================
..leal():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
A20 == EFL_4
FS == GS
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f564000f56400000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
ES >= SS
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..leal():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..leal():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (A20 > EFL_11)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 == 0)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 >= EFL_11)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (II == EFL_11)
(EFL_4 == 0)  ==>  (SMM >= EFL_11)
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 1)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 1)  ==>  (EFL_2 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f564000f56400000ffff00009300" })
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_11)
(EFL_4 == 1)  ==>  (SMM <= EFL_2)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..leal():::EXIT;condition="EFL_4==0"
II == EFL_4
II == EFL_11
II == orig(EFL_4)
II == orig(EFL_11)
===========================================================================
..leal():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
II == orig(SMM)
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
FS == GS
FS == orig(GS)
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "f564000f56400000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
ES >= SS
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..leal():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_4 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..leaw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EDX == 0)  <==>  (A20 == EFL_4)
(EDX == 0)  <==>  (CCD == 4294967292L)
(EDX == 0)  <==>  (ECX == EDX)
(EDX == 0)  <==>  (EFL == 151)
(EDX == 0)  <==>  (EFL_4 == 1)
(EDX == 0)  ==>  (A20 == EFL_2)
(EDX == 0)  ==>  (ADDR == 805041)
(EDX == 0)  ==>  (CCS == 7)
(EDX == 0)  ==>  (CS == "c000000c0000ffffffff008f9b00")
(EDX == 0)  ==>  (EAX == 3)
(EDX == 0)  ==>  (EBX == 28014)
(EDX == 0)  ==>  (ECX == 0)
(EDX == 0)  ==>  (EFL_2 == 1)
(EDX == 0)  ==>  (EFL_6 == 0)
(EDX == 0)  ==>  (EIP == 18557)
(EDX == 0)  ==>  (ES == "000000000000ffffffff008f9300")
(EDX == 0)  ==>  (ES == FS)
(EDX == 0)  ==>  (ES == SS)
(EDX == 0)  ==>  (FS == "000000000000ffffffff008f9300")
(EDX == 0)  ==>  (GDT == "0000000000000000")
(EDX == 0)  ==>  (II == EFL_6)
(EDX == 0)  ==>  (SS == "000000000000ffffffff008f9300")
ECX >= 0
CPL == 0
II == 0
A20 == 1
CS one of { "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR > EIP
EAX != ECX
EAX != EDX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES < CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS > FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..leaw():::ENTER;condition="EFL_4==0"
II == EFL_4
ECX != EDX
===========================================================================
..leaw():::ENTER;condition="not(EFL_4==0)"
ECX == EDX
II == EFL_6
A20 == EFL_2
A20 == EFL_4
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 805041
EAX == 3
EBX == 28014
ECX == 0
EIP == 18557
EFL == 151
ES == "000000000000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
GDT == "0000000000000000"
CCS == 7
CCD == 4294967292L
===========================================================================
..leaw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
ECX >= 0
CPL == 0
II == 0
A20 == 1
CS one of { "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR > EIP
EAX != ECX
EAX != EDX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES < CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS > FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..leaw():::EXIT
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
(EDX == 0)  <==>  (A20 == EFL_4)
(EDX == 0)  <==>  (CCD == 4294967292L)
(EDX == 0)  <==>  (ECX == EDX)
(EDX == 0)  <==>  (EFL == 151)
(EDX == 0)  <==>  (EFL_4 == 1)
(EDX == 0)  ==>  (A20 == EFL_2)
(EDX == 0)  ==>  (ADDR == 805044)
(EDX == 0)  ==>  (CCS == 7)
(EDX == 0)  ==>  (CS == "c000000c0000ffffffff008f9b00")
(EDX == 0)  ==>  (EAX == 3)
(EDX == 0)  ==>  (EBX == -1)
(EDX == 0)  ==>  (ECX == 0)
(EDX == 0)  ==>  (EFL_2 == 1)
(EDX == 0)  ==>  (EFL_6 == 0)
(EDX == 0)  ==>  (EIP == 18557)
(EDX == 0)  ==>  (ES == "000000000000ffffffff008f9300")
(EDX == 0)  ==>  (ES == FS)
(EDX == 0)  ==>  (ES == SS)
(EDX == 0)  ==>  (FS == "000000000000ffffffff008f9300")
(EDX == 0)  ==>  (GDT == "0000000000000000")
(EDX == 0)  ==>  (II == EFL_6)
(EDX == 0)  ==>  (SS == "000000000000ffffffff008f9300")
(EDX == 0)  ==>  (orig(ADDR) == 805041)
(EDX == 0)  ==>  (orig(EBX) == 28014)
EBX one of { -1, 0 }
ECX >= 0
CPL == 0
II == 0
A20 == 1
CS one of { "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX >= EBX
EAX != ECX
EAX != EDX
EBX <= ECX
EBX <= EDX
EBX <= orig(EBX)
EDX != orig(EBX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES < CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS > FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..leaw():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
ECX != EDX
===========================================================================
..leaw():::EXIT;condition="not(EFL_4==0)"
ECX == EDX
ECX == orig(EDX)
II == EFL_6
II == orig(EFL_6)
A20 == EFL_2
A20 == EFL_4
A20 == orig(EFL_2)
A20 == orig(EFL_4)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR == 805044
EAX == 3
EBX == -1
ECX == 0
EIP == 18557
EFL == 151
ES == "000000000000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
GDT == "0000000000000000"
CCS == 7
CCD == 4294967292L
===========================================================================
..leaw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EBX one of { -1, 0 }
ECX >= 0
CPL == 0
II == 0
A20 == 1
CS one of { "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX >= EBX
EAX != ECX
EAX != EDX
EBX <= ECX
EBX <= EDX
EBX <= orig(EBX)
EDX != orig(EBX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
ES < CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS > FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
===========================================================================
..lgdtl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_6 == EFL_9
(ADDR == 1011147)  <==>  (A20 == EFL_4)
(ADDR == 1011147)  <==>  (CCD == 33535)
(ADDR == 1011147)  <==>  (CCS == 2)
(ADDR == 1011147)  <==>  (CS == "f000000f0000ffffffff008f9b00")
(ADDR == 1011147)  <==>  (EAX == -1)
(ADDR == 1011147)  <==>  (EBX == 56320)
(ADDR == 1011147)  <==>  (ECX == 33537)
(ADDR == 1011147)  <==>  (EDX == 0)
(ADDR == 1011147)  <==>  (EFL == 151)
(ADDR == 1011147)  <==>  (EFL_4 == 1)
(ADDR == 1011147)  <==>  (EFL_6 == 0)
(ADDR == 1011147)  <==>  (EIP == 28054)
(ADDR == 1011147)  <==>  (ES == "dc00000dc000ffffffff008f9300")
(ADDR == 1011147)  <==>  (GDT == "000f5e8000000037")
(ADDR == 1011147)  <==>  (II == EFL_6)
(ADDR == 1011147)  <==>  (SS == "000000000000ffffffff008f9300")
(ADDR one of { 33655, 33663 })  <==>  (A20 == EFL_6)
(ADDR one of { 33655, 33663 })  <==>  (CCD == 64928)
(ADDR one of { 33655, 33663 })  <==>  (CCS == 68)
(ADDR one of { 33655, 33663 })  <==>  (CS == "0000000000000000ffff00009b00")
(ADDR one of { 33655, 33663 })  <==>  (EAX == 0)
(ADDR one of { 33655, 33663 })  <==>  (EAX == ECX)
(ADDR one of { 33655, 33663 })  <==>  (EBX == 1)
(ADDR one of { 33655, 33663 })  <==>  (ECX == 0)
(ADDR one of { 33655, 33663 })  <==>  (EDX == 128)
(ADDR one of { 33655, 33663 })  <==>  (EFL == 582)
(ADDR one of { 33655, 33663 })  <==>  (EFL_4 == 0)
(ADDR one of { 33655, 33663 })  <==>  (EFL_6 == 1)
(ADDR one of { 33655, 33663 })  <==>  (EIP == 33515)
(ADDR one of { 33655, 33663 })  <==>  (ES == "0000000000000000ffff00009300")
(ADDR one of { 33655, 33663 })  <==>  (ES == SS)
(ADDR one of { 33655, 33663 })  <==>  (GDT == "0000000000000000")
(ADDR one of { 33655, 33663 })  <==>  (II == EFL_4)
(ADDR one of { 33655, 33663 })  <==>  (SS == "0000000000000000ffff00009300")
ADDR one of { 33655, 33663, 1011147 }
EAX one of { -1, 0 }
EBX one of { 1, 56320 }
ECX one of { 0, 33537 }
EDX one of { 0, 128 }
EIP one of { 28054, 33515 }
EFL one of { 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68 }
CCD one of { 33535, 64928 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..lgdtl():::ENTER;condition="EFL_4==0"
EAX == ECX
II == EFL_4
A20 == EFL_6
A20 == EFL_9
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 33655, 33663 }
EAX == 0
EBX == 1
EDX == 128
EIP == 33515
EFL == 582
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
GDT == "0000000000000000"
CCS == 68
CCD == 64928
===========================================================================
..lgdtl():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_9
A20 == EFL_4
ADDR == 1011147
EAX == -1
EBX == 56320
ECX == 33537
EDX == 0
EIP == 28054
EFL == 151
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
GDT == "000f5e8000000037"
CCS == 2
CCD == 33535
===========================================================================
..lgdtl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_6 == EFL_9
ADDR one of { 33655, 33663, 1011147 }
EAX one of { -1, 0 }
EBX one of { 1, 56320 }
ECX one of { 0, 33537 }
EDX one of { 0, 128 }
EIP one of { 28054, 33515 }
EFL one of { 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68 }
CCD one of { 33535, 64928 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..lgdtl():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_6 == EFL_9
EFL_6 == orig(EFL_6)
EFL_6 == orig(EFL_9)
(ADDR == 1011154)  <==>  (A20 == EFL_4)
(ADDR == 1011154)  <==>  (CCD == 33535)
(ADDR == 1011154)  <==>  (CCS == 2)
(ADDR == 1011154)  <==>  (CS == "f000000f0000ffffffff008f9b00")
(ADDR == 1011154)  <==>  (EBX == 56320)
(ADDR == 1011154)  <==>  (ECX == 33537)
(ADDR == 1011154)  <==>  (EDX == 0)
(ADDR == 1011154)  <==>  (EFL == 151)
(ADDR == 1011154)  <==>  (EFL_4 == 1)
(ADDR == 1011154)  <==>  (EFL_6 == 0)
(ADDR == 1011154)  <==>  (EIP == 28054)
(ADDR == 1011154)  <==>  (ES == "dc00000dc000ffffffff008f9300")
(ADDR == 1011154)  <==>  (GDT == "000f5e8000000037")
(ADDR == 1011154)  <==>  (II == EFL_6)
(ADDR == 1011154)  <==>  (SS == "000000000000ffffffff008f9300")
(ADDR == 1011154)  <==>  (orig(ADDR) == 1011147)
(ADDR == 1011154)  <==>  (orig(EAX) == -1)
(ADDR == 1011154)  ==>  (EAX == -1)
(ADDR == 1011154)  ==>  (EAX == orig(EAX))
(ADDR one of { 33663, 33664 })  <==>  (A20 == EFL_6)
(ADDR one of { 33663, 33664 })  <==>  (CCD == 64928)
(ADDR one of { 33663, 33664 })  <==>  (CCS == 68)
(ADDR one of { 33663, 33664 })  <==>  (CS == "0000000000000000ffff00009b00")
(ADDR one of { 33663, 33664 })  <==>  (EBX == 1)
(ADDR one of { 33663, 33664 })  <==>  (ECX == 0)
(ADDR one of { 33663, 33664 })  <==>  (ECX == orig(EAX))
(ADDR one of { 33663, 33664 })  <==>  (EDX == 128)
(ADDR one of { 33663, 33664 })  <==>  (EFL == 582)
(ADDR one of { 33663, 33664 })  <==>  (EFL_4 == 0)
(ADDR one of { 33663, 33664 })  <==>  (EFL_6 == 1)
(ADDR one of { 33663, 33664 })  <==>  (EIP == 33515)
(ADDR one of { 33663, 33664 })  <==>  (ES == "0000000000000000ffff00009300")
(ADDR one of { 33663, 33664 })  <==>  (ES == SS)
(ADDR one of { 33663, 33664 })  <==>  (GDT == "0000000000000000")
(ADDR one of { 33663, 33664 })  <==>  (II == EFL_4)
(ADDR one of { 33663, 33664 })  <==>  (SS == "0000000000000000ffff00009300")
(ADDR one of { 33663, 33664 })  <==>  (orig(ADDR) one of { 33655, 33663 })
(ADDR one of { 33663, 33664 })  <==>  (orig(EAX) == 0)
(ADDR one of { 33663, 33664 })  ==>  (EAX one of { -1, 0 })
ADDR one of { 33663, 33664, 1011154 }
EAX one of { -1, 0 }
EBX one of { 1, 56320 }
ECX one of { 0, 33537 }
EDX one of { 0, 128 }
EIP one of { 28054, 33515 }
EFL one of { 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68 }
CCD one of { 33535, 64928 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..lgdtl():::EXIT;condition="EFL_4==0"
ECX == orig(EAX)
II == EFL_4
II == orig(EFL_4)
A20 == EFL_6
A20 == EFL_9
A20 == orig(EFL_6)
A20 == orig(EFL_9)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR one of { 33663, 33664 }
EBX == 1
ECX == 0
EDX == 128
EIP == 33515
EFL == 582
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
GDT == "0000000000000000"
CCS == 68
CCD == 64928
===========================================================================
..lgdtl():::EXIT;condition="not(EFL_4==0)"
EAX == orig(EAX)
II == EFL_6
II == EFL_9
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == orig(EFL_4)
ADDR == 1011154
EAX == -1
EBX == 56320
ECX == 33537
EDX == 0
EIP == 28054
EFL == 151
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
GDT == "000f5e8000000037"
CCS == 2
CCD == 33535
===========================================================================
..lgdtl():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_6 == EFL_9
EFL_6 == orig(EFL_6)
EFL_6 == orig(EFL_9)
ADDR one of { 33663, 33664, 1011154 }
EAX one of { -1, 0 }
EBX one of { 1, 56320 }
ECX one of { 0, 33537 }
EDX one of { 0, 128 }
EIP one of { 28054, 33515 }
EFL one of { 151, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 68 }
CCD one of { 33535, 64928 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
===========================================================================
..lgdtw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR == 1036131
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
ECX one of { -1, 33791, 33554432 }
EDX one of { 0, 56320, 33556008 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lgdtw():::ENTER;condition="EFL_4==0"
===========================================================================
..lgdtw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR == 1036131
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
ECX one of { -1, 33791, 33554432 }
EDX one of { 0, 56320, 33556008 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lgdtw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR == 1036137
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
ECX == -1
EDX one of { 0, 56320, 33556008 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lgdtw():::EXIT;condition="EFL_4==0"
===========================================================================
..lgdtw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR == 1036137
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
ECX == -1
EDX one of { 0, 56320, 33556008 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lidtw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR one of { 1036125, 1036236 }
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1, 8 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lidtw():::ENTER;condition="EFL_4==0"
===========================================================================
..lidtw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR one of { 1036125, 1036236 }
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1, 8 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lidtw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR one of { 1036131, 1036242 }
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1, 8 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..lidtw():::EXIT;condition="EFL_4==0"
===========================================================================
..lidtw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR one of { 1036131, 1036242 }
EAX one of { -1, 0, 12288 }
EBX one of { 0, 11 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1, 8 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..ljmpl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR one of { 33674, 1036154 }
EAX one of { 0, 12288 }
EBX one of { 0, 1, 11 }
ECX one of { 0, 33791, 33554432 }
EIP one of { 33650, 53061, 53085 }
EFL one of { 2, 70, 582 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "dc00000dc000ffffffff008f9300" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8, 68 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..ljmpl():::ENTER;condition="EFL_4==0"
===========================================================================
..ljmpl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR one of { 33674, 1036154 }
EAX one of { 0, 12288 }
EBX one of { 0, 1, 11 }
ECX one of { 0, 33791, 33554432 }
EIP one of { 33650, 53061, 53085 }
EFL one of { 2, 70, 582 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "dc00000dc000ffffffff008f9300" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8, 68 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..ljmpl():::EXIT
EBX == orig(EBX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 33682, 1036162 }
EAX one of { 0, 17, 12288 }
EBX one of { 0, 1, 11 }
ECX one of { -1, 0 }
EIP one of { 33674, 53114 }
EFL == 6
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "dc00000dc000ffffffff008f9300" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8, 68 }
CCD == 17
CC0 == 0
EFER == 0
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1 }
D_CR0_0 == 2
===========================================================================
..ljmpl():::EXIT;condition="EFL_4==0"
===========================================================================
..ljmpl():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 33682, 1036162 }
EAX one of { 0, 17, 12288 }
EBX one of { 0, 1, 11 }
ECX one of { -1, 0 }
EIP one of { 33674, 53114 }
EFL == 6
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "dc00000dc000ffffffff008f9300" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8, 68 }
CCD == 17
CC0 == 0
EFER == 0
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1 }
D_CR0_0 == 2
===========================================================================
..ljmpw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == DS
FS == GS
D_EFL_1 == D_EFL_2
D_EFL_1 == D_EFL_4
D_EFL_1 == D_EFL_6
D_EFL_1 == D_EFL_8
D_EFL_1 == D_EFL_9
D_EFL_1 == D_EFL_11
D_EFL_1 == D_EFL_13
D_EFL_1 == D_CR0_0
D_EFL_1 == D_CR0_1
D_EFL_1 == D_CR0_2
D_EFL_1 == D_CR0_3
D_EFL_1 == D_CR0_5
D_EFL_1 == D_CR0_7
D_EFL_1 == D_CR0_18
D_EFL_1 == D_CR0_20
D_EFL_1 == D_CR4_6
D_EFL_1 == D_CR4_8
D_EFL_1 == D_CR4_9
D_EFL_1 == D_CR4_11
D_EFL_1 == D_CR4_12
EAX >= 0
EBX one of { 0, 1, 11 }
CPL == 0
II one of { 0, 1 }
A20 one of { 0, 1 }
SMM == 0
LDT one of { "0", "0000000000000000ffff00008200" }
TR one of { "0", "0000000000000000ffff00008b00" }
GDT one of { "0", "0000000000000000", "000f5e8000000037" }
IDT one of { "0", "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 0, 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 one of { 0, 4294905840L }
DR7 one of { 0, 1024 }
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_1 == 1
ADDR != EIP
EAX >= EBX
EBX <= EDX
ECX <= EDX
II <= A20
II >= SMM
II <= CR0_0
II <= D_EFL_1
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_1
SMM <= EFL_2
SMM <= EFL_6
SMM <= EFL_9
SMM <= CR0_0
ES >= SS
ES >= FS
ES >= LDT
ES >= TR
CS >= LDT
CS >= TR
SS >= FS
SS >= LDT
SS >= TR
FS >= LDT
FS >= TR
LDT <= TR
GDT <= IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_1
EFL_6 <= D_EFL_1
EFL_9 <= D_EFL_1
CR0_0 <= D_EFL_1
===========================================================================
..ljmpw():::ENTER;condition="EFL_4==0"
===========================================================================
..ljmpw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == DS
FS == GS
D_EFL_1 == D_EFL_2
D_EFL_1 == D_EFL_4
D_EFL_1 == D_EFL_6
D_EFL_1 == D_EFL_8
D_EFL_1 == D_EFL_9
D_EFL_1 == D_EFL_11
D_EFL_1 == D_EFL_13
D_EFL_1 == D_CR0_0
D_EFL_1 == D_CR0_1
D_EFL_1 == D_CR0_2
D_EFL_1 == D_CR0_3
D_EFL_1 == D_CR0_5
D_EFL_1 == D_CR0_7
D_EFL_1 == D_CR0_18
D_EFL_1 == D_CR0_20
D_EFL_1 == D_CR4_6
D_EFL_1 == D_CR4_8
D_EFL_1 == D_CR4_9
D_EFL_1 == D_CR4_11
D_EFL_1 == D_CR4_12
EAX >= 0
EBX one of { 0, 1, 11 }
CPL == 0
II one of { 0, 1 }
A20 one of { 0, 1 }
SMM == 0
LDT one of { "0", "0000000000000000ffff00008200" }
TR one of { "0", "0000000000000000ffff00008b00" }
GDT one of { "0", "0000000000000000", "000f5e8000000037" }
IDT one of { "0", "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 0, 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 one of { 0, 4294905840L }
DR7 one of { 0, 1024 }
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_1 == 1
ADDR != EIP
EAX >= EBX
EBX <= EDX
ECX <= EDX
II <= A20
II >= SMM
II <= CR0_0
II <= D_EFL_1
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_1
SMM <= EFL_2
SMM <= EFL_6
SMM <= EFL_9
SMM <= CR0_0
ES >= SS
ES >= FS
ES >= LDT
ES >= TR
CS >= LDT
CS >= TR
SS >= FS
SS >= LDT
SS >= TR
FS >= LDT
FS >= TR
LDT <= TR
GDT <= IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_1
EFL_6 <= D_EFL_1
EFL_9 <= D_EFL_1
CR0_0 <= D_EFL_1
===========================================================================
..ljmpw():::EXIT
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
SS == DS
SS == FS
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= 0
EBX one of { 0, 1, 11 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "003000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1, 4 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_1 one of { 1, 2 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1 }
D_CR0_0 one of { 0, 1 }
D_SMM one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != EDX
EAX <= orig(EAX)
EBX != EDX
EBX <= orig(EAX)
EBX <= orig(EDX)
ECX != EDX
ECX <= orig(EDX)
EDX != orig(EAX)
EDX != orig(ECX)
orig(EDX) % EDX == 0
EIP <= orig(ADDR)
EIP != orig(EIP)
II <= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= CR0_0
II < D_EFL_1
II <= D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II <= D_CR0_0
II < D_SMM
II <= orig(II)
II <= orig(A20)
II <= orig(EFL_2)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(CR0_0)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_1
A20 >= D_EFL_9
A20 >= D_CR0_0
A20 <= D_SMM
A20 >= orig(II)
A20 >= orig(A20)
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(CR0_0)
SMM <= D_EFL_1
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM < D_SMM
SMM <= orig(A20)
SMM <= orig(EFL_2)
SMM <= orig(CR0_0)
ES != CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
ES != orig(CS)
ES > orig(LDT)
ES > orig(TR)
CS != SS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(FS)
CS > orig(LDT)
CS > orig(TR)
SS >= GS
SS > LDT
SS > TR
SS != orig(CS)
SS > orig(LDT)
SS > orig(TR)
GS > LDT
GS > TR
GS != orig(CS)
GS > orig(LDT)
GS > orig(TR)
LDT < TR
LDT != orig(ES)
LDT != orig(CS)
LDT != orig(SS)
LDT != orig(FS)
LDT >= orig(LDT)
LDT != orig(TR)
TR != orig(ES)
TR != orig(CS)
TR != orig(SS)
TR != orig(FS)
TR > orig(LDT)
TR >= orig(TR)
GDT >= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
DR6 >= orig(DR6)
DR7 >= orig(DR7)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_2 <= D_EFL_1
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 <= D_SMM
EFL_2 >= orig(II)
EFL_2 <= orig(A20)
EFL_6 >= EFL_9
EFL_6 >= CR0_0
EFL_6 <= D_EFL_1
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_CR0_0
EFL_6 <= D_SMM
EFL_6 <= orig(A20)
EFL_6 <= orig(EFL_2)
EFL_9 <= D_EFL_1
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
EFL_9 <= D_SMM
EFL_9 <= orig(A20)
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_9)
CR0_0 <= D_EFL_1
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 <= D_SMM
CR0_0 <= orig(II)
CR0_0 <= orig(A20)
CR0_0 <= orig(EFL_2)
CR0_0 <= orig(EFL_6)
CR0_0 <= orig(CR0_0)
D_EFL_1 >= D_EFL_9
D_EFL_1 >= D_CR0_0
D_EFL_1 >= orig(II)
D_EFL_1 >= orig(A20)
D_EFL_1 >= orig(EFL_2)
D_EFL_1 >= orig(EFL_6)
D_EFL_1 >= orig(EFL_9)
D_EFL_1 >= orig(CR0_0)
D_EFL_2 >= D_CR0_0
D_EFL_2 % D_SMM == 0
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_9)
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 <= D_SMM
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(CR0_0)
D_CR0_0 <= D_SMM
D_CR0_0 >= orig(EFL_9)
D_SMM >= orig(II)
D_SMM >= orig(A20)
D_SMM >= orig(EFL_2)
D_SMM >= orig(EFL_6)
D_SMM >= orig(EFL_9)
D_SMM >= orig(CR0_0)
===========================================================================
..ljmpw():::EXIT;condition="EFL_4==0"
===========================================================================
..ljmpw():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
SS == DS
SS == FS
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= 0
EBX one of { 0, 1, 11 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "003000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1, 4 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_1 one of { 1, 2 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1 }
D_CR0_0 one of { 0, 1 }
D_SMM one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != EDX
EAX <= orig(EAX)
EBX != EDX
EBX <= orig(EAX)
EBX <= orig(EDX)
ECX != EDX
ECX <= orig(EDX)
EDX != orig(EAX)
EDX != orig(ECX)
orig(EDX) % EDX == 0
EIP <= orig(ADDR)
EIP != orig(EIP)
II <= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= CR0_0
II < D_EFL_1
II <= D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II <= D_CR0_0
II < D_SMM
II <= orig(II)
II <= orig(A20)
II <= orig(EFL_2)
II <= orig(EFL_6)
II <= orig(EFL_9)
II <= orig(CR0_0)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_1
A20 >= D_EFL_9
A20 >= D_CR0_0
A20 <= D_SMM
A20 >= orig(II)
A20 >= orig(A20)
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(CR0_0)
SMM <= D_EFL_1
SMM <= D_EFL_6
SMM <= D_EFL_9
SMM < D_SMM
SMM <= orig(A20)
SMM <= orig(EFL_2)
SMM <= orig(CR0_0)
ES != CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
ES != orig(CS)
ES > orig(LDT)
ES > orig(TR)
CS != SS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(FS)
CS > orig(LDT)
CS > orig(TR)
SS >= GS
SS > LDT
SS > TR
SS != orig(CS)
SS > orig(LDT)
SS > orig(TR)
GS > LDT
GS > TR
GS != orig(CS)
GS > orig(LDT)
GS > orig(TR)
LDT < TR
LDT != orig(ES)
LDT != orig(CS)
LDT != orig(SS)
LDT != orig(FS)
LDT >= orig(LDT)
LDT != orig(TR)
TR != orig(ES)
TR != orig(CS)
TR != orig(SS)
TR != orig(FS)
TR > orig(LDT)
TR >= orig(TR)
GDT >= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
DR6 >= orig(DR6)
DR7 >= orig(DR7)
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_2 <= D_EFL_1
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_EFL_9
EFL_2 <= D_SMM
EFL_2 >= orig(II)
EFL_2 <= orig(A20)
EFL_6 >= EFL_9
EFL_6 >= CR0_0
EFL_6 <= D_EFL_1
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_CR0_0
EFL_6 <= D_SMM
EFL_6 <= orig(A20)
EFL_6 <= orig(EFL_2)
EFL_9 <= D_EFL_1
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
EFL_9 <= D_SMM
EFL_9 <= orig(A20)
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_9)
CR0_0 <= D_EFL_1
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 <= D_SMM
CR0_0 <= orig(II)
CR0_0 <= orig(A20)
CR0_0 <= orig(EFL_2)
CR0_0 <= orig(EFL_6)
CR0_0 <= orig(CR0_0)
D_EFL_1 >= D_EFL_9
D_EFL_1 >= D_CR0_0
D_EFL_1 >= orig(II)
D_EFL_1 >= orig(A20)
D_EFL_1 >= orig(EFL_2)
D_EFL_1 >= orig(EFL_6)
D_EFL_1 >= orig(EFL_9)
D_EFL_1 >= orig(CR0_0)
D_EFL_2 >= D_CR0_0
D_EFL_2 % D_SMM == 0
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_9)
D_EFL_6 >= D_CR0_0
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 <= D_SMM
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(CR0_0)
D_CR0_0 <= D_SMM
D_CR0_0 >= orig(EFL_9)
D_SMM >= orig(II)
D_SMM >= orig(A20)
D_SMM >= orig(EFL_2)
D_SMM >= orig(EFL_6)
D_SMM >= orig(EFL_9)
D_SMM >= orig(CR0_0)
===========================================================================
..lodsb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (ECX one of { 0, 40960, 1098572 })
(EFL_4 == 0)  ==>  (EFL_2 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_2 == EFL_6)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (ADDR one of { 34286, 34799, 825914 })
(EFL_4 == 1)  ==>  (CCD one of { 837, 524220, 4294343935L })
(EFL_4 == 1)  ==>  (CCS one of { 16, 36, 13016266 })
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00" })
(EFL_4 == 1)  ==>  (DS == GS)
(EFL_4 == 1)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (EAX one of { -1, 13016266, 133107248 })
(EFL_4 == 1)  ==>  (EBX one of { 1090688, 414056455 })
(EFL_4 == 1)  ==>  (EDX one of { 0, 1, 2031 })
(EFL_4 == 1)  ==>  (EFL one of { 18, 151, 530 })
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" })
(EFL_4 == 1)  ==>  (GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
ECX >= 0
EDX >= 0
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX != EBX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_6 <= EFL_9
EFL_9 != CR0_0
===========================================================================
..lodsb():::ENTER;condition="EFL_4==0"
II == EFL_4
EFL_2 == EFL_6
ECX one of { 0, 40960, 1098572 }
EFL_2 <= EFL_9
===========================================================================
..lodsb():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_4
DS == GS
ADDR one of { 34286, 34799, 825914 }
EAX one of { -1, 13016266, 133107248 }
EBX one of { 1090688, 414056455 }
EDX one of { 0, 1, 2031 }
EFL one of { 18, 151, 530 }
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
CCS one of { 16, 36, 13016266 }
CCD one of { 837, 524220, 4294343935L }
===========================================================================
..lodsb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ECX >= 0
EDX >= 0
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX != EBX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_6 <= EFL_9
EFL_9 != CR0_0
===========================================================================
..lodsb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (ECX one of { 0, 40960, 1098572 })
(EFL_4 == 0)  ==>  (EFL_2 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_2 == EFL_6)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (ADDR one of { 34287, 34800, 825915 })
(EFL_4 == 1)  ==>  (CCD one of { 837, 524220, 4294343935L })
(EFL_4 == 1)  ==>  (CCS one of { 16, 36, 13016266 })
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00" })
(EFL_4 == 1)  ==>  (DS == GS)
(EFL_4 == 1)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (EAX one of { -1, 13016266, 133107248 })
(EFL_4 == 1)  ==>  (EBX one of { 1090688, 414056455 })
(EFL_4 == 1)  ==>  (EDX one of { 0, 1, 2031 })
(EFL_4 == 1)  ==>  (EFL one of { 18, 151, 530 })
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" })
(EFL_4 == 1)  ==>  (GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (orig(ADDR) one of { 34286, 34799, 825914 })
ECX >= 0
EDX >= 0
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX != EBX
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_6 <= EFL_9
EFL_9 != CR0_0
===========================================================================
..lodsb():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
EFL_2 == EFL_6
EFL_2 == orig(EFL_6)
ECX one of { 0, 40960, 1098572 }
EFL_2 <= EFL_9
===========================================================================
..lodsb():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
DS == GS
DS == orig(GS)
ADDR one of { 34287, 34800, 825915 }
EAX one of { -1, 13016266, 133107248 }
EBX one of { 1090688, 414056455 }
EDX one of { 0, 1, 2031 }
EFL one of { 18, 151, 530 }
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
CCS one of { 16, 36, 13016266 }
CCD one of { 837, 524220, 4294343935L }
===========================================================================
..lodsb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
ECX >= 0
EDX >= 0
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX != EBX
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_6 <= EFL_9
EFL_9 != CR0_0
===========================================================================
..loop():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EAX >= -1
ECX >= 0
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX != EBX
EBX != ECX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_6 <= EFL_9
EFL_9 != CR0_0
EFL_11 <= CR0_0
===========================================================================
..loop():::ENTER;condition="EFL_4==0"
ES > CS
===========================================================================
..loop():::ENTER;condition="not(EFL_4==0)"
II == EFL_11
EFL_2 == EFL_6
===========================================================================
..loop():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EBX one of { 1090688, 414056455 }
ECX one of { 0, 2, 40960 }
EFL one of { 18, 151, 530 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..loop():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
EAX >= -1
ECX >= 0
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX != EBX
EBX != ECX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
EFL_2 <= EFL_9
EFL_9 != CR0_0
EFL_11 <= CR0_0
===========================================================================
..loop():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_6)
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00" })
(D_EFL_4 == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(D_EFL_4 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_4 == 0)  ==>  (D_EFL_6 == 1)
(D_EFL_4 == 0)  ==>  (EBX one of { 1090688, 414064650 })
(D_EFL_4 == 0)  ==>  (ECX one of { 1, 2, 40960 })
(D_EFL_4 == 0)  ==>  (EFL_2 == CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_6 == 0)
(D_EFL_4 == 0)  ==>  (ES == orig(ES))
(D_EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" })
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == EFL_6)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_11))
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (orig(EBX) one of { 1090688, 414056455 })
(D_EFL_4 == 0)  ==>  (orig(ECX) one of { 0, 2, 40960 })
(D_EFL_4 == 0)  ==>  (orig(EFL) one of { 18, 151, 530 })
(D_EFL_4 == 0)  ==>  (orig(EFL_11) == 0)
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(ES) one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" })
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= D_EFL_11)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(D_EFL_4 one of { 1, 2 })  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (EIP > orig(EIP))
(D_EFL_4 one of { 1, 2 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_11) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_2) == orig(EFL_6))
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 < D_EFL_2)
(EFL_4 == 0)  <==>  (EFL_4 < D_EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(EFL_11))
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (CS < orig(ES))
(EFL_4 == 0)  ==>  (D_EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_2 >= D_EFL_4)
(EFL_4 == 0)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_4 == 0)  ==>  (EBX > ECX)
(EFL_4 == 0)  ==>  (EBX >= orig(EBX))
(EFL_4 == 0)  ==>  (EFL <= orig(EFL))
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (ES > CS)
(EFL_4 == 0)  ==>  (orig(EFL_11) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_EFL_11)
(EFL_4 == 1)  ==>  (A20 == D_EFL_2)
(EFL_4 == 1)  ==>  (A20 == D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_11 == 1)
(EFL_4 == 1)  ==>  (D_EFL_2 == 1)
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 == 1)
(EFL_4 == 1)  ==>  (EDX one of { 0, 1 })
(EFL_4 == 1)  ==>  (EFL_2 == EFL_6)
(EFL_4 == 1)  ==>  (EFL_2 == orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_2 == orig(EFL_6))
(EFL_4 == 1)  ==>  (ES == orig(ES))
(EFL_4 == 1)  ==>  (II == orig(EFL_11))
(EFL_4 == 1)  ==>  (orig(EFL_11) == 0)
EAX >= -1
ECX >= 0
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_11 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != EBX
EAX != orig(EBX)
EBX != ECX
EBX != EDX
EBX != orig(EAX)
EBX != orig(ECX)
EBX != orig(EDX)
ECX < orig(EBX)
EDX != orig(EBX)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II < D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= D_EFL_11
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_11)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_2
A20 <= D_EFL_6
A20 >= D_EFL_11
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_11)
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
ES >= orig(ES)
CS != SS
CS != DS
CS > LDT
CS > TR
CS != orig(ES)
SS <= DS
SS > LDT
SS > TR
SS <= orig(ES)
DS > LDT
DS > TR
DS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_6)
EFL_2 >= orig(EFL_11)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_11
EFL_6 <= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_11
EFL_6 >= orig(EFL_6)
EFL_9 != CR0_0
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_11
EFL_9 >= orig(EFL_6)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_11)
D_EFL_2 >= D_EFL_6
D_EFL_2 >= D_EFL_11
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 > orig(EFL_11)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 >= D_EFL_11
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_11)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 != orig(EFL_11)
===========================================================================
..loop():::EXIT;condition="EFL_4==0"
II == EFL_4
D_EFL_4 one of { 0, 1 }
EBX > ECX
EBX >= orig(EBX)
EFL <= orig(EFL)
A20 >= D_EFL_4
ES > CS
CS < orig(ES)
D_EFL_2 >= D_EFL_4
D_EFL_4 <= D_EFL_6
D_EFL_4 != orig(EFL_4)
===========================================================================
..loop():::EXIT;condition="not(EFL_4==0)"
II == orig(EFL_11)
A20 == EFL_4
A20 == D_EFL_2
A20 == D_EFL_6
A20 == D_EFL_11
ES == orig(ES)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EDX one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
===========================================================================
..loop():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == CR0_0
EFL_2 == orig(CR0_0)
EFL_9 == orig(EFL_9)
EBX one of { 1090688, 414064650 }
ECX one of { 1, 2, 40960 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
===========================================================================
..loop():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
ECX >= 0
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_11 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EAX != EBX
EAX != orig(EBX)
EBX != ECX
EBX != EDX
EBX != orig(EAX)
EBX != orig(ECX)
EBX != orig(EDX)
ECX < orig(EBX)
EDX != orig(EBX)
EIP > orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II < D_EFL_2
II < D_EFL_4
II < D_EFL_6
II <= D_EFL_11
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_11)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_2
A20 <= D_EFL_4
A20 <= D_EFL_6
A20 >= D_EFL_11
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_11)
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
ES >= orig(ES)
CS != SS
CS != DS
CS > LDT
CS > TR
CS != orig(ES)
SS <= DS
SS > LDT
SS > TR
SS <= orig(ES)
DS > LDT
DS > TR
DS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_11)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_11
EFL_4 >= orig(EFL_4)
EFL_6 <= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_11
EFL_6 >= orig(EFL_2)
EFL_9 != CR0_0
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_11
EFL_9 >= orig(EFL_2)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_11)
D_EFL_2 >= D_EFL_6
D_EFL_2 >= D_EFL_11
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 > orig(EFL_11)
D_EFL_4 >= D_EFL_11
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 >= D_EFL_11
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_11)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 != orig(EFL_11)
===========================================================================
..lretw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_2 == EFL_6
(EAX == 963392)  <==>  (A20 == EFL_4)
(EAX == 963392)  <==>  (EFL == 18)
(EAX == 963392)  <==>  (EFL_4 == 1)
(EAX == 963392)  ==>  (ADDR == 1036605)
(EAX == 963392)  ==>  (CCD == 27848)
(EAX == 963392)  ==>  (CCS == 12)
(EAX == 963392)  ==>  (CS == "f000000f0000ffffffff00809b00")
(EAX == 963392)  ==>  (DS == "000000000000ffffffff00809300")
(EAX == 963392)  ==>  (EAX == ECX)
(EAX == 963392)  ==>  (EAX == EDX)
(EAX == 963392)  ==>  (EBX == 32)
(EAX == 963392)  ==>  (ECX == 963392)
(EAX == 963392)  ==>  (EDX == 963392)
(EAX == 963392)  ==>  (EFL_2 == 0)
(EAX == 963392)  ==>  (EFL_9 == 0)
(EAX == 963392)  ==>  (EIP == 53531)
(EAX == 963392)  ==>  (ES == "dc00000dc000ffffffff00809300")
(EAX == 963392)  ==>  (GS == "000000000000ffffffff00809300")
(EAX == 963392)  ==>  (II == EFL_2)
(EAX == 963392)  ==>  (II == EFL_9)
(EAX == 963392)  ==>  (SS == "000000000000ffffffff00809300")
(EAX == 963392)  ==>  (SS == DS)
(EAX == 963392)  ==>  (SS == GS)
(EFL one of { 2, 70, 582 })  <==>  (EFL_4 == 0)
(EFL one of { 2, 70, 582 })  <==>  (II == EFL_4)
(EFL one of { 2, 70, 582 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 70, 582 })  ==>  (EFL_9 one of { 0, 1 })
(EFL one of { 2, 70, 582 })  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
ECX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
ES < CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
CS > SS
CS > DS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_9
===========================================================================
..lretw():::ENTER;condition="EFL_4==0"
II == EFL_4
EFL one of { 2, 70, 582 }
===========================================================================
..lretw():::ENTER;condition="not(EFL_4==0)"
EAX == ECX
EAX == EDX
II == EFL_2
II == EFL_6
II == EFL_9
A20 == EFL_4
SS == DS
SS == GS
ADDR == 1036605
EAX == 963392
EBX == 32
EIP == 53531
EFL == 18
ES == "dc00000dc000ffffffff00809300"
CS == "f000000f0000ffffffff00809b00"
SS == "000000000000ffffffff00809300"
CCS == 12
CCD == 27848
===========================================================================
..lretw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_2 == EFL_6
CPL == 0
II == 0
A20 == 1
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
ECX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
ES < CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
CS > SS
CS > DS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_9
===========================================================================
..lretw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == CR0_0
EFL_4 == orig(EFL_4)
(ADDR == 801809)  <==>  (A20 == EFL_4)
(ADDR == 801809)  <==>  (CCD == 14)
(ADDR == 801809)  <==>  (CCS == 16)
(ADDR == 801809)  <==>  (CS == "f000000f0000ffffffff00809b00")
(ADDR == 801809)  <==>  (EAX == 805352256)
(ADDR == 801809)  <==>  (EBX == 32)
(ADDR == 801809)  <==>  (ECX == 4026585312L)
(ADDR == 801809)  <==>  (EDX == 14)
(ADDR == 801809)  <==>  (EFL == 18)
(ADDR == 801809)  <==>  (EFL == orig(EFL))
(ADDR == 801809)  <==>  (EFL_4 == 1)
(ADDR == 801809)  <==>  (EIP == 53563)
(ADDR == 801809)  <==>  (ES == "f000000f0000ffffffff00809300")
(ADDR == 801809)  <==>  (SS == "000000000000ffffffff00809300")
(ADDR == 801809)  <==>  (orig(EAX) == 963392)
(ADDR == 801809)  <==>  (orig(EFL) == 18)
(ADDR == 801809)  ==>  (A20 == D_CR0_0)
(ADDR == 801809)  ==>  (A20 == D_EFL_2)
(ADDR == 801809)  ==>  (A20 == D_EFL_6)
(ADDR == 801809)  ==>  (A20 == D_EFL_9)
(ADDR == 801809)  ==>  (CR0 == 16)
(ADDR == 801809)  ==>  (CR0 == orig(CR0))
(ADDR == 801809)  ==>  (CS == orig(CS))
(ADDR == 801809)  ==>  (D_CR0_0 == 1)
(ADDR == 801809)  ==>  (D_EFL_2 == 1)
(ADDR == 801809)  ==>  (D_EFL_6 == 1)
(ADDR == 801809)  ==>  (D_EFL_9 == 1)
(ADDR == 801809)  ==>  (EBX == orig(EBX))
(ADDR == 801809)  ==>  (EFL_2 == 0)
(ADDR == 801809)  ==>  (EFL_9 == 0)
(ADDR == 801809)  ==>  (GDT == "0000000000000000")
(ADDR == 801809)  ==>  (GDT == orig(GDT))
(ADDR == 801809)  ==>  (GS == "000000000000ffffffff00809300")
(ADDR == 801809)  ==>  (IDT == "00000000000003ff")
(ADDR == 801809)  ==>  (IDT == orig(IDT))
(ADDR == 801809)  ==>  (II == EFL_2)
(ADDR == 801809)  ==>  (II == EFL_9)
(ADDR == 801809)  ==>  (II == orig(EFL_2))
(ADDR == 801809)  ==>  (II == orig(EFL_9))
(ADDR == 801809)  ==>  (SS == GS)
(ADDR == 801809)  ==>  (SS == orig(DS))
(ADDR == 801809)  ==>  (SS == orig(GS))
(ADDR == 801809)  ==>  (SS == orig(SS))
(ADDR == 801809)  ==>  (orig(ADDR) == 1036605)
(ADDR == 801809)  ==>  (orig(CCD) == 27848)
(ADDR == 801809)  ==>  (orig(CCS) == 12)
(ADDR == 801809)  ==>  (orig(CS) == "f000000f0000ffffffff00809b00")
(ADDR == 801809)  ==>  (orig(DS) == "000000000000ffffffff00809300")
(ADDR == 801809)  ==>  (orig(EAX) == orig(ECX))
(ADDR == 801809)  ==>  (orig(EAX) == orig(EDX))
(ADDR == 801809)  ==>  (orig(EBX) == 32)
(ADDR == 801809)  ==>  (orig(ECX) == 963392)
(ADDR == 801809)  ==>  (orig(EDX) == 963392)
(ADDR == 801809)  ==>  (orig(EFL_2) == 0)
(ADDR == 801809)  ==>  (orig(EFL_9) == 0)
(ADDR == 801809)  ==>  (orig(EIP) == 53531)
(ADDR == 801809)  ==>  (orig(ES) == "dc00000dc000ffffffff00809300")
(ADDR == 801809)  ==>  (orig(GS) == "000000000000ffffffff00809300")
(ADDR == 801809)  ==>  (orig(SS) == "000000000000ffffffff00809300")
(EBX == 0)  <==>  (CCD one of { 0, 17 })
(EBX == 0)  <==>  (CCS one of { 0, 8 })
(EBX == 0)  <==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" })
(EBX == 0)  <==>  (ECX one of { -1, 0, 16 })
(EBX == 0)  <==>  (EDX one of { 0, 973765 })
(EBX == 0)  <==>  (EFL one of { 6, 514 })
(EBX == 0)  <==>  (EFL_4 == 0)
(EBX == 0)  <==>  (EIP one of { 59780, 1036175 })
(EBX == 0)  <==>  (ES == SS)
(EBX == 0)  <==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EBX == 0)  <==>  (II == EFL_4)
(EBX == 0)  <==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EBX == 0)  <==>  (orig(EFL) one of { 2, 70, 582 })
(EBX == 0)  ==>  (CR0 one of { 16, 17 })
(EBX == 0)  ==>  (D_CR0_0 one of { 1, 2 })
(EBX == 0)  ==>  (D_EFL_2 one of { 1, 2 })
(EBX == 0)  ==>  (D_EFL_6 one of { 0, 1 })
(EBX == 0)  ==>  (D_EFL_9 one of { 0, 1, 2 })
(EBX == 0)  ==>  (EFL_2 one of { 0, 1 })
(EBX == 0)  ==>  (EFL_9 one of { 0, 1 })
(EBX == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EBX == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EBX == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EBX == 0)  ==>  (orig(EFL_2) one of { 0, 1 })
(EBX == 0)  ==>  (orig(EFL_9) one of { 0, 1 })
(EBX == 0)  ==>  (orig(SS) one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
EAX >= 0
EBX one of { 0, 32 }
EDX one of { 0, 14, 973765 }
EIP one of { 53563, 59780, 1036175 }
EFL one of { 6, 18, 514 }
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f000000f0000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8, 16 }
CCD one of { 0, 14, 17 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1, 2 }
D_CR0_0 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EAX >= EBX
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II < D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II < D_CR0_0
II <= orig(EFL_2)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 <= D_EFL_2
A20 >= D_EFL_6
A20 <= D_CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_9)
ES != CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
ES < orig(CS)
ES >= orig(SS)
CS != SS
CS > GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS > orig(SS)
CS != orig(DS)
CS != orig(GS)
SS >= GS
SS > LDT
SS > TR
SS < orig(CS)
SS >= orig(SS)
GS > LDT
GS > TR
GS <= orig(ES)
GS < orig(CS)
GS >= orig(SS)
GS <= orig(DS)
GS <= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(GS)
GDT < IDT
GDT >= orig(GDT)
GDT != orig(IDT)
IDT > orig(GDT)
IDT >= orig(IDT)
CR0 >= orig(CR0)
EFL_2 <= D_EFL_2
EFL_2 < D_CR0_0
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_9)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
D_EFL_2 >= D_EFL_6
D_EFL_2 <= D_CR0_0
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_9)
D_EFL_6 <= D_EFL_9
D_EFL_6 <= D_CR0_0
D_EFL_6 != orig(EFL_2)
D_EFL_9 != orig(EFL_9)
D_CR0_0 > orig(EFL_2)
D_CR0_0 > orig(EFL_9)
===========================================================================
..lretw():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
ES == SS
ES == DS
ES == FS
EBX == 0
ECX one of { -1, 0, 16 }
EDX one of { 0, 973765 }
EIP one of { 59780, 1036175 }
EFL one of { 6, 514 }
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
CCS one of { 0, 8 }
CCD one of { 0, 17 }
===========================================================================
..lretw():::EXIT;condition="not(EFL_4==0)"
EBX == orig(EBX)
EFL == orig(EFL)
II == EFL_2
II == EFL_9
II == CR0_0
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == D_EFL_2
A20 == D_EFL_6
A20 == D_EFL_9
A20 == D_CR0_0
A20 == orig(EFL_4)
CS == orig(CS)
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
ADDR == 801809
EAX == 805352256
EBX == 32
ECX == 4026585312L
EDX == 14
EIP == 53563
EFL == 18
ES == "f000000f0000ffffffff00809300"
CS == "f000000f0000ffffffff00809b00"
SS == "000000000000ffffffff00809300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 16
CCD == 14
===========================================================================
..lretw():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == CR0_0
EFL_4 == orig(EFL_4)
EAX >= 0
EBX one of { 0, 32 }
EDX one of { 0, 14, 973765 }
EIP one of { 53563, 59780, 1036175 }
EFL one of { 6, 18, 514 }
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "f000000f0000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8, 16 }
CCD one of { 0, 14, 17 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
D_EFL_9 one of { 0, 1, 2 }
D_CR0_0 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EAX >= EBX
EIP != orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_9
II < D_EFL_2
II <= D_EFL_6
II <= D_EFL_9
II < D_CR0_0
II <= orig(EFL_2)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_9
A20 <= D_EFL_2
A20 >= D_EFL_6
A20 <= D_CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_9)
ES != CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
ES < orig(CS)
ES >= orig(SS)
CS != SS
CS > GS
CS > LDT
CS > TR
CS != orig(ES)
CS <= orig(CS)
CS > orig(SS)
CS != orig(DS)
CS != orig(GS)
SS >= GS
SS > LDT
SS > TR
SS < orig(CS)
SS >= orig(SS)
GS > LDT
GS > TR
GS <= orig(ES)
GS < orig(CS)
GS >= orig(SS)
GS <= orig(DS)
GS <= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(GS)
GDT < IDT
GDT >= orig(GDT)
GDT != orig(IDT)
IDT > orig(GDT)
IDT >= orig(IDT)
CR0 >= orig(CR0)
EFL_2 <= D_EFL_2
EFL_2 < D_CR0_0
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_9)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_CR0_0
D_EFL_2 >= D_EFL_6
D_EFL_2 <= D_CR0_0
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_9)
D_EFL_6 <= D_EFL_9
D_EFL_6 <= D_CR0_0
D_EFL_6 != orig(EFL_2)
D_EFL_9 != orig(EFL_9)
D_CR0_0 > orig(EFL_2)
D_CR0_0 > orig(EFL_9)
===========================================================================
..movb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..movb():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..movb():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
A20 == EFL_4
===========================================================================
..movb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..movb():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(II)
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 < D_EFL_9)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (D_EFL_9 one of { 1, 2 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(EFL) >= 2)
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_EFL_9)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (D_EFL_9 == 1)
(EFL_4 == 1)  ==>  (EFL == orig(EFL))
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == orig(EFL_9))
(EFL_4 == 1)  ==>  (EIP != orig(ADDR))
(EFL_4 == 1)  ==>  (EIP == orig(EIP))
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II <= orig(EFL_9))
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM < D_EFL_9)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_9))
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_9 one of { 1, 2 }
ADDR != EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP >= orig(EIP)
EFL >= orig(EFL)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II < D_EFL_9
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_9
A20 >= orig(EFL_9)
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_EFL_9
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
HLT < D_EFL_9
HLT <= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_9
EFL_4 <= D_EFL_9
EFL_6 <= D_EFL_9
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_9)
CR0_0 <= D_EFL_9
D_EFL_9 >= orig(EFL_9)
===========================================================================
..movb():::EXIT;condition="EFL_4==0"
HLT == EFL_4
HLT == orig(EFL_4)
===========================================================================
..movb():::EXIT;condition="not(EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == D_EFL_9
A20 == orig(EFL_4)
EFL_9 == orig(EFL_9)
II == 0
EIP != orig(ADDR)
II <= CR0_0
===========================================================================
..movb():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(II)
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_9 one of { 1, 2 }
ADDR != EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP >= orig(EIP)
EFL >= orig(EFL)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II < D_EFL_9
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_9
A20 >= orig(EFL_9)
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_EFL_9
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
HLT < D_EFL_9
HLT <= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_9
EFL_4 <= D_EFL_9
EFL_6 <= D_EFL_9
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_9)
CR0_0 <= D_EFL_9
D_EFL_9 >= orig(EFL_9)
===========================================================================
..movl_cr():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
EFL_2 == EFL_6
ADDR one of { 33671, 1036151, 1036228 }
EAX one of { -1, 0, 12288 }
EBX one of { 0, 1, 11 }
ECX one of { -1, 0 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..movl_cr():::ENTER;condition="EFL_4==0"
===========================================================================
..movl_cr():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
EFL_2 == EFL_6
ADDR one of { 33671, 1036151, 1036228 }
EAX one of { -1, 0, 12288 }
EBX one of { 0, 1, 11 }
ECX one of { -1, 0 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..movl_cr():::EXIT
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EAX one of { 0, 12288 }
EBX one of { 0, 1, 11 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_6 one of { 0, 1 }
D_CR0_0 one of { 1, 2 }
===========================================================================
..movl_cr():::EXIT;condition="EFL_4==0"
===========================================================================
..movl_cr():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EAX one of { 0, 12288 }
EBX one of { 0, 1, 11 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_6 one of { 0, 1 }
D_CR0_0 one of { 1, 2 }
===========================================================================
..movl_nocr():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (GDT != IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (HLT < D_SMM)
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II <= EFL_11)
(EFL_4 == 1)  ==>  (II <= EFL_2)
(EFL_4 == 1)  ==>  (II <= EFL_6)
(EFL_4 == 1)  ==>  (II <= EFL_9)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM <= CR0_0)
(EFL_4 == 1)  ==>  (SMM <= EFL_11)
(EFL_4 == 1)  ==>  (SMM <= EFL_2)
(EFL_4 == 1)  ==>  (SMM <= EFL_6)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1, 2 }
ADDR != EIP
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..movl_nocr():::ENTER;condition="EFL_4==0"
HLT == EFL_4
===========================================================================
..movl_nocr():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_4
A20 == D_SMM
II == 0
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
FS <= GS
GDT != IDT
EFL_6 <= CR0_0
===========================================================================
..movl_nocr():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1, 2 }
ADDR != EIP
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..movl_nocr():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_EFL_2 == D_EFL_6
D_SMM == orig(D_SMM)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(II))
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(EFL) >= 2)
(EFL_4 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > orig(II))
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_EFL_2)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (A20 > orig(II))
(EFL_4 == 1)  ==>  (ADDR > orig(ADDR))
(EFL_4 == 1)  ==>  (CCD == orig(CCD))
(EFL_4 == 1)  ==>  (CCS == orig(CCS))
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (CR0_0 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (CR0_0 >= orig(II))
(EFL_4 == 1)  ==>  (CS == orig(CS))
(EFL_4 == 1)  ==>  (DS == orig(DS))
(EFL_4 == 1)  ==>  (D_EFL_2 == 1)
(EFL_4 == 1)  ==>  (D_EFL_2 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (D_SMM > orig(II))
(EFL_4 == 1)  ==>  (EAX <= orig(EAX))
(EFL_4 == 1)  ==>  (ECX <= orig(ECX))
(EFL_4 == 1)  ==>  (EDX <= orig(EDX))
(EFL_4 == 1)  ==>  (EFL == orig(EFL))
(EFL_4 == 1)  ==>  (EFL_11 >= orig(II))
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 == orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_2 >= orig(II))
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 == orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 >= orig(II))
(EFL_4 == 1)  ==>  (EFL_9 >= orig(II))
(EFL_4 == 1)  ==>  (EIP != orig(ADDR))
(EFL_4 == 1)  ==>  (EIP == orig(EIP))
(EFL_4 == 1)  ==>  (ES == orig(ES))
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (FS <= orig(DS))
(EFL_4 == 1)  ==>  (FS <= orig(ES))
(EFL_4 == 1)  ==>  (FS <= orig(GS))
(EFL_4 == 1)  ==>  (FS <= orig(SS))
(EFL_4 == 1)  ==>  (FS == orig(FS))
(EFL_4 == 1)  ==>  (GDT != IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (GS == orig(GS))
(EFL_4 == 1)  ==>  (GS >= orig(FS))
(EFL_4 == 1)  ==>  (HLT < D_EFL_2)
(EFL_4 == 1)  ==>  (HLT < D_SMM)
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II < D_EFL_2)
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II <= EFL_11)
(EFL_4 == 1)  ==>  (II <= EFL_2)
(EFL_4 == 1)  ==>  (II <= EFL_6)
(EFL_4 == 1)  ==>  (II <= EFL_9)
(EFL_4 == 1)  ==>  (II <= orig(EFL_2))
(EFL_4 == 1)  ==>  (II <= orig(EFL_6))
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (II == orig(II))
(EFL_4 == 1)  ==>  (SMM < D_EFL_2)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM <= CR0_0)
(EFL_4 == 1)  ==>  (SMM <= EFL_11)
(EFL_4 == 1)  ==>  (SMM <= EFL_2)
(EFL_4 == 1)  ==>  (SMM <= EFL_6)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_2))
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_6))
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS <= orig(DS))
(EFL_4 == 1)  ==>  (SS == orig(SS))
(EFL_4 == 1)  ==>  (orig(FS) <= orig(GS))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_2))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_6))
(EFL_4 == 1)  ==>  (orig(II) == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_SMM one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EBX <= orig(EBX)
EIP >= orig(EIP)
II <= A20
II >= HLT
II <= D_SMM
II >= orig(II)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
SMM >= HLT
SMM <= D_EFL_2
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_SMM
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
ES >= orig(FS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS >= orig(FS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
DS >= orig(DS)
DS >= orig(FS)
FS > LDT
FS > TR
FS != orig(CS)
FS >= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
GS >= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
CCD >= orig(CCD)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_SMM
EFL_4 <= D_EFL_2
EFL_4 <= D_SMM
EFL_6 <= D_EFL_2
EFL_6 <= D_SMM
EFL_9 <= D_EFL_2
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_SMM
CR0_0 <= D_EFL_2
D_EFL_2 >= orig(II)
D_SMM >= orig(II)
D_SMM >= orig(EFL_2)
D_SMM >= orig(EFL_6)
===========================================================================
..movl_nocr():::EXIT;condition="EFL_4==0"
HLT == EFL_4
HLT == orig(EFL_4)
===========================================================================
..movl_nocr():::EXIT;condition="not(EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == D_EFL_2
A20 == D_EFL_6
A20 == D_SMM
A20 == orig(EFL_4)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
CCS == orig(CCS)
CCD == orig(CCD)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
II == 0
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
ADDR > orig(ADDR)
EAX <= orig(EAX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
FS <= GS
GDT != IDT
EFL_6 <= CR0_0
===========================================================================
..movl_nocr():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_EFL_2 == D_EFL_6
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_SMM one of { 0, 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EBX <= orig(EBX)
EIP >= orig(EIP)
II <= A20
II >= HLT
II <= D_SMM
II >= orig(II)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
SMM >= HLT
SMM <= D_EFL_2
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_SMM
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_6)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
ES >= orig(FS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(SS)
CS != orig(DS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS >= orig(FS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
DS >= orig(DS)
DS >= orig(FS)
FS > LDT
FS > TR
FS != orig(CS)
FS >= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
GS >= orig(GS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
TR < orig(FS)
TR < orig(GS)
CCD >= orig(CCD)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_SMM
EFL_4 <= D_EFL_2
EFL_4 <= D_SMM
EFL_6 <= D_EFL_2
EFL_6 <= D_SMM
EFL_9 <= D_EFL_2
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_SMM
CR0_0 <= D_EFL_2
D_EFL_2 >= orig(II)
D_SMM >= orig(II)
D_SMM >= orig(EFL_2)
D_SMM >= orig(EFL_6)
===========================================================================
..movsb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..movsb():::ENTER;condition="EFL_4==0"
ADDR > EIP
===========================================================================
..movsb():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_9
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 957129, 133874110, 133902205 }
EAX one of { -1, 1006172, 133857280 }
ECX one of { -1, 80, 1007208 }
EFL one of { 6, 18, 22 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
===========================================================================
..movsb():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == DS
ES == GS
SS == FS
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..movsb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
EFL_6 >= EFL_9
===========================================================================
..movsb():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  ==>  (1.5677689640997E13 * ADDR - 1.5677651377489E13 * orig(ADDR) - 38027694 * orig(EIP) - 3.1581692143104E13 == 0)
(D_EFL_4 == 0)  ==>  (5.4871714885074E13 * ADDR - 133096929 * EIP - 5.4871580962808E13 * orig(ADDR) - 1.10533383747621E14 == 0)
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" })
(D_EFL_4 == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(D_EFL_4 == 0)  ==>  (D_EFL_2 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (EBX % orig(EBX) == 0)
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (ES == DS)
(D_EFL_4 == 0)  ==>  (ES == GS)
(D_EFL_4 == 0)  ==>  (ES == orig(DS))
(D_EFL_4 == 0)  ==>  (ES == orig(ES))
(D_EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(D_EFL_4 == 0)  ==>  (GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (orig(DS) one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(ES) one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (ECX != orig(EBX))
(D_EFL_4 one of { 1, 2 })  ==>  (EDX >= 0)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= orig(EFL_6))
(D_EFL_4 one of { 1, 2 })  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(D_EFL_4 one of { 1, 2 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (ADDR > orig(EIP))
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(EFL_4 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EBX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EIP >= orig(EIP))
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 0)  ==>  (orig(ADDR) > orig(EIP))
(EFL_4 == 0)  ==>  (orig(EFL) >= 2)
(EFL_4 == 0)  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (A20 == CR0_0)
(EFL_4 == 1)  ==>  (A20 == D_EFL_2)
(EFL_4 == 1)  ==>  (A20 == D_EFL_6)
(EFL_4 == 1)  ==>  (CCD one of { 20, 28528, 132850072 })
(EFL_4 == 1)  ==>  (CCS one of { 12, 1006172, 1007208 })
(EFL_4 == 1)  ==>  (CR0 == 17)
(EFL_4 == 1)  ==>  (CR0_0 == 1)
(EFL_4 == 1)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL_4 == 1)  ==>  (DS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (D_EFL_2 == 1)
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 == 1)
(EFL_4 == 1)  ==>  (EBX one of { 20, 84592, 4294967292L })
(EFL_4 == 1)  ==>  (EFL one of { 18, 22 })
(EFL_4 == 1)  ==>  (EFL_2 == orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (ES == DS)
(EFL_4 == 1)  ==>  (ES == GS)
(EFL_4 == 1)  ==>  (ES == SS)
(EFL_4 == 1)  ==>  (ES == orig(DS))
(EFL_4 == 1)  ==>  (ES == orig(ES))
(EFL_4 == 1)  ==>  (GDT == "000f5e8000000037")
(EFL_4 == 1)  ==>  (GS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (IDT == "000f5ebe00000000")
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == orig(EFL_6))
(EFL_4 == 1)  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (orig(ADDR) one of { 957129, 133874110, 133902205 })
(EFL_4 == 1)  ==>  (orig(DS) == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (orig(EAX) one of { -1, 1006172, 133857280 })
(EFL_4 == 1)  ==>  (orig(ECX) one of { -1, 80, 1007208 })
(EFL_4 == 1)  ==>  (orig(EFL) one of { 6, 18, 22 })
(EFL_4 == 1)  ==>  (orig(EFL_6) == 0)
(EFL_4 == 1)  ==>  (orig(ES) == "001000000000ffffffff00cf9300")
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
EIP <= orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
ES <= orig(ES)
ES >= orig(DS)
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(DS)
SS <= DS
SS <= GS
SS > LDT
SS > TR
SS <= orig(ES)
SS <= orig(DS)
DS >= GS
DS > LDT
DS > TR
DS >= orig(DS)
GS > LDT
GS > TR
GS <= orig(ES)
GS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(DS)
TR < orig(ES)
TR < orig(DS)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_4 <= CR0_0
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..movsb():::EXIT;condition="EFL_4==0"
II == EFL_4
D_EFL_4 one of { 0, 1 }
ADDR > orig(EIP)
EIP >= orig(EIP)
A20 >= D_EFL_4
D_EFL_4 != orig(EFL_4)
===========================================================================
..movsb():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_9
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_2
A20 == D_EFL_6
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
EFL_2 == orig(EFL_2)
EBX one of { 20, 84592, 4294967292L }
EFL one of { 18, 22 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 12, 1006172, 1007208 }
CCD one of { 20, 28528, 132850072 }
D_EFL_4 one of { 1, 2 }
===========================================================================
..movsb():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == DS
ES == GS
ES == orig(ES)
ES == orig(DS)
ES == orig(GS)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
EBX % orig(EBX) == 0
5.4871714885074E13 * ADDR - 133096929 * EIP - 5.4871580962808E13 * orig(ADDR) - 1.10533383747621E14 == 0
1.5677689640997E13 * ADDR - 1.5677651377489E13 * orig(ADDR) - 38027694 * orig(EIP) - 3.1581692143104E13 == 0
===========================================================================
..movsb():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EBX >= -1
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
ECX != orig(EBX)
EIP <= orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES >= SS
ES >= GS
ES > LDT
ES > TR
ES <= orig(ES)
ES >= orig(DS)
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS != orig(DS)
SS <= DS
SS <= GS
SS > LDT
SS > TR
SS <= orig(ES)
SS <= orig(DS)
DS >= GS
DS > LDT
DS > TR
DS >= orig(DS)
GS > LDT
GS > TR
GS <= orig(ES)
GS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(DS)
TR < orig(ES)
TR < orig(DS)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_4 <= CR0_0
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 >= orig(EFL_4)
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_6)
CR0_0 <= D_EFL_4
CR0_0 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..movsbl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
(EFL one of { 2, 6, 70 })  <==>  (A20 > EFL_4)
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 <= EFL_6)
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 == 0)
(EFL one of { 2, 6, 70 })  <==>  (II == EFL_4)
(EFL one of { 2, 6, 70 })  ==>  (EBX >= -1)
(EFL one of { 2, 6, 70 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (EFL_4 <= CR0_0)
(EFL one of { 2, 6, 70 })  ==>  (EFL_6 one of { 0, 1 })
(EFL one of { 22, 151 })  <==>  (A20 == EFL_4)
(EFL one of { 22, 151 })  <==>  (EFL_4 == 1)
(EFL one of { 22, 151 })  <==>  (EFL_4 > EFL_6)
(EFL one of { 22, 151 })  <==>  (II < EFL_4)
(EFL one of { 22, 151 })  ==>  (A20 == EFL_2)
(EFL one of { 22, 151 })  ==>  (A20 > EFL_6)
(EFL one of { 22, 151 })  ==>  (EAX < EBX)
(EFL one of { 22, 151 })  ==>  (EBX > EDX)
(EFL one of { 22, 151 })  ==>  (EBX >= ECX)
(EFL one of { 22, 151 })  ==>  (ECX one of { -1, 0, 1003204 })
(EFL one of { 22, 151 })  ==>  (EDX one of { -1, 0 })
(EFL one of { 22, 151 })  ==>  (EFL_2 == 1)
(EFL one of { 22, 151 })  ==>  (EFL_2 > EFL_6)
(EFL one of { 22, 151 })  ==>  (EFL_2 >= CR0_0)
(EFL one of { 22, 151 })  ==>  (EFL_4 >= CR0_0)
(EFL one of { 22, 151 })  ==>  (EFL_6 == 0)
(EFL one of { 22, 151 })  ==>  (II < EFL_2)
(EFL one of { 22, 151 })  ==>  (II == EFL_6)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..movsbl():::ENTER;condition="EFL_4==0"
II == EFL_4
EFL one of { 2, 6, 70 }
===========================================================================
..movsbl():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_2
A20 == EFL_4
ECX one of { -1, 0, 1003204 }
EDX one of { -1, 0 }
EFL one of { 22, 151 }
EAX < EBX
EBX >= ECX
EBX > EDX
===========================================================================
..movsbl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..movsbl():::EXIT
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL one of { 2, 6, 70 })  <==>  (A20 > EFL_4)
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 <= EFL_6)
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 == 0)
(EFL one of { 2, 6, 70 })  <==>  (II == EFL_4)
(EFL one of { 2, 6, 70 })  ==>  (EAX == orig(EAX))
(EFL one of { 2, 6, 70 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (EFL_4 <= CR0_0)
(EFL one of { 2, 6, 70 })  ==>  (EFL_6 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (orig(EBX) >= -1)
(EFL one of { 22, 151 })  <==>  (A20 == EFL_4)
(EFL one of { 22, 151 })  <==>  (EFL_4 == 1)
(EFL one of { 22, 151 })  <==>  (EFL_4 > EFL_6)
(EFL one of { 22, 151 })  <==>  (II < EFL_4)
(EFL one of { 22, 151 })  ==>  (A20 == EFL_2)
(EFL one of { 22, 151 })  ==>  (A20 > EFL_6)
(EFL one of { 22, 151 })  ==>  (EAX < orig(EBX))
(EFL one of { 22, 151 })  ==>  (EAX <= EBX)
(EFL one of { 22, 151 })  ==>  (EAX >= EDX)
(EFL one of { 22, 151 })  ==>  (EBX != orig(EAX))
(EFL one of { 22, 151 })  ==>  (EBX >= EDX)
(EFL one of { 22, 151 })  ==>  (EBX >= orig(EDX))
(EFL one of { 22, 151 })  ==>  (ECX <= orig(EBX))
(EFL one of { 22, 151 })  ==>  (ECX >= EDX)
(EFL one of { 22, 151 })  ==>  (ECX one of { -1, 0, 1003204 })
(EFL one of { 22, 151 })  ==>  (EDX < orig(EBX))
(EFL one of { 22, 151 })  ==>  (EDX <= orig(EAX))
(EFL one of { 22, 151 })  ==>  (EDX == -1)
(EFL one of { 22, 151 })  ==>  (EFL_2 == 1)
(EFL one of { 22, 151 })  ==>  (EFL_2 > EFL_6)
(EFL one of { 22, 151 })  ==>  (EFL_2 >= CR0_0)
(EFL one of { 22, 151 })  ==>  (EFL_4 >= CR0_0)
(EFL one of { 22, 151 })  ==>  (EFL_6 == 0)
(EFL one of { 22, 151 })  ==>  (II < EFL_2)
(EFL one of { 22, 151 })  ==>  (II == EFL_6)
(EFL one of { 22, 151 })  ==>  (orig(EAX) % EAX == 0)
(EFL one of { 22, 151 })  ==>  (orig(EAX) < orig(EBX))
(EFL one of { 22, 151 })  ==>  (orig(EBX) % EBX == 0)
(EFL one of { 22, 151 })  ==>  (orig(EBX) > orig(EDX))
(EFL one of { 22, 151 })  ==>  (orig(EDX) one of { -1, 0 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..movsbl():::EXIT;condition="EFL_4==0"
EAX == orig(EAX)
II == EFL_4
II == orig(EFL_4)
EFL one of { 2, 6, 70 }
===========================================================================
..movsbl():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == orig(EFL_6)
A20 == EFL_2
A20 == EFL_4
A20 == orig(EFL_2)
A20 == orig(EFL_4)
ECX one of { -1, 0, 1003204 }
EDX == -1
EFL one of { 22, 151 }
EAX <= EBX
EAX >= EDX
orig(EAX) % EAX == 0
EAX < orig(EBX)
EBX >= EDX
EBX != orig(EAX)
orig(EBX) % EBX == 0
EBX >= orig(EDX)
ECX >= EDX
ECX <= orig(EBX)
EDX <= orig(EAX)
EDX < orig(EBX)
===========================================================================
..movsbl():::EXIT;condition="not(D_EFL_4==0)"
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..movsl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
SS == FS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" })
(EFL_4 == 0)  ==>  (DS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (A20 == CR0_0)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (ADDR == 133878181)
(EFL_4 == 1)  ==>  (CCD == 38909)
(EFL_4 == 1)  ==>  (CCS == 3)
(EFL_4 == 1)  ==>  (CR0 == 17)
(EFL_4 == 1)  ==>  (CR0_0 == 1)
(EFL_4 == 1)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL_4 == 1)  ==>  (DS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (EAX == -1)
(EFL_4 == 1)  ==>  (EAX == EBX)
(EFL_4 == 1)  ==>  (EAX == ECX)
(EFL_4 == 1)  ==>  (EBX == -1)
(EFL_4 == 1)  ==>  (ECX == -1)
(EFL_4 == 1)  ==>  (EDX == 1007212)
(EFL_4 == 1)  ==>  (EFL == 18)
(EFL_4 == 1)  ==>  (EFL_2 == 0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (EIP == 133878152)
(EFL_4 == 1)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (ES == DS)
(EFL_4 == 1)  ==>  (ES == GS)
(EFL_4 == 1)  ==>  (ES == SS)
(EFL_4 == 1)  ==>  (GDT == "000f5e8000000037")
(EFL_4 == 1)  ==>  (GS == "001000000000ffffffff00cf9300")
(EFL_4 == 1)  ==>  (IDT == "000f5ebe00000000")
(EFL_4 == 1)  ==>  (II == EFL_2)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS == "001000000000ffffffff00cf9300")
EAX >= -1
EBX >= -1
ECX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
EAX != EDX
EBX != EDX
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 >= D_SMM
SMM <= CR0_0
SMM <= D_SMM
ES > CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_2 <= D_SMM
EFL_4 <= CR0_0
EFL_4 <= D_SMM
EFL_6 <= CR0_0
EFL_6 <= D_SMM
EFL_9 != CR0_0
EFL_9 <= D_SMM
===========================================================================
..movsl():::ENTER;condition="EFL_4==0"
===========================================================================
..movsl():::ENTER;condition="D_EFL_4==0"
EAX == EBX
EAX == ECX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133878181
EAX == -1
EDX == 1007212
EIP == 133878152
EFL == 18
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 3
CCD == 38909
CC0 == 0
EFER == 0
===========================================================================
..movsl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
SS == FS
EAX >= -1
EBX >= -1
ECX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
EAX != EDX
EBX != EDX
II <= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 >= D_SMM
SMM <= CR0_0
SMM <= D_SMM
ES > CS
ES >= SS
ES >= DS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_2 <= D_SMM
EFL_6 <= CR0_0
EFL_6 <= D_SMM
EFL_9 != CR0_0
EFL_9 <= D_SMM
===========================================================================
..movsl():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(D_EFL_4 == 0)  <==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  <==>  (EBX == ECX)
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  <==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (A20 == CR0_0)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_6)
(D_EFL_4 == 0)  ==>  (A20 == EFL_2)
(D_EFL_4 == 0)  ==>  (A20 == orig(D_SMM))
(D_EFL_4 == 0)  ==>  (ADDR == 133878181)
(D_EFL_4 == 0)  ==>  (ADDR == orig(ADDR))
(D_EFL_4 == 0)  ==>  (CCD == 36864)
(D_EFL_4 == 0)  ==>  (CCS == 2048)
(D_EFL_4 == 0)  ==>  (CR0 == 17)
(D_EFL_4 == 0)  ==>  (CR0_0 == 1)
(D_EFL_4 == 0)  ==>  (CS == "000800000000ffffffff00cf9b00")
(D_EFL_4 == 0)  ==>  (DS == "001000000000ffffffff00cf9300")
(D_EFL_4 == 0)  ==>  (D_EFL_2 == 2)
(D_EFL_4 == 0)  ==>  (D_EFL_6 == 1)
(D_EFL_4 == 0)  ==>  (EAX == 1007208)
(D_EFL_4 == 0)  ==>  (EBX == 38912)
(D_EFL_4 == 0)  ==>  (ECX == 38912)
(D_EFL_4 == 0)  ==>  (EDX == 1007212)
(D_EFL_4 == 0)  ==>  (EDX == orig(EDX))
(D_EFL_4 == 0)  ==>  (EFL == 6)
(D_EFL_4 == 0)  ==>  (EFL_2 == 1)
(D_EFL_4 == 0)  ==>  (EFL_6 == 0)
(D_EFL_4 == 0)  ==>  (EFL_9 == 0)
(D_EFL_4 == 0)  ==>  (EIP == 133878162)
(D_EFL_4 == 0)  ==>  (ES == "001000000000ffffffff00cf9300")
(D_EFL_4 == 0)  ==>  (ES == DS)
(D_EFL_4 == 0)  ==>  (ES == GS)
(D_EFL_4 == 0)  ==>  (ES == SS)
(D_EFL_4 == 0)  ==>  (ES == orig(ES))
(D_EFL_4 == 0)  ==>  (GDT == "000f5e8000000037")
(D_EFL_4 == 0)  ==>  (GS == "001000000000ffffffff00cf9300")
(D_EFL_4 == 0)  ==>  (IDT == "000f5ebe00000000")
(D_EFL_4 == 0)  ==>  (II == EFL_6)
(D_EFL_4 == 0)  ==>  (II == EFL_9)
(D_EFL_4 == 0)  ==>  (II == SMM)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_2))
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SMM == 0)
(D_EFL_4 == 0)  ==>  (SS == "001000000000ffffffff00cf9300")
(D_EFL_4 == 0)  ==>  (orig(ADDR) == 133878181)
(D_EFL_4 == 0)  ==>  (orig(CCD) == 38909)
(D_EFL_4 == 0)  ==>  (orig(CCS) == 3)
(D_EFL_4 == 0)  ==>  (orig(D_SMM) == 1)
(D_EFL_4 == 0)  ==>  (orig(EAX) == -1)
(D_EFL_4 == 0)  ==>  (orig(EAX) == orig(EBX))
(D_EFL_4 == 0)  ==>  (orig(EAX) == orig(ECX))
(D_EFL_4 == 0)  ==>  (orig(EBX) == -1)
(D_EFL_4 == 0)  ==>  (orig(ECX) == -1)
(D_EFL_4 == 0)  ==>  (orig(EDX) == 1007212)
(D_EFL_4 == 0)  ==>  (orig(EFL) == 18)
(D_EFL_4 == 0)  ==>  (orig(EFL_2) == 0)
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(EIP) == 133878152)
(D_EFL_4 == 0)  ==>  (orig(ES) == "001000000000ffffffff00cf9300")
(D_EFL_4 == 1)  <==>  (A20 == D_EFL_4)
(D_EFL_4 == 1)  <==>  (A20 > orig(EFL_4))
(D_EFL_4 == 1)  <==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 == 1)  <==>  (D_EFL_2 <= D_EFL_6)
(D_EFL_4 == 1)  <==>  (D_EFL_4 > orig(EFL_4))
(D_EFL_4 == 1)  <==>  (D_EFL_4 >= orig(D_SMM))
(D_EFL_4 == 1)  <==>  (D_EFL_6 > orig(EFL_4))
(D_EFL_4 == 1)  <==>  (EBX != ECX)
(D_EFL_4 == 1)  <==>  (EFL >= orig(EFL))
(D_EFL_4 == 1)  <==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 == 1)  <==>  (EFL_6 >= orig(EFL_4))
(D_EFL_4 == 1)  <==>  (EFL_9 >= orig(EFL_4))
(D_EFL_4 == 1)  <==>  (II < D_EFL_4)
(D_EFL_4 == 1)  <==>  (II == orig(EFL_4))
(D_EFL_4 == 1)  <==>  (SMM >= orig(EFL_4))
(D_EFL_4 == 1)  <==>  (orig(EFL_2) >= orig(EFL_4))
(D_EFL_4 == 1)  <==>  (orig(EFL_4) <= orig(EFL_6))
(D_EFL_4 == 1)  <==>  (orig(EFL_4) == 0)
(D_EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(D_EFL_4 == 1)  ==>  (CR0_0 one of { 0, 1 })
(D_EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" })
(D_EFL_4 == 1)  ==>  (DS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(D_EFL_4 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(D_EFL_4 == 1)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 1)  ==>  (EAX >= -1)
(D_EFL_4 == 1)  ==>  (EBX >= -1)
(D_EFL_4 == 1)  ==>  (EFL >= 2)
(D_EFL_4 == 1)  ==>  (EFL_2 one of { 0, 1 })
(D_EFL_4 == 1)  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_4 == 1)  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(D_EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(D_EFL_4 == 1)  ==>  (SMM one of { 0, 1 })
(D_EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 1)  ==>  (orig(D_SMM) one of { 0, 1 })
(D_EFL_4 == 1)  ==>  (orig(EFL) >= 2)
(D_EFL_4 == 1)  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_4 == 1)  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_4 == 1)  ==>  (orig(ES) one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" })
EAX >= -1
EBX >= -1
ECX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
EAX != ECX
EAX != EDX
EAX != orig(EBX)
EAX != orig(ECX)
EBX != orig(EDX)
ECX != orig(EAX)
ECX != orig(EBX)
ECX != orig(EDX)
EDX != orig(EAX)
EDX != orig(EBX)
EIP <= orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= CR0_0
II < D_EFL_2
II <= D_EFL_4
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(D_SMM)
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM <= D_EFL_6
SMM <= orig(D_SMM)
ES != CS
ES >= SS
ES > LDT
ES > TR
ES <= orig(ES)
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
CS < orig(ES)
SS <= DS
SS > LDT
SS > TR
SS <= orig(ES)
DS >= GS
DS > LDT
DS > TR
DS <= orig(ES)
GS > LDT
GS > TR
GS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_4)
EFL_2 >= orig(EFL_6)
EFL_6 <= CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
EFL_9 != CR0_0
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(D_SMM)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_2)
CR0_0 >= orig(EFL_4)
CR0_0 >= orig(EFL_6)
D_EFL_2 >= D_EFL_4
D_EFL_2 >= orig(EFL_2)
D_EFL_2 > orig(EFL_4)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(D_SMM)
D_EFL_4 <= D_EFL_6
D_EFL_4 >= orig(EFL_2)
D_EFL_4 != orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(D_SMM)
===========================================================================
..movsl():::EXIT;condition="EFL_4==0"
===========================================================================
..movsl():::EXIT;condition="D_EFL_4==0"
ADDR == orig(ADDR)
EBX == ECX
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 133878181
EAX == 1007208
EBX == 38912
EDX == 1007212
EIP == 133878162
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 2048
CCD == 36864
CC0 == 0
EFER == 0
D_EFL_2 == 2
===========================================================================
..movsl():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR > EIP
ADDR >= orig(ADDR)
ADDR != orig(EIP)
EAX != ECX
EAX != EDX
EAX != orig(EBX)
EAX != orig(ECX)
EBX != ECX
EBX != orig(EDX)
ECX != orig(EAX)
ECX != orig(EBX)
ECX != orig(EDX)
EDX != orig(EAX)
EDX != orig(EBX)
EIP <= orig(ADDR)
EFL >= orig(EFL)
II <= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= CR0_0
II < D_EFL_2
II < D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_6)
II <= orig(D_SMM)
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
A20 <= D_EFL_2
A20 <= D_EFL_6
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
A20 >= orig(D_SMM)
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_6
SMM <= orig(D_SMM)
ES != CS
ES >= SS
ES > LDT
ES > TR
ES <= orig(ES)
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
CS < orig(ES)
SS <= DS
SS > LDT
SS > TR
SS <= orig(ES)
DS >= GS
DS > LDT
DS > TR
DS <= orig(ES)
GS > LDT
GS > TR
GS <= orig(ES)
LDT < TR
LDT < orig(ES)
TR < orig(ES)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_6)
EFL_6 <= CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 >= orig(EFL_6)
EFL_9 != CR0_0
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= orig(D_SMM)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_2)
CR0_0 >= orig(EFL_6)
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(D_SMM)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(D_SMM)
===========================================================================
..movsw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
ADDR one of { 32099, 32993 }
EAX one of { 1, 46 }
EBX one of { 0, 2, 28672 }
ECX one of { 0, 1 }
EDX == 128
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD == 64944
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..movsw():::ENTER;condition="EFL_4==0"
===========================================================================
..movsw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
ADDR one of { 32099, 32993 }
EAX one of { 1, 46 }
EBX one of { 0, 2, 28672 }
ECX one of { 0, 1 }
EDX == 128
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD == 64944
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..movsw():::EXIT
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == FS
SS == GS
SS == orig(ES)
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
D_EFL_2 == D_EFL_6
EAX one of { 1, 46, 11776 }
EBX == 28672
EDX == 128
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
DS one of { "0000000000000000ffff00009300", "7000000700000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68, 1472 }
CCD one of { 3552, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
===========================================================================
..movsw():::EXIT;condition="EFL_4==0"
===========================================================================
..movsw():::EXIT;condition="not(D_EFL_4==0)"
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == FS
SS == GS
SS == orig(ES)
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
D_EFL_2 == D_EFL_6
EAX one of { 1, 46, 11776 }
EBX == 28672
EDX == 128
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
DS one of { "0000000000000000ffff00009300", "7000000700000000ffff00009300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68, 1472 }
CCD one of { 3552, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
===========================================================================
..movw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
II <= D_SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 >= EFL_11
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..movw():::ENTER;condition="EFL_4==0"
EFL_2 >= EFL_4
===========================================================================
..movw():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_4
A20 == D_SMM
II == 0
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CCS >= 1
II <= EFL_2
II <= EFL_9
II <= CR0_0
GDT != IDT
===========================================================================
..movw():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
ADDR == 1010441
EAX == 1
EBX == 64886
ECX == -1
EDX == 56320
EIP == 27363
EFL == 22
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
FS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 62936
CCD == 1912
CC0 == 0
EFER == 0
===========================================================================
..movw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
II <= D_SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 >= EFL_11
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..movw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
(D_EFL_2 == 0)  <==>  (D_EFL_4 == 0)
(D_EFL_2 == 0)  ==>  (A20 == D_EFL_6)
(D_EFL_2 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_2 == 0)  ==>  (A20 == D_SMM)
(D_EFL_2 == 0)  ==>  (A20 == orig(EFL_2))
(D_EFL_2 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_2 == 0)  ==>  (ADDR == 1010443)
(D_EFL_2 == 0)  ==>  (CCD == 1)
(D_EFL_2 == 0)  ==>  (CCS == 62936)
(D_EFL_2 == 0)  ==>  (CCS == orig(CCS))
(D_EFL_2 == 0)  ==>  (CR0 == 16)
(D_EFL_2 == 0)  ==>  (CR0_0 == 0)
(D_EFL_2 == 0)  ==>  (CS == "f000000f0000ffffffff008f9b00")
(D_EFL_2 == 0)  ==>  (CS == orig(CS))
(D_EFL_2 == 0)  ==>  (DS == "dc00000dc000ffffffff008f9300")
(D_EFL_2 == 0)  ==>  (D_EFL_6 == 1)
(D_EFL_2 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_2 == 0)  ==>  (D_SMM == 1)
(D_EFL_2 == 0)  ==>  (EAX == 64886)
(D_EFL_2 == 0)  ==>  (EAX == EBX)
(D_EFL_2 == 0)  ==>  (EAX == orig(EBX))
(D_EFL_2 == 0)  ==>  (EBX == 64886)
(D_EFL_2 == 0)  ==>  (ECX == 31819)
(D_EFL_2 == 0)  ==>  (EDX == 56320)
(D_EFL_2 == 0)  ==>  (EDX == orig(EDX))
(D_EFL_2 == 0)  ==>  (EFL == 2)
(D_EFL_2 == 0)  ==>  (EFL_11 == 0)
(D_EFL_2 == 0)  ==>  (EFL_2 == 0)
(D_EFL_2 == 0)  ==>  (EFL_4 == 0)
(D_EFL_2 == 0)  ==>  (EFL_6 == 0)
(D_EFL_2 == 0)  ==>  (EFL_9 == 0)
(D_EFL_2 == 0)  ==>  (EIP == 27381)
(D_EFL_2 == 0)  ==>  (ES == "dc00000dc000ffffffff008f9300")
(D_EFL_2 == 0)  ==>  (ES == DS)
(D_EFL_2 == 0)  ==>  (ES == SS)
(D_EFL_2 == 0)  ==>  (ES == orig(DS))
(D_EFL_2 == 0)  ==>  (ES == orig(SS))
(D_EFL_2 == 0)  ==>  (FS == "000000000000ffffffff008f9300")
(D_EFL_2 == 0)  ==>  (FS == GS)
(D_EFL_2 == 0)  ==>  (GDT == "0000000000000000")
(D_EFL_2 == 0)  ==>  (GS == "000000000000ffffffff008f9300")
(D_EFL_2 == 0)  ==>  (IDT == "00000000000003ff")
(D_EFL_2 == 0)  ==>  (II == 0)
(D_EFL_2 == 0)  ==>  (II == CR0_0)
(D_EFL_2 == 0)  ==>  (II == D_EFL_2)
(D_EFL_2 == 0)  ==>  (II == D_EFL_4)
(D_EFL_2 == 0)  ==>  (II == EFL_11)
(D_EFL_2 == 0)  ==>  (II == EFL_2)
(D_EFL_2 == 0)  ==>  (II == EFL_4)
(D_EFL_2 == 0)  ==>  (II == EFL_6)
(D_EFL_2 == 0)  ==>  (II == EFL_9)
(D_EFL_2 == 0)  ==>  (II == SMM)
(D_EFL_2 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_2 == 0)  ==>  (II == orig(EFL_9))
(D_EFL_2 == 0)  ==>  (II == orig(II))
(D_EFL_2 == 0)  ==>  (SS == "dc00000dc000ffffffff008f9300")
(D_EFL_2 == 0)  ==>  (orig(ADDR) == 1010441)
(D_EFL_2 == 0)  ==>  (orig(CCD) == 1912)
(D_EFL_2 == 0)  ==>  (orig(CCS) == 62936)
(D_EFL_2 == 0)  ==>  (orig(CS) == "f000000f0000ffffffff008f9b00")
(D_EFL_2 == 0)  ==>  (orig(DS) == "dc00000dc000ffffffff008f9300")
(D_EFL_2 == 0)  ==>  (orig(EAX) == 1)
(D_EFL_2 == 0)  ==>  (orig(EBX) == 64886)
(D_EFL_2 == 0)  ==>  (orig(ECX) == -1)
(D_EFL_2 == 0)  ==>  (orig(EDX) == 56320)
(D_EFL_2 == 0)  ==>  (orig(EFL) == 22)
(D_EFL_2 == 0)  ==>  (orig(EFL_2) == 1)
(D_EFL_2 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_2 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_2 == 0)  ==>  (orig(EFL_9) == 0)
(D_EFL_2 == 0)  ==>  (orig(EIP) == 27363)
(D_EFL_2 == 0)  ==>  (orig(II) == 0)
(D_EFL_2 == 0)  ==>  (orig(SS) == "dc00000dc000ffffffff008f9300")
(D_EFL_2 one of { 1, 2 })  <==>  (A20 <= D_EFL_2)
(D_EFL_2 one of { 1, 2 })  <==>  (A20 == D_EFL_4)
(D_EFL_2 one of { 1, 2 })  <==>  (CCD >= orig(CCD))
(D_EFL_2 one of { 1, 2 })  <==>  (D_EFL_2 >= D_EFL_6)
(D_EFL_2 one of { 1, 2 })  <==>  (D_EFL_2 >= D_EFL_9)
(D_EFL_2 one of { 1, 2 })  <==>  (D_EFL_2 >= D_SMM)
(D_EFL_2 one of { 1, 2 })  <==>  (D_EFL_2 >= orig(EFL_2))
(D_EFL_2 one of { 1, 2 })  <==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_2 one of { 1, 2 })  <==>  (D_EFL_4 == 1)
(D_EFL_2 one of { 1, 2 })  <==>  (D_EFL_4 >= D_EFL_9)
(D_EFL_2 one of { 1, 2 })  <==>  (D_EFL_4 >= D_SMM)
(D_EFL_2 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_2 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_2 one of { 1, 2 })  <==>  (EAX <= orig(EAX))
(D_EFL_2 one of { 1, 2 })  <==>  (EFL_2 >= orig(EFL_2))
(D_EFL_2 one of { 1, 2 })  <==>  (EFL_4 == orig(EFL_4))
(D_EFL_2 one of { 1, 2 })  <==>  (SMM < D_EFL_2)
(D_EFL_2 one of { 1, 2 })  <==>  (SMM < D_EFL_4)
(D_EFL_2 one of { 1, 2 })  ==>  (CR0 one of { 16, 17, 1610612752 })
(D_EFL_2 one of { 1, 2 })  ==>  (CR0_0 one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_2 one of { 1, 2 })  ==>  (D_EFL_9 one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (D_SMM one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (EAX >= -1)
(D_EFL_2 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_2 one of { 1, 2 })  ==>  (ECX >= -1)
(D_EFL_2 one of { 1, 2 })  ==>  (EDX >= -1)
(D_EFL_2 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (EFL_2 one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (EFL_6 one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(D_EFL_2 one of { 1, 2 })  ==>  (II one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (orig(EAX) >= -1)
(D_EFL_2 one of { 1, 2 })  ==>  (orig(EBX) >= -1)
(D_EFL_2 one of { 1, 2 })  ==>  (orig(EDX) >= -1)
(D_EFL_2 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_2 one of { 1, 2 })  ==>  (orig(EFL_2) one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (orig(EFL_9) one of { 0, 1 })
(D_EFL_2 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (D_EFL_2 != orig(EFL_4))
(EFL_4 == 0)  <==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  <==>  (EFL_4 < D_EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  <==>  (EFL_4 <= orig(II))
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(EFL) >= 2)
(EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_4))
(EFL_4 == 0)  ==>  (orig(EFL_4) one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > orig(EFL_6))
(EFL_4 == 1)  <==>  (EFL_4 > orig(II))
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_EFL_2)
(EFL_4 == 1)  ==>  (A20 == D_EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_EFL_6)
(EFL_4 == 1)  ==>  (A20 == D_EFL_9)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 == orig(EFL_4))
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > orig(EFL_6))
(EFL_4 == 1)  ==>  (A20 > orig(II))
(EFL_4 == 1)  ==>  (CCD == orig(CCD))
(EFL_4 == 1)  ==>  (CCS == orig(CCS))
(EFL_4 == 1)  ==>  (CCS >= 1)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (CR0_0 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (CR0_0 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (CR0_0 >= orig(II))
(EFL_4 == 1)  ==>  (CS == orig(CS))
(EFL_4 == 1)  ==>  (DS == orig(DS))
(EFL_4 == 1)  ==>  (D_EFL_2 == 1)
(EFL_4 == 1)  ==>  (D_EFL_2 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_2 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_4 == 1)
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_6 == 1)
(EFL_4 == 1)  ==>  (D_EFL_6 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_6 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_9 == 1)
(EFL_4 == 1)  ==>  (D_EFL_9 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_9 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_9 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_9 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (D_SMM > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_SMM > orig(II))
(EFL_4 == 1)  ==>  (EAX <= orig(EAX))
(EFL_4 == 1)  ==>  (EBX <= orig(EBX))
(EFL_4 == 1)  ==>  (ECX <= orig(ECX))
(EFL_4 == 1)  ==>  (EDX <= orig(EDX))
(EFL_4 == 1)  ==>  (EFL == orig(EFL))
(EFL_4 == 1)  ==>  (EFL_11 < D_EFL_2)
(EFL_4 == 1)  ==>  (EFL_11 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_11 < D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_11 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_11 < orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_11 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_2 == orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_2 >= orig(II))
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_2)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_6 < orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_9 == orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_9 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_9 >= orig(II))
(EFL_4 == 1)  ==>  (EIP != orig(ADDR))
(EFL_4 == 1)  ==>  (EIP == orig(EIP))
(EFL_4 == 1)  ==>  (GDT != IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II < D_EFL_2)
(EFL_4 == 1)  ==>  (II < D_EFL_4)
(EFL_4 == 1)  ==>  (II < D_EFL_6)
(EFL_4 == 1)  ==>  (II < D_EFL_9)
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II < orig(EFL_4))
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II <= EFL_2)
(EFL_4 == 1)  ==>  (II <= EFL_9)
(EFL_4 == 1)  ==>  (II <= orig(EFL_2))
(EFL_4 == 1)  ==>  (II <= orig(EFL_9))
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (II == orig(EFL_6))
(EFL_4 == 1)  ==>  (II == orig(II))
(EFL_4 == 1)  ==>  (SMM < D_EFL_2)
(EFL_4 == 1)  ==>  (SMM < D_EFL_4)
(EFL_4 == 1)  ==>  (SMM < D_EFL_9)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM < orig(EFL_4))
(EFL_4 == 1)  ==>  (SS == orig(SS))
(EFL_4 == 1)  ==>  (orig(CCS) >= 1)
(EFL_4 == 1)  ==>  (orig(EFL_2) <= orig(EFL_4))
(EFL_4 == 1)  ==>  (orig(EFL_4) == 1)
(EFL_4 == 1)  ==>  (orig(EFL_4) > orig(EFL_6))
(EFL_4 == 1)  ==>  (orig(EFL_4) >= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(EFL_6) <= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(EFL_6) == 0)
(EFL_4 == 1)  ==>  (orig(II) < orig(EFL_4))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_2))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(II) == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
II <= A20
II >= SMM
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_EFL_4
A20 <= D_EFL_6
A20 >= D_EFL_9
A20 >= D_SMM
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
SMM <= D_EFL_2
SMM <= D_EFL_4
SMM < D_EFL_6
SMM <= D_EFL_9
SMM <= D_SMM
SMM <= orig(II)
SMM <= orig(EFL_2)
SMM <= orig(EFL_4)
SMM <= orig(EFL_6)
SMM <= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS >= orig(CS)
CS != orig(SS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
DS >= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_6
EFL_2 <= D_SMM
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= D_SMM
EFL_4 <= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_SMM
EFL_6 >= orig(EFL_6)
EFL_9 >= EFL_11
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_SMM
EFL_9 <= orig(EFL_9)
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_SMM
EFL_11 <= orig(EFL_9)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
D_EFL_2 >= D_EFL_4
D_EFL_2 % D_EFL_6 == 0
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 <= D_EFL_6
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= D_SMM
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_4)
D_SMM >= orig(II)
D_SMM >= orig(EFL_2)
D_SMM >= orig(EFL_4)
D_SMM >= orig(EFL_6)
D_SMM >= orig(EFL_9)
===========================================================================
..movw():::EXIT;condition="EFL_4==0"
SMM == EFL_4
D_EFL_2 != orig(EFL_4)
D_EFL_4 != orig(EFL_4)
===========================================================================
..movw():::EXIT;condition="not(EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_9
A20 == D_SMM
A20 == orig(EFL_4)
A20 == orig(D_SMM)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
CCS == orig(CCS)
CCD == orig(CCD)
EFL_2 == orig(EFL_2)
EFL_9 == orig(EFL_9)
II == 0
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CCS >= 1
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_9
II <= CR0_0
GDT != IDT
===========================================================================
..movw():::EXIT;condition="D_EFL_4==0"
EAX == EBX
EAX == orig(EBX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_2
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 1010443
EAX == 64886
ECX == 31819
EDX == 56320
EIP == 27381
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
FS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 62936
CCD == 1
CC0 == 0
EFER == 0
===========================================================================
..movw():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_13)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EAX <= orig(EAX)
II <= A20
II >= SMM
II <= D_EFL_2
II <= D_EFL_6
II <= D_SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_2
A20 <= D_EFL_6
A20 >= D_EFL_9
A20 >= D_SMM
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
SMM <= CR0_0
SMM < D_EFL_2
SMM < D_EFL_6
SMM <= D_EFL_9
SMM <= D_SMM
SMM <= orig(II)
SMM <= orig(EFL_2)
SMM <= orig(EFL_6)
SMM <= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS >= orig(CS)
CS != orig(SS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS >= orig(SS)
DS >= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS != orig(CS)
FS <= orig(SS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(DS)
TR < orig(CS)
TR < orig(SS)
TR < orig(DS)
CCD >= orig(CCD)
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_2 <= D_SMM
EFL_2 >= orig(EFL_2)
EFL_2 >= orig(EFL_6)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_6
EFL_4 <= D_EFL_9
EFL_4 <= D_SMM
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_SMM
EFL_6 >= orig(EFL_6)
EFL_9 >= EFL_11
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_SMM
EFL_9 <= orig(EFL_9)
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_SMM
EFL_11 <= orig(EFL_9)
CR0_0 <= D_EFL_2
CR0_0 <= D_EFL_6
CR0_0 <= D_EFL_9
D_EFL_2 >= D_EFL_6
D_EFL_2 >= D_EFL_9
D_EFL_2 >= D_SMM
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_6)
D_EFL_2 >= orig(EFL_9)
D_EFL_6 >= D_EFL_9
D_EFL_6 >= D_SMM
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_9)
D_EFL_9 >= orig(II)
D_SMM >= orig(II)
D_SMM >= orig(EFL_2)
D_SMM >= orig(EFL_6)
D_SMM >= orig(EFL_9)
===========================================================================
..movzbl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS == DS)
(EFL_4 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..movzbl():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..movzbl():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
II == EFL_9
II == EFL_11
A20 == EFL_4
SS == DS
FS == GS
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
GDT < IDT
===========================================================================
..movzbl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..movzbl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS == DS)
(EFL_4 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..movzbl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
===========================================================================
..movzbl():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
II == EFL_9
II == EFL_11
II == orig(SMM)
II == orig(EFL_6)
II == orig(EFL_9)
II == orig(EFL_11)
A20 == EFL_4
A20 == orig(EFL_4)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
GDT < IDT
===========================================================================
..movzbl():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..movzbw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
(ADDR == 825906)  <==>  (A20 == EFL_4)
(ADDR == 825906)  <==>  (CCD == 837)
(ADDR == 825906)  <==>  (CCS == 16)
(ADDR == 825906)  <==>  (EAX == 133107248)
(ADDR == 825906)  <==>  (EBX == 414056455)
(ADDR == 825906)  <==>  (ECX == 40960)
(ADDR == 825906)  <==>  (EDX == 2031)
(ADDR == 825906)  <==>  (EFL == 530)
(ADDR == 825906)  <==>  (EFL_4 == 1)
(ADDR == 825906)  <==>  (EIP == 1274)
(ADDR == 825906)  ==>  (CS == "c980000c9800ffffffff00809b00")
(ADDR == 825906)  ==>  (DS == "c980000c9800ffffffff00809300")
(ADDR == 825906)  ==>  (EFL_11 == 0)
(ADDR == 825906)  ==>  (ES == "f5a3000f5a30ffffffff00809300")
(ADDR == 825906)  ==>  (II == EFL_11)
(ADDR == 825906)  ==>  (SS == "000000000000ffffffff00809300")
(ADDR one of { 825697, 825747, 825927 })  <==>  (CCD one of { 152, 57345, 61441 })
(ADDR one of { 825697, 825747, 825927 })  <==>  (CCS one of { 0, 1, 71 })
(ADDR one of { 825697, 825747, 825927 })  <==>  (EAX one of { 0, 16, 71 })
(ADDR one of { 825697, 825747, 825927 })  <==>  (EBX one of { 152, 57345, 61441 })
(ADDR one of { 825697, 825747, 825927 })  <==>  (ECX one of { 0, 1 })
(ADDR one of { 825697, 825747, 825927 })  <==>  (EDX one of { 0, 65535 })
(ADDR one of { 825697, 825747, 825927 })  <==>  (EFL one of { 642, 643, 2690 })
(ADDR one of { 825697, 825747, 825927 })  <==>  (EFL_4 == 0)
(ADDR one of { 825697, 825747, 825927 })  <==>  (EIP one of { 335, 385, 570 })
(ADDR one of { 825697, 825747, 825927 })  <==>  (II == EFL_4)
(ADDR one of { 825697, 825747, 825927 })  ==>  (CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(ADDR one of { 825697, 825747, 825927 })  ==>  (DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(ADDR one of { 825697, 825747, 825927 })  ==>  (EFL_11 one of { 0, 1 })
(ADDR one of { 825697, 825747, 825927 })  ==>  (ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" })
(ADDR one of { 825697, 825747, 825927 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
ECX one of { 0, 1, 40960 }
EDX one of { 0, 2031, 65535 }
CPL == 0
II == 0
A20 == 1
ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_11 one of { 0, 1 }
===========================================================================
..movzbw():::ENTER;condition="EFL_4==0"
II == EFL_4
ADDR one of { 825697, 825747, 825927 }
EAX one of { 0, 16, 71 }
EBX one of { 152, 57345, 61441 }
ECX one of { 0, 1 }
EDX one of { 0, 65535 }
EIP one of { 335, 385, 570 }
EFL one of { 642, 643, 2690 }
CCS one of { 0, 1, 71 }
CCD one of { 152, 57345, 61441 }
===========================================================================
..movzbw():::ENTER;condition="not(EFL_4==0)"
II == EFL_11
A20 == EFL_4
ADDR == 825906
EAX == 133107248
EBX == 414056455
ECX == 40960
EDX == 2031
EIP == 1274
EFL == 530
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
CCS == 16
CCD == 837
===========================================================================
..movzbw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ECX one of { 0, 1, 40960 }
EDX one of { 0, 2031, 65535 }
CPL == 0
II == 0
A20 == 1
ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_11 one of { 0, 1 }
===========================================================================
..movzbw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_11 == orig(EFL_11)
(ADDR == 825911)  <==>  (A20 == EFL_4)
(ADDR == 825911)  <==>  (CCD == 837)
(ADDR == 825911)  <==>  (CCS == 16)
(ADDR == 825911)  <==>  (EAX == 133107248)
(ADDR == 825911)  <==>  (EBX == 414056455)
(ADDR == 825911)  <==>  (ECX == 40960)
(ADDR == 825911)  <==>  (EDX == 2031)
(ADDR == 825911)  <==>  (EFL == 530)
(ADDR == 825911)  <==>  (EFL_4 == 1)
(ADDR == 825911)  <==>  (EIP == 1274)
(ADDR == 825911)  <==>  (orig(ADDR) == 825906)
(ADDR == 825911)  ==>  (CS == "c980000c9800ffffffff00809b00")
(ADDR == 825911)  ==>  (DS == "c980000c9800ffffffff00809300")
(ADDR == 825911)  ==>  (EFL_11 == 0)
(ADDR == 825911)  ==>  (ES == "f5a3000f5a30ffffffff00809300")
(ADDR == 825911)  ==>  (II == EFL_11)
(ADDR == 825911)  ==>  (SS == "000000000000ffffffff00809300")
(ADDR one of { 825703, 825753, 825932 })  <==>  (CCD one of { 152, 57345, 61441 })
(ADDR one of { 825703, 825753, 825932 })  <==>  (CCS one of { 0, 1, 71 })
(ADDR one of { 825703, 825753, 825932 })  <==>  (EAX one of { 0, 16, 71 })
(ADDR one of { 825703, 825753, 825932 })  <==>  (EBX one of { 152, 57345, 61441 })
(ADDR one of { 825703, 825753, 825932 })  <==>  (ECX one of { 0, 1 })
(ADDR one of { 825703, 825753, 825932 })  <==>  (EDX one of { 0, 65535 })
(ADDR one of { 825703, 825753, 825932 })  <==>  (EFL one of { 642, 643, 2690 })
(ADDR one of { 825703, 825753, 825932 })  <==>  (EFL_4 == 0)
(ADDR one of { 825703, 825753, 825932 })  <==>  (EIP one of { 335, 385, 570 })
(ADDR one of { 825703, 825753, 825932 })  <==>  (II == EFL_4)
(ADDR one of { 825703, 825753, 825932 })  <==>  (orig(ADDR) one of { 825697, 825747, 825927 })
(ADDR one of { 825703, 825753, 825932 })  ==>  (CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(ADDR one of { 825703, 825753, 825932 })  ==>  (DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(ADDR one of { 825703, 825753, 825932 })  ==>  (EFL_11 one of { 0, 1 })
(ADDR one of { 825703, 825753, 825932 })  ==>  (ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" })
(ADDR one of { 825703, 825753, 825932 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
ECX one of { 0, 1, 40960 }
EDX one of { 0, 2031, 65535 }
CPL == 0
II == 0
A20 == 1
ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_11 one of { 0, 1 }
===========================================================================
..movzbw():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
ADDR one of { 825703, 825753, 825932 }
EAX one of { 0, 16, 71 }
EBX one of { 152, 57345, 61441 }
ECX one of { 0, 1 }
EDX one of { 0, 65535 }
EIP one of { 335, 385, 570 }
EFL one of { 642, 643, 2690 }
CCS one of { 0, 1, 71 }
CCD one of { 152, 57345, 61441 }
===========================================================================
..movzbw():::EXIT;condition="not(EFL_4==0)"
II == EFL_11
II == orig(EFL_11)
A20 == EFL_4
A20 == orig(EFL_4)
ADDR == 825911
EAX == 133107248
EBX == 414056455
ECX == 40960
EDX == 2031
EIP == 1274
EFL == 530
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
CCS == 16
CCD == 837
===========================================================================
..movzbw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_11 == orig(EFL_11)
ECX one of { 0, 1, 40960 }
EDX one of { 0, 2031, 65535 }
CPL == 0
II == 0
A20 == 1
ES one of { "e000000e0000ffffffff008f9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_11 one of { 0, 1 }
===========================================================================
..movzwl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (A20 > EFL_11)
(EFL_4 == 0)  ==>  (DS >= GS)
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 == 0)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 >= EFL_11)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 >= EFL_11)
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES >= GS)
(EFL_4 == 0)  ==>  (FS >= GS)
(EFL_4 == 0)  ==>  (II == EFL_11)
(EFL_4 == 0)  ==>  (SMM >= EFL_11)
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (SS >= GS)
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 <= EFL_11)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_11)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 >= EFL_11
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..movzwl():::ENTER;condition="EFL_4==0"
II == EFL_4
II == EFL_11
ES >= GS
SS >= GS
DS >= GS
FS >= GS
===========================================================================
..movzwl():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
II == EFL_9
A20 == EFL_4
A20 == D_SMM
FS <= GS
GDT < IDT
===========================================================================
..movzwl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 >= EFL_11
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..movzwl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (A20 > EFL_11)
(EFL_4 == 0)  ==>  (DS >= GS)
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 == 0)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 >= EFL_11)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 >= EFL_11)
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES >= GS)
(EFL_4 == 0)  ==>  (FS >= GS)
(EFL_4 == 0)  ==>  (II == EFL_11)
(EFL_4 == 0)  ==>  (SMM >= EFL_11)
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (SS >= GS)
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 <= EFL_11)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_11)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 >= EFL_11
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..movzwl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == EFL_11
II == orig(EFL_4)
II == orig(EFL_11)
ES >= GS
SS >= GS
DS >= GS
FS >= GS
===========================================================================
..movzwl():::EXIT;condition="not(EFL_4==0)"
EBX == orig(EBX)
II == SMM
II == EFL_6
II == EFL_9
II == orig(SMM)
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == D_SMM
A20 == orig(EFL_4)
A20 == orig(D_SMM)
FS <= GS
GDT < IDT
===========================================================================
..movzwl():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 >= EFL_11
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..mull():::ENTER
EAX == EDX
EBX == ECX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 34043, 34350, 133939241 }
EAX == -1
EBX one of { -1, 1090688 }
EIP one of { 34304, 34322, 133939054 }
EFL one of { 2, 131 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 64, 42112 }
CCD one of { 1480, 2130705408, 4294925184L }
CC0 == 0
EFER == 0
===========================================================================
..mull():::ENTER;condition="EFL_4==0"
===========================================================================
..mull():::ENTER;condition="not(D_EFL_4==0)"
EAX == EDX
EBX == ECX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 34043, 34350, 133939241 }
EAX == -1
EBX one of { -1, 1090688 }
EIP one of { 34304, 34322, 133939054 }
EFL one of { 2, 131 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 64, 42112 }
CCD one of { 1480, 2130705408, 4294925184L }
CC0 == 0
EFER == 0
===========================================================================
..mull():::EXIT
EAX == EDX
EAX == orig(EAX)
EAX == orig(EDX)
EBX == ECX
EBX == orig(EBX)
EBX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 34045, 34352, 133939243 }
EAX == -1
EBX one of { -1, 1090688 }
EIP one of { 34304, 34322, 133939054 }
EFL one of { 2, 131 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 64, 42112 }
CCD one of { 1480, 2130705408, 4294925184L }
CC0 == 0
EFER == 0
===========================================================================
..mull():::EXIT;condition="EFL_4==0"
===========================================================================
..mull():::EXIT;condition="not(D_EFL_4==0)"
EAX == EDX
EAX == orig(EAX)
EAX == orig(EDX)
EBX == ECX
EBX == orig(EBX)
EBX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 34045, 34352, 133939243 }
EAX == -1
EBX one of { -1, 1090688 }
EIP one of { 34304, 34322, 133939054 }
EFL one of { 2, 131 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 64, 42112 }
CCD one of { 1480, 2130705408, 4294925184L }
CC0 == 0
EFER == 0
===========================================================================
..negl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EBX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff00809300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (EAX one of { -1, 0 })
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "a000000a0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..negl():::ENTER;condition="EFL_4==0"
II == EFL_4
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff00809300", "dc00000dc0000000ffff00009300" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
===========================================================================
..negl():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_4
SS == FS
SS == GS
EAX one of { -1, 0 }
ES one of { "001000000000ffffffff00cf9300", "a000000a0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
===========================================================================
..negl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..negl():::EXIT
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EBX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff00809300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 0)  ==>  (orig(EAX) % EAX == 0)
(EFL_4 == 0)  ==>  (orig(EBX) >= -1)
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (EAX == orig(EAX))
(EFL_4 == 1)  ==>  (EAX one of { -1, 0 })
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (EDX one of { -1, 1, 3324 })
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "a000000a0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (orig(EAX) one of { -1, 0 })
(EFL_4 == 1)  ==>  (orig(EDX) % EDX == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
orig(EBX) % EBX == 0
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..negl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff00809300", "dc00000dc0000000ffff00009300" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
orig(EAX) % EAX == 0
===========================================================================
..negl():::EXIT;condition="not(EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
SS == FS
SS == GS
SS == orig(FS)
SS == orig(GS)
EAX one of { -1, 0 }
EDX one of { -1, 1, 3324 }
ES one of { "001000000000ffffffff00cf9300", "a000000a0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
orig(EDX) % EDX == 0
===========================================================================
..negl():::EXIT;condition="not(D_EFL_4==0)"
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
orig(EBX) % EBX == 0
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..new0x08():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
ADDR < EIP
EAX != ECX
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_4 <= EFL_9
EFL_6 <= EFL_9
EFL_9 >= EFL_11
===========================================================================
..new0x08():::ENTER;condition="EFL_4==0"
SMM == EFL_4
GS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
EAX >= EBX
ES >= GS
CS > GS
===========================================================================
..new0x08():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
EFL_4 == EFL_9
EDX one of { 0, 980 }
EIP one of { 570, 1382, 21924 }
II == 0
ES one of { "004000000400ffffffff008f9300", "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "eb34000eb340ffffffff008f9300" }
GS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GDT == "0000000000000000"
EDX % EBX == 0
EDX % ECX == 0
===========================================================================
..new0x08():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
ADDR < EIP
EAX != ECX
II <= A20
II >= SMM
II <= EFL_2
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
SMM <= EFL_11
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS >= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_4 <= EFL_9
EFL_6 <= EFL_9
EFL_9 >= EFL_11
===========================================================================
..new0x08():::EXIT
ADDR == orig(ADDR)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
EFL_11 == orig(EFL_11)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(II))
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 == D_EFL_4)
(EFL_4 == 0)  ==>  (A20 > orig(EFL_4))
(EFL_4 == 0)  ==>  (CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(EFL_4 == 0)  ==>  (DS < orig(CS))
(EFL_4 == 0)  ==>  (DS <= orig(ES))
(EFL_4 == 0)  ==>  (DS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 0)  ==>  (D_EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_4 == 1)
(EFL_4 == 0)  ==>  (D_EFL_4 > orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_9 >= orig(EFL_4))
(EFL_4 == 0)  ==>  (EAX >= orig(EBX))
(EFL_4 == 0)  ==>  (EDX one of { 0, 128, 65535 })
(EFL_4 == 0)  ==>  (EFL <= orig(EFL))
(EFL_4 == 0)  ==>  (EFL one of { 2, 70, 2055 })
(EFL_4 == 0)  ==>  (EFL_11 >= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 < D_EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (II == orig(EFL_4))
(EFL_4 == 0)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 0)  ==>  (orig(EAX) >= orig(EBX))
(EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_4))
(EFL_4 == 0)  ==>  (orig(EFL_4) == 0)
(EFL_4 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (orig(II) >= orig(EFL_4))
(EFL_4 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (49 * EAX - 49 * orig(EAX) - 160 * orig(EDX) == 0)
(EFL_4 == 1)  ==>  (A20 == D_EFL_2)
(EFL_4 == 1)  ==>  (CCD == orig(CCD))
(EFL_4 == 1)  ==>  (CS one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 1)  ==>  (D_EFL_2 == 1)
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (ECX % orig(ECX) == 0)
(EFL_4 == 1)  ==>  (ECX - orig(ECX) + orig(EDX) == 0)
(EFL_4 == 1)  ==>  (EDX == 0)
(EFL_4 == 1)  ==>  (EFL_2 == orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300", "f5d7000f5d70ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GDT == orig(GDT))
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == orig(II))
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(CS) one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(EFL_4 == 1)  ==>  (orig(DS) one of { "c980000c9800ffffffff00809300", "eb34000eb340ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(EDX) % EBX == 0)
(EFL_4 == 1)  ==>  (orig(EDX) % orig(EBX) == 0)
(EFL_4 == 1)  ==>  (orig(EDX) % orig(ECX) == 0)
(EFL_4 == 1)  ==>  (orig(EDX) one of { 0, 980 })
(EFL_4 == 1)  ==>  (orig(EFL_4) == orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(EFL_4) one of { 0, 1 })
(EFL_4 == 1)  ==>  (orig(EIP) one of { 570, 1382, 21924 })
(EFL_4 == 1)  ==>  (orig(ES) one of { "004000000400ffffffff008f9300", "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" })
(EFL_4 == 1)  ==>  (orig(GDT) == "0000000000000000")
(EFL_4 == 1)  ==>  (orig(II) == 0)
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX one of { 0, 128, 65535 }
EIP == 65189
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
D_EFL_2 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
ADDR < orig(EIP)
EBX >= orig(EBX)
ECX != orig(EAX)
ECX <= orig(ECX)
EIP > orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_9
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= D_EFL_2
A20 <= D_EFL_4
A20 >= D_EFL_9
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_9)
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
ES >= orig(ES)
ES != orig(CS)
CS > SS
CS > DS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS > orig(DS)
SS <= DS
SS > LDT
SS > TR
SS <= orig(ES)
SS < orig(CS)
SS <= orig(DS)
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT < IDT
GDT <= orig(GDT)
IDT != orig(GDT)
CCD <= orig(CCD)
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 >= orig(II)
EFL_2 <= orig(EFL_2)
EFL_2 <= orig(EFL_9)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 >= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 >= orig(II)
EFL_6 <= orig(EFL_2)
EFL_6 <= orig(EFL_9)
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= orig(EFL_2)
EFL_11 <= orig(EFL_9)
D_EFL_2 <= D_EFL_4
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= D_EFL_9
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_9)
D_EFL_9 != orig(EFL_9)
===========================================================================
..new0x08():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
A20 == D_EFL_4
EFL one of { 2, 70, 2055 }
DS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
EAX >= orig(EBX)
EFL <= orig(EFL)
DS <= orig(ES)
DS < orig(CS)
===========================================================================
..new0x08():::EXIT;condition="not(EFL_4==0)"
EBX == orig(EBX)
II == EFL_6
II == orig(II)
II == orig(EFL_6)
A20 == EFL_4
A20 == D_EFL_2
GDT == orig(GDT)
CCD == orig(CCD)
EFL_2 == orig(EFL_2)
EDX == 0
ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300", "f5d7000f5d70ffffffff008f9300" }
CS one of { "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
orig(EDX) % EBX == 0
ECX % orig(ECX) == 0
49 * EAX - 49 * orig(EAX) - 160 * orig(EDX) == 0
ECX - orig(ECX) + orig(EDX) == 0
===========================================================================
..new0x08():::EXIT;condition="not(D_EFL_4==0)"
ADDR == orig(ADDR)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
EFL_11 == orig(EFL_11)
ADDR == -1
EAX >= 0
EBX >= 0
ECX >= 0
EDX one of { 0, 128, 65535 }
EIP == 65189
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "f000000f00000000ffff00009b00", "f000000f0000ffffffff00809b00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
D_EFL_2 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_EFL_9 one of { 0, 1 }
ADDR < orig(EIP)
EBX >= orig(EBX)
ECX != orig(EAX)
ECX <= orig(ECX)
EIP > orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_9
II <= orig(II)
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= D_EFL_2
A20 <= D_EFL_4
A20 >= D_EFL_9
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_9)
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
ES >= orig(ES)
ES != orig(CS)
CS > SS
CS > DS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS > orig(DS)
SS <= DS
SS > LDT
SS > TR
SS <= orig(ES)
SS < orig(CS)
SS <= orig(DS)
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT < IDT
GDT <= orig(GDT)
IDT != orig(GDT)
CCD <= orig(CCD)
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 >= orig(II)
EFL_2 <= orig(EFL_2)
EFL_2 <= orig(EFL_9)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 >= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 >= orig(II)
EFL_6 <= orig(EFL_2)
EFL_6 <= orig(EFL_9)
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= orig(EFL_2)
EFL_11 <= orig(EFL_9)
D_EFL_2 <= D_EFL_4
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= D_EFL_9
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_9)
D_EFL_9 != orig(EFL_9)
===========================================================================
..new0x76():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
SS == GS
ADDR == -1
EAX == 64936
EBX one of { 0, 2 }
ECX == 64
EDX == 48384
EIP == 54263
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "0040000004000000ffff00009300"
CS == "f000000f00000000ffff00009b00"
SS == "0000000000000000ffff00009300"
DS == "dc00000dc0000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 20
CCD == 64920
CC0 == 0
EFER == 0
===========================================================================
..new0x76():::ENTER;condition="EFL_4==0"
===========================================================================
..new0x76():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
SS == GS
ADDR == -1
EAX == 64936
EBX one of { 0, 2 }
ECX == 64
EDX == 48384
EIP == 54263
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "0040000004000000ffff00009300"
CS == "f000000f00000000ffff00009b00"
SS == "0000000000000000ffff00009300"
DS == "dc00000dc0000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 20
CCD == 64920
CC0 == 0
EFER == 0
===========================================================================
..new0x76():::EXIT
ADDR == orig(ADDR)
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
D_EFL_2 == D_EFL_6
ADDR == -1
EAX one of { 1, 46 }
EBX one of { 0, 2 }
ECX one of { 0, 1 }
EDX == 128
EIP == 54329
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES == "0000000000000000ffff00009300"
CS == "f000000f00000000ffff00009b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD == 64920
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
===========================================================================
..new0x76():::EXIT;condition="EFL_4==0"
===========================================================================
..new0x76():::EXIT;condition="not(D_EFL_4==0)"
ADDR == orig(ADDR)
EBX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
D_EFL_2 == D_EFL_6
ADDR == -1
EAX one of { 1, 46 }
EBX one of { 0, 2 }
ECX one of { 0, 1 }
EDX == 128
EIP == 54329
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES == "0000000000000000ffff00009300"
CS == "f000000f00000000ffff00009b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD == 64920
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
===========================================================================
..nop():::ENTER
EAX == EBX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == EFL_9
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == DS
SS == FS
SS == GS
(ADDR == 1013873)  <==>  (CCD == 255)
(ADDR == 1013873)  <==>  (CCS == 2)
(ADDR == 1013873)  <==>  (EAX == -1)
(ADDR == 1013873)  <==>  (EAX == ECX)
(ADDR == 1013873)  <==>  (ECX == -1)
(ADDR == 1013873)  <==>  (EDX == 56320)
(ADDR == 1013873)  <==>  (EFL == 134)
(ADDR == 1013873)  <==>  (EFL_6 == 0)
(ADDR == 1013873)  <==>  (EIP == 26669)
(ADDR == 1013873)  ==>  (II == 0)
(ADDR == 1013873)  ==>  (II == EFL_6)
(ADDR == 1013873)  ==>  (II == SMM)
(ADDR one of { 1016808, 1016809 })  <==>  (A20 == EFL_6)
(ADDR one of { 1016808, 1016809 })  <==>  (CCD == 0)
(ADDR one of { 1016808, 1016809 })  <==>  (CCS == 56320)
(ADDR one of { 1016808, 1016809 })  <==>  (EAX == 0)
(ADDR one of { 1016808, 1016809 })  <==>  (EAX == EDX)
(ADDR one of { 1016808, 1016809 })  <==>  (ECX == 33537)
(ADDR one of { 1016808, 1016809 })  <==>  (EDX == 0)
(ADDR one of { 1016808, 1016809 })  <==>  (EFL one of { 70, 582 })
(ADDR one of { 1016808, 1016809 })  <==>  (EFL_6 == 1)
(ADDR one of { 1016808, 1016809 })  <==>  (EIP one of { 33767, 33768 })
(ADDR one of { 1016808, 1016809 })  ==>  (II one of { 0, 1 })
ADDR one of { 1013873, 1016808, 1016809 }
EAX one of { -1, 0 }
ECX one of { -1, 33537 }
EDX one of { 0, 56320 }
EIP one of { 26669, 33767, 33768 }
EFL one of { 70, 134, 582 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 56320 }
CCD one of { 0, 255 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..nop():::ENTER;condition="EFL_4==0"
EAX == EDX
A20 == EFL_6
ADDR one of { 1016808, 1016809 }
EAX == 0
ECX == 33537
EIP one of { 33767, 33768 }
EFL one of { 70, 582 }
CCS == 56320
CCD == 0
===========================================================================
..nop():::ENTER;condition="not(EFL_4==0)"
EAX == ECX
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
ADDR == 1013873
EAX == -1
EDX == 56320
EIP == 26669
EFL == 134
II == 0
CCS == 2
CCD == 255
===========================================================================
..nop():::ENTER;condition="not(D_EFL_4==0)"
EAX == EBX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == EFL_9
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == DS
SS == FS
SS == GS
ADDR one of { 1013873, 1016808, 1016809 }
EAX one of { -1, 0 }
ECX one of { -1, 33537 }
EDX one of { 0, 56320 }
EIP one of { 26669, 33767, 33768 }
EFL one of { 70, 134, 582 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 56320 }
CCD one of { 0, 255 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..nop():::EXIT
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_4)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == EFL_9
EFL_2 == D_EFL_2
EFL_2 == orig(EFL_6)
(ADDR == 688128)  <==>  (A20 == EFL_4)
(ADDR == 688128)  <==>  (CCD == 27844)
(ADDR == 688128)  <==>  (CCS == 8)
(ADDR == 688128)  <==>  (D_EFL_4 == 2)
(ADDR == 688128)  <==>  (EBX == 27920)
(ADDR == 688128)  <==>  (ECX == 4294967295L)
(ADDR == 688128)  <==>  (EDX == 56320)
(ADDR == 688128)  <==>  (EFL == 18)
(ADDR == 688128)  <==>  (EFL_2 == 0)
(ADDR == 688128)  <==>  (EFL_4 == 1)
(ADDR == 688128)  <==>  (EIP == 30797)
(ADDR == 688128)  <==>  (II == orig(II))
(ADDR == 688128)  <==>  (orig(ADDR) == 1013873)
(ADDR == 688128)  <==>  (orig(CCD) == 255)
(ADDR == 688128)  <==>  (orig(CCS) == 2)
(ADDR == 688128)  <==>  (orig(EAX) == -1)
(ADDR == 688128)  <==>  (orig(EAX) == orig(ECX))
(ADDR == 688128)  <==>  (orig(ECX) == -1)
(ADDR == 688128)  <==>  (orig(EFL) == 134)
(ADDR == 688128)  <==>  (orig(EIP) == 26669)
(ADDR == 688128)  ==>  (A20 == D_EFL_9)
(ADDR == 688128)  ==>  (D_EFL_9 == 1)
(ADDR == 688128)  ==>  (II == 0)
(ADDR == 688128)  ==>  (II == EFL_2)
(ADDR == 688128)  ==>  (II == SMM)
(ADDR == 688128)  ==>  (orig(II) == 0)
(ADDR one of { 1016809, 1016811 })  <==>  (A20 == D_EFL_4)
(ADDR one of { 1016809, 1016811 })  <==>  (A20 == EFL_2)
(ADDR one of { 1016809, 1016811 })  <==>  (CCD == 0)
(ADDR one of { 1016809, 1016811 })  <==>  (CCD == orig(CCD))
(ADDR one of { 1016809, 1016811 })  <==>  (CCS == 56320)
(ADDR one of { 1016809, 1016811 })  <==>  (CCS == orig(CCS))
(ADDR one of { 1016809, 1016811 })  <==>  (D_EFL_4 == 1)
(ADDR one of { 1016809, 1016811 })  <==>  (EAX == EBX)
(ADDR one of { 1016809, 1016811 })  <==>  (EAX == EDX)
(ADDR one of { 1016809, 1016811 })  <==>  (EAX == orig(EAX))
(ADDR one of { 1016809, 1016811 })  <==>  (EBX == 0)
(ADDR one of { 1016809, 1016811 })  <==>  (ECX == 33537)
(ADDR one of { 1016809, 1016811 })  <==>  (ECX == orig(ECX))
(ADDR one of { 1016809, 1016811 })  <==>  (EDX == 0)
(ADDR one of { 1016809, 1016811 })  <==>  (EFL == 582)
(ADDR one of { 1016809, 1016811 })  <==>  (EFL_2 == 1)
(ADDR one of { 1016809, 1016811 })  <==>  (EFL_4 == 0)
(ADDR one of { 1016809, 1016811 })  <==>  (EIP one of { 33768, 33769 })
(ADDR one of { 1016809, 1016811 })  <==>  (SMM == EFL_4)
(ADDR one of { 1016809, 1016811 })  <==>  (orig(ADDR) one of { 1016808, 1016809 })
(ADDR one of { 1016809, 1016811 })  <==>  (orig(CCD) == 0)
(ADDR one of { 1016809, 1016811 })  <==>  (orig(CCS) == 56320)
(ADDR one of { 1016809, 1016811 })  <==>  (orig(EAX) == 0)
(ADDR one of { 1016809, 1016811 })  <==>  (orig(ECX) == 33537)
(ADDR one of { 1016809, 1016811 })  <==>  (orig(EFL) one of { 70, 582 })
(ADDR one of { 1016809, 1016811 })  <==>  (orig(EIP) one of { 33767, 33768 })
(ADDR one of { 1016809, 1016811 })  ==>  (D_EFL_9 one of { 1, 2 })
(ADDR one of { 1016809, 1016811 })  ==>  (II one of { 0, 1 })
(ADDR one of { 1016809, 1016811 })  ==>  (orig(II) one of { 0, 1 })
ADDR one of { 688128, 1016809, 1016811 }
EAX == 0
EBX one of { 0, 27920 }
ECX one of { 33537, 4294967295L }
EDX one of { 0, 56320 }
EIP one of { 30797, 33768, 33769 }
EFL one of { 18, 582 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 8, 56320 }
CCD one of { 0, 27844 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
===========================================================================
..nop():::EXIT;condition="EFL_4==0"
EAX == EBX
EAX == EDX
EAX == orig(EAX)
EAX == orig(EBX)
EAX == orig(EDX)
ECX == orig(ECX)
A20 == EFL_2
A20 == EFL_6
A20 == EFL_9
A20 == D_EFL_2
A20 == D_EFL_4
A20 == orig(EFL_6)
SMM == EFL_4
CCS == orig(CCS)
CCD == orig(CCD)
ADDR one of { 1016809, 1016811 }
ECX == 33537
EIP one of { 33768, 33769 }
EFL == 582
CCS == 56320
CCD == 0
===========================================================================
..nop():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_2
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == D_EFL_9
ADDR == 688128
EBX == 27920
ECX == 4294967295L
EDX == 56320
EIP == 30797
EFL == 18
II == 0
CCS == 8
CCD == 27844
D_EFL_4 == 2
===========================================================================
..nop():::EXIT;condition="not(D_EFL_4==0)"
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_4)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == EFL_9
EFL_2 == D_EFL_2
EFL_2 == orig(EFL_6)
ADDR one of { 688128, 1016809, 1016811 }
EAX == 0
EBX one of { 0, 27920 }
ECX one of { 33537, 4294967295L }
EDX one of { 0, 56320 }
EIP one of { 30797, 33768, 33769 }
EFL one of { 18, 582 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 8, 56320 }
CCD one of { 0, 27844 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
D_EFL_4 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
===========================================================================
..notl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EAX one of { -1, 32 }
EBX one of { -1, 133856572, 4291946877L }
ECX one of { -1, 0 }
EDX one of { -1, 0, 983409 }
EIP one of { 976047, 985357, 133938711 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 115 }
CCD one of { 0, 80, 983409 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..notl():::ENTER;condition="EFL_4==0"
===========================================================================
..notl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EAX one of { -1, 32 }
EBX one of { -1, 133856572, 4291946877L }
ECX one of { -1, 0 }
EDX one of { -1, 0, 983409 }
EIP one of { 976047, 985357, 133938711 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 115 }
CCD one of { 0, 80, 983409 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..notl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
EAX one of { -1, 32 }
EBX one of { -1, 133856572, 4291946877L }
ECX one of { -1, 0 }
EDX one of { -1, 0, 983409 }
EIP one of { 976047, 985357, 133938711 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 115 }
CCD one of { 0, 80, 983409 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
ADDR - orig(ADDR) - 2 == 0
===========================================================================
..notl():::EXIT;condition="EFL_4==0"
===========================================================================
..notl():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
EAX one of { -1, 32 }
EBX one of { -1, 133856572, 4291946877L }
ECX one of { -1, 0 }
EDX one of { -1, 0, 983409 }
EIP one of { 976047, 985357, 133938711 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 115 }
CCD one of { 0, 80, 983409 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
ADDR - orig(ADDR) - 2 == 0
===========================================================================
..orb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
EAX one of { -1, 0, 121930576 }
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..orb():::ENTER;condition="EFL_4==0"
===========================================================================
..orb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
EAX one of { -1, 0, 121930576 }
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..orb():::EXIT
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EAX == -1
EBX >= -1
ECX >= -1
EDX one of { -1, 0, 126614525 }
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EAX)
EAX <= orig(EBX)
EAX <= orig(EDX)
EBX <= orig(EBX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..orb():::EXIT;condition="EFL_4==0"
===========================================================================
..orb():::EXIT;condition="not(D_EFL_4==0)"
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EAX == -1
EBX >= -1
ECX >= -1
EDX one of { -1, 0, 126614525 }
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EAX)
EAX <= orig(EBX)
EAX <= orig(EDX)
EBX <= orig(EBX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_11 <= CR0_0
===========================================================================
..orl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (EAX one of { -1, 0 })
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM <= CR0_0)
(EFL_4 == 1)  ==>  (SMM <= EFL_2)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS == DS)
(EFL_4 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..orl():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..orl():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
II == EFL_9
A20 == EFL_4
SS == DS
FS == GS
EAX one of { -1, 0 }
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
GDT < IDT
===========================================================================
..orl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..orl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (EAX == orig(EAX))
(EFL_4 == 1)  ==>  (EAX one of { -1, 0 })
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (EDX == orig(EDX))
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM <= CR0_0)
(EFL_4 == 1)  ==>  (SMM <= EFL_2)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS == DS)
(EFL_4 == 1)  ==>  (SS >= GS)
(EFL_4 == 1)  ==>  (orig(EAX) one of { -1, 0 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..orl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
===========================================================================
..orl():::EXIT;condition="not(EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(EDX)
II == SMM
II == EFL_6
II == EFL_9
II == orig(SMM)
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == orig(EFL_4)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
EAX one of { -1, 0 }
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
GDT < IDT
===========================================================================
..orl():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..orw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EFL_2 == EFL_6
EAX one of { -1, 1, 30 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
FS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 1 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..orw():::ENTER;condition="EFL_4==0"
===========================================================================
..orw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EFL_2 == EFL_6
EAX one of { -1, 1, 30 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
FS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 1 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..orw():::EXIT
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX one of { -1, 30 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
FS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 1 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..orw():::EXIT;condition="EFL_4==0"
===========================================================================
..orw():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX one of { -1, 30 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
SS one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
FS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 1 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..outb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..outb():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..outb():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
A20 == EFL_4
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
ES >= SS
GDT < IDT
===========================================================================
..outb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..outb():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17, 1610612752 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (ECX == orig(ECX))
(EFL_4 == 1)  ==>  (EDX == orig(EDX))
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 1)  ==>  (orig(EAX) % EAX == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..outb():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
===========================================================================
..outb():::EXIT;condition="not(EFL_4==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
II == SMM
II == EFL_6
II == orig(SMM)
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
orig(EAX) % EAX == 0
ES >= SS
GDT < IDT
===========================================================================
..outb():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 17, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
EFL_2 >= EFL_6
===========================================================================
..outl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL == 151)  <==>  (A20 == EFL_4)
(EFL == 151)  <==>  (CCD == 4294967292L)
(EFL == 151)  <==>  (EFL_4 == 1)
(EFL == 151)  ==>  (A20 == CR0_0)
(EFL == 151)  ==>  (A20 == EFL_2)
(EFL == 151)  ==>  (ADDR one of { 966570, 966575 })
(EFL == 151)  ==>  (CCS == 4)
(EFL == 151)  ==>  (CR0 == 17)
(EFL == 151)  ==>  (CR0_0 == 1)
(EFL == 151)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL == 151)  ==>  (EAX == EBX)
(EFL == 151)  ==>  (EAX == EDX)
(EFL == 151)  ==>  (EBX == -1)
(EFL == 151)  ==>  (ECX one of { -1, 0 })
(EFL == 151)  ==>  (EDX == -1)
(EFL == 151)  ==>  (EFL_2 == 1)
(EFL == 151)  ==>  (EFL_6 == 0)
(EFL == 151)  ==>  (EIP == 133924057)
(EFL == 151)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL == 151)  ==>  (ES == FS)
(EFL == 151)  ==>  (ES == SS)
(EFL == 151)  ==>  (FS == "001000000000ffffffff00cf9300")
(EFL == 151)  ==>  (GDT == "000f5e8000000037")
(EFL == 151)  ==>  (IDT == "000f5ebe00000000")
(EFL == 151)  ==>  (II == EFL_6)
(EFL == 151)  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL one of { 2, 6, 70 })  <==>  (A20 > EFL_4)
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 <= EFL_6)
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 == 0)
(EFL one of { 2, 6, 70 })  <==>  (II == EFL_4)
(EFL one of { 2, 6, 70 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 6, 70 })  ==>  (CR0_0 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL one of { 2, 6, 70 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (EFL_6 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 6, 70 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL one of { 2, 6, 70 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL one of { 2, 6, 70 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX == -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..outl():::ENTER;condition="EFL_4==0"
II == EFL_4
EFL one of { 2, 6, 70 }
===========================================================================
..outl():::ENTER;condition="not(EFL_4==0)"
EAX == EBX
EAX == EDX
II == EFL_6
A20 == EFL_2
A20 == EFL_4
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 966570, 966575 }
ECX one of { -1, 0 }
EIP == 133924057
EFL == 151
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 4
CCD == 4294967292L
===========================================================================
..outl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX == -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..outl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL == 151)  <==>  (A20 == EFL_4)
(EFL == 151)  <==>  (CCD == 4294967292L)
(EFL == 151)  <==>  (EFL_4 == 1)
(EFL == 151)  ==>  (A20 == CR0_0)
(EFL == 151)  ==>  (A20 == EFL_2)
(EFL == 151)  ==>  (ADDR one of { 966571, 966576 })
(EFL == 151)  ==>  (CCS == 4)
(EFL == 151)  ==>  (CR0 == 17)
(EFL == 151)  ==>  (CR0_0 == 1)
(EFL == 151)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL == 151)  ==>  (EAX == EBX)
(EFL == 151)  ==>  (EAX == EDX)
(EFL == 151)  ==>  (EAX == orig(EDX))
(EFL == 151)  ==>  (EBX == -1)
(EFL == 151)  ==>  (ECX one of { -1, 0 })
(EFL == 151)  ==>  (EDX == -1)
(EFL == 151)  ==>  (EFL_2 == 1)
(EFL == 151)  ==>  (EFL_6 == 0)
(EFL == 151)  ==>  (EIP == 133924057)
(EFL == 151)  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL == 151)  ==>  (ES == FS)
(EFL == 151)  ==>  (ES == SS)
(EFL == 151)  ==>  (FS == "001000000000ffffffff00cf9300")
(EFL == 151)  ==>  (GDT == "000f5e8000000037")
(EFL == 151)  ==>  (IDT == "000f5ebe00000000")
(EFL == 151)  ==>  (II == EFL_6)
(EFL == 151)  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL == 151)  ==>  (orig(ADDR) one of { 966570, 966575 })
(EFL == 151)  ==>  (orig(EDX) == -1)
(EFL one of { 2, 6, 70 })  <==>  (A20 > EFL_4)
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 <= EFL_6)
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 == 0)
(EFL one of { 2, 6, 70 })  <==>  (II == EFL_4)
(EFL one of { 2, 6, 70 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 6, 70 })  ==>  (CR0_0 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL one of { 2, 6, 70 })  ==>  (EDX one of { -1, 0, 3324 })
(EFL one of { 2, 6, 70 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (EFL_6 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 6, 70 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL one of { 2, 6, 70 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL one of { 2, 6, 70 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX == -1
EBX >= -1
ECX >= -1
EDX one of { -1, 0, 3324 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EDX)
EBX >= EDX
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..outl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
EFL one of { 2, 6, 70 }
===========================================================================
..outl():::EXIT;condition="not(EFL_4==0)"
EAX == EBX
EAX == EDX
EAX == orig(EBX)
EAX == orig(EDX)
II == EFL_6
II == orig(EFL_6)
A20 == EFL_2
A20 == EFL_4
A20 == CR0_0
A20 == orig(EFL_2)
A20 == orig(EFL_4)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR one of { 966571, 966576 }
ECX one of { -1, 0 }
EIP == 133924057
EFL == 151
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 4
CCD == 4294967292L
===========================================================================
..outl():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX == -1
EBX >= -1
ECX >= -1
EDX one of { -1, 0, 3324 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EDX)
EBX >= EDX
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..outsl():::ENTER
EAX == EBX
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 985294
EAX == 0
ECX one of { -1, 0 }
EIP one of { 985275, 985281 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..outsl():::ENTER;condition="EFL_4==0"
===========================================================================
..outsl():::ENTER;condition="not(D_EFL_4==0)"
EAX == EBX
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 985294
EAX == 0
ECX one of { -1, 0 }
EIP one of { 985275, 985281 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..outsl():::EXIT
EAX == EBX
EAX == orig(EAX)
EAX == orig(EBX)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 985294, 985298 }
EAX == 0
ECX one of { 0, 4 }
EDX one of { -1, 0 }
EIP one of { 985281, 985294 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..outsl():::EXIT;condition="EFL_4==0"
===========================================================================
..outsl():::EXIT;condition="not(D_EFL_4==0)"
EAX == EBX
EAX == orig(EAX)
EAX == orig(EBX)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 985294, 985298 }
EAX == 0
ECX one of { 0, 4 }
EDX one of { -1, 0 }
EIP one of { 985281, 985294 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..outw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" })
(EFL_4 == 0)  ==>  (EAX one of { -1, 0 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (ADDR one of { 798740, 974095 })
(EFL_4 == 1)  ==>  (CCD one of { 28256, 4294967294L })
(EFL_4 == 1)  ==>  (CCS one of { 5, 12 })
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (EAX == -1)
(EFL_4 == 1)  ==>  (EAX == EDX)
(EFL_4 == 1)  ==>  (EBX one of { -1, 85 })
(EFL_4 == 1)  ==>  (ECX one of { -1, 4 })
(EFL_4 == 1)  ==>  (EDX == -1)
(EFL_4 == 1)  ==>  (EFL one of { 22, 147 })
(EFL_4 == 1)  ==>  (EFL_2 == CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (EIP one of { 12260, 974055 })
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX one of { -1, 0 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_6 >= EFL_9
===========================================================================
..outw():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..outw():::ENTER;condition="not(EFL_4==0)"
EAX == EDX
II == EFL_6
II == EFL_9
A20 == EFL_4
SS == FS
SS == GS
EFL_2 == CR0_0
ADDR one of { 798740, 974095 }
EAX == -1
EBX one of { -1, 85 }
ECX one of { -1, 4 }
EIP one of { 12260, 974055 }
EFL one of { 22, 147 }
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCS one of { 5, 12 }
CCD one of { 28256, 4294967294L }
===========================================================================
..outw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX one of { -1, 0 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_6 >= EFL_9
===========================================================================
..outw():::EXIT
EAX == orig(EAX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" })
(EFL_4 == 0)  ==>  (EAX one of { -1, 0 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (ADDR one of { 798741, 974097 })
(EFL_4 == 1)  ==>  (CCD one of { 28256, 4294967294L })
(EFL_4 == 1)  ==>  (CCS one of { 5, 12 })
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (EAX == -1)
(EFL_4 == 1)  ==>  (EAX == ECX)
(EFL_4 == 1)  ==>  (EAX == EDX)
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (EBX one of { -1, 85 })
(EFL_4 == 1)  ==>  (ECX == -1)
(EFL_4 == 1)  ==>  (EDX == -1)
(EFL_4 == 1)  ==>  (EFL one of { 22, 147 })
(EFL_4 == 1)  ==>  (EFL_2 == CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (EIP one of { 12260, 974055 })
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (orig(ADDR) one of { 798740, 974095 })
(EFL_4 == 1)  ==>  (orig(EBX) one of { -1, 85 })
(EFL_4 == 1)  ==>  (orig(ECX) one of { -1, 4 })
EAX one of { -1, 0 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EBX)
EAX <= orig(ECX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_6 >= EFL_9
===========================================================================
..outw():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
===========================================================================
..outw():::EXIT;condition="not(EFL_4==0)"
EAX == ECX
EAX == EDX
EAX == orig(EDX)
EBX == orig(EBX)
II == EFL_6
II == EFL_9
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == orig(EFL_4)
SS == FS
SS == GS
SS == orig(FS)
SS == orig(GS)
EFL_2 == CR0_0
EFL_2 == orig(CR0_0)
ADDR one of { 798741, 974097 }
EAX == -1
EBX one of { -1, 85 }
EIP one of { 12260, 974055 }
EFL one of { 22, 147 }
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCS one of { 5, 12 }
CCD one of { 28256, 4294967294L }
===========================================================================
..outw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX one of { -1, 0 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EBX)
EAX <= orig(ECX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 >= CR0_0
EFL_6 >= EFL_9
===========================================================================
..pause():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 972692, 1013899 }
EAX one of { -1, 336 }
EBX one of { -1, 0 }
ECX one of { -1, 4734904 }
EDX one of { 375, 963392 }
EIP one of { 133883455, 133946992 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4294967295L }
CCD one of { 0, 336 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..pause():::ENTER;condition="EFL_4==0"
===========================================================================
..pause():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 972692, 1013899 }
EAX one of { -1, 336 }
EBX one of { -1, 0 }
ECX one of { -1, 4734904 }
EDX one of { 375, 963392 }
EIP one of { 133883455, 133946992 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4294967295L }
CCD one of { 0, 336 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..pause():::EXIT
EAX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(EFL_6)
ES == SS
ES == DS
ES == FS
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 972694, 991124 }
EAX one of { -1, 0 }
EBX one of { 30862, 4735131 }
ECX one of { 16, 4735113 }
EDX one of { 0, 1036431 }
EIP one of { 972692, 1036175 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 132 }
CCD one of { 0, 17 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
D_EFL_6 one of { 0, 2 }
===========================================================================
..pause():::EXIT;condition="EFL_4==0"
===========================================================================
..pause():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EBX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(EFL_6)
ES == SS
ES == DS
ES == FS
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 972694, 991124 }
EAX one of { -1, 0 }
EBX one of { 30862, 4735131 }
ECX one of { 16, 4735113 }
EDX one of { 0, 1036431 }
EIP one of { 972692, 1036175 }
EFL one of { 6, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 132 }
CCD one of { 0, 17 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
D_EFL_6 one of { 0, 2 }
===========================================================================
..popal():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ADDR == 825900
EAX == 133107248
EBX == 414056455
ECX == 40960
EDX == 2031
EIP == 1274
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD == 837
CC0 == 0
EFER == 0
===========================================================================
..popal():::ENTER;condition="not(EFL_4==0)"
===========================================================================
..popal():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ADDR == 825900
EAX == 133107248
EBX == 414056455
ECX == 40960
EDX == 2031
EIP == 1274
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD == 837
CC0 == 0
EFER == 0
===========================================================================
..popal():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 825902
EAX == 133107248
EBX == 414056455
ECX == 40960
EDX == 2031
EIP == 1274
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD == 837
CC0 == 0
EFER == 0
===========================================================================
..popal():::EXIT;condition="not(EFL_4==0)"
===========================================================================
..popal():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 825902
EAX == 133107248
EBX == 414056455
ECX == 40960
EDX == 2031
EIP == 1274
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD == 837
CC0 == 0
EFER == 0
===========================================================================
..popaw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR one of { 32102, 33002, 826037 }
EAX one of { 1, 3597, 3630 }
EBX one of { 1, 7, 28672 }
ECX one of { 0, 254 }
EDX one of { 0, 128 }
EIP one of { 1274, 32099, 33088 }
EFL one of { 518, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300", "c980000c9800ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "7000000700000000ffff00009300", "c980000c9800ffffffff00809300" }
GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4, 68 }
CCD one of { 2061, 64944, 15402752 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..popaw():::ENTER;condition="EFL_4==0"
===========================================================================
..popaw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR one of { 32102, 33002, 826037 }
EAX one of { 1, 3597, 3630 }
EBX one of { 1, 7, 28672 }
ECX one of { 0, 254 }
EDX one of { 0, 128 }
EIP one of { 1274, 32099, 33088 }
EFL one of { 518, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300", "c980000c9800ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "7000000700000000ffff00009300", "c980000c9800ffffffff00809300" }
GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4, 68 }
CCD one of { 2061, 64944, 15402752 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..popaw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
ADDR one of { 32103, 33003, 826038 }
EAX one of { 1, 3597, 3630 }
EBX one of { 1, 7, 28672 }
ECX one of { 0, 254 }
EDX one of { 0, 128 }
EIP one of { 1274, 32099, 33088 }
EFL one of { 518, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300", "c980000c9800ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "7000000700000000ffff00009300", "c980000c9800ffffffff00809300" }
GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4, 68 }
CCD one of { 2061, 64944, 15402752 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..popaw():::EXIT;condition="EFL_4==0"
===========================================================================
..popaw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
ADDR one of { 32103, 33003, 826038 }
EAX one of { 1, 3597, 3630 }
EBX one of { 1, 7, 28672 }
ECX one of { 0, 254 }
EDX one of { 0, 128 }
EIP one of { 1274, 32099, 33088 }
EFL one of { 518, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300", "c980000c9800ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "7000000700000000ffff00009300", "c980000c9800ffffffff00809300" }
GS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4, 68 }
CCD one of { 2061, 64944, 15402752 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
===========================================================================
..popfl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
(CCS == 12)  <==>  (CCD one of { 27848, 28528 })
(CCS == 12)  ==>  (A20 == EFL_4)
(CCS == 12)  ==>  (ADDR one of { 966974, 966978, 1036601 })
(CCS == 12)  ==>  (CR0 one of { 16, 17 })
(CCS == 12)  ==>  (CR0_0 one of { 0, 1 })
(CCS == 12)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" })
(CCS == 12)  ==>  (EAX one of { -1, 1001949, 1073741824 })
(CCS == 12)  ==>  (EBX one of { -1, 2147516550L })
(CCS == 12)  ==>  (ECX == -1)
(CCS == 12)  ==>  (ECX == EDX)
(CCS == 12)  ==>  (EDX == -1)
(CCS == 12)  ==>  (EFL == 18)
(CCS == 12)  ==>  (EFL_2 == 0)
(CCS == 12)  ==>  (EFL_4 == 1)
(CCS == 12)  ==>  (EIP one of { 30959, 956355, 966951 })
(CCS == 12)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" })
(CCS == 12)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(CCS == 12)  ==>  (II == EFL_2)
(CCS == 12)  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
(CCS one of { 0, 8, 2050644804 })  <==>  (CCD one of { 0, 28620, 96837820 })
(CCS one of { 0, 8, 2050644804 })  ==>  (A20 == CR0_0)
(CCS one of { 0, 8, 2050644804 })  ==>  (ADDR one of { 34088, 966974, 966978 })
(CCS one of { 0, 8, 2050644804 })  ==>  (CR0 == 17)
(CCS one of { 0, 8, 2050644804 })  ==>  (CR0_0 == 1)
(CCS one of { 0, 8, 2050644804 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(CCS one of { 0, 8, 2050644804 })  ==>  (EBX one of { -1, 1090688, 1073741824 })
(CCS one of { 0, 8, 2050644804 })  ==>  (ECX one of { -1, 1090688, 1098572 })
(CCS one of { 0, 8, 2050644804 })  ==>  (EDX one of { -1, 0, 32 })
(CCS one of { 0, 8, 2050644804 })  ==>  (EFL one of { 2, 6, 18 })
(CCS one of { 0, 8, 2050644804 })  ==>  (EFL_2 one of { 0, 1 })
(CCS one of { 0, 8, 2050644804 })  ==>  (EFL_4 one of { 0, 1 })
(CCS one of { 0, 8, 2050644804 })  ==>  (ES == "001000000000ffffffff00cf9300")
(CCS one of { 0, 8, 2050644804 })  ==>  (ES == SS)
(CCS one of { 0, 8, 2050644804 })  ==>  (GDT one of { "0000834400000027", "000f5e8000000037" })
(CCS one of { 0, 8, 2050644804 })  ==>  (SS == "001000000000ffffffff00cf9300")
(EAX == 2147482624)  <==>  (CCD == 96837820)
(EAX == 2147482624)  <==>  (CCS == 2050644804)
(EAX == 2147482624)  <==>  (ECX == 1090688)
(EAX == 2147482624)  <==>  (EDX == 0)
(EAX == 2147482624)  ==>  (A20 == CR0_0)
(EAX == 2147482624)  ==>  (A20 == EFL_4)
(EAX == 2147482624)  ==>  (ADDR == 34088)
(EAX == 2147482624)  ==>  (CR0 == 17)
(EAX == 2147482624)  ==>  (CR0_0 == 1)
(EAX == 2147482624)  ==>  (CS == "000800000000ffffffff00cf9a00")
(EAX == 2147482624)  ==>  (EBX == 1090688)
(EAX == 2147482624)  ==>  (EBX == ECX)
(EAX == 2147482624)  ==>  (EFL == 18)
(EAX == 2147482624)  ==>  (EFL_2 == 0)
(EAX == 2147482624)  ==>  (EFL_4 == 1)
(EAX == 2147482624)  ==>  (EIP == 34050)
(EAX == 2147482624)  ==>  (ES == "001000000000ffffffff00cf9300")
(EAX == 2147482624)  ==>  (ES == SS)
(EAX == 2147482624)  ==>  (GDT == "0000834400000027")
(EAX == 2147482624)  ==>  (IDT == "00000000000003ff")
(EAX == 2147482624)  ==>  (II == EFL_2)
(EAX == 2147482624)  ==>  (SS == "001000000000ffffffff00cf9300")
(ECX one of { -1, 1098572 })  <==>  (CCS one of { 0, 8, 12 })
(ECX one of { -1, 1098572 })  <==>  (EDX one of { -1, 32 })
(ECX one of { -1, 1098572 })  ==>  (CR0 one of { 16, 17 })
(ECX one of { -1, 1098572 })  ==>  (CR0_0 one of { 0, 1 })
(ECX one of { -1, 1098572 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" })
(ECX one of { -1, 1098572 })  ==>  (EAX % EDX == 0)
(ECX one of { -1, 1098572 })  ==>  (EBX % EDX == 0)
(ECX one of { -1, 1098572 })  ==>  (EBX >= -1)
(ECX one of { -1, 1098572 })  ==>  (EFL one of { 2, 6, 18 })
(ECX one of { -1, 1098572 })  ==>  (EFL_2 one of { 0, 1 })
(ECX one of { -1, 1098572 })  ==>  (EFL_4 one of { 0, 1 })
(ECX one of { -1, 1098572 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" })
(ECX one of { -1, 1098572 })  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(ECX one of { -1, 1098572 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(ECX one of { -1, 1098572 })  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
EBX >= -1
ECX one of { -1, 1090688, 1098572 }
EDX one of { -1, 0, 32 }
EFL one of { 2, 6, 18 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX >= ECX
EAX >= EDX
EBX >= EDX
ECX >= EDX
II <= EFL_2
II <= EFL_4
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_2 <= CR0_0
===========================================================================
..popfl():::ENTER;condition="EFL_4==0"
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 34088, 966974, 966978 }
EBX one of { -1, 1090688, 1073741824 }
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
GDT one of { "0000834400000027", "000f5e8000000037" }
CR0 == 17
CCS one of { 0, 8, 2050644804 }
CCD one of { 0, 28620, 96837820 }
===========================================================================
..popfl():::ENTER;condition="not(EFL_4==0)"
ECX == EDX
II == EFL_2
A20 == EFL_4
ADDR one of { 966974, 966978, 1036601 }
EAX one of { -1, 1001949, 1073741824 }
EBX one of { -1, 2147516550L }
ECX == -1
EIP one of { 30959, 956355, 966951 }
EFL == 18
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
GDT one of { "0000000000000000", "000f5e8000000037" }
CCS == 12
CCD one of { 27848, 28528 }
===========================================================================
..popfl():::ENTER;condition="D_EFL_4==0"
EBX == ECX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 34088
EAX == 2147482624
EBX == 1090688
EDX == 0
EIP == 34050
EFL == 18
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 2050644804
CCD == 96837820
CC0 == 0
EFER == 0
===========================================================================
..popfl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EBX >= -1
ECX one of { -1, 1098572 }
EDX one of { -1, 32 }
EFL one of { 2, 6, 18 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 8, 12 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EAX % EDX == 0
EBX % EDX == 0
===========================================================================
..popfl():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
(ADDR == 34089)  <==>  (CCS == 16777216)
(ADDR == 34089)  <==>  (D_EFL_2 == 2)
(ADDR == 34089)  <==>  (D_EFL_4 == 0)
(ADDR == 34089)  <==>  (EAX == 2147482624)
(ADDR == 34089)  <==>  (EBX == ECX)
(ADDR == 34089)  <==>  (EBX == orig(ECX))
(ADDR == 34089)  <==>  (EIP == 34088)
(ADDR == 34089)  <==>  (EIP == orig(ADDR))
(ADDR == 34089)  <==>  (II == D_EFL_4)
(ADDR == 34089)  <==>  (orig(CCD) == 96837820)
(ADDR == 34089)  <==>  (orig(CCS) == 2050644804)
(ADDR == 34089)  <==>  (orig(EAX) == 2147482624)
(ADDR == 34089)  <==>  (orig(ECX) == 1090688)
(ADDR == 34089)  <==>  (orig(EDX) == 0)
(ADDR == 34089)  ==>  (A20 == CR0_0)
(ADDR == 34089)  ==>  (A20 == EFL_2)
(ADDR == 34089)  ==>  (A20 == orig(EFL_4))
(ADDR == 34089)  ==>  (CCD == 2130705408)
(ADDR == 34089)  ==>  (CR0 == 17)
(ADDR == 34089)  ==>  (CR0_0 == 1)
(ADDR == 34089)  ==>  (CS == "000800000000ffffffff00cf9a00")
(ADDR == 34089)  ==>  (EAX == orig(EAX))
(ADDR == 34089)  ==>  (EBX == 1090688)
(ADDR == 34089)  ==>  (EBX == orig(EBX))
(ADDR == 34089)  ==>  (ECX == 1090688)
(ADDR == 34089)  ==>  (EDX == 32)
(ADDR == 34089)  ==>  (EFL == 6)
(ADDR == 34089)  ==>  (EFL_2 == 1)
(ADDR == 34089)  ==>  (EFL_4 == 0)
(ADDR == 34089)  ==>  (ES == "001000000000ffffffff00cf9300")
(ADDR == 34089)  ==>  (ES == SS)
(ADDR == 34089)  ==>  (GDT == "0000834400000027")
(ADDR == 34089)  ==>  (IDT == "00000000000003ff")
(ADDR == 34089)  ==>  (II == EFL_4)
(ADDR == 34089)  ==>  (II == orig(EFL_2))
(ADDR == 34089)  ==>  (SS == "001000000000ffffffff00cf9300")
(ADDR == 34089)  ==>  (orig(ADDR) == 34088)
(ADDR == 34089)  ==>  (orig(EBX) == 1090688)
(ADDR == 34089)  ==>  (orig(EFL) == 18)
(ADDR == 34089)  ==>  (orig(EFL_2) == 0)
(ADDR == 34089)  ==>  (orig(EFL_4) == 1)
(ADDR == 34089)  ==>  (orig(EIP) == 34050)
(EAX one of { 963392, 8388857, 1073741824 })  <==>  (A20 == D_EFL_2)
(EAX one of { 963392, 8388857, 1073741824 })  <==>  (A20 == D_EFL_4)
(EAX one of { 963392, 8388857, 1073741824 })  <==>  (D_EFL_2 == 1)
(EAX one of { 963392, 8388857, 1073741824 })  <==>  (D_EFL_4 == 1)
(EAX one of { 963392, 8388857, 1073741824 })  <==>  (EFL_2 == orig(EFL_2))
(EAX one of { 963392, 8388857, 1073741824 })  <==>  (EFL_4 == orig(EFL_4))
(EAX one of { 963392, 8388857, 1073741824 })  <==>  (orig(CCS) one of { 0, 8, 12 })
(EAX one of { 963392, 8388857, 1073741824 })  <==>  (orig(ECX) one of { -1, 1098572 })
(EAX one of { 963392, 8388857, 1073741824 })  <==>  (orig(EDX) one of { -1, 32 })
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (CR0 one of { 16, 17 })
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (CR0_0 one of { 0, 1 })
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" })
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (EBX % orig(EDX) == 0)
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (ECX % orig(EDX) == 0)
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (EDX % orig(EDX) == 0)
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (EFL_2 one of { 0, 1 })
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (EFL_4 one of { 0, 1 })
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" })
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (orig(EAX) % orig(EDX) == 0)
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (orig(EBX) % orig(EDX) == 0)
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (orig(EBX) >= -1)
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (orig(EFL) one of { 2, 6, 18 })
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (orig(EFL_2) one of { 0, 1 })
(EAX one of { 963392, 8388857, 1073741824 })  ==>  (orig(EFL_4) one of { 0, 1 })
(EBX one of { 1090688, 1073741824 })  <==>  (EFL one of { 2, 6, 2097158 })
(EBX one of { 1090688, 1073741824 })  <==>  (EFL_4 == 0)
(EBX one of { 1090688, 1073741824 })  <==>  (II == EFL_4)
(EBX one of { 1090688, 1073741824 })  <==>  (orig(CCD) one of { 0, 28620, 96837820 })
(EBX one of { 1090688, 1073741824 })  <==>  (orig(CCS) one of { 0, 8, 2050644804 })
(EBX one of { 1090688, 1073741824 })  ==>  (A20 == CR0_0)
(EBX one of { 1090688, 1073741824 })  ==>  (CR0 == 17)
(EBX one of { 1090688, 1073741824 })  ==>  (CR0_0 == 1)
(EBX one of { 1090688, 1073741824 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(EBX one of { 1090688, 1073741824 })  ==>  (D_EFL_2 one of { 1, 2 })
(EBX one of { 1090688, 1073741824 })  ==>  (D_EFL_4 one of { 0, 1 })
(EBX one of { 1090688, 1073741824 })  ==>  (EAX one of { 8388857, 1073741824, 2147482624 })
(EBX one of { 1090688, 1073741824 })  ==>  (EDX one of { -1, 32, 28636 })
(EBX one of { 1090688, 1073741824 })  ==>  (EFL_2 one of { 0, 1 })
(EBX one of { 1090688, 1073741824 })  ==>  (ES == "001000000000ffffffff00cf9300")
(EBX one of { 1090688, 1073741824 })  ==>  (ES == SS)
(EBX one of { 1090688, 1073741824 })  ==>  (GDT one of { "0000834400000027", "000f5e8000000037" })
(EBX one of { 1090688, 1073741824 })  ==>  (SS == "001000000000ffffffff00cf9300")
(EBX one of { 1090688, 1073741824 })  ==>  (orig(ADDR) one of { 34088, 966974, 966978 })
(EBX one of { 1090688, 1073741824 })  ==>  (orig(EBX) one of { -1, 1090688, 1073741824 })
(EBX one of { 1090688, 1073741824 })  ==>  (orig(ECX) one of { -1, 1090688, 1098572 })
(EBX one of { 1090688, 1073741824 })  ==>  (orig(EDX) one of { -1, 0, 32 })
(EBX one of { 1090688, 1073741824 })  ==>  (orig(EFL) one of { 2, 6, 18 })
(EBX one of { 1090688, 1073741824 })  ==>  (orig(EFL_2) one of { 0, 1 })
(EBX one of { 1090688, 1073741824 })  ==>  (orig(EFL_4) one of { 0, 1 })
(EBX one of { 32, 2147516550L })  <==>  (A20 == EFL_4)
(EBX one of { 32, 2147516550L })  <==>  (EFL one of { 18, 2097170 })
(EBX one of { 32, 2147516550L })  <==>  (EFL_4 == 1)
(EBX one of { 32, 2147516550L })  <==>  (orig(CCD) one of { 27848, 28528 })
(EBX one of { 32, 2147516550L })  <==>  (orig(CCS) == 12)
(EBX one of { 32, 2147516550L })  ==>  (A20 == D_EFL_2)
(EBX one of { 32, 2147516550L })  ==>  (A20 == D_EFL_4)
(EBX one of { 32, 2147516550L })  ==>  (A20 == orig(EFL_4))
(EBX one of { 32, 2147516550L })  ==>  (ADDR one of { 966975, 966979, 1036603 })
(EBX one of { 32, 2147516550L })  ==>  (CCD one of { 27848, 28528, 2097170 })
(EBX one of { 32, 2147516550L })  ==>  (CCS one of { 12, 16 })
(EBX one of { 32, 2147516550L })  ==>  (CR0 one of { 16, 17 })
(EBX one of { 32, 2147516550L })  ==>  (CR0_0 one of { 0, 1 })
(EBX one of { 32, 2147516550L })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" })
(EBX one of { 32, 2147516550L })  ==>  (D_EFL_2 == 1)
(EBX one of { 32, 2147516550L })  ==>  (D_EFL_4 == 1)
(EBX one of { 32, 2147516550L })  ==>  (EAX one of { 963392, 1073741824 })
(EBX one of { 32, 2147516550L })  ==>  (ECX one of { -1, 28576, 963392 })
(EBX one of { 32, 2147516550L })  ==>  (EDX one of { -1, 28572, 963392 })
(EBX one of { 32, 2147516550L })  ==>  (EFL_2 == 0)
(EBX one of { 32, 2147516550L })  ==>  (EIP one of { 53531, 966951, 966975 })
(EBX one of { 32, 2147516550L })  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" })
(EBX one of { 32, 2147516550L })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EBX one of { 32, 2147516550L })  ==>  (II == EFL_2)
(EBX one of { 32, 2147516550L })  ==>  (II == orig(EFL_2))
(EBX one of { 32, 2147516550L })  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
(EBX one of { 32, 2147516550L })  ==>  (orig(ADDR) one of { 966974, 966978, 1036601 })
(EBX one of { 32, 2147516550L })  ==>  (orig(EAX) one of { -1, 1001949, 1073741824 })
(EBX one of { 32, 2147516550L })  ==>  (orig(EBX) one of { -1, 2147516550L })
(EBX one of { 32, 2147516550L })  ==>  (orig(ECX) == -1)
(EBX one of { 32, 2147516550L })  ==>  (orig(ECX) == orig(EDX))
(EBX one of { 32, 2147516550L })  ==>  (orig(EDX) == -1)
(EBX one of { 32, 2147516550L })  ==>  (orig(EFL) == 18)
(EBX one of { 32, 2147516550L })  ==>  (orig(EFL_2) == 0)
(EBX one of { 32, 2147516550L })  ==>  (orig(EFL_4) == 1)
(EBX one of { 32, 2147516550L })  ==>  (orig(EIP) one of { 30959, 956355, 966951 })
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
ADDR != orig(EIP)
EAX >= ECX
EAX >= EDX
EAX > orig(ECX)
EAX > orig(EDX)
EBX != EDX
EBX % orig(EBX) == 0
EBX >= orig(EBX)
EBX > orig(EDX)
ECX >= EDX
ECX != orig(EAX)
ECX >= orig(ECX)
ECX >= orig(EDX)
EDX != orig(EAX)
EDX != orig(EBX)
EDX >= orig(EDX)
II <= EFL_2
II <= EFL_4
II <= CR0_0
II < D_EFL_2
II <= D_EFL_4
II <= orig(EFL_2)
II <= orig(EFL_4)
A20 >= EFL_2
A20 >= EFL_4
A20 >= CR0_0
A20 <= D_EFL_2
A20 >= D_EFL_4
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
CCD >= orig(CCD)
EFL_2 <= CR0_0
EFL_2 <= D_EFL_2
EFL_2 >= orig(EFL_2)
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= orig(EFL_4)
CR0_0 <= D_EFL_2
CR0_0 >= orig(EFL_2)
D_EFL_2 >= D_EFL_4
D_EFL_2 >= orig(EFL_2)
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_2)
===========================================================================
..popfl():::EXIT;condition="EFL_4==0"
II == EFL_4
A20 == CR0_0
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
EAX one of { 8388857, 1073741824, 2147482624 }
EBX one of { 1090688, 1073741824 }
EDX one of { -1, 32, 28636 }
EFL one of { 2, 6, 2097158 }
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
GDT one of { "0000834400000027", "000f5e8000000037" }
CR0 == 17
===========================================================================
..popfl():::EXIT;condition="not(EFL_4==0)"
II == EFL_2
II == orig(EFL_2)
A20 == EFL_4
A20 == D_EFL_2
A20 == D_EFL_4
A20 == orig(EFL_4)
ADDR one of { 966975, 966979, 1036603 }
EAX one of { 963392, 1073741824 }
EBX one of { 32, 2147516550L }
ECX one of { -1, 28576, 963392 }
EDX one of { -1, 28572, 963392 }
EIP one of { 53531, 966951, 966975 }
EFL one of { 18, 2097170 }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
GDT one of { "0000000000000000", "000f5e8000000037" }
CCS one of { 12, 16 }
CCD one of { 27848, 28528, 2097170 }
===========================================================================
..popfl():::EXIT;condition="D_EFL_4==0"
EAX == orig(EAX)
EBX == ECX
EBX == orig(EBX)
EBX == orig(ECX)
EIP == orig(ADDR)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 34089
EAX == 2147482624
EBX == 1090688
EDX == 32
EIP == 34088
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16777216
CCD == 2130705408
CC0 == 0
EFER == 0
D_EFL_2 == 2
===========================================================================
..popfl():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
CR0_0 == orig(CR0_0)
EAX one of { 963392, 8388857, 1073741824 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
EBX % orig(EBX) == 0
EBX % orig(EDX) == 0
ECX % orig(EDX) == 0
EDX % orig(EDX) == 0
===========================================================================
..popfw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES != SS
ES > FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_6 >= EFL_9
===========================================================================
..popfw():::ENTER;condition="EFL_4==0"
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "eb34000eb340ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
===========================================================================
..popfw():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_9
SS == DS
SS == FS
SS == GS
EAX one of { -1, 640 }
EBX one of { -1, 16, 27932 }
ECX one of { 0, 1, 4026585312L }
EDX one of { -1, 7, 1026 }
ES one of { "c000000c0000ffffffff008f9300", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
===========================================================================
..popfw():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX one of { -1, 21816, 22131 }
ECX one of { -1, 0 }
EFL one of { 22, 147, 151 }
CPL == 0
II == 0
A20 == 1
ES one of { "004000000400ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS == "c000000c0000ffffffff008f9b00"
SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..popfw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES != SS
ES > FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_6 >= EFL_9
===========================================================================
..popfw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  ==>  (5507992 * ADDR - 5521777 * EIP + 15690 * orig(EIP) - 4.331728655187E12 == 0)
(D_EFL_4 == 0)  ==>  (5521777 * EIP - 5507992 * orig(ADDR) - 15690 * orig(EIP) + 4.331723147195E12 == 0)
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (ADDR - orig(ADDR) - 1 == 0)
(D_EFL_4 == 0)  ==>  (CCD one of { 0, 21768, 22016 })
(D_EFL_4 == 0)  ==>  (CS == "c000000c0000ffffffff008f9b00")
(D_EFL_4 == 0)  ==>  (CS == orig(CS))
(D_EFL_4 == 0)  ==>  (DS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (EAX % orig(EAX) == 0)
(D_EFL_4 == 0)  ==>  (EDX % orig(EAX) == 0)
(D_EFL_4 == 0)  ==>  (EDX one of { 0, 1026, 26064 })
(D_EFL_4 == 0)  ==>  (EFL one of { 2, 70 })
(D_EFL_4 == 0)  ==>  (EFL_2 == EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_9 == 0)
(D_EFL_4 == 0)  ==>  (ES one of { "004000000400ffffffff008f9300", "f000000f0000ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (FS == "000000000000ffffffff008f9300")
(D_EFL_4 == 0)  ==>  (FS == GS)
(D_EFL_4 == 0)  ==>  (GS == "000000000000ffffffff008f9300")
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == EFL_9)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SS == DS)
(D_EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (orig(CS) == "c000000c0000ffffffff008f9b00")
(D_EFL_4 == 0)  ==>  (orig(EAX) one of { -1, 21816, 22131 })
(D_EFL_4 == 0)  ==>  (orig(EBX) % EBX == 0)
(D_EFL_4 == 0)  ==>  (orig(ECX) one of { -1, 0 })
(D_EFL_4 == 0)  ==>  (orig(EFL) one of { 22, 147, 151 })
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (CS one of { "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_2 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (EAX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EBX != ECX)
(D_EFL_4 one of { 1, 2 })  ==>  (EBX % orig(EBX) == 0)
(D_EFL_4 one of { 1, 2 })  ==>  (EDX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_4 one of { 1, 2 })  ==>  (GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(D_EFL_4 one of { 1, 2 })  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(CS) one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "f000000f0000ffffffff00809b00" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (ADDR > orig(ADDR))
(EFL_4 == 0)  ==>  (CS == orig(CS))
(EFL_4 == 0)  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(EFL_4 == 0)  ==>  (DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "eb34000eb340ffffffff008f9300" })
(EFL_4 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EBX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(EFL_4 == 0)  ==>  (orig(CS) one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" })
(EFL_4 == 0)  ==>  (orig(ECX) >= -1)
(EFL_4 == 0)  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_EFL_2)
(EFL_4 == 1)  ==>  (A20 == D_EFL_6)
(EFL_4 == 1)  ==>  (CS one of { "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (D_EFL_2 == 1)
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 == 1)
(EFL_4 == 1)  ==>  (EAX one of { -1, 15, 88 })
(EFL_4 == 1)  ==>  (ECX == orig(ECX))
(EFL_4 == 1)  ==>  (ECX one of { 0, 1, 4026585312L })
(EFL_4 == 1)  ==>  (EFL_2 == orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (ES one of { "c000000c0000ffffffff008f9300", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == orig(EFL_6))
(EFL_4 == 1)  ==>  (SS == DS)
(EFL_4 == 1)  ==>  (SS == FS)
(EFL_4 == 1)  ==>  (SS == GS)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(CS) one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff00809b00" })
(EFL_4 == 1)  ==>  (orig(EAX) one of { -1, 640 })
(EFL_4 == 1)  ==>  (orig(EBX) one of { -1, 16, 27932 })
(EFL_4 == 1)  ==>  (orig(ECX) one of { 0, 1, 4026585312L })
(EFL_4 == 1)  ==>  (orig(EDX) one of { -1, 7, 1026 })
(EFL_4 == 1)  ==>  (orig(EFL_6) == 0)
EAX >= -1
EBX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EBX != EDX
EBX >= orig(EBX)
EIP < orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES != SS
ES > FS
ES >= GS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
CS <= orig(CS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS >= GS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS < orig(CS)
GS > LDT
GS > TR
GS < orig(CS)
LDT < TR
LDT < orig(CS)
TR < orig(CS)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_6)
D_EFL_2 <= D_EFL_6
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..popfw():::EXIT;condition="EFL_4==0"
II == EFL_4
CS == orig(CS)
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "eb34000eb340ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
D_EFL_4 one of { 0, 1 }
ADDR > orig(ADDR)
A20 >= D_EFL_4
D_EFL_4 != orig(EFL_4)
===========================================================================
..popfw():::EXIT;condition="not(EFL_4==0)"
ECX == orig(ECX)
II == EFL_6
II == EFL_9
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == D_EFL_2
A20 == D_EFL_6
SS == DS
SS == FS
SS == GS
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
EFL_2 == orig(EFL_2)
EAX one of { -1, 15, 88 }
ECX one of { 0, 1, 4026585312L }
ES one of { "c000000c0000ffffffff008f9300", "f000000f0000ffffffff00809300", "f000000f0000ffffffff008f9300" }
CS one of { "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
D_EFL_4 one of { 1, 2 }
===========================================================================
..popfw():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EDX one of { 0, 1026, 26064 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "004000000400ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS == "c000000c0000ffffffff008f9b00"
SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 21768, 22016 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR - orig(ADDR) - 1 == 0
EAX % orig(EAX) == 0
orig(EBX) % EBX == 0
EDX % orig(EAX) == 0
5507992 * ADDR - 5521777 * EIP + 15690 * orig(EIP) - 4.331728655187E12 == 0
5521777 * EIP - 5507992 * orig(ADDR) - 15690 * orig(EIP) + 4.331723147195E12 == 0
===========================================================================
..popfw():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
EAX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "c000000c0000ffffffff00809b00", "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
ADDR > EIP
ADDR != orig(ADDR)
ADDR > orig(EIP)
EBX != ECX
EBX != EDX
EBX % orig(EBX) == 0
EBX >= orig(EBX)
EIP < orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 <= D_EFL_4
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
ES != CS
ES != SS
ES > FS
ES >= GS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
CS <= orig(CS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
DS >= FS
DS >= GS
DS > LDT
DS > TR
DS != orig(CS)
FS <= GS
FS > LDT
FS > TR
FS < orig(CS)
GS > LDT
GS > TR
GS < orig(CS)
LDT < TR
LDT < orig(CS)
TR < orig(CS)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_6
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_6
EFL_4 >= orig(EFL_4)
EFL_6 >= EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= orig(EFL_2)
EFL_9 <= orig(EFL_6)
D_EFL_2 <= D_EFL_6
D_EFL_2 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 >= orig(EFL_4)
===========================================================================
..popl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CCS >= 1)
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II <= EFL_2)
(EFL_4 == 1)  ==>  (II <= EFL_9)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..popl():::ENTER;condition="EFL_4==0"
HLT == EFL_4
===========================================================================
..popl():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_4
II == 0
CCS >= 1
II <= EFL_2
II <= EFL_9
II <= CR0_0
FS <= GS
===========================================================================
..popl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..popl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CCS >= 1)
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 >= EFL_11)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II <= EFL_2)
(EFL_4 == 1)  ==>  (II <= EFL_9)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (orig(EBX) % EBX == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..popl():::EXIT;condition="EFL_4==0"
HLT == EFL_4
HLT == orig(EFL_4)
===========================================================================
..popl():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == orig(EFL_4)
II == 0
CCS >= 1
orig(EBX) % EBX == 0
II <= EFL_2
II <= EFL_9
II <= CR0_0
FS <= GS
===========================================================================
..popl():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..popw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM == EFL_4)
(EFL_4 == 0)  ==>  (EBX >= -1)
(EFL_4 == 0)  ==>  (ECX >= -1)
(EFL_4 == 0)  ==>  (EDX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_2 < EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_2)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (ADDR > EIP)
(EFL_4 == 1)  ==>  (CCS one of { 12, 16 })
(EFL_4 == 1)  ==>  (CS > DS)
(EFL_4 == 1)  ==>  (CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff00809b00" })
(EFL_4 == 1)  ==>  (DS one of { "000000000000ffffffff00809300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 1)  ==>  (EAX != EBX)
(EFL_4 == 1)  ==>  (EAX != ECX)
(EFL_4 == 1)  ==>  (EAX != EDX)
(EFL_4 == 1)  ==>  (EBX != ECX)
(EFL_4 == 1)  ==>  (EBX != EDX)
(EFL_4 == 1)  ==>  (ECX >= 0)
(EFL_4 == 1)  ==>  (EFL one of { 18, 530 })
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_2 == 0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES > SS)
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT == "0000000000000000")
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II <= EFL_9)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_2)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..popw():::ENTER;condition="EFL_4==0"
SMM == EFL_4
===========================================================================
..popw():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_4
ECX >= 0
EFL one of { 18, 530 }
II == 0
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff00809300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GDT == "0000000000000000"
CCS one of { 12, 16 }
ADDR > EIP
EAX != EBX
EAX != ECX
EAX != EDX
EBX != ECX
EBX != EDX
II <= EFL_9
ES > SS
ES >= DS
CS > DS
GDT < IDT
===========================================================================
..popw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == FS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..popw():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM == EFL_4)
(EFL_4 == 0)  ==>  (EBX >= -1)
(EFL_4 == 0)  ==>  (ECX >= -1)
(EFL_4 == 0)  ==>  (EDX >= -1)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_2 < EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_2)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (ADDR > EIP)
(EFL_4 == 1)  ==>  (CCS one of { 12, 16 })
(EFL_4 == 1)  ==>  (CS > DS)
(EFL_4 == 1)  ==>  (CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff00809b00" })
(EFL_4 == 1)  ==>  (DS one of { "000000000000ffffffff00809300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(EFL_4 == 1)  ==>  (EAX != EBX)
(EFL_4 == 1)  ==>  (EAX != ECX)
(EFL_4 == 1)  ==>  (EAX != EDX)
(EFL_4 == 1)  ==>  (EBX != ECX)
(EFL_4 == 1)  ==>  (EBX != EDX)
(EFL_4 == 1)  ==>  (EBX != orig(EAX))
(EFL_4 == 1)  ==>  (ECX != orig(EAX))
(EFL_4 == 1)  ==>  (ECX >= 0)
(EFL_4 == 1)  ==>  (EDX != orig(EAX))
(EFL_4 == 1)  ==>  (EFL one of { 18, 530 })
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_2 == 0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EIP < orig(ADDR))
(EFL_4 == 1)  ==>  (ES > SS)
(EFL_4 == 1)  ==>  (ES >= DS)
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT == "0000000000000000")
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II <= EFL_9)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_2)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(EAX) % EAX == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EIP != orig(ADDR)
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..popw():::EXIT;condition="EFL_4==0"
SMM == EFL_4
SMM == orig(EFL_4)
===========================================================================
..popw():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == orig(EFL_4)
ECX >= 0
EFL one of { 18, 530 }
II == 0
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff00809300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GDT == "0000000000000000"
CCS one of { 12, 16 }
ADDR > EIP
EAX != EBX
EAX != ECX
EAX != EDX
orig(EAX) % EAX == 0
EBX != ECX
EBX != EDX
EBX != orig(EAX)
ECX != orig(EAX)
EDX != orig(EAX)
EIP < orig(ADDR)
II <= EFL_9
ES > SS
ES >= DS
CS > DS
GDT < IDT
===========================================================================
..popw():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EIP != orig(ADDR)
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= SS
ES > LDT
ES > TR
CS > SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..pushal():::ENTER
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ADDR == 825769
EAX == 3661
EBX == 7
ECX == 0
EIP == 1274
EFL == 514
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 819
CC0 == 0
EFER == 0
===========================================================================
..pushal():::ENTER;condition="EFL_4==0"
===========================================================================
..pushal():::ENTER;condition="not(D_EFL_4==0)"
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ADDR == 825769
EAX == 3661
EBX == 7
ECX == 0
EIP == 1274
EFL == 514
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 819
CC0 == 0
EFER == 0
===========================================================================
..pushal():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 825771
EAX == 3661
EBX == 7
ECX == -1
EDX == 0
EIP == 1274
EFL == 514
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 819
CC0 == 0
EFER == 0
===========================================================================
..pushal():::EXIT;condition="EFL_4==0"
===========================================================================
..pushal():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EDX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 825771
EAX == 3661
EBX == 7
ECX == -1
EDX == 0
EIP == 1274
EFL == 514
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 819
CC0 == 0
EFER == 0
===========================================================================
..pushaw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR one of { 32084, 32979, 825512 }
EAX one of { 1, 24, 46 }
EBX one of { 0, 2, 65535 }
ECX one of { 0, 1 }
EDX one of { 128, 65535 }
EIP one of { 3, 31961, 32862 }
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "f000000f0000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD one of { 64924, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..pushaw():::ENTER;condition="EFL_4==0"
===========================================================================
..pushaw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR one of { 32084, 32979, 825512 }
EAX one of { 1, 24, 46 }
EBX one of { 0, 2, 65535 }
ECX one of { 0, 1 }
EDX one of { 128, 65535 }
EIP one of { 3, 31961, 32862 }
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "f000000f0000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD one of { 64924, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..pushaw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR one of { 32085, 32980, 825513 }
EAX one of { 1, 24, 46 }
EBX one of { 0, 2, 65535 }
ECX one of { 0, 1 }
EDX one of { 128, 65535 }
EIP one of { 3, 31961, 32862 }
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "f000000f0000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD one of { 64924, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..pushaw():::EXIT;condition="EFL_4==0"
===========================================================================
..pushaw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR one of { 32085, 32980, 825513 }
EAX one of { 1, 24, 46 }
EBX one of { 0, 2, 65535 }
ECX one of { 0, 1 }
EDX one of { 128, 65535 }
EIP one of { 3, 31961, 32862 }
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "f000000f0000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 68 }
CCD one of { 64924, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..pushfl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
(EFL one of { 18, 147 })  <==>  (A20 == EFL_4)
(EFL one of { 18, 147 })  <==>  (CCD one of { 28528, 3318063292L })
(EFL one of { 18, 147 })  <==>  (CCS one of { 12, 2050644804 })
(EFL one of { 18, 147 })  <==>  (EFL_2 == 0)
(EFL one of { 18, 147 })  <==>  (EFL_4 == 1)
(EFL one of { 18, 147 })  <==>  (II == EFL_2)
(EFL one of { 18, 147 })  ==>  (A20 == CR0_0)
(EFL one of { 18, 147 })  ==>  (ADDR one of { 34066, 966963, 966975 })
(EFL one of { 18, 147 })  ==>  (CR0 == 17)
(EFL one of { 18, 147 })  ==>  (CR0_0 == 1)
(EFL one of { 18, 147 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(EFL one of { 18, 147 })  ==>  (EAX one of { 1001949, 1073740800, 1073741824 })
(EFL one of { 18, 147 })  ==>  (EBX one of { -1, 1090688, 2147516550L })
(EFL one of { 18, 147 })  ==>  (ECX one of { -1, 28576, 1098076 })
(EFL one of { 18, 147 })  ==>  (EDX one of { -1, 0, 28572 })
(EFL one of { 18, 147 })  ==>  (EFL_6 == 0)
(EFL one of { 18, 147 })  ==>  (EIP one of { 34090, 956355, 966951 })
(EFL one of { 18, 147 })  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL one of { 18, 147 })  ==>  (ES == SS)
(EFL one of { 18, 147 })  ==>  (GDT one of { "0000834400000027", "000f5e8000000037" })
(EFL one of { 18, 147 })  ==>  (II == EFL_6)
(EFL one of { 18, 147 })  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL one of { 6, 70 })  <==>  (A20 == EFL_2)
(EFL one of { 6, 70 })  <==>  (CCD one of { 0, 22272, 28620 })
(EFL one of { 6, 70 })  <==>  (CCS one of { 0, 8, 129 })
(EFL one of { 6, 70 })  <==>  (EFL_2 == 1)
(EFL one of { 6, 70 })  <==>  (EFL_4 == 0)
(EFL one of { 6, 70 })  <==>  (II == EFL_4)
(EFL one of { 6, 70 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 6, 70 })  ==>  (CR0_0 one of { 0, 1 })
(EFL one of { 6, 70 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL one of { 6, 70 })  ==>  (ECX one of { -1, 0, 28640 })
(EFL one of { 6, 70 })  ==>  (EDX one of { -1, 28636, 53472 })
(EFL one of { 6, 70 })  ==>  (EFL_6 one of { 0, 1 })
(EFL one of { 6, 70 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" })
(EFL one of { 6, 70 })  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL one of { 6, 70 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX >= ECX
EAX >= EDX
EBX >= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_2 != EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..pushfl():::ENTER;condition="EFL_4==0"
II == EFL_4
A20 == EFL_2
ECX one of { -1, 0, 28640 }
EDX one of { -1, 28636, 53472 }
EFL one of { 6, 70 }
CCS one of { 0, 8, 129 }
CCD one of { 0, 22272, 28620 }
===========================================================================
..pushfl():::ENTER;condition="not(EFL_4==0)"
II == EFL_2
II == EFL_6
A20 == EFL_4
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 34066, 966963, 966975 }
EAX one of { 1001949, 1073740800, 1073741824 }
EBX one of { -1, 1090688, 2147516550L }
ECX one of { -1, 28576, 1098076 }
EDX one of { -1, 0, 28572 }
EIP one of { 34090, 956355, 966951 }
EFL one of { 18, 147 }
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
GDT one of { "0000834400000027", "000f5e8000000037" }
CR0 == 17
CCS one of { 12, 2050644804 }
CCD one of { 28528, 3318063292L }
===========================================================================
..pushfl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX >= ECX
EAX >= EDX
EBX >= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_2 != EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..pushfl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL one of { 18, 147 })  <==>  (A20 == EFL_4)
(EFL one of { 18, 147 })  <==>  (CCD one of { 28528, 3318063292L })
(EFL one of { 18, 147 })  <==>  (CCS one of { 12, 2050644804 })
(EFL one of { 18, 147 })  <==>  (EFL_2 == 0)
(EFL one of { 18, 147 })  <==>  (EFL_4 == 1)
(EFL one of { 18, 147 })  <==>  (II == EFL_2)
(EFL one of { 18, 147 })  ==>  (A20 == CR0_0)
(EFL one of { 18, 147 })  ==>  (ADDR one of { 34067, 966964, 966976 })
(EFL one of { 18, 147 })  ==>  (CR0 == 17)
(EFL one of { 18, 147 })  ==>  (CR0_0 == 1)
(EFL one of { 18, 147 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(EFL one of { 18, 147 })  ==>  (EAX one of { 1001949, 1073740800, 1073741824 })
(EFL one of { 18, 147 })  ==>  (EBX one of { -1, 1090688, 2147516550L })
(EFL one of { 18, 147 })  ==>  (ECX one of { -1, 28576, 1098076 })
(EFL one of { 18, 147 })  ==>  (EDX one of { -1, 0 })
(EFL one of { 18, 147 })  ==>  (EFL_6 == 0)
(EFL one of { 18, 147 })  ==>  (EIP one of { 34090, 956355, 966951 })
(EFL one of { 18, 147 })  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL one of { 18, 147 })  ==>  (ES == SS)
(EFL one of { 18, 147 })  ==>  (GDT one of { "0000834400000027", "000f5e8000000037" })
(EFL one of { 18, 147 })  ==>  (II == EFL_6)
(EFL one of { 18, 147 })  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL one of { 18, 147 })  ==>  (orig(ADDR) one of { 34066, 966963, 966975 })
(EFL one of { 18, 147 })  ==>  (orig(EDX) one of { -1, 0, 28572 })
(EFL one of { 6, 70 })  <==>  (A20 == EFL_2)
(EFL one of { 6, 70 })  <==>  (CCD one of { 0, 22272, 28620 })
(EFL one of { 6, 70 })  <==>  (CCS one of { 0, 8, 129 })
(EFL one of { 6, 70 })  <==>  (EFL_2 == 1)
(EFL one of { 6, 70 })  <==>  (EFL_4 == 0)
(EFL one of { 6, 70 })  <==>  (II == EFL_4)
(EFL one of { 6, 70 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 6, 70 })  ==>  (CR0_0 one of { 0, 1 })
(EFL one of { 6, 70 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL one of { 6, 70 })  ==>  (ECX one of { -1, 0, 28640 })
(EFL one of { 6, 70 })  ==>  (EDX one of { -1, 53472 })
(EFL one of { 6, 70 })  ==>  (EFL_6 one of { 0, 1 })
(EFL one of { 6, 70 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" })
(EFL one of { 6, 70 })  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL one of { 6, 70 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL one of { 6, 70 })  ==>  (orig(EDX) one of { -1, 28636, 53472 })
ECX >= -1
EDX one of { -1, 0, 53472 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX >= ECX
EAX >= EDX
EAX >= orig(EDX)
EBX >= EDX
EBX >= orig(EDX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_2 != EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..pushfl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == orig(EFL_2)
ECX one of { -1, 0, 28640 }
EDX one of { -1, 53472 }
EFL one of { 6, 70 }
CCS one of { 0, 8, 129 }
CCD one of { 0, 22272, 28620 }
===========================================================================
..pushfl():::EXIT;condition="not(EFL_4==0)"
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
A20 == EFL_4
A20 == CR0_0
A20 == orig(EFL_4)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR one of { 34067, 966964, 966976 }
EAX one of { 1001949, 1073740800, 1073741824 }
EBX one of { -1, 1090688, 2147516550L }
ECX one of { -1, 28576, 1098076 }
EDX one of { -1, 0 }
EIP one of { 34090, 956355, 966951 }
EFL one of { 18, 147 }
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
GDT one of { "0000834400000027", "000f5e8000000037" }
CR0 == 17
CCS one of { 12, 2050644804 }
CCD one of { 28528, 3318063292L }
===========================================================================
..pushfl():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
ECX >= -1
EDX one of { -1, 0, 53472 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX >= ECX
EAX >= EDX
EAX >= orig(EDX)
EBX >= EDX
EBX >= orig(EDX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES > CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT != IDT
EFL_2 != EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..pushfw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff008f9b00" })
(EFL_4 == 0)  ==>  (DS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (FS == "000000000000ffffffff008f9300")
(EFL_4 == 0)  ==>  (FS == GS)
(EFL_4 == 0)  ==>  (GS == "000000000000ffffffff008f9300")
(EFL_4 == 0)  ==>  (SS == DS)
(EFL_4 == 0)  ==>  (SS >= GS)
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "f000000f0000ffffffff00809b00" })
(EFL_4 == 1)  ==>  (EBX != ECX)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES != SS)
(EFL_4 == 1)  ==>  (ES > FS)
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..pushfw():::ENTER;condition="EFL_4==0"
II == EFL_4
SS == DS
FS == GS
CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS == "000000000000ffffffff008f9300"
===========================================================================
..pushfw():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_4
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "f000000f0000ffffffff00809b00" }
EBX != ECX
ES != SS
ES > FS
EFL_2 >= EFL_9
===========================================================================
..pushfw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..pushfw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff008f9b00" })
(EFL_4 == 0)  ==>  (DS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (FS == "000000000000ffffffff008f9300")
(EFL_4 == 0)  ==>  (FS == GS)
(EFL_4 == 0)  ==>  (GS == "000000000000ffffffff008f9300")
(EFL_4 == 0)  ==>  (SS == DS)
(EFL_4 == 0)  ==>  (SS >= GS)
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "f000000f0000ffffffff00809b00" })
(EFL_4 == 1)  ==>  (EBX != ECX)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES != SS)
(EFL_4 == 1)  ==>  (ES > FS)
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
ADDR - orig(ADDR) - 1 == 0
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..pushfw():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
CS one of { "c000000c0000ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS == "000000000000ffffffff008f9300"
===========================================================================
..pushfw():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "f000000f0000ffffffff00809b00" }
EBX != ECX
ES != SS
ES > FS
EFL_2 >= EFL_9
===========================================================================
..pushfw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
ADDR - orig(ADDR) - 1 == 0
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS > GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..pushl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CCD >= 2)
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (HLT < D_SMM)
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II <= EFL_11)
(EFL_4 == 1)  ==>  (II <= EFL_2)
(EFL_4 == 1)  ==>  (II <= EFL_6)
(EFL_4 == 1)  ==>  (II <= EFL_9)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_11)
(EFL_4 == 1)  ==>  (SMM <= EFL_6)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..pushl():::ENTER;condition="EFL_4==0"
HLT == EFL_4
===========================================================================
..pushl():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_4
A20 == D_SMM
II == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD >= 2
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
FS <= GS
EFL_6 <= CR0_0
===========================================================================
..pushl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..pushl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CCD >= 2)
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (HLT < D_SMM)
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II <= EFL_11)
(EFL_4 == 1)  ==>  (II <= EFL_2)
(EFL_4 == 1)  ==>  (II <= EFL_6)
(EFL_4 == 1)  ==>  (II <= EFL_9)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_11)
(EFL_4 == 1)  ==>  (SMM <= EFL_6)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..pushl():::EXIT;condition="EFL_4==0"
HLT == EFL_4
HLT == orig(EFL_4)
===========================================================================
..pushl():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == D_SMM
A20 == orig(EFL_4)
A20 == orig(D_SMM)
II == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCD >= 2
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
FS <= GS
EFL_6 <= CR0_0
===========================================================================
..pushl():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..pushw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM == EFL_4)
(EFL_4 == 0)  ==>  (CS > GS)
(EFL_4 == 0)  ==>  (DS >= GS)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (ADDR > EIP)
(EFL_4 == 1)  ==>  (ECX % EAX == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES != SS)
(EFL_4 == 1)  ==>  (ES > FS)
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT == "0000000000000000")
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II <= EFL_2)
(EFL_4 == 1)  ==>  (II <= EFL_9)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..pushw():::ENTER;condition="EFL_4==0"
SMM == EFL_4
CS > GS
DS >= GS
===========================================================================
..pushw():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_4
II == 0
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
GDT == "0000000000000000"
ADDR > EIP
ECX % EAX == 0
II <= EFL_2
II <= EFL_9
ES != SS
ES > FS
GDT < IDT
===========================================================================
..pushw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..pushw():::EXIT
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM == EFL_4)
(EFL_4 == 0)  ==>  (CS > GS)
(EFL_4 == 0)  ==>  (DS >= GS)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (ADDR - orig(ADDR) - 1 == 0)
(EFL_4 == 1)  ==>  (ADDR > EIP)
(EFL_4 == 1)  ==>  (EAX == orig(EAX))
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (ECX % EAX == 0)
(EFL_4 == 1)  ==>  (ECX % orig(EAX) == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EIP < orig(ADDR))
(EFL_4 == 1)  ==>  (ES != SS)
(EFL_4 == 1)  ==>  (ES > FS)
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT == "0000000000000000")
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II <= EFL_2)
(EFL_4 == 1)  ==>  (II <= EFL_9)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
EIP != orig(ADDR)
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..pushw():::EXIT;condition="EFL_4==0"
SMM == EFL_4
SMM == orig(EFL_4)
CS > GS
DS >= GS
===========================================================================
..pushw():::EXIT;condition="not(EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == orig(EFL_4)
II == 0
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
GDT == "0000000000000000"
ADDR > EIP
ADDR - orig(ADDR) - 1 == 0
ECX % EAX == 0
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_9
ES != SS
ES > FS
GDT < IDT
===========================================================================
..pushw():::EXIT;condition="not(D_EFL_4==0)"
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == HLT
SMM == EFL_8
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SMM == orig(SMM)
SMM == orig(HLT)
SMM == orig(EFL_8)
SMM == orig(EFL_11)
SMM == orig(EFL_13)
SMM == orig(CR0_0)
SMM == orig(CR0_1)
SMM == orig(CR0_2)
SMM == orig(CR0_3)
SMM == orig(CR0_5)
SMM == orig(CR0_7)
SMM == orig(CR0_18)
SMM == orig(CR0_20)
SMM == orig(CR4_6)
SMM == orig(CR4_8)
SMM == orig(CR4_9)
SMM == orig(CR4_11)
SMM == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
EIP != orig(ADDR)
II <= A20
II >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
SMM <= EFL_2
SMM <= EFL_4
SMM <= EFL_6
SMM <= EFL_9
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..rdmsr():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133916980
EAX == 28216
EBX == 133867024
ECX == -1
EDX == 126614525
EIP == 133916955
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..rdmsr():::ENTER;condition="EFL_4==0"
===========================================================================
..rdmsr():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133916980
EAX == 28216
EBX == 133867024
ECX == -1
EDX == 126614525
EIP == 133916955
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..rdmsr():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 133916982
EAX == 28216
EBX == 133867024
ECX == -1
EDX == 126614525
EIP == 133916955
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..rdmsr():::EXIT;condition="EFL_4==0"
===========================================================================
..rdmsr():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 133916982
EAX == 28216
EBX == 133867024
ECX == -1
EDX == 126614525
EIP == 133916955
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..retl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..retl():::ENTER;condition="EFL_4==0"
EFL_2 >= EFL_11
===========================================================================
..retl():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == 0
GDT one of { "0000000000000000", "000f5e8000000037" }
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
ES >= SS
ES >= GS
SS >= GS
FS >= GS
GDT < IDT
===========================================================================
..retl():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= CR0_0
A20 >= EFL_2
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..retl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..retl():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_4 == 0)  <==>  (A20 > D_EFL_4)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < D_CR0_0)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  <==>  (D_EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  <==>  (EFL_4 < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (A20 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (A20 == D_CR0_0)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_11)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (A20 > EFL_11)
(D_EFL_4 == 0)  ==>  (A20 > EFL_4)
(D_EFL_4 == 0)  ==>  (A20 > EFL_9)
(D_EFL_4 == 0)  ==>  (A20 > SMM)
(D_EFL_4 == 0)  ==>  (A20 > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (A20 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (A20 > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (A20 > orig(II))
(D_EFL_4 == 0)  ==>  (CCD != orig(CCD))
(D_EFL_4 == 0)  ==>  (CR0 == orig(CR0))
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (CR0_0 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (CR0_0 == orig(CR0_0))
(D_EFL_4 == 0)  ==>  (CR0_0 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (CR0_0 >= orig(II))
(D_EFL_4 == 0)  ==>  (CS == orig(CS))
(D_EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" })
(D_EFL_4 == 0)  ==>  (DS >= GS)
(D_EFL_4 == 0)  ==>  (DS >= orig(FS))
(D_EFL_4 == 0)  ==>  (DS >= orig(GS))
(D_EFL_4 == 0)  ==>  (DS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_4 == 0)  ==>  (D_CR0_0 == 1)
(D_EFL_4 == 0)  ==>  (D_CR0_0 > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_CR0_0 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_CR0_0 > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_CR0_0 > orig(II))
(D_EFL_4 == 0)  ==>  (D_CR0_0 >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_CR0_0 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_11 == 1)
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_11 > orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_11 >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (D_EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (D_EFL_4 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_6 > orig(II))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_CR0_0)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_11)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= D_EFL_9)
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (D_EFL_9 > orig(II))
(D_EFL_4 == 0)  ==>  (EFL != orig(EFL))
(D_EFL_4 == 0)  ==>  (EFL_11 < D_CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_11 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_11 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_11 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_11 < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_11 == 0)
(D_EFL_4 == 0)  ==>  (EFL_2 <= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_2 <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (EFL_2 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_2 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_2 >= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_2 >= orig(II))
(D_EFL_4 == 0)  ==>  (EFL_4 < D_CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_6 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_6 <= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_6 <= D_CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (EFL_6 <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_6 >= D_EFL_4)
(D_EFL_4 == 0)  ==>  (EFL_6 >= EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_6 >= EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_6))
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EFL_6 >= orig(II))
(D_EFL_4 == 0)  ==>  (EFL_9 < D_CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_9 < D_EFL_11)
(D_EFL_4 == 0)  ==>  (EFL_9 < D_EFL_6)
(D_EFL_4 == 0)  ==>  (EFL_9 < D_EFL_9)
(D_EFL_4 == 0)  ==>  (EFL_9 < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (EFL_9 <= CR0_0)
(D_EFL_4 == 0)  ==>  (EFL_9 <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (EFL_9 <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (EFL_9 <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (EFL_9 == 0)
(D_EFL_4 == 0)  ==>  (ES == DS)
(D_EFL_4 == 0)  ==>  (ES == SS)
(D_EFL_4 == 0)  ==>  (ES == orig(ES))
(D_EFL_4 == 0)  ==>  (ES == orig(SS))
(D_EFL_4 == 0)  ==>  (ES >= GS)
(D_EFL_4 == 0)  ==>  (ES >= orig(FS))
(D_EFL_4 == 0)  ==>  (ES >= orig(GS))
(D_EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_4 == 0)  ==>  (FS == GS)
(D_EFL_4 == 0)  ==>  (FS == orig(FS))
(D_EFL_4 == 0)  ==>  (FS == orig(GS))
(D_EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (GDT < IDT)
(D_EFL_4 == 0)  ==>  (GDT < orig(IDT))
(D_EFL_4 == 0)  ==>  (GDT == orig(GDT))
(D_EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(D_EFL_4 == 0)  ==>  (GS <= orig(ES))
(D_EFL_4 == 0)  ==>  (GS <= orig(SS))
(D_EFL_4 == 0)  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (HLT < D_CR0_0)
(D_EFL_4 == 0)  ==>  (HLT < D_EFL_11)
(D_EFL_4 == 0)  ==>  (HLT < D_EFL_6)
(D_EFL_4 == 0)  ==>  (HLT < D_EFL_9)
(D_EFL_4 == 0)  ==>  (HLT < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (IDT == orig(IDT))
(D_EFL_4 == 0)  ==>  (IDT > orig(GDT))
(D_EFL_4 == 0)  ==>  (II < A20)
(D_EFL_4 == 0)  ==>  (II < D_CR0_0)
(D_EFL_4 == 0)  ==>  (II < D_EFL_11)
(D_EFL_4 == 0)  ==>  (II < D_EFL_6)
(D_EFL_4 == 0)  ==>  (II < D_EFL_9)
(D_EFL_4 == 0)  ==>  (II < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (II <= CR0_0)
(D_EFL_4 == 0)  ==>  (II <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (II <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (II == 0)
(D_EFL_4 == 0)  ==>  (II == D_EFL_4)
(D_EFL_4 == 0)  ==>  (II == EFL_11)
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == EFL_9)
(D_EFL_4 == 0)  ==>  (II == HLT)
(D_EFL_4 == 0)  ==>  (II == SMM)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_11))
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (II == orig(EFL_9))
(D_EFL_4 == 0)  ==>  (II == orig(II))
(D_EFL_4 == 0)  ==>  (SMM < D_CR0_0)
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_11)
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_6)
(D_EFL_4 == 0)  ==>  (SMM < D_EFL_9)
(D_EFL_4 == 0)  ==>  (SMM < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (SMM <= D_EFL_2)
(D_EFL_4 == 0)  ==>  (SMM <= EFL_2)
(D_EFL_4 == 0)  ==>  (SMM <= EFL_6)
(D_EFL_4 == 0)  ==>  (SMM == 0)
(D_EFL_4 == 0)  ==>  (SS >= GS)
(D_EFL_4 == 0)  ==>  (SS >= orig(FS))
(D_EFL_4 == 0)  ==>  (SS >= orig(GS))
(D_EFL_4 == 0)  ==>  (SS one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_4 == 0)  ==>  (orig(CS) one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" })
(D_EFL_4 == 0)  ==>  (orig(EFL_11) == 0)
(D_EFL_4 == 0)  ==>  (orig(EFL_2) <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_2) <= orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_4) > orig(EFL_11))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) > orig(EFL_6))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) > orig(EFL_9))
(D_EFL_4 == 0)  ==>  (orig(EFL_4) >= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(EFL_9) <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(EFL_9) == 0)
(D_EFL_4 == 0)  ==>  (orig(ES) >= orig(GS))
(D_EFL_4 == 0)  ==>  (orig(ES) one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_4 == 0)  ==>  (orig(FS) one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (orig(GDT) < orig(IDT))
(D_EFL_4 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "000f5e8000000037" })
(D_EFL_4 == 0)  ==>  (orig(GS) one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" })
(D_EFL_4 == 0)  ==>  (orig(II) < orig(EFL_4))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(CR0_0))
(D_EFL_4 == 0)  ==>  (orig(II) <= orig(EFL_2))
(D_EFL_4 == 0)  ==>  (orig(II) == 0)
(D_EFL_4 == 0)  ==>  (orig(SS) >= orig(GS))
(D_EFL_4 == 0)  ==>  (orig(SS) one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= D_CR0_0)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= D_EFL_11)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (HLT < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (ADDR >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (CR0_0 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (D_CR0_0 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_11 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(CR0_0))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_9 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_11 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(D_EFL_4 one of { 1, 2 })  ==>  (II one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (SMM one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_11) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_9) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(GDT) one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 < D_EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (EFL_4 <= orig(EFL_9))
(EFL_4 == 0)  <==>  (EFL_4 <= orig(II))
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (A20 == D_EFL_11)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (ADDR >= -1)
(EFL_4 == 0)  ==>  (CR0_0 <= D_EFL_11)
(EFL_4 == 0)  ==>  (D_CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_11 == 1)
(EFL_4 == 0)  ==>  (D_EFL_11 >= D_CR0_0)
(EFL_4 == 0)  ==>  (D_EFL_11 >= orig(CR0_0))
(EFL_4 == 0)  ==>  (D_EFL_11 >= orig(EFL_11))
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_11)
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_9 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 == orig(EFL_11))
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 <= D_EFL_11)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_2)
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(CR0_0))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_11))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (HLT < D_EFL_11)
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(EFL_2) >= orig(EFL_11))
(EFL_4 == 0)  ==>  (orig(EFL_9) one of { 0, 1 })
(EFL_4 == 0)  ==>  (orig(GDT) one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (orig(II) one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (EFL_4 > orig(EFL_9))
(EFL_4 == 1)  <==>  (EFL_4 > orig(II))
(EFL_4 == 1)  <==>  (EFL_4 >= D_EFL_11)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_CR0_0)
(EFL_4 == 1)  ==>  (A20 == D_EFL_9)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (A20 > orig(EFL_9))
(EFL_4 == 1)  ==>  (A20 > orig(II))
(EFL_4 == 1)  ==>  (A20 >= D_EFL_6)
(EFL_4 == 1)  ==>  (CR0 == orig(CR0))
(EFL_4 == 1)  ==>  (CR0_0 <= D_EFL_4)
(EFL_4 == 1)  ==>  (CR0_0 == orig(CR0_0))
(EFL_4 == 1)  ==>  (CR0_0 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (CR0_0 >= orig(II))
(EFL_4 == 1)  ==>  (CS == orig(CS))
(EFL_4 == 1)  ==>  (DS <= orig(ES))
(EFL_4 == 1)  ==>  (DS == orig(SS))
(EFL_4 == 1)  ==>  (DS >= GS)
(EFL_4 == 1)  ==>  (DS >= orig(FS))
(EFL_4 == 1)  ==>  (DS >= orig(GS))
(EFL_4 == 1)  ==>  (D_CR0_0 == 1)
(EFL_4 == 1)  ==>  (D_CR0_0 > orig(EFL_9))
(EFL_4 == 1)  ==>  (D_CR0_0 > orig(II))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_CR0_0 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_11 != orig(EFL_11))
(EFL_4 == 1)  ==>  (D_EFL_11 <= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_11 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_11))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_9))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_11)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_CR0_0)
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_9 == 1)
(EFL_4 == 1)  ==>  (D_EFL_9 > orig(EFL_9))
(EFL_4 == 1)  ==>  (D_EFL_9 > orig(II))
(EFL_4 == 1)  ==>  (D_EFL_9 >= D_EFL_11)
(EFL_4 == 1)  ==>  (EBX >= orig(EBX))
(EFL_4 == 1)  ==>  (EFL_11 < D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_11 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_11 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_11 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_2 >= orig(II))
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 < D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 < D_CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_9 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 <= D_EFL_2)
(EFL_4 == 1)  ==>  (EFL_9 <= orig(CR0_0))
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_11))
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_9 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (EIP <= orig(ADDR))
(EFL_4 == 1)  ==>  (ES <= orig(ES))
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (ES >= orig(FS))
(EFL_4 == 1)  ==>  (ES >= orig(GS))
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (FS == orig(FS))
(EFL_4 == 1)  ==>  (FS >= orig(GS))
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT < orig(IDT))
(EFL_4 == 1)  ==>  (GDT == orig(GDT))
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (GS <= orig(ES))
(EFL_4 == 1)  ==>  (GS <= orig(SS))
(EFL_4 == 1)  ==>  (GS >= orig(GS))
(EFL_4 == 1)  ==>  (HLT < D_CR0_0)
(EFL_4 == 1)  ==>  (HLT < D_EFL_4)
(EFL_4 == 1)  ==>  (HLT < D_EFL_9)
(EFL_4 == 1)  ==>  (IDT == orig(IDT))
(EFL_4 == 1)  ==>  (IDT > orig(GDT))
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II < D_CR0_0)
(EFL_4 == 1)  ==>  (II < D_EFL_4)
(EFL_4 == 1)  ==>  (II < D_EFL_9)
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II <= orig(CR0_0))
(EFL_4 == 1)  ==>  (II <= orig(EFL_11))
(EFL_4 == 1)  ==>  (II <= orig(EFL_2))
(EFL_4 == 1)  ==>  (II <= orig(EFL_4))
(EFL_4 == 1)  ==>  (II <= orig(EFL_6))
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (II == orig(EFL_9))
(EFL_4 == 1)  ==>  (II == orig(II))
(EFL_4 == 1)  ==>  (SMM < D_CR0_0)
(EFL_4 == 1)  ==>  (SMM < D_EFL_4)
(EFL_4 == 1)  ==>  (SMM < D_EFL_9)
(EFL_4 == 1)  ==>  (SMM <= D_EFL_2)
(EFL_4 == 1)  ==>  (SMM <= D_EFL_6)
(EFL_4 == 1)  ==>  (SMM <= EFL_2)
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_11))
(EFL_4 == 1)  ==>  (SMM <= orig(EFL_4))
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS <= orig(ES))
(EFL_4 == 1)  ==>  (SS >= GS)
(EFL_4 == 1)  ==>  (SS >= orig(FS))
(EFL_4 == 1)  ==>  (SS >= orig(GS))
(EFL_4 == 1)  ==>  (orig(EFL_2) >= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(EFL_4) >= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(EFL_6) >= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(EFL_9) <= orig(CR0_0))
(EFL_4 == 1)  ==>  (orig(EFL_9) <= orig(EFL_11))
(EFL_4 == 1)  ==>  (orig(EFL_9) == 0)
(EFL_4 == 1)  ==>  (orig(ES) >= orig(GS))
(EFL_4 == 1)  ==>  (orig(ES) >= orig(SS))
(EFL_4 == 1)  ==>  (orig(FS) >= orig(GS))
(EFL_4 == 1)  ==>  (orig(GDT) < orig(IDT))
(EFL_4 == 1)  ==>  (orig(GDT) one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (orig(II) <= orig(CR0_0))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_11))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_2))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_4))
(EFL_4 == 1)  ==>  (orig(II) <= orig(EFL_6))
(EFL_4 == 1)  ==>  (orig(II) == 0)
(EFL_4 == 1)  ==>  (orig(SS) >= orig(GS))
ADDR != 0
ADDR >= -1
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_EFL_11
A20 >= D_CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM >= HLT
SMM <= CR0_0
SMM <= D_EFL_4
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(EFL_2)
SMM <= orig(EFL_6)
SMM <= orig(CR0_0)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT <= D_EFL_4
HLT <= D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(SS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_2 >= orig(EFL_11)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(EFL_2)
EFL_11 <= orig(EFL_11)
EFL_11 <= orig(CR0_0)
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_11)
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_11)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..retl():::EXIT;condition="EFL_4==0"
A20 == D_EFL_11
HLT == EFL_4
EFL_11 == orig(EFL_11)
D_EFL_4 one of { 0, 1 }
A20 >= D_EFL_4
D_EFL_4 != orig(EFL_4)
===========================================================================
..retl():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == D_EFL_9
A20 == D_CR0_0
CS == orig(CS)
DS == orig(SS)
DS == orig(DS)
FS == GS
FS == orig(FS)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR0_0 == orig(CR0_0)
II == 0
GDT one of { "0000000000000000", "000f5e8000000037" }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
EBX >= orig(EBX)
EIP <= orig(ADDR)
II <= CR0_0
II < D_EFL_4
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_11)
A20 <= D_EFL_4
A20 >= D_EFL_6
ES >= SS
ES <= orig(ES)
ES >= orig(GS)
SS <= orig(ES)
SS >= orig(GS)
DS <= orig(ES)
DS >= orig(GS)
FS >= orig(GS)
GDT < IDT
EFL_2 <= D_EFL_4
CR0_0 <= D_EFL_4
D_EFL_2 <= D_EFL_4
D_EFL_4 >= D_EFL_6
D_EFL_4 >= D_EFL_11
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 > orig(EFL_6)
D_EFL_4 > orig(EFL_11)
D_EFL_6 != orig(EFL_6)
D_EFL_11 != orig(EFL_11)
===========================================================================
..retl():::EXIT;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_6 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(EIP)
EFL != orig(EFL)
II <= EFL_2
II <= EFL_6
II <= CR0_0
II <= D_EFL_2
II < D_EFL_6
II <= orig(EFL_2)
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
A20 <= D_EFL_6
A20 >= orig(EFL_2)
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != FS
CS > LDT
CS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
CCD != orig(CCD)
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_6
EFL_6 <= CR0_0
EFL_6 <= D_EFL_2
EFL_6 < D_EFL_6
CR0_0 <= D_EFL_6
CR0_0 >= orig(EFL_2)
D_EFL_6 >= orig(EFL_2)
===========================================================================
..retl():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_13
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
LDT == orig(LDT)
TR == orig(TR)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR != 0
ADDR >= -1
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 0, 1, 2 }
D_EFL_11 one of { 0, 1 }
D_CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP != orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II <= D_EFL_9
II <= D_EFL_11
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 <= D_EFL_4
A20 >= D_EFL_11
A20 >= D_CR0_0
A20 >= orig(II)
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
A20 >= orig(EFL_11)
A20 >= orig(CR0_0)
SMM >= HLT
SMM <= CR0_0
SMM <= D_EFL_4
SMM <= D_EFL_9
SMM <= D_EFL_11
SMM <= D_CR0_0
SMM <= orig(EFL_2)
SMM <= orig(EFL_6)
SMM <= orig(CR0_0)
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_EFL_2
HLT < D_EFL_4
HLT <= D_EFL_6
HLT <= D_EFL_9
HLT <= D_EFL_11
HLT <= D_CR0_0
HLT <= orig(II)
HLT <= orig(EFL_2)
HLT <= orig(EFL_4)
HLT <= orig(EFL_6)
HLT <= orig(EFL_9)
HLT <= orig(EFL_11)
HLT <= orig(CR0_0)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES != orig(CS)
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(SS)
CS != orig(FS)
CS != orig(GS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(SS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(SS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS != orig(CS)
FS <= orig(SS)
FS <= orig(FS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(SS)
LDT < orig(FS)
LDT < orig(GS)
TR < orig(ES)
TR < orig(CS)
TR < orig(SS)
TR < orig(FS)
TR < orig(GS)
GDT != IDT
GDT <= orig(GDT)
GDT != orig(IDT)
IDT != orig(GDT)
IDT <= orig(IDT)
CR0 <= orig(CR0)
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_9
EFL_2 >= orig(EFL_11)
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 <= D_CR0_0
EFL_4 >= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_6 <= D_EFL_11
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_6
EFL_9 <= D_EFL_9
EFL_9 <= D_EFL_11
EFL_11 <= CR0_0
EFL_11 <= D_EFL_2
EFL_11 <= D_EFL_4
EFL_11 <= D_EFL_6
EFL_11 <= D_EFL_9
EFL_11 <= D_EFL_11
EFL_11 <= D_CR0_0
EFL_11 <= orig(EFL_2)
EFL_11 <= orig(EFL_11)
EFL_11 <= orig(CR0_0)
CR0_0 <= D_EFL_4
CR0_0 <= D_EFL_9
CR0_0 <= D_CR0_0
CR0_0 >= orig(EFL_11)
CR0_0 <= orig(CR0_0)
D_EFL_2 >= orig(II)
D_EFL_2 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_11)
D_EFL_4 >= D_EFL_11
D_EFL_4 >= D_CR0_0
D_EFL_4 >= orig(II)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_11)
D_EFL_4 >= orig(CR0_0)
D_EFL_6 >= orig(II)
D_EFL_6 >= orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
D_EFL_6 >= orig(EFL_11)
D_EFL_9 >= orig(II)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_11)
D_EFL_9 >= orig(CR0_0)
D_EFL_11 >= orig(II)
D_EFL_11 >= orig(EFL_2)
D_EFL_11 >= orig(EFL_4)
D_EFL_11 >= orig(EFL_6)
D_EFL_11 >= orig(EFL_9)
D_CR0_0 >= orig(II)
D_CR0_0 >= orig(EFL_4)
D_CR0_0 >= orig(EFL_9)
D_CR0_0 >= orig(EFL_11)
===========================================================================
..retw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..retw():::ENTER;condition="EFL_4==0"
DS >= GS
===========================================================================
..retw():::ENTER;condition="not(EFL_4==0)"
EFL_2 == EFL_6
ECX one of { 0, 14, 79 }
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
EAX != ECX
EBX != ECX
EBX != EDX
ES != SS
ES > FS
EFL_2 <= EFL_9
===========================================================================
..retw():::ENTER;condition="D_EFL_4==0"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR one of { 790463, 826125, 826642 }
EAX one of { -1, 3616, 3625 }
EBX one of { 7, 23138, 414060544 }
ECX one of { 0, 1, 4352 }
EIP one of { 772, 1274, 14446 }
EFL one of { 151, 530 }
CPL == 0
II == 0
A20 == 1
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 149 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..retw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
===========================================================================
..retw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
(D_EFL_4 == 0)  <==>  (II == D_EFL_4)
(D_EFL_4 == 0)  ==>  (A20 == D_EFL_9)
(D_EFL_4 == 0)  ==>  (A20 == EFL_2)
(D_EFL_4 == 0)  ==>  (A20 == orig(EFL_4))
(D_EFL_4 == 0)  ==>  (CCS one of { 0, 4, 16 })
(D_EFL_4 == 0)  ==>  (CS == orig(CS))
(D_EFL_4 == 0)  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(D_EFL_4 == 0)  ==>  (DS == orig(DS))
(D_EFL_4 == 0)  ==>  (DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (D_EFL_2 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_EFL_6 one of { 1, 2 })
(D_EFL_4 == 0)  ==>  (D_EFL_9 == 1)
(D_EFL_4 == 0)  ==>  (ECX == orig(ECX))
(D_EFL_4 == 0)  ==>  (ECX one of { 0, 1, 4352 })
(D_EFL_4 == 0)  ==>  (EFL one of { 6, 518, 582 })
(D_EFL_4 == 0)  ==>  (EFL_2 == 1)
(D_EFL_4 == 0)  ==>  (EFL_4 == 0)
(D_EFL_4 == 0)  ==>  (EFL_9 == orig(EFL_9))
(D_EFL_4 == 0)  ==>  (EIP one of { 776, 1297, 14511 })
(D_EFL_4 == 0)  ==>  (ES == orig(ES))
(D_EFL_4 == 0)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" })
(D_EFL_4 == 0)  ==>  (II == EFL_4)
(D_EFL_4 == 0)  ==>  (II == orig(EFL_6))
(D_EFL_4 == 0)  ==>  (SS == FS)
(D_EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (orig(ADDR) one of { 790463, 826125, 826642 })
(D_EFL_4 == 0)  ==>  (orig(CCS) one of { 16, 149 })
(D_EFL_4 == 0)  ==>  (orig(CS) one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(D_EFL_4 == 0)  ==>  (orig(DS) one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(D_EFL_4 == 0)  ==>  (orig(EAX) one of { -1, 3616, 3625 })
(D_EFL_4 == 0)  ==>  (orig(EBX) one of { 7, 23138, 414060544 })
(D_EFL_4 == 0)  ==>  (orig(ECX) one of { 0, 1, 4352 })
(D_EFL_4 == 0)  ==>  (orig(EFL) one of { 151, 530 })
(D_EFL_4 == 0)  ==>  (orig(EFL_4) == 1)
(D_EFL_4 == 0)  ==>  (orig(EFL_6) == 0)
(D_EFL_4 == 0)  ==>  (orig(EIP) one of { 772, 1274, 14446 })
(D_EFL_4 one of { 1, 2 })  <==>  (A20 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (D_EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_2 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  <==>  (EFL_4 >= orig(EFL_4))
(D_EFL_4 one of { 1, 2 })  <==>  (II < D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_2 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_2))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_4 >= orig(EFL_9))
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_6 one of { 0, 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (D_EFL_9 one of { 1, 2 })
(D_EFL_4 one of { 1, 2 })  ==>  (EBX >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_2 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_4 one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_6 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (EFL_9 <= D_EFL_4)
(D_EFL_4 one of { 1, 2 })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EBX) >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(ECX) >= -1)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL) >= 2)
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_4) one of { 0, 1 })
(D_EFL_4 one of { 1, 2 })  ==>  (orig(EFL_6) one of { 0, 1 })
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 < D_EFL_9)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (A20 >= D_EFL_4)
(EFL_4 == 0)  ==>  (CS > GS)
(EFL_4 == 0)  ==>  (DS >= GS)
(EFL_4 == 0)  ==>  (D_EFL_2 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_4 != orig(EFL_4))
(EFL_4 == 0)  ==>  (D_EFL_4 <= D_EFL_9)
(EFL_4 == 0)  ==>  (D_EFL_4 one of { 0, 1 })
(EFL_4 == 0)  ==>  (D_EFL_6 >= orig(EFL_9))
(EFL_4 == 0)  ==>  (D_EFL_6 one of { 0, 1, 2 })
(EFL_4 == 0)  ==>  (D_EFL_9 one of { 1, 2 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_2 >= orig(EFL_9))
(EFL_4 == 0)  ==>  (EFL_4 <= D_EFL_6)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_2))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_4))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_6))
(EFL_4 == 0)  ==>  (EFL_4 <= orig(EFL_9))
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 <= D_EFL_6)
(EFL_4 == 0)  ==>  (ES >= GS)
(EFL_4 == 0)  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 0)  ==>  (GS <= orig(DS))
(EFL_4 == 0)  ==>  (orig(ECX) >= -1)
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_2)
(EFL_4 == 1)  ==>  (A20 <= D_EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_EFL_9)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 >= D_EFL_6)
(EFL_4 == 1)  ==>  (ADDR > EIP)
(EFL_4 == 1)  ==>  (ADDR > orig(EIP))
(EFL_4 == 1)  ==>  (CS == orig(CS))
(EFL_4 == 1)  ==>  (CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (DS == orig(DS))
(EFL_4 == 1)  ==>  (D_EFL_2 >= D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_2 >= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_2 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_2 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_4 > orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (D_EFL_4 >= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (D_EFL_4 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (D_EFL_4 one of { 1, 2 })
(EFL_4 == 1)  ==>  (D_EFL_6 != orig(EFL_2))
(EFL_4 == 1)  ==>  (D_EFL_6 != orig(EFL_6))
(EFL_4 == 1)  ==>  (D_EFL_6 <= D_EFL_9)
(EFL_4 == 1)  ==>  (D_EFL_6 one of { 0, 1 })
(EFL_4 == 1)  ==>  (D_EFL_9 == 1)
(EFL_4 == 1)  ==>  (EAX != ECX)
(EFL_4 == 1)  ==>  (EAX != EDX)
(EFL_4 == 1)  ==>  (EAX != orig(ECX))
(EFL_4 == 1)  ==>  (EAX <= EBX)
(EFL_4 == 1)  ==>  (EBX != ECX)
(EFL_4 == 1)  ==>  (EBX != orig(EAX))
(EFL_4 == 1)  ==>  (EBX != orig(ECX))
(EFL_4 == 1)  ==>  (ECX != EDX)
(EFL_4 == 1)  ==>  (ECX != orig(EAX))
(EFL_4 == 1)  ==>  (ECX != orig(EBX))
(EFL_4 == 1)  ==>  (ECX != orig(EDX))
(EFL_4 == 1)  ==>  (ECX >= 0)
(EFL_4 == 1)  ==>  (ECX >= orig(ECX))
(EFL_4 == 1)  ==>  (EDX != orig(EAX))
(EFL_4 == 1)  ==>  (EDX != orig(EBX))
(EFL_4 == 1)  ==>  (EDX >= orig(EDX))
(EFL_4 == 1)  ==>  (EFL >= orig(EFL))
(EFL_4 == 1)  ==>  (EFL_2 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_2 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_4 >= D_EFL_6)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_4 >= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_2)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_6 < D_EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_4))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_6))
(EFL_4 == 1)  ==>  (EFL_6 <= orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 <= D_EFL_4)
(EFL_4 == 1)  ==>  (EFL_9 == orig(EFL_9))
(EFL_4 == 1)  ==>  (EFL_9 >= orig(EFL_2))
(EFL_4 == 1)  ==>  (EFL_9 >= orig(EFL_6))
(EFL_4 == 1)  ==>  (EIP < orig(ADDR))
(EFL_4 == 1)  ==>  (EIP > orig(EIP))
(EFL_4 == 1)  ==>  (ES != SS)
(EFL_4 == 1)  ==>  (ES == orig(ES))
(EFL_4 == 1)  ==>  (ES > FS)
(EFL_4 == 1)  ==>  (FS < orig(ES))
(EFL_4 == 1)  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(EFL_4 == 1)  ==>  (GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(EFL_4 == 1)  ==>  (II < D_EFL_2)
(EFL_4 == 1)  ==>  (II < D_EFL_4)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS != orig(ES))
(EFL_4 == 1)  ==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" })
(EFL_4 == 1)  ==>  (orig(CS) one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(EFL_4 == 1)  ==>  (orig(EAX) != orig(ECX))
(EFL_4 == 1)  ==>  (orig(EBX) != orig(ECX))
(EFL_4 == 1)  ==>  (orig(EBX) != orig(EDX))
(EFL_4 == 1)  ==>  (orig(ECX) one of { 0, 14, 79 })
(EFL_4 == 1)  ==>  (orig(EFL_2) <= orig(EFL_9))
(EFL_4 == 1)  ==>  (orig(EFL_2) == orig(EFL_6))
(EFL_4 == 1)  ==>  (orig(EFL_6) <= orig(EFL_9))
EAX >= -1
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 0, 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP <= orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II <= D_EFL_4
II <= D_EFL_6
II < D_EFL_9
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 <= D_EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(ES)
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS < orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_9
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_6)
D_EFL_6 % D_EFL_9 == 0
D_EFL_6 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_9)
===========================================================================
..retw():::EXIT;condition="EFL_4==0"
II == EFL_4
D_EFL_4 one of { 0, 1 }
A20 >= D_EFL_4
ES >= GS
CS > GS
DS >= GS
GS <= orig(DS)
EFL_2 >= EFL_9
EFL_2 >= orig(EFL_4)
EFL_2 >= orig(EFL_9)
EFL_9 <= D_EFL_6
D_EFL_4 <= D_EFL_9
D_EFL_4 != orig(EFL_4)
D_EFL_6 >= orig(EFL_9)
===========================================================================
..retw():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_4
A20 == D_EFL_9
ES == orig(ES)
CS == orig(CS)
DS == orig(DS)
EFL_9 == orig(EFL_9)
ECX >= 0
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
D_EFL_2 one of { 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1 }
ADDR > EIP
ADDR > orig(EIP)
EAX <= EBX
EAX != ECX
EAX != EDX
EAX != orig(ECX)
EBX != ECX
EBX != orig(EAX)
EBX != orig(ECX)
ECX != EDX
ECX != orig(EAX)
ECX != orig(EBX)
ECX >= orig(ECX)
ECX != orig(EDX)
EDX != orig(EAX)
EDX != orig(EBX)
EDX >= orig(EDX)
EIP < orig(ADDR)
EIP > orig(EIP)
EFL >= orig(EFL)
II < D_EFL_2
II < D_EFL_4
A20 <= D_EFL_2
A20 <= D_EFL_4
A20 >= D_EFL_6
ES != SS
ES > FS
EFL_2 <= D_EFL_4
EFL_2 >= orig(EFL_2)
EFL_9 <= D_EFL_4
EFL_9 >= orig(EFL_2)
D_EFL_2 >= D_EFL_6
D_EFL_2 >= orig(EFL_2)
D_EFL_4 >= D_EFL_6
D_EFL_4 > orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_6 != orig(EFL_2)
===========================================================================
..retw():::EXIT;condition="D_EFL_4==0"
ECX == orig(ECX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == D_EFL_4
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_9 == orig(EFL_9)
ECX one of { 0, 1, 4352 }
EIP one of { 776, 1297, 14511 }
EFL one of { 6, 518, 582 }
CPL == 0
II == 0
A20 == 1
CS one of { "c000000c0000ffffffff008f9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4, 16 }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_6 one of { 1, 2 }
===========================================================================
..retw():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == orig(SS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EAX >= -1
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
D_EFL_6 one of { 0, 1, 2 }
D_EFL_9 one of { 1, 2 }
ADDR != EIP
ADDR != orig(ADDR)
ADDR != orig(EIP)
EIP <= orig(ADDR)
EIP != orig(EIP)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= D_EFL_2
II < D_EFL_4
II <= D_EFL_6
II < D_EFL_9
II <= orig(EFL_2)
II <= orig(EFL_4)
II <= orig(EFL_6)
II <= orig(EFL_9)
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 <= D_EFL_4
A20 <= D_EFL_9
A20 >= orig(EFL_2)
A20 >= orig(EFL_4)
A20 >= orig(EFL_6)
A20 >= orig(EFL_9)
ES != CS
ES >= FS
ES > LDT
ES > TR
ES >= orig(ES)
ES != orig(CS)
CS != SS
CS != DS
CS > FS
CS != GS
CS > LDT
CS > TR
CS != orig(ES)
CS >= orig(CS)
CS != orig(DS)
SS <= DS
SS >= FS
SS > LDT
SS > TR
SS != orig(CS)
SS <= orig(DS)
DS >= FS
DS > LDT
DS > TR
DS != orig(CS)
DS <= orig(DS)
FS <= GS
FS > LDT
FS > TR
FS <= orig(ES)
FS < orig(CS)
FS <= orig(DS)
GS > LDT
GS > TR
GS != orig(CS)
LDT < TR
LDT < orig(ES)
LDT < orig(CS)
LDT < orig(DS)
TR < orig(ES)
TR < orig(CS)
TR < orig(DS)
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= D_EFL_2
EFL_2 <= D_EFL_4
EFL_2 <= D_EFL_9
EFL_4 <= D_EFL_2
EFL_4 <= D_EFL_4
EFL_4 <= D_EFL_9
EFL_4 >= orig(EFL_4)
EFL_6 <= D_EFL_2
EFL_6 <= D_EFL_4
EFL_6 <= D_EFL_6
EFL_6 <= D_EFL_9
EFL_9 <= D_EFL_2
EFL_9 <= D_EFL_4
EFL_9 <= D_EFL_9
EFL_9 >= orig(EFL_9)
D_EFL_2 >= orig(EFL_4)
D_EFL_2 >= orig(EFL_9)
D_EFL_4 >= orig(EFL_2)
D_EFL_4 >= orig(EFL_4)
D_EFL_4 >= orig(EFL_6)
D_EFL_4 >= orig(EFL_9)
D_EFL_6 % D_EFL_9 == 0
D_EFL_6 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_2)
D_EFL_9 >= orig(EFL_4)
D_EFL_9 >= orig(EFL_6)
D_EFL_9 >= orig(EFL_9)
===========================================================================
..rorb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR one of { 826661, 826667 }
EAX one of { 24, 3641, 6192 }
EBX one of { 7, 65535 }
ECX == 0
EDX == 65535
EIP one of { 1274, 1337, 1339 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792, 801 }
CC0 == 0
EFER == 0
===========================================================================
..rorb():::ENTER;condition="not(EFL_4==0)"
===========================================================================
..rorb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR one of { 826661, 826667 }
EAX one of { 24, 3641, 6192 }
EBX one of { 7, 65535 }
ECX == 0
EDX == 65535
EIP one of { 1274, 1337, 1339 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792, 801 }
CC0 == 0
EFER == 0
===========================================================================
..rorb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 826664, 826670 }
EAX one of { 24, 3641, 6192 }
EBX one of { 7, 65535 }
ECX == 0
EDX == 65535
EIP one of { 1274, 1337, 1339 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792, 801 }
CC0 == 0
EFER == 0
===========================================================================
..rorb():::EXIT;condition="not(EFL_4==0)"
===========================================================================
..rorb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 826664, 826670 }
EAX one of { 24, 3641, 6192 }
EBX one of { 7, 65535 }
ECX == 0
EDX == 65535
EIP one of { 1274, 1337, 1339 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792, 801 }
CC0 == 0
EFER == 0
===========================================================================
..rorl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
(ADDR == 826643)  <==>  (A20 == EFL_2)
(ADDR == 826643)  <==>  (CCD == 820)
(ADDR == 826643)  <==>  (CCS == 4)
(ADDR == 826643)  <==>  (EBX == 414060544)
(ADDR == 826643)  <==>  (EFL == 518)
(ADDR == 826643)  <==>  (EFL_2 == 1)
(ADDR == 826643)  <==>  (EFL_4 == 0)
(ADDR == 826643)  <==>  (EIP == 766)
(ADDR == 826643)  <==>  (II == EFL_4)
(ADDR == 826650)  <==>  (A20 == EFL_4)
(ADDR == 826650)  <==>  (CCD == 824)
(ADDR == 826650)  <==>  (CCS == 16)
(ADDR == 826650)  <==>  (EBX == 414056455)
(ADDR == 826650)  <==>  (EFL == 530)
(ADDR == 826650)  <==>  (EFL_2 == 0)
(ADDR == 826650)  <==>  (EFL_4 == 1)
(ADDR == 826650)  <==>  (EIP == 1274)
(ADDR == 826650)  <==>  (II == EFL_2)
ADDR one of { 826643, 826650 }
EAX == -1
EBX one of { 414056455, 414060544 }
ECX == 4352
EDX == 2041
EIP one of { 766, 1274 }
EFL one of { 518, 530 }
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 820, 824 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..rorl():::ENTER;condition="EFL_4==0"
II == EFL_4
A20 == EFL_2
ADDR == 826643
EBX == 414060544
EIP == 766
EFL == 518
CCS == 4
CCD == 820
===========================================================================
..rorl():::ENTER;condition="not(EFL_4==0)"
II == EFL_2
A20 == EFL_4
ADDR == 826650
EBX == 414056455
EIP == 1274
EFL == 530
CCS == 16
CCD == 824
===========================================================================
..rorl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
ADDR one of { 826643, 826650 }
EAX == -1
EBX one of { 414056455, 414060544 }
ECX == 4352
EDX == 2041
EIP one of { 766, 1274 }
EFL one of { 518, 530 }
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 820, 824 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..rorl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
(ADDR == 826647)  <==>  (A20 == EFL_2)
(ADDR == 826647)  <==>  (CCD == 820)
(ADDR == 826647)  <==>  (CCS == 4)
(ADDR == 826647)  <==>  (EBX == 414060544)
(ADDR == 826647)  <==>  (EFL == 518)
(ADDR == 826647)  <==>  (EFL_2 == 1)
(ADDR == 826647)  <==>  (EFL_4 == 0)
(ADDR == 826647)  <==>  (EIP == 766)
(ADDR == 826647)  <==>  (II == EFL_4)
(ADDR == 826647)  <==>  (orig(ADDR) == 826643)
(ADDR == 826654)  <==>  (A20 == EFL_4)
(ADDR == 826654)  <==>  (CCD == 824)
(ADDR == 826654)  <==>  (CCS == 16)
(ADDR == 826654)  <==>  (EBX == 414056455)
(ADDR == 826654)  <==>  (EFL == 530)
(ADDR == 826654)  <==>  (EFL_2 == 0)
(ADDR == 826654)  <==>  (EFL_4 == 1)
(ADDR == 826654)  <==>  (EIP == 1274)
(ADDR == 826654)  <==>  (II == EFL_2)
(ADDR == 826654)  <==>  (orig(ADDR) == 826650)
ADDR one of { 826647, 826654 }
EAX == -1
EBX one of { 414056455, 414060544 }
ECX == 4352
EDX == 2041
EIP one of { 766, 1274 }
EFL one of { 518, 530 }
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 820, 824 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..rorl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == orig(EFL_2)
ADDR == 826647
EBX == 414060544
EIP == 766
EFL == 518
CCS == 4
CCD == 820
===========================================================================
..rorl():::EXIT;condition="not(EFL_4==0)"
II == EFL_2
II == orig(EFL_2)
A20 == EFL_4
A20 == orig(EFL_4)
ADDR == 826654
EBX == 414056455
EIP == 1274
EFL == 530
CCS == 16
CCD == 824
===========================================================================
..rorl():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
ADDR one of { 826647, 826654 }
EAX == -1
EBX one of { 414056455, 414060544 }
ECX == 4352
EDX == 2041
EIP one of { 766, 1274 }
EFL one of { 518, 530 }
CPL == 0
II == 0
A20 == 1
ES == "f5a3000f5a30ffffffff00809300"
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD one of { 820, 824 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..rsm():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == SMM
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 1036441
EAX == 261632
EBX == 655360
ECX == 0
EDX == 131172
EIP == 991198
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 131172
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..rsm():::ENTER;condition="EFL_4==0"
===========================================================================
..rsm():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == SMM
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 1036441
EAX == 261632
EBX == 655360
ECX == 0
EDX == 131172
EIP == 991198
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 131172
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..rsm():::EXIT
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(ADDR)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == SMM
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(SMM)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 968895
EAX == 261632
EBX == 11
ECX == 0
EDX == 131172
EIP == 1036441
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 131172
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..rsm():::EXIT;condition="EFL_4==0"
===========================================================================
..rsm():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(ADDR)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == SMM
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(SMM)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 968895
EAX == 261632
EBX == 11
ECX == 0
EDX == 131172
EIP == 1036441
EFL == 70
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 131172
CCD == 0
CC0 == 0
EFER == 0
===========================================================================
..sarl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..sarl():::ENTER;condition="EFL_4==0"
===========================================================================
..sarl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..sarl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..sarl():::EXIT;condition="EFL_4==0"
===========================================================================
..sarl():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_6 <= CR0_0
===========================================================================
..sbbb():::ENTER
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR == 826675
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..sbbb():::ENTER;condition="not(EFL_4==0)"
===========================================================================
..sbbb():::ENTER;condition="not(D_EFL_4==0)"
EBX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
ADDR == 826675
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..sbbb():::EXIT
EAX == orig(EAX)
EBX == EDX
EBX == orig(EBX)
EBX == orig(EDX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 826677
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..sbbb():::EXIT;condition="not(EFL_4==0)"
===========================================================================
..sbbb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == EDX
EBX == orig(EBX)
EBX == orig(EDX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_4
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_4)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 826677
EAX one of { 6144, 6192 }
EBX == 65535
ECX == 0
EIP one of { 1317, 1337 }
EFL == 530
CPL == 0
II == 0
A20 == 1
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 16
CCD one of { 791, 792 }
CC0 == 0
EFER == 0
===========================================================================
..sbbl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EFL one of { 2, 6, 70 })  <==>  (A20 > EFL_4)
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 <= EFL_6)
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 == 0)
(EFL one of { 2, 6, 70 })  <==>  (II == EFL_4)
(EFL one of { 2, 6, 70 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 6, 70 })  ==>  (CR0_0 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL one of { 2, 6, 70 })  ==>  (EAX <= EDX)
(EFL one of { 2, 6, 70 })  ==>  (ECX % EAX == 0)
(EFL one of { 2, 6, 70 })  ==>  (EDX >= -1)
(EFL one of { 2, 6, 70 })  ==>  (EFL_2 >= EFL_4)
(EFL one of { 2, 6, 70 })  ==>  (EFL_6 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "dc00000dc0000000ffff00009300" })
(EFL one of { 2, 6, 70 })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 6, 70 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL one of { 2, 6, 70 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL one of { 2, 6, 70 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL one of { 22, 147, 151 })  <==>  (A20 == EFL_4)
(EFL one of { 22, 147, 151 })  <==>  (EFL_4 == 1)
(EFL one of { 22, 147, 151 })  ==>  (A20 == CR0_0)
(EFL one of { 22, 147, 151 })  ==>  (ADDR one of { 133879160, 133923994, 133944636 })
(EFL one of { 22, 147, 151 })  ==>  (CCD one of { 28256, 4294967290L, 4294967291L })
(EFL one of { 22, 147, 151 })  ==>  (CCS one of { 6, 12 })
(EFL one of { 22, 147, 151 })  ==>  (CR0 == 17)
(EFL one of { 22, 147, 151 })  ==>  (CR0_0 == 1)
(EFL one of { 22, 147, 151 })  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL one of { 22, 147, 151 })  ==>  (EAX one of { -1, 1006172 })
(EFL one of { 22, 147, 151 })  ==>  (EBX one of { -1, 133867264 })
(EFL one of { 22, 147, 151 })  ==>  (ECX == -1)
(EFL one of { 22, 147, 151 })  ==>  (EDX one of { 0, 6, 3324 })
(EFL one of { 22, 147, 151 })  ==>  (EFL_6 == 0)
(EFL one of { 22, 147, 151 })  ==>  (EIP one of { 133879062, 133923975, 133944556 })
(EFL one of { 22, 147, 151 })  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL one of { 22, 147, 151 })  ==>  (ES == FS)
(EFL one of { 22, 147, 151 })  ==>  (ES == SS)
(EFL one of { 22, 147, 151 })  ==>  (FS == "001000000000ffffffff00cf9300")
(EFL one of { 22, 147, 151 })  ==>  (GDT == "000f5e8000000037")
(EFL one of { 22, 147, 151 })  ==>  (IDT == "000f5ebe00000000")
(EFL one of { 22, 147, 151 })  ==>  (II == EFL_6)
(EFL one of { 22, 147, 151 })  ==>  (SS == "001000000000ffffffff00cf9300")
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..sbbl():::ENTER;condition="EFL_4==0"
II == EFL_4
EFL one of { 2, 6, 70 }
ECX % EAX == 0
EAX <= EDX
===========================================================================
..sbbl():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_4
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 133879160, 133923994, 133944636 }
EAX one of { -1, 1006172 }
EBX one of { -1, 133867264 }
ECX == -1
EDX one of { 0, 6, 3324 }
EIP one of { 133879062, 133923975, 133944556 }
EFL one of { 22, 147, 151 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 6, 12 }
CCD one of { 28256, 4294967290L, 4294967291L }
===========================================================================
..sbbl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..sbbl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL one of { 2, 6, 70 })  <==>  (A20 > EFL_4)
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 <= EFL_6)
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 == 0)
(EFL one of { 2, 6, 70 })  <==>  (II == EFL_4)
(EFL one of { 2, 6, 70 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 6, 70 })  ==>  (CR0_0 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" })
(EFL one of { 2, 6, 70 })  ==>  (EAX <= EDX)
(EFL one of { 2, 6, 70 })  ==>  (ECX % EAX == 0)
(EFL one of { 2, 6, 70 })  ==>  (EDX >= -1)
(EFL one of { 2, 6, 70 })  ==>  (EFL_2 >= EFL_4)
(EFL one of { 2, 6, 70 })  ==>  (EFL_6 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "dc00000dc0000000ffff00009300" })
(EFL one of { 2, 6, 70 })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL one of { 2, 6, 70 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL one of { 2, 6, 70 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL one of { 2, 6, 70 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL one of { 22, 147, 151 })  <==>  (A20 == EFL_4)
(EFL one of { 22, 147, 151 })  <==>  (EFL_4 == 1)
(EFL one of { 22, 147, 151 })  ==>  (A20 == CR0_0)
(EFL one of { 22, 147, 151 })  ==>  (ADDR one of { 133879162, 133923996, 133944638 })
(EFL one of { 22, 147, 151 })  ==>  (CCD one of { 28256, 4294967290L, 4294967291L })
(EFL one of { 22, 147, 151 })  ==>  (CCS one of { 6, 12 })
(EFL one of { 22, 147, 151 })  ==>  (CR0 == 17)
(EFL one of { 22, 147, 151 })  ==>  (CR0_0 == 1)
(EFL one of { 22, 147, 151 })  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL one of { 22, 147, 151 })  ==>  (EAX one of { -1, 1006172 })
(EFL one of { 22, 147, 151 })  ==>  (EBX one of { -1, 133867264 })
(EFL one of { 22, 147, 151 })  ==>  (ECX == -1)
(EFL one of { 22, 147, 151 })  ==>  (EDX one of { 0, 6, 3324 })
(EFL one of { 22, 147, 151 })  ==>  (EFL_6 == 0)
(EFL one of { 22, 147, 151 })  ==>  (EIP one of { 133879062, 133923975, 133944556 })
(EFL one of { 22, 147, 151 })  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL one of { 22, 147, 151 })  ==>  (ES == FS)
(EFL one of { 22, 147, 151 })  ==>  (ES == SS)
(EFL one of { 22, 147, 151 })  ==>  (FS == "001000000000ffffffff00cf9300")
(EFL one of { 22, 147, 151 })  ==>  (GDT == "000f5e8000000037")
(EFL one of { 22, 147, 151 })  ==>  (IDT == "000f5ebe00000000")
(EFL one of { 22, 147, 151 })  ==>  (II == EFL_6)
(EFL one of { 22, 147, 151 })  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL one of { 22, 147, 151 })  ==>  (orig(ADDR) one of { 133879160, 133923994, 133944636 })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..sbbl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
EFL one of { 2, 6, 70 }
ECX % EAX == 0
EAX <= EDX
===========================================================================
..sbbl():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == CR0_0
A20 == orig(EFL_4)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR one of { 133879162, 133923996, 133944638 }
EAX one of { -1, 1006172 }
EBX one of { -1, 133867264 }
ECX == -1
EDX one of { 0, 6, 3324 }
EIP one of { 133879062, 133923975, 133944556 }
EFL one of { 22, 147, 151 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 6, 12 }
CCD one of { 28256, 4294967290L, 4294967291L }
===========================================================================
..sbbl():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00", "f000000f00000000ffff00009b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS > LDT
CS > TR
SS >= FS
SS > LDT
SS > TR
FS > LDT
FS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..seta():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
ADDR one of { 1009765, 133873334, 133877294 }
EAX == -1
EBX one of { -1, 56320, 4294967295L }
ECX one of { -1, 0 }
EDX one of { 0, 56320 }
EIP one of { 31819, 133873319, 133877276 }
EFL one of { 6, 70, 135 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 133866768, 2147483648L }
CCD one of { 0, 2097152000, 4294966976L }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..seta():::ENTER;condition="EFL_4==0"
===========================================================================
..seta():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
ADDR one of { 1009765, 133873334, 133877294 }
EAX == -1
EBX one of { -1, 56320, 4294967295L }
ECX one of { -1, 0 }
EDX one of { 0, 56320 }
EIP one of { 31819, 133873319, 133877276 }
EFL one of { 6, 70, 135 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 133866768, 2147483648L }
CCD one of { 0, 2097152000, 4294966976L }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..seta():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
ADDR one of { 1009768, 133873337, 133877297 }
EAX == -1
EBX one of { -1, 56320, 4294967295L }
ECX one of { -1, 0 }
EDX one of { 0, 56320 }
EIP one of { 31819, 133873319, 133877276 }
EFL one of { 6, 70, 135 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 133866768, 2147483648L }
CCD one of { 0, 2097152000, 4294966976L }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..seta():::EXIT;condition="EFL_4==0"
===========================================================================
..seta():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
ADDR one of { 1009768, 133873337, 133877297 }
EAX == -1
EBX one of { -1, 56320, 4294967295L }
ECX one of { -1, 0 }
EDX one of { 0, 56320 }
EIP one of { 31819, 133873319, 133877276 }
EFL one of { 6, 70, 135 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f0000ffffffff008f9b00" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 133866768, 2147483648L }
CCD one of { 0, 2097152000, 4294966976L }
CC0 == 0
EFER == 0
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..setb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 34409
EAX == 82624512
EBX == 1090688
ECX == 1121628
EDX == 32
EIP == 34089
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 65847296
CC0 == 0
EFER == 0
===========================================================================
..setb():::ENTER;condition="EFL_4==0"
===========================================================================
..setb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 34409
EAX == 82624512
EBX == 1090688
ECX == 1121628
EDX == 32
EIP == 34089
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 65847296
CC0 == 0
EFER == 0
===========================================================================
..setb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 34412
EAX == 82624512
EBX == 1090688
ECX == 1121628
EDX == -1
EIP == 34089
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 65847296
CC0 == 0
EFER == 0
===========================================================================
..setb():::EXIT;condition="EFL_4==0"
===========================================================================
..setb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 34412
EAX == 82624512
EBX == 1090688
ECX == 1121628
EDX == -1
EIP == 34089
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD == 65847296
CC0 == 0
EFER == 0
===========================================================================
..sete():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 == 0)
(EFL one of { 2, 6, 70 })  <==>  (II == EFL_4)
(EFL one of { 2, 6, 70 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 6, 70 })  ==>  (CR0_0 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL one of { 2, 6, 70 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (EFL_6 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(EFL one of { 2, 6, 70 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL one of { 2, 6, 70 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL one of { 2, 6, 70 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL one of { 23, 151 })  <==>  (A20 == EFL_4)
(EFL one of { 23, 151 })  <==>  (CCD one of { 133867188, 4294967290L, 4294967292L })
(EFL one of { 23, 151 })  <==>  (EFL_4 == 1)
(EFL one of { 23, 151 })  ==>  (A20 == CR0_0)
(EFL one of { 23, 151 })  ==>  (A20 == EFL_2)
(EFL one of { 23, 151 })  ==>  (ADDR one of { 133918239, 133923887, 133924013 })
(EFL one of { 23, 151 })  ==>  (CCS one of { 6, 1540, 4294967292L })
(EFL one of { 23, 151 })  ==>  (CR0 == 17)
(EFL one of { 23, 151 })  ==>  (CR0_0 == 1)
(EFL one of { 23, 151 })  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL one of { 23, 151 })  ==>  (EBX one of { -1, 133834088, 133867264 })
(EFL one of { 23, 151 })  ==>  (ECX one of { -1, 0 })
(EFL one of { 23, 151 })  ==>  (EDX == 3324)
(EFL one of { 23, 151 })  ==>  (EFL_2 == 1)
(EFL one of { 23, 151 })  ==>  (EFL_6 == 0)
(EFL one of { 23, 151 })  ==>  (EIP one of { 133918128, 133923861, 133923975 })
(EFL one of { 23, 151 })  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL one of { 23, 151 })  ==>  (ES == SS)
(EFL one of { 23, 151 })  ==>  (GDT == "000f5e8000000037")
(EFL one of { 23, 151 })  ==>  (IDT == "000f5ebe00000000")
(EFL one of { 23, 151 })  ==>  (II == EFL_6)
(EFL one of { 23, 151 })  ==>  (SS == "001000000000ffffffff00cf9300")
EAX == -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..sete():::ENTER;condition="EFL_4==0"
II == EFL_4
EFL one of { 2, 6, 70 }
===========================================================================
..sete():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_2
A20 == EFL_4
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 133918239, 133923887, 133924013 }
EBX one of { -1, 133834088, 133867264 }
ECX one of { -1, 0 }
EDX == 3324
EIP one of { 133918128, 133923861, 133923975 }
EFL one of { 23, 151 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 6, 1540, 4294967292L }
CCD one of { 133867188, 4294967290L, 4294967292L }
===========================================================================
..sete():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX == -1
EBX >= -1
ECX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX <= EBX
EAX <= ECX
EAX <= EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..sete():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL one of { 2, 6, 70 })  <==>  (EFL_4 == 0)
(EFL one of { 2, 6, 70 })  <==>  (II == EFL_4)
(EFL one of { 2, 6, 70 })  ==>  (ADDR - orig(ADDR) - 3 == 0)
(EFL one of { 2, 6, 70 })  ==>  (CR0 one of { 16, 17 })
(EFL one of { 2, 6, 70 })  ==>  (CR0_0 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EFL one of { 2, 6, 70 })  ==>  (EDX >= -1)
(EFL one of { 2, 6, 70 })  ==>  (EFL_2 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (EFL_6 one of { 0, 1 })
(EFL one of { 2, 6, 70 })  ==>  (ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" })
(EFL one of { 2, 6, 70 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL one of { 2, 6, 70 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL one of { 2, 6, 70 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EFL one of { 23, 151 })  <==>  (A20 == EFL_4)
(EFL one of { 23, 151 })  <==>  (CCD one of { 133867188, 4294967290L, 4294967292L })
(EFL one of { 23, 151 })  <==>  (EFL_4 == 1)
(EFL one of { 23, 151 })  ==>  (A20 == CR0_0)
(EFL one of { 23, 151 })  ==>  (A20 == EFL_2)
(EFL one of { 23, 151 })  ==>  (ADDR one of { 133918242, 133923890, 133924016 })
(EFL one of { 23, 151 })  ==>  (CCS one of { 6, 1540, 4294967292L })
(EFL one of { 23, 151 })  ==>  (CR0 == 17)
(EFL one of { 23, 151 })  ==>  (CR0_0 == 1)
(EFL one of { 23, 151 })  ==>  (CS == "000800000000ffffffff00cf9b00")
(EFL one of { 23, 151 })  ==>  (EBX one of { -1, 133834088, 133867264 })
(EFL one of { 23, 151 })  ==>  (ECX one of { -1, 0 })
(EFL one of { 23, 151 })  ==>  (EDX == 3324)
(EFL one of { 23, 151 })  ==>  (EDX == orig(EDX))
(EFL one of { 23, 151 })  ==>  (EFL_2 == 1)
(EFL one of { 23, 151 })  ==>  (EFL_6 == 0)
(EFL one of { 23, 151 })  ==>  (EIP one of { 133918128, 133923861, 133923975 })
(EFL one of { 23, 151 })  ==>  (ES == "001000000000ffffffff00cf9300")
(EFL one of { 23, 151 })  ==>  (ES == SS)
(EFL one of { 23, 151 })  ==>  (GDT == "000f5e8000000037")
(EFL one of { 23, 151 })  ==>  (IDT == "000f5ebe00000000")
(EFL one of { 23, 151 })  ==>  (II == EFL_6)
(EFL one of { 23, 151 })  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL one of { 23, 151 })  ==>  (orig(ADDR) one of { 133918239, 133923887, 133924013 })
(EFL one of { 23, 151 })  ==>  (orig(EDX) == 3324)
EAX == -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 3 == 0
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EDX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..sete():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
EFL one of { 2, 6, 70 }
===========================================================================
..sete():::EXIT;condition="not(EFL_4==0)"
EDX == orig(EDX)
II == EFL_6
II == orig(EFL_6)
A20 == EFL_2
A20 == EFL_4
A20 == CR0_0
A20 == orig(EFL_2)
A20 == orig(EFL_4)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR one of { 133918242, 133923890, 133924016 }
EBX one of { -1, 133834088, 133867264 }
ECX one of { -1, 0 }
EDX == 3324
EIP one of { 133918128, 133923861, 133923975 }
EFL one of { 23, 151 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 6, 1540, 4294967292L }
CCD one of { 133867188, 4294967290L, 4294967292L }
===========================================================================
..sete():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX == -1
EBX >= -1
ECX >= -1
EDX >= -1
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c000000c0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 3 == 0
EAX <= EBX
EAX <= ECX
EAX <= EDX
EAX <= orig(EDX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= SS
ES > LDT
ES > TR
CS != SS
CS > LDT
CS > TR
SS > LDT
SS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_4
EFL_2 >= EFL_6
EFL_4 <= CR0_0
===========================================================================
..setg():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
ADDR one of { 972670, 1012490, 133878753 }
EAX == -1
EBX one of { -1, 829440 }
ECX one of { 8, 764179, 1000000 }
EDX one of { 999, 431999, 133867311 }
EIP one of { 29136, 972453, 133878739 }
EFL one of { 6, 2179 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 16, 128 }
CCD one of { 829440, 7252408, 4294967168L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..setg():::ENTER;condition="EFL_4==0"
===========================================================================
..setg():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
ADDR one of { 972670, 1012490, 133878753 }
EAX == -1
EBX one of { -1, 829440 }
ECX one of { 8, 764179, 1000000 }
EDX one of { 999, 431999, 133867311 }
EIP one of { 29136, 972453, 133878739 }
EFL one of { 6, 2179 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 16, 128 }
CCD one of { 829440, 7252408, 4294967168L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..setg():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
ADDR one of { 972673, 1012493, 133878756 }
EAX == -1
EBX one of { -1, 829440 }
ECX one of { 8, 764179, 1000000 }
EDX one of { 999, 431999, 133867311 }
EIP one of { 29136, 972453, 133878739 }
EFL one of { 6, 2179 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 16, 128 }
CCD one of { 829440, 7252408, 4294967168L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..setg():::EXIT;condition="EFL_4==0"
===========================================================================
..setg():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
ADDR one of { 972673, 1012493, 133878756 }
EAX == -1
EBX one of { -1, 829440 }
ECX one of { 8, 764179, 1000000 }
EDX one of { 999, 431999, 133867311 }
EIP one of { 29136, 972453, 133878739 }
EFL one of { 6, 2179 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 2, 16, 128 }
CCD one of { 829440, 7252408, 4294967168L }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..setge():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 966508
EAX one of { 28591, 28655 }
EBX one of { 1073741824, 2147516550L }
ECX == 1129596739
EDX one of { 1002014, 1002237 }
EIP == 966497
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..setge():::ENTER;condition="EFL_4==0"
===========================================================================
..setge():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 966508
EAX one of { 28591, 28655 }
EBX one of { 1073741824, 2147516550L }
ECX == 1129596739
EDX one of { 1002014, 1002237 }
EIP == 966497
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..setge():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 966511
EAX == -1
EBX one of { 1073741824, 2147516550L }
ECX == 1129596739
EDX one of { 1002014, 1002237 }
EIP == 966497
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..setge():::EXIT;condition="EFL_4==0"
===========================================================================
..setge():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 966511
EAX == -1
EBX one of { 1073741824, 2147516550L }
ECX == 1129596739
EDX one of { 1002014, 1002237 }
EIP == 966497
EFL == 6
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 4, 16 }
CCD == 2097152
CC0 == 0
EFER == 0
===========================================================================
..setne():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
(EBX == 255)  <==>  (A20 == EFL_4)
(EBX == 255)  <==>  (CCD == 133861300)
(EBX == 255)  <==>  (ECX == 29)
(EBX == 255)  <==>  (EFL == 22)
(EBX == 255)  <==>  (EFL_4 == 1)
(EBX == 255)  <==>  (EFL_6 == 0)
(EBX == 255)  <==>  (EIP == 133892257)
(EBX == 255)  <==>  (II == EFL_6)
(EBX == 255)  ==>  (A20 == CR0_0)
(EBX == 255)  ==>  (ADDR == 133892266)
(EBX == 255)  ==>  (CCS == 12)
(EBX == 255)  ==>  (CR0 == 17)
(EBX == 255)  ==>  (CR0_0 == 1)
(EBX == 255)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EBX == 255)  ==>  (EAX == -1)
(EBX == 255)  ==>  (EDX == 0)
(EBX == 255)  ==>  (ES == "001000000000ffffffff00cf9300")
(EBX == 255)  ==>  (ES == FS)
(EBX == 255)  ==>  (ES == SS)
(EBX == 255)  ==>  (FS == "001000000000ffffffff00cf9300")
(EBX == 255)  ==>  (GDT == "000f5e8000000037")
(EBX == 255)  ==>  (IDT == "000f5ebe00000000")
(EBX == 255)  ==>  (II == SMM)
(EBX == 255)  ==>  (SMM == 0)
(EBX == 255)  ==>  (SS == "001000000000ffffffff00cf9300")
(EBX one of { -1, 49216, 133834044 })  <==>  (A20 == EFL_6)
(EBX one of { -1, 49216, 133834044 })  <==>  (CCD == 0)
(EBX one of { -1, 49216, 133834044 })  <==>  (ECX one of { -1, 0, 33537 })
(EBX one of { -1, 49216, 133834044 })  <==>  (EFL == 70)
(EBX one of { -1, 49216, 133834044 })  <==>  (EFL_4 == 0)
(EBX one of { -1, 49216, 133834044 })  <==>  (EFL_6 == 1)
(EBX one of { -1, 49216, 133834044 })  <==>  (II == EFL_4)
(EBX one of { -1, 49216, 133834044 })  ==>  (CR0 one of { 16, 17 })
(EBX one of { -1, 49216, 133834044 })  ==>  (CR0_0 one of { 0, 1 })
(EBX one of { -1, 49216, 133834044 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" })
(EBX one of { -1, 49216, 133834044 })  ==>  (EAX one of { -1, 80 })
(EBX one of { -1, 49216, 133834044 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff008f9300" })
(EBX one of { -1, 49216, 133834044 })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EBX one of { -1, 49216, 133834044 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EBX one of { -1, 49216, 133834044 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EBX one of { -1, 49216, 133834044 })  ==>  (SMM one of { 0, 1 })
(EBX one of { -1, 49216, 133834044 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX one of { -1, 80 }
EBX >= -1
EFL one of { 22, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 133861300 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..setne():::ENTER;condition="EFL_4==0"
II == EFL_4
A20 == EFL_6
EBX one of { -1, 49216, 133834044 }
ECX one of { -1, 0, 33537 }
EFL == 70
CCD == 0
===========================================================================
..setne():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
A20 == EFL_4
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133892266
EAX == -1
EBX == 255
ECX == 29
EDX == 0
EIP == 133892257
EFL == 22
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 12
CCD == 133861300
===========================================================================
..setne():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
FS == GS
EAX one of { -1, 80 }
EBX >= -1
EFL one of { 22, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 133861300 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..setne():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EBX == 255)  <==>  (A20 == EFL_4)
(EBX == 255)  <==>  (CCD == 133861300)
(EBX == 255)  <==>  (ECX == 29)
(EBX == 255)  <==>  (EFL == 22)
(EBX == 255)  <==>  (EFL_4 == 1)
(EBX == 255)  <==>  (EFL_6 == 0)
(EBX == 255)  <==>  (EIP == 133892257)
(EBX == 255)  <==>  (II == EFL_6)
(EBX == 255)  ==>  (A20 == CR0_0)
(EBX == 255)  ==>  (ADDR == 133892269)
(EBX == 255)  ==>  (CCS == 12)
(EBX == 255)  ==>  (CR0 == 17)
(EBX == 255)  ==>  (CR0_0 == 1)
(EBX == 255)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EBX == 255)  ==>  (EAX == -1)
(EBX == 255)  ==>  (EDX == 0)
(EBX == 255)  ==>  (ES == "001000000000ffffffff00cf9300")
(EBX == 255)  ==>  (ES == FS)
(EBX == 255)  ==>  (ES == SS)
(EBX == 255)  ==>  (FS == "001000000000ffffffff00cf9300")
(EBX == 255)  ==>  (GDT == "000f5e8000000037")
(EBX == 255)  ==>  (IDT == "000f5ebe00000000")
(EBX == 255)  ==>  (II == SMM)
(EBX == 255)  ==>  (SMM == 0)
(EBX == 255)  ==>  (SS == "001000000000ffffffff00cf9300")
(EBX == 255)  ==>  (orig(ADDR) == 133892266)
(EBX one of { -1, 49216, 133834044 })  <==>  (A20 == EFL_6)
(EBX one of { -1, 49216, 133834044 })  <==>  (CCD == 0)
(EBX one of { -1, 49216, 133834044 })  <==>  (ECX one of { -1, 0, 33537 })
(EBX one of { -1, 49216, 133834044 })  <==>  (EFL == 70)
(EBX one of { -1, 49216, 133834044 })  <==>  (EFL_4 == 0)
(EBX one of { -1, 49216, 133834044 })  <==>  (EFL_6 == 1)
(EBX one of { -1, 49216, 133834044 })  <==>  (II == EFL_4)
(EBX one of { -1, 49216, 133834044 })  ==>  (ADDR - orig(ADDR) - 3 == 0)
(EBX one of { -1, 49216, 133834044 })  ==>  (CR0 one of { 16, 17 })
(EBX one of { -1, 49216, 133834044 })  ==>  (CR0_0 one of { 0, 1 })
(EBX one of { -1, 49216, 133834044 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" })
(EBX one of { -1, 49216, 133834044 })  ==>  (EAX one of { -1, 80 })
(EBX one of { -1, 49216, 133834044 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff008f9300" })
(EBX one of { -1, 49216, 133834044 })  ==>  (FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EBX one of { -1, 49216, 133834044 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EBX one of { -1, 49216, 133834044 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EBX one of { -1, 49216, 133834044 })  ==>  (SMM one of { 0, 1 })
(EBX one of { -1, 49216, 133834044 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX one of { -1, 80 }
EBX >= -1
EFL one of { 22, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 133861300 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR - orig(ADDR) - 3 == 0
===========================================================================
..setne():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_6
A20 == orig(EFL_6)
EBX one of { -1, 49216, 133834044 }
ECX one of { -1, 0, 33537 }
EFL == 70
CCD == 0
===========================================================================
..setne():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
II == orig(SMM)
II == orig(EFL_6)
A20 == EFL_4
A20 == CR0_0
A20 == orig(EFL_4)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR == 133892269
EAX == -1
EBX == 255
ECX == 29
EDX == 0
EIP == 133892257
EFL == 22
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 12
CCD == 133861300
===========================================================================
..setne():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX one of { -1, 80 }
EBX >= -1
EFL one of { 22, 70 }
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
FS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD one of { 0, 133861300 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR - orig(ADDR) - 3 == 0
===========================================================================
..sgdtl():::ENTER
EAX == EBX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 1009626
EAX == -1
ECX == 33537
EDX == 0
EIP == 26539
EFL == 151
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 2
CCD == 4294967295L
CC0 == 0
EFER == 0
===========================================================================
..sgdtl():::ENTER;condition="not(EFL_4==0)"
===========================================================================
..sgdtl():::ENTER;condition="not(D_EFL_4==0)"
EAX == EBX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
ADDR == 1009626
EAX == -1
ECX == 33537
EDX == 0
EIP == 26539
EFL == 151
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 2
CCD == 4294967295L
CC0 == 0
EFER == 0
===========================================================================
..sgdtl():::EXIT
EAX == EBX
EAX == orig(EAX)
EAX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 1009633
EAX == -1
ECX == 33537
EDX == 0
EIP == 26539
EFL == 151
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 2
CCD == 4294967295L
CC0 == 0
EFER == 0
===========================================================================
..sgdtl():::EXIT;condition="not(EFL_4==0)"
===========================================================================
..sgdtl():::EXIT;condition="not(D_EFL_4==0)"
EAX == EBX
EAX == orig(EAX)
EAX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_4
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_4)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 1009633
EAX == -1
ECX == 33537
EDX == 0
EIP == 26539
EFL == 151
CPL == 0
II == 0
A20 == 1
ES == "dc00000dc000ffffffff008f9300"
CS == "f000000f0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 2
CCD == 4294967295L
CC0 == 0
EFER == 0
===========================================================================
..shlb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 34383
EAX == -1
EBX == 1090688
ECX == 1091208
EDX == 1
EIP == 34373
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 7
CCD == 1
CC0 == 0
EFER == 0
===========================================================================
..shlb():::ENTER;condition="EFL_4==0"
===========================================================================
..shlb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 34383
EAX == -1
EBX == 1090688
ECX == 1091208
EDX == 1
EIP == 34373
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 7
CCD == 1
CC0 == 0
EFER == 0
===========================================================================
..shlb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 34386
EAX == -1
EBX == 1090688
ECX == 1091208
EDX == 1
EIP == 34373
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 7
CCD == 1
CC0 == 0
EFER == 0
===========================================================================
..shlb():::EXIT;condition="EFL_4==0"
===========================================================================
..shlb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 34386
EAX == -1
EBX == 1090688
ECX == 1091208
EDX == 1
EIP == 34373
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 7
CCD == 1
CC0 == 0
EFER == 0
===========================================================================
..shldl():::ENTER
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
ADDR one of { 968855, 968949 }
EAX == -1
EBX == 11
ECX == 126
EIP one of { 968826, 968920 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 28947 }
CCD one of { 0, 2 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..shldl():::ENTER;condition="EFL_4==0"
===========================================================================
..shldl():::ENTER;condition="not(D_EFL_4==0)"
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
ADDR one of { 968855, 968949 }
EAX == -1
EBX == 11
ECX == 126
EIP one of { 968826, 968920 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 28947 }
CCD one of { 0, 2 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..shldl():::EXIT
EAX == EDX
EAX == orig(EAX)
EAX == orig(EDX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR one of { 968859, 968953 }
EAX == -1
EBX == 11
ECX == 126
EIP one of { 968826, 968920 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 28947 }
CCD one of { 0, 2 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..shldl():::EXIT;condition="EFL_4==0"
===========================================================================
..shldl():::EXIT;condition="not(D_EFL_4==0)"
EAX == EDX
EAX == orig(EAX)
EAX == orig(EDX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR one of { 968859, 968953 }
EAX == -1
EBX == 11
ECX == 126
EIP one of { 968826, 968920 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 28947 }
CCD one of { 0, 2 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..shll():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS == DS)
(EFL_4 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shll():::ENTER;condition="EFL_4==0"
HLT == EFL_4
===========================================================================
..shll():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_4
SS == DS
FS == GS
II == 0
II <= CR0_0
===========================================================================
..shll():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shll():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (EAX one of { -1, 0, 13016266 })
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (EDX one of { -1, 0, 1 })
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS == DS)
(EFL_4 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shll():::EXIT;condition="EFL_4==0"
HLT == EFL_4
HLT == orig(EFL_4)
===========================================================================
..shll():::EXIT;condition="not(EFL_4==0)"
EBX == orig(EBX)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == orig(EFL_4)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
EAX one of { -1, 0, 13016266 }
EDX one of { -1, 0, 1 }
II == 0
II <= CR0_0
===========================================================================
..shll():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_11
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_11)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shlw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
(ADDR one of { 32973, 32981 })  <==>  (A20 == EFL_2)
(ADDR one of { 32973, 32981 })  <==>  (CCD == 64944)
(ADDR one of { 32973, 32981 })  <==>  (CCS == 68)
(ADDR one of { 32973, 32981 })  <==>  (CS == "0000000000000000ffff00009b00")
(ADDR one of { 32973, 32981 })  <==>  (DS == "0000000000000000ffff00009300")
(ADDR one of { 32973, 32981 })  <==>  (EAX == 46)
(ADDR one of { 32973, 32981 })  <==>  (EBX == 2)
(ADDR one of { 32973, 32981 })  <==>  (ECX == 0)
(ADDR one of { 32973, 32981 })  <==>  (EDX == 128)
(ADDR one of { 32973, 32981 })  <==>  (EFL == 582)
(ADDR one of { 32973, 32981 })  <==>  (EFL_2 == 1)
(ADDR one of { 32973, 32981 })  <==>  (EFL_4 == 0)
(ADDR one of { 32973, 32981 })  <==>  (EIP == 32862)
(ADDR one of { 32973, 32981 })  <==>  (ES == "0000000000000000ffff00009300")
(ADDR one of { 32973, 32981 })  <==>  (ES == SS)
(ADDR one of { 32973, 32981 })  <==>  (II == EFL_4)
(ADDR one of { 32973, 32981 })  <==>  (SS == "0000000000000000ffff00009300")
(ADDR one of { 32973, 32981 })  ==>  (ES == DS)
(ADDR one of { 825911, 825959 })  <==>  (A20 == EFL_4)
(ADDR one of { 825911, 825959 })  <==>  (CCD one of { 837, 842 })
(ADDR one of { 825911, 825959 })  <==>  (CCS == 16)
(ADDR one of { 825911, 825959 })  <==>  (CS == "c980000c9800ffffffff00809b00")
(ADDR one of { 825911, 825959 })  <==>  (DS == "c980000c9800ffffffff00809300")
(ADDR one of { 825911, 825959 })  <==>  (EAX one of { 51584, 133107248 })
(ADDR one of { 825911, 825959 })  <==>  (EBX one of { 1, 414056455 })
(ADDR one of { 825911, 825959 })  <==>  (ECX one of { 7, 40960 })
(ADDR one of { 825911, 825959 })  <==>  (EDX one of { 0, 2031 })
(ADDR one of { 825911, 825959 })  <==>  (EFL == 530)
(ADDR one of { 825911, 825959 })  <==>  (EFL_2 == 0)
(ADDR one of { 825911, 825959 })  <==>  (EFL_4 == 1)
(ADDR one of { 825911, 825959 })  <==>  (EIP one of { 596, 1274 })
(ADDR one of { 825911, 825959 })  <==>  (ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" })
(ADDR one of { 825911, 825959 })  <==>  (II == EFL_2)
(ADDR one of { 825911, 825959 })  <==>  (SS == "000000000000ffffffff00809300")
EAX one of { 46, 51584, 133107248 }
EBX one of { 1, 2, 414056455 }
ECX one of { 0, 7, 40960 }
EDX one of { 0, 128, 2031 }
EIP one of { 596, 1274, 32862 }
EFL one of { 530, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 837, 842, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..shlw():::ENTER;condition="EFL_4==0"
II == EFL_4
A20 == EFL_2
A20 == EFL_6
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 32973, 32981 }
EAX == 46
EBX == 2
ECX == 0
EDX == 128
EIP == 32862
EFL == 582
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
CCS == 68
CCD == 64944
===========================================================================
..shlw():::ENTER;condition="not(EFL_4==0)"
II == EFL_2
II == EFL_6
A20 == EFL_4
ADDR one of { 825911, 825959 }
EAX one of { 51584, 133107248 }
EBX one of { 1, 414056455 }
ECX one of { 7, 40960 }
EDX one of { 0, 2031 }
EIP one of { 596, 1274 }
EFL == 530
ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
CCS == 16
CCD one of { 837, 842 }
===========================================================================
..shlw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_2 == EFL_6
EAX one of { 46, 51584, 133107248 }
EBX one of { 1, 2, 414056455 }
ECX one of { 0, 7, 40960 }
EDX one of { 0, 128, 2031 }
EIP one of { 596, 1274, 32862 }
EFL one of { 530, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 837, 842, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
===========================================================================
..shlw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
(ADDR one of { 32976, 32984 })  <==>  (A20 == EFL_2)
(ADDR one of { 32976, 32984 })  <==>  (CCD == 64944)
(ADDR one of { 32976, 32984 })  <==>  (CCS == 68)
(ADDR one of { 32976, 32984 })  <==>  (CS == "0000000000000000ffff00009b00")
(ADDR one of { 32976, 32984 })  <==>  (DS == "0000000000000000ffff00009300")
(ADDR one of { 32976, 32984 })  <==>  (EAX == 46)
(ADDR one of { 32976, 32984 })  <==>  (EBX == 2)
(ADDR one of { 32976, 32984 })  <==>  (ECX == 0)
(ADDR one of { 32976, 32984 })  <==>  (EDX == 128)
(ADDR one of { 32976, 32984 })  <==>  (EFL == 582)
(ADDR one of { 32976, 32984 })  <==>  (EFL_2 == 1)
(ADDR one of { 32976, 32984 })  <==>  (EFL_4 == 0)
(ADDR one of { 32976, 32984 })  <==>  (EIP == 32862)
(ADDR one of { 32976, 32984 })  <==>  (ES == "0000000000000000ffff00009300")
(ADDR one of { 32976, 32984 })  <==>  (ES == SS)
(ADDR one of { 32976, 32984 })  <==>  (II == EFL_4)
(ADDR one of { 32976, 32984 })  <==>  (SS == "0000000000000000ffff00009300")
(ADDR one of { 32976, 32984 })  <==>  (orig(ADDR) one of { 32973, 32981 })
(ADDR one of { 32976, 32984 })  ==>  (ES == DS)
(ADDR one of { 825914, 825962 })  <==>  (A20 == EFL_4)
(ADDR one of { 825914, 825962 })  <==>  (CCD one of { 837, 842 })
(ADDR one of { 825914, 825962 })  <==>  (CCS == 16)
(ADDR one of { 825914, 825962 })  <==>  (CS == "c980000c9800ffffffff00809b00")
(ADDR one of { 825914, 825962 })  <==>  (DS == "c980000c9800ffffffff00809300")
(ADDR one of { 825914, 825962 })  <==>  (EAX one of { 51584, 133107248 })
(ADDR one of { 825914, 825962 })  <==>  (EBX one of { 1, 414056455 })
(ADDR one of { 825914, 825962 })  <==>  (ECX one of { 7, 40960 })
(ADDR one of { 825914, 825962 })  <==>  (EDX one of { 0, 2031 })
(ADDR one of { 825914, 825962 })  <==>  (EFL == 530)
(ADDR one of { 825914, 825962 })  <==>  (EFL_2 == 0)
(ADDR one of { 825914, 825962 })  <==>  (EFL_4 == 1)
(ADDR one of { 825914, 825962 })  <==>  (EIP one of { 596, 1274 })
(ADDR one of { 825914, 825962 })  <==>  (ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" })
(ADDR one of { 825914, 825962 })  <==>  (II == EFL_2)
(ADDR one of { 825914, 825962 })  <==>  (SS == "000000000000ffffffff00809300")
(ADDR one of { 825914, 825962 })  <==>  (orig(ADDR) one of { 825911, 825959 })
EAX one of { 46, 51584, 133107248 }
EBX one of { 1, 2, 414056455 }
ECX one of { 0, 7, 40960 }
EDX one of { 0, 128, 2031 }
EIP one of { 596, 1274, 32862 }
EFL one of { 530, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 837, 842, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
ADDR - orig(ADDR) - 3 == 0
===========================================================================
..shlw():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
A20 == EFL_2
A20 == EFL_6
A20 == orig(EFL_2)
A20 == orig(EFL_6)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR one of { 32976, 32984 }
EAX == 46
EBX == 2
ECX == 0
EDX == 128
EIP == 32862
EFL == 582
ES == "0000000000000000ffff00009300"
CS == "0000000000000000ffff00009b00"
CCS == 68
CCD == 64944
===========================================================================
..shlw():::EXIT;condition="not(EFL_4==0)"
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
ADDR one of { 825914, 825962 }
EAX one of { 51584, 133107248 }
EBX one of { 1, 414056455 }
ECX one of { 7, 40960 }
EDX one of { 0, 2031 }
EIP one of { 596, 1274 }
EFL == 530
ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
CCS == 16
CCD one of { 837, 842 }
===========================================================================
..shlw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
EFL_4 == orig(EFL_4)
EAX one of { 46, 51584, 133107248 }
EBX one of { 1, 2, 414056455 }
ECX one of { 0, 7, 40960 }
EDX one of { 0, 128, 2031 }
EIP one of { 596, 1274, 32862 }
EFL one of { 530, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS one of { "0000000000000000ffff00009b00", "c980000c9800ffffffff00809b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff00809300" }
DS one of { "0000000000000000ffff00009300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 16, 68 }
CCD one of { 837, 842, 64944 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
ADDR - orig(ADDR) - 3 == 0
===========================================================================
..shrb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
(EAX == 1006884)  <==>  (A20 == EFL_4)
(EAX == 1006884)  <==>  (CCD == 132850072)
(EAX == 1006884)  <==>  (CCS == 1007208)
(EAX == 1006884)  <==>  (EBX == 4294967292L)
(EAX == 1006884)  <==>  (EDX == 1044423)
(EAX == 1006884)  <==>  (EFL == 18)
(EAX == 1006884)  <==>  (EFL_4 == 1)
(EAX == 1006884)  ==>  (A20 == CR0_0)
(EAX == 1006884)  ==>  (ADDR == 133902238)
(EAX == 1006884)  ==>  (CR0 == 17)
(EAX == 1006884)  ==>  (CR0_0 == 1)
(EAX == 1006884)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EAX == 1006884)  ==>  (DS == "001000000000ffffffff00cf9300")
(EAX == 1006884)  ==>  (ECX == 0)
(EAX == 1006884)  ==>  (EFL_2 == 0)
(EAX == 1006884)  ==>  (EFL_6 == 0)
(EAX == 1006884)  ==>  (EFL_9 == 0)
(EAX == 1006884)  ==>  (EIP == 133902207)
(EAX == 1006884)  ==>  (ES == "001000000000ffffffff00cf9300")
(EAX == 1006884)  ==>  (ES == DS)
(EAX == 1006884)  ==>  (ES == GS)
(EAX == 1006884)  ==>  (ES == SS)
(EAX == 1006884)  ==>  (GDT == "000f5e8000000037")
(EAX == 1006884)  ==>  (GS == "001000000000ffffffff00cf9300")
(EAX == 1006884)  ==>  (IDT == "000f5ebe00000000")
(EAX == 1006884)  ==>  (II == EFL_2)
(EAX == 1006884)  ==>  (II == EFL_6)
(EAX == 1006884)  ==>  (II == EFL_9)
(EAX == 1006884)  ==>  (II == SMM)
(EAX == 1006884)  ==>  (SMM == 0)
(EAX == 1006884)  ==>  (SS == "001000000000ffffffff00cf9300")
(EAX one of { -1, 3642, 133834044 })  <==>  (A20 > EFL_4)
(EAX one of { -1, 3642, 133834044 })  <==>  (CCD one of { 0, 794, 1480 })
(EAX one of { -1, 3642, 133834044 })  <==>  (EFL one of { 2, 70, 518 })
(EAX one of { -1, 3642, 133834044 })  <==>  (EFL_2 >= EFL_4)
(EAX one of { -1, 3642, 133834044 })  <==>  (EFL_4 <= EFL_6)
(EAX one of { -1, 3642, 133834044 })  <==>  (EFL_4 <= EFL_9)
(EAX one of { -1, 3642, 133834044 })  <==>  (EFL_4 == 0)
(EAX one of { -1, 3642, 133834044 })  <==>  (II == EFL_4)
(EAX one of { -1, 3642, 133834044 })  <==>  (SMM >= EFL_4)
(EAX one of { -1, 3642, 133834044 })  ==>  (CR0 one of { 16, 17 })
(EAX one of { -1, 3642, 133834044 })  ==>  (CR0_0 one of { 0, 1 })
(EAX one of { -1, 3642, 133834044 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff008f9b00" })
(EAX one of { -1, 3642, 133834044 })  ==>  (DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" })
(EAX one of { -1, 3642, 133834044 })  ==>  (EBX >= -1)
(EAX one of { -1, 3642, 133834044 })  ==>  (EFL_2 one of { 0, 1 })
(EAX one of { -1, 3642, 133834044 })  ==>  (EFL_6 one of { 0, 1 })
(EAX one of { -1, 3642, 133834044 })  ==>  (EFL_9 one of { 0, 1 })
(EAX one of { -1, 3642, 133834044 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300", "f000000f0000ffffffff008f9300" })
(EAX one of { -1, 3642, 133834044 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EAX one of { -1, 3642, 133834044 })  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" })
(EAX one of { -1, 3642, 133834044 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EAX one of { -1, 3642, 133834044 })  ==>  (SMM one of { 0, 1 })
(EAX one of { -1, 3642, 133834044 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX >= -1
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ECX % EAX == 0
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
===========================================================================
..shrb():::ENTER;condition="EFL_4==0"
II == EFL_4
EAX one of { -1, 3642, 133834044 }
EFL one of { 2, 70, 518 }
CCD one of { 0, 794, 1480 }
===========================================================================
..shrb():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == EFL_2
II == EFL_6
II == EFL_9
A20 == EFL_4
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133902238
EAX == 1006884
EBX == 4294967292L
ECX == 0
EDX == 1044423
EIP == 133902207
EFL == 18
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 1007208
CCD == 132850072
===========================================================================
..shrb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EAX >= -1
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ECX % EAX == 0
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
===========================================================================
..shrb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EAX == 1006884)  <==>  (A20 == EFL_4)
(EAX == 1006884)  <==>  (CCD == 132850072)
(EAX == 1006884)  <==>  (CCS == 1007208)
(EAX == 1006884)  <==>  (EBX == 4294967292L)
(EAX == 1006884)  <==>  (EFL == 18)
(EAX == 1006884)  <==>  (EFL_4 == 1)
(EAX == 1006884)  <==>  (orig(EDX) == 1044423)
(EAX == 1006884)  ==>  (A20 == CR0_0)
(EAX == 1006884)  ==>  (ADDR == 133902241)
(EAX == 1006884)  ==>  (CR0 == 17)
(EAX == 1006884)  ==>  (CR0_0 == 1)
(EAX == 1006884)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EAX == 1006884)  ==>  (DS == "001000000000ffffffff00cf9300")
(EAX == 1006884)  ==>  (ECX == 0)
(EAX == 1006884)  ==>  (ECX == orig(ECX))
(EAX == 1006884)  ==>  (EDX == -1)
(EAX == 1006884)  ==>  (EFL_2 == 0)
(EAX == 1006884)  ==>  (EFL_6 == 0)
(EAX == 1006884)  ==>  (EFL_9 == 0)
(EAX == 1006884)  ==>  (EIP == 133902207)
(EAX == 1006884)  ==>  (ES == "001000000000ffffffff00cf9300")
(EAX == 1006884)  ==>  (ES == DS)
(EAX == 1006884)  ==>  (ES == GS)
(EAX == 1006884)  ==>  (ES == SS)
(EAX == 1006884)  ==>  (GDT == "000f5e8000000037")
(EAX == 1006884)  ==>  (GS == "001000000000ffffffff00cf9300")
(EAX == 1006884)  ==>  (IDT == "000f5ebe00000000")
(EAX == 1006884)  ==>  (II == EFL_2)
(EAX == 1006884)  ==>  (II == EFL_6)
(EAX == 1006884)  ==>  (II == EFL_9)
(EAX == 1006884)  ==>  (II == SMM)
(EAX == 1006884)  ==>  (SMM == 0)
(EAX == 1006884)  ==>  (SS == "001000000000ffffffff00cf9300")
(EAX == 1006884)  ==>  (orig(ADDR) == 133902238)
(EAX == 1006884)  ==>  (orig(ECX) == 0)
(EAX one of { -1, 3642, 133834044 })  <==>  (A20 > EFL_4)
(EAX one of { -1, 3642, 133834044 })  <==>  (CCD one of { 0, 794, 1480 })
(EAX one of { -1, 3642, 133834044 })  <==>  (EFL one of { 2, 70, 518 })
(EAX one of { -1, 3642, 133834044 })  <==>  (EFL_2 >= EFL_4)
(EAX one of { -1, 3642, 133834044 })  <==>  (EFL_4 <= EFL_6)
(EAX one of { -1, 3642, 133834044 })  <==>  (EFL_4 <= EFL_9)
(EAX one of { -1, 3642, 133834044 })  <==>  (EFL_4 == 0)
(EAX one of { -1, 3642, 133834044 })  <==>  (II == EFL_4)
(EAX one of { -1, 3642, 133834044 })  <==>  (SMM >= EFL_4)
(EAX one of { -1, 3642, 133834044 })  ==>  (CR0 one of { 16, 17 })
(EAX one of { -1, 3642, 133834044 })  ==>  (CR0_0 one of { 0, 1 })
(EAX one of { -1, 3642, 133834044 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff008f9b00" })
(EAX one of { -1, 3642, 133834044 })  ==>  (DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" })
(EAX one of { -1, 3642, 133834044 })  ==>  (EBX >= -1)
(EAX one of { -1, 3642, 133834044 })  ==>  (ECX one of { -1, 0, 33537 })
(EAX one of { -1, 3642, 133834044 })  ==>  (EDX one of { -1, 20, 65535 })
(EAX one of { -1, 3642, 133834044 })  ==>  (EFL_2 one of { 0, 1 })
(EAX one of { -1, 3642, 133834044 })  ==>  (EFL_6 one of { 0, 1 })
(EAX one of { -1, 3642, 133834044 })  ==>  (EFL_9 one of { 0, 1 })
(EAX one of { -1, 3642, 133834044 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300", "f000000f0000ffffffff008f9300" })
(EAX one of { -1, 3642, 133834044 })  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EAX one of { -1, 3642, 133834044 })  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" })
(EAX one of { -1, 3642, 133834044 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EAX one of { -1, 3642, 133834044 })  ==>  (SMM one of { 0, 1 })
(EAX one of { -1, 3642, 133834044 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX >= -1
EBX >= -1
ECX one of { -1, 0, 33537 }
EDX one of { -1, 20, 65535 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
ECX % EAX == 0
orig(ECX) % EAX == 0
ECX <= orig(ECX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
===========================================================================
..shrb():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
EAX one of { -1, 3642, 133834044 }
EFL one of { 2, 70, 518 }
CCD one of { 0, 794, 1480 }
===========================================================================
..shrb():::EXIT;condition="not(EFL_4==0)"
ECX == orig(ECX)
II == SMM
II == EFL_2
II == EFL_6
II == EFL_9
II == orig(SMM)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == CR0_0
A20 == orig(EFL_4)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR == 133902241
EAX == 1006884
EBX == 4294967292L
ECX == 0
EDX == -1
EIP == 133902207
EFL == 18
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 1007208
CCD == 132850072
===========================================================================
..shrb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX one of { -1, 0, 33537 }
EDX one of { -1, 20, 65535 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
ES one of { "001000000000ffffffff00cf9300", "dc00000dc000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
ECX % EAX == 0
orig(ECX) % EAX == 0
ECX <= orig(ECX)
EDX <= orig(EDX)
orig(EDX) % EDX == 0
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_9
EFL_4 <= CR0_0
===========================================================================
..shrdl():::ENTER
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (A20 == EFL_4)
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (CCD == 4026531842L)
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (CCS == 268435455)
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (CR0 == 16)
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (CR0_0 == 0)
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (CS == "f000000f00000000ffff00009b00")
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (EFL == 147)
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (EFL_4 == 1)
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (EIP == 42841)
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (ES == "dc00000dc0000000ffff00009300")
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (FS == "0000000000000000ffff00009300")
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (GDT == "0000000000000000")
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (IDT == "00000000000003ff")
(ADDR one of { 1025949, 1025969, 1025989 })  <==>  (II == CR0_0)
(ADDR one of { 1025949, 1025969, 1025989 })  ==>  (EAX == -1)
(ADDR one of { 1025949, 1025969, 1025989 })  ==>  (EAX == EBX)
(ADDR one of { 1025949, 1025969, 1025989 })  ==>  (EAX == ECX)
(ADDR one of { 1025949, 1025969, 1025989 })  ==>  (ECX == -1)
(ADDR one of { 133928650, 133939251 })  <==>  (A20 == CR0_0)
(ADDR one of { 133928650, 133939251 })  <==>  (CCD one of { 4, 1480 })
(ADDR one of { 133928650, 133939251 })  <==>  (CCS one of { 0, 64 })
(ADDR one of { 133928650, 133939251 })  <==>  (CR0 == 17)
(ADDR one of { 133928650, 133939251 })  <==>  (CR0_0 == 1)
(ADDR one of { 133928650, 133939251 })  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR one of { 133928650, 133939251 })  <==>  (EFL == 2)
(ADDR one of { 133928650, 133939251 })  <==>  (EFL_4 == 0)
(ADDR one of { 133928650, 133939251 })  <==>  (EIP one of { 133928619, 133939054 })
(ADDR one of { 133928650, 133939251 })  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR one of { 133928650, 133939251 })  <==>  (ES == FS)
(ADDR one of { 133928650, 133939251 })  <==>  (FS == "001000000000ffffffff00cf9300")
(ADDR one of { 133928650, 133939251 })  <==>  (GDT == "000f5e8000000037")
(ADDR one of { 133928650, 133939251 })  <==>  (IDT == "000f5ebe00000000")
(ADDR one of { 133928650, 133939251 })  <==>  (II == EFL_4)
(ADDR one of { 133928650, 133939251 })  ==>  (EAX one of { -1, 63 })
(ADDR one of { 133928650, 133939251 })  ==>  (ECX one of { -1, 0 })
EAX one of { -1, 63 }
EBX == -1
ECX one of { -1, 0 }
EIP one of { 42841, 133928619, 133939054 }
EFL one of { 2, 147 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 64, 268435455 }
CCD one of { 4, 1480, 4026531842L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..shrdl():::ENTER;condition="EFL_4==0"
II == EFL_4
A20 == CR0_0
ES == FS
ES == GS
ADDR one of { 133928650, 133939251 }
EIP one of { 133928619, 133939054 }
EFL == 2
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 0, 64 }
CCD one of { 4, 1480 }
===========================================================================
..shrdl():::ENTER;condition="not(EFL_4==0)"
EAX == EBX
EAX == ECX
EAX == EDX
II == CR0_0
A20 == EFL_4
ADDR one of { 1025949, 1025969, 1025989 }
EAX == -1
EIP == 42841
EFL == 147
ES == "dc00000dc0000000ffff00009300"
CS == "f000000f00000000ffff00009b00"
FS == "0000000000000000ffff00009300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 268435455
CCD == 4026531842L
===========================================================================
..shrdl():::ENTER;condition="not(D_EFL_4==0)"
ECX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
FS == GS
EAX one of { -1, 63 }
EBX == -1
ECX one of { -1, 0 }
EIP one of { 42841, 133928619, 133939054 }
EFL one of { 2, 147 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 64, 268435455 }
CCD one of { 4, 1480, 4026531842L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..shrdl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == EDX
ECX == orig(ECX)
ECX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
CR0_0 == orig(CR0_0)
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (A20 == EFL_4)
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (CCD == 4026531842L)
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (CCS == 268435455)
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (CR0 == 16)
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (CR0_0 == 0)
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (CS == "f000000f00000000ffff00009b00")
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (EFL == 147)
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (EFL_4 == 1)
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (EIP == 42841)
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (ES == "dc00000dc0000000ffff00009300")
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (FS == "0000000000000000ffff00009300")
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (GDT == "0000000000000000")
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (IDT == "00000000000003ff")
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (II == CR0_0)
(ADDR one of { 1025954, 1025974, 1025994 })  <==>  (orig(ADDR) one of { 1025949, 1025969, 1025989 })
(ADDR one of { 1025954, 1025974, 1025994 })  ==>  (EAX == -1)
(ADDR one of { 1025954, 1025974, 1025994 })  ==>  (EAX == EBX)
(ADDR one of { 1025954, 1025974, 1025994 })  ==>  (EAX == ECX)
(ADDR one of { 1025954, 1025974, 1025994 })  ==>  (ECX == -1)
(ADDR one of { 133928654, 133939255 })  <==>  (A20 == CR0_0)
(ADDR one of { 133928654, 133939255 })  <==>  (CCD one of { 4, 1480 })
(ADDR one of { 133928654, 133939255 })  <==>  (CCS one of { 0, 64 })
(ADDR one of { 133928654, 133939255 })  <==>  (CR0 == 17)
(ADDR one of { 133928654, 133939255 })  <==>  (CR0_0 == 1)
(ADDR one of { 133928654, 133939255 })  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR one of { 133928654, 133939255 })  <==>  (EFL == 2)
(ADDR one of { 133928654, 133939255 })  <==>  (EFL_4 == 0)
(ADDR one of { 133928654, 133939255 })  <==>  (EIP one of { 133928619, 133939054 })
(ADDR one of { 133928654, 133939255 })  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR one of { 133928654, 133939255 })  <==>  (ES == FS)
(ADDR one of { 133928654, 133939255 })  <==>  (FS == "001000000000ffffffff00cf9300")
(ADDR one of { 133928654, 133939255 })  <==>  (GDT == "000f5e8000000037")
(ADDR one of { 133928654, 133939255 })  <==>  (IDT == "000f5ebe00000000")
(ADDR one of { 133928654, 133939255 })  <==>  (II == EFL_4)
(ADDR one of { 133928654, 133939255 })  <==>  (orig(ADDR) one of { 133928650, 133939251 })
(ADDR one of { 133928654, 133939255 })  ==>  (EAX one of { -1, 63 })
(ADDR one of { 133928654, 133939255 })  ==>  (ECX one of { -1, 0 })
EAX one of { -1, 63 }
EBX == -1
ECX one of { -1, 0 }
EIP one of { 42841, 133928619, 133939054 }
EFL one of { 2, 147 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 64, 268435455 }
CCD one of { 4, 1480, 4026531842L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
133896213 * ADDR + EIP - 133896213 * orig(ADDR) - 669523906 == 0
===========================================================================
..shrdl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
A20 == CR0_0
A20 == orig(CR0_0)
ES == FS
ES == GS
ES == orig(FS)
ES == orig(GS)
ADDR one of { 133928654, 133939255 }
EIP one of { 133928619, 133939054 }
EFL == 2
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS one of { 0, 64 }
CCD one of { 4, 1480 }
===========================================================================
..shrdl():::EXIT;condition="not(EFL_4==0)"
EAX == EBX
EAX == ECX
EAX == EDX
EAX == orig(EBX)
EAX == orig(ECX)
EAX == orig(EDX)
II == CR0_0
II == orig(CR0_0)
A20 == EFL_4
A20 == orig(EFL_4)
ADDR one of { 1025954, 1025974, 1025994 }
EAX == -1
EIP == 42841
EFL == 147
ES == "dc00000dc0000000ffff00009300"
CS == "f000000f00000000ffff00009b00"
FS == "0000000000000000ffff00009300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 268435455
CCD == 4026531842L
===========================================================================
..shrdl():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == EDX
ECX == orig(ECX)
ECX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
CS == orig(CS)
FS == GS
FS == orig(FS)
FS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
CR0_0 == orig(CR0_0)
EAX one of { -1, 63 }
EBX == -1
ECX one of { -1, 0 }
EIP one of { 42841, 133928619, 133939054 }
EFL one of { 2, 147 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 64, 268435455 }
CCD one of { 4, 1480, 4026531842L }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
133896213 * ADDR + EIP - 133896213 * orig(ADDR) - 669523906 == 0
===========================================================================
..shrl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (EAX one of { -1, 1003204, 1007208 })
(EFL_4 == 1)  ==>  (EFL_2 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (II == EFL_6)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shrl():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..shrl():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
A20 == EFL_4
FS == GS
EAX one of { -1, 1003204, 1007208 }
GDT one of { "0000000000000000", "000f5e8000000037" }
ES >= SS
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..shrl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shrl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (EAX <= EBX)
(EFL_4 == 1)  ==>  (EAX <= orig(EBX))
(EFL_4 == 1)  ==>  (EAX one of { -1, 1003204 })
(EFL_4 == 1)  ==>  (EBX % EAX == 0)
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (ECX == orig(ECX))
(EFL_4 == 1)  ==>  (EDX == orig(EDX))
(EFL_4 == 1)  ==>  (EFL_2 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (ES >= SS)
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (orig(EAX) one of { -1, 1003204, 1007208 })
(EFL_4 == 1)  ==>  (orig(EBX) % EAX == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
orig(EAX) % EAX == 0
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shrl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
===========================================================================
..shrl():::EXIT;condition="not(EFL_4==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
II == EFL_6
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
FS == GS
FS == orig(GS)
EAX one of { -1, 1003204 }
GDT one of { "0000000000000000", "000f5e8000000037" }
EAX <= EBX
EBX % EAX == 0
ES >= SS
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..shrl():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
orig(EAX) % EAX == 0
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS >= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..shrw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EBX one of { -1, 133834072, 4291946877L })  <==>  (A20 > EFL_4)
(EBX one of { -1, 133834072, 4291946877L })  <==>  (EFL one of { 2, 70, 514 })
(EBX one of { -1, 133834072, 4291946877L })  <==>  (EFL_4 <= EFL_6)
(EBX one of { -1, 133834072, 4291946877L })  <==>  (EFL_4 <= EFL_9)
(EBX one of { -1, 133834072, 4291946877L })  <==>  (EFL_4 == 0)
(EBX one of { -1, 133834072, 4291946877L })  <==>  (II == EFL_4)
(EBX one of { -1, 133834072, 4291946877L })  ==>  (EAX one of { -1, 0, 64936 })
(EBX one of { -1, 133834072, 4291946877L })  ==>  (ECX >= -1)
(EBX one of { -1, 133834072, 4291946877L })  ==>  (EFL_2 == EFL_6)
(EBX one of { -1, 133834072, 4291946877L })  ==>  (EFL_2 >= EFL_4)
(EBX one of { -1, 133834072, 4291946877L })  ==>  (EFL_4 <= CR0_0)
(EBX one of { -1, 133834072, 4291946877L })  ==>  (EFL_6 one of { 0, 1 })
(EBX one of { -1, 133834072, 4291946877L })  ==>  (EFL_9 one of { 0, 1 })
(EBX one of { -1, 133834072, 4291946877L })  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EBX one of { -1, 133834072, 4291946877L })  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EBX one of { 7, 27932, 1003204 })  <==>  (A20 == EFL_4)
(EBX one of { 7, 27932, 1003204 })  <==>  (EFL one of { 18, 22, 147 })
(EBX one of { 7, 27932, 1003204 })  <==>  (EFL_4 == 1)
(EBX one of { 7, 27932, 1003204 })  ==>  (ADDR one of { 790503, 973344, 133899470 })
(EBX one of { 7, 27932, 1003204 })  ==>  (CCD one of { 444, 27864, 4294967287L })
(EBX one of { 7, 27932, 1003204 })  ==>  (CCS one of { 8, 9, 12 })
(EBX one of { 7, 27932, 1003204 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EBX one of { 7, 27932, 1003204 })  ==>  (DS one of { "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" })
(EBX one of { 7, 27932, 1003204 })  ==>  (EAX one of { -1, 48 })
(EBX one of { 7, 27932, 1003204 })  ==>  (ECX one of { 0, 27941, 1003204 })
(EBX one of { 7, 27932, 1003204 })  ==>  (EDX one of { -1, 28188 })
(EBX one of { 7, 27932, 1003204 })  ==>  (EFL_6 == 0)
(EBX one of { 7, 27932, 1003204 })  ==>  (EFL_9 == 0)
(EBX one of { 7, 27932, 1003204 })  ==>  (EIP one of { 4034, 973329, 133899423 })
(EBX one of { 7, 27932, 1003204 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300" })
(EBX one of { 7, 27932, 1003204 })  ==>  (FS == GS)
(EBX one of { 7, 27932, 1003204 })  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EBX one of { 7, 27932, 1003204 })  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EBX one of { 7, 27932, 1003204 })  ==>  (II == EFL_6)
(EBX one of { 7, 27932, 1003204 })  ==>  (II == EFL_9)
(EBX one of { 7, 27932, 1003204 })  ==>  (SS == DS)
(EBX one of { 7, 27932, 1003204 })  ==>  (SS one of { "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_6 <= CR0_0
===========================================================================
..shrw():::ENTER;condition="EFL_4==0"
II == EFL_4
EFL_2 == EFL_6
EAX one of { -1, 0, 64936 }
EBX one of { -1, 133834072, 4291946877L }
EFL one of { 2, 70, 514 }
===========================================================================
..shrw():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_9
A20 == EFL_4
SS == DS
FS == GS
ADDR one of { 790503, 973344, 133899470 }
EAX one of { -1, 48 }
EBX one of { 7, 27932, 1003204 }
ECX one of { 0, 27941, 1003204 }
EDX one of { -1, 28188 }
EIP one of { 4034, 973329, 133899423 }
EFL one of { 18, 22, 147 }
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCS one of { 8, 9, 12 }
CCD one of { 444, 27864, 4294967287L }
===========================================================================
..shrw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_6 <= CR0_0
===========================================================================
..shrw():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EBX one of { -1, 133834072, 4291946877L })  <==>  (A20 > EFL_4)
(EBX one of { -1, 133834072, 4291946877L })  <==>  (EFL one of { 2, 70, 514 })
(EBX one of { -1, 133834072, 4291946877L })  <==>  (EFL_4 <= EFL_6)
(EBX one of { -1, 133834072, 4291946877L })  <==>  (EFL_4 <= EFL_9)
(EBX one of { -1, 133834072, 4291946877L })  <==>  (EFL_4 == 0)
(EBX one of { -1, 133834072, 4291946877L })  <==>  (II == EFL_4)
(EBX one of { -1, 133834072, 4291946877L })  ==>  (EAX <= EDX)
(EBX one of { -1, 133834072, 4291946877L })  ==>  (EAX one of { -1, 0 })
(EBX one of { -1, 133834072, 4291946877L })  ==>  (ECX >= -1)
(EBX one of { -1, 133834072, 4291946877L })  ==>  (EFL_2 == EFL_6)
(EBX one of { -1, 133834072, 4291946877L })  ==>  (EFL_2 >= EFL_4)
(EBX one of { -1, 133834072, 4291946877L })  ==>  (EFL_4 <= CR0_0)
(EBX one of { -1, 133834072, 4291946877L })  ==>  (EFL_6 one of { 0, 1 })
(EBX one of { -1, 133834072, 4291946877L })  ==>  (EFL_9 one of { 0, 1 })
(EBX one of { -1, 133834072, 4291946877L })  ==>  (FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EBX one of { -1, 133834072, 4291946877L })  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EBX one of { -1, 133834072, 4291946877L })  ==>  (orig(EAX) one of { -1, 0, 64936 })
(EBX one of { 7, 27932, 1003204 })  <==>  (A20 == EFL_4)
(EBX one of { 7, 27932, 1003204 })  <==>  (EFL one of { 18, 22, 147 })
(EBX one of { 7, 27932, 1003204 })  <==>  (EFL_4 == 1)
(EBX one of { 7, 27932, 1003204 })  ==>  (ADDR one of { 790506, 973348, 133899474 })
(EBX one of { 7, 27932, 1003204 })  ==>  (CCD one of { 444, 27864, 4294967287L })
(EBX one of { 7, 27932, 1003204 })  ==>  (CCS one of { 8, 9, 12 })
(EBX one of { 7, 27932, 1003204 })  ==>  (CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" })
(EBX one of { 7, 27932, 1003204 })  ==>  (DS one of { "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" })
(EBX one of { 7, 27932, 1003204 })  ==>  (EAX == orig(EAX))
(EBX one of { 7, 27932, 1003204 })  ==>  (EAX one of { -1, 48 })
(EBX one of { 7, 27932, 1003204 })  ==>  (ECX one of { 0, 27941, 1003204 })
(EBX one of { 7, 27932, 1003204 })  ==>  (EDX one of { -1, 28188 })
(EBX one of { 7, 27932, 1003204 })  ==>  (EFL_6 == 0)
(EBX one of { 7, 27932, 1003204 })  ==>  (EFL_9 == 0)
(EBX one of { 7, 27932, 1003204 })  ==>  (EIP one of { 4034, 973329, 133899423 })
(EBX one of { 7, 27932, 1003204 })  ==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300" })
(EBX one of { 7, 27932, 1003204 })  ==>  (FS == GS)
(EBX one of { 7, 27932, 1003204 })  ==>  (FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EBX one of { 7, 27932, 1003204 })  ==>  (GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
(EBX one of { 7, 27932, 1003204 })  ==>  (II == EFL_6)
(EBX one of { 7, 27932, 1003204 })  ==>  (II == EFL_9)
(EBX one of { 7, 27932, 1003204 })  ==>  (SS == DS)
(EBX one of { 7, 27932, 1003204 })  ==>  (SS one of { "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" })
(EBX one of { 7, 27932, 1003204 })  ==>  (orig(ADDR) one of { 790503, 973344, 133899470 })
(EBX one of { 7, 27932, 1003204 })  ==>  (orig(EAX) one of { -1, 48 })
EAX one of { -1, 0, 48 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_6 <= CR0_0
===========================================================================
..shrw():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
EFL_2 == EFL_6
EFL_2 == orig(EFL_6)
EAX one of { -1, 0 }
EBX one of { -1, 133834072, 4291946877L }
EFL one of { 2, 70, 514 }
EAX <= EDX
===========================================================================
..shrw():::EXIT;condition="not(EFL_4==0)"
EAX == orig(EAX)
II == EFL_6
II == EFL_9
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == orig(EFL_4)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
ADDR one of { 790506, 973348, 133899474 }
EAX one of { -1, 48 }
EBX one of { 7, 27932, 1003204 }
ECX one of { 0, 27941, 1003204 }
EDX one of { -1, 28188 }
EIP one of { 4034, 973329, 133899423 }
EFL one of { 18, 22, 147 }
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9b00", "c000000c0000ffffffff008f9b00" }
SS one of { "001000000000ffffffff00cf9300", "eb34000eb340ffffffff008f9300" }
FS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
CCS one of { 8, 9, 12 }
CCD one of { 444, 27864, 4294967287L }
===========================================================================
..shrw():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX one of { -1, 0, 48 }
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
FS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
GS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_6 <= CR0_0
===========================================================================
..stc():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_4 == EFL_9
(ADDR == 825570)  <==>  (A20 == EFL_4)
(ADDR == 825570)  <==>  (CCD == 803)
(ADDR == 825570)  <==>  (CCS == 16)
(ADDR == 825570)  <==>  (CR0 == 16)
(ADDR == 825570)  <==>  (CR0_0 == 0)
(ADDR == 825570)  <==>  (CS == "c980000c9800ffffffff008f9b00")
(ADDR == 825570)  <==>  (DS == "c980000c9800ffffffff008f9300")
(ADDR == 825570)  <==>  (EAX == 3632)
(ADDR == 825570)  <==>  (EBX == -1)
(ADDR == 825570)  <==>  (EBX == EDX)
(ADDR == 825570)  <==>  (ECX == 0)
(ADDR == 825570)  <==>  (EFL == 530)
(ADDR == 825570)  <==>  (EFL_4 == 1)
(ADDR == 825570)  <==>  (EIP == 1274)
(ADDR == 825570)  <==>  (ES == "f000000f0000ffffffff008f9300")
(ADDR == 825570)  <==>  (GDT == "0000000000000000")
(ADDR == 825570)  <==>  (GS == "ffff000ffff0ffffffff008f9300")
(ADDR == 825570)  <==>  (II == CR0_0)
(ADDR == 825570)  <==>  (SS == "000000000000ffffffff008f9300")
(ADDR == 825570)  ==>  (EDX == -1)
(ADDR one of { 34103, 34136 })  <==>  (A20 == CR0_0)
(ADDR one of { 34103, 34136 })  <==>  (CCD one of { 1847, 1035730944 })
(ADDR one of { 34103, 34136 })  <==>  (CCS one of { 1, 1846 })
(ADDR one of { 34103, 34136 })  <==>  (CR0 == 17)
(ADDR one of { 34103, 34136 })  <==>  (CR0_0 == 1)
(ADDR one of { 34103, 34136 })  <==>  (CS == "000800000000ffffffff00cf9a00")
(ADDR one of { 34103, 34136 })  <==>  (DS == "001000000000ffffffff00cf9300")
(ADDR one of { 34103, 34136 })  <==>  (EAX == -1)
(ADDR one of { 34103, 34136 })  <==>  (EBX == 1090688)
(ADDR one of { 34103, 34136 })  <==>  (ECX one of { -1, 1094048 })
(ADDR one of { 34103, 34136 })  <==>  (EFL one of { 2, 3 })
(ADDR one of { 34103, 34136 })  <==>  (EFL_4 == 0)
(ADDR one of { 34103, 34136 })  <==>  (EIP one of { 34030, 34089 })
(ADDR one of { 34103, 34136 })  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR one of { 34103, 34136 })  <==>  (ES == DS)
(ADDR one of { 34103, 34136 })  <==>  (ES == GS)
(ADDR one of { 34103, 34136 })  <==>  (ES == SS)
(ADDR one of { 34103, 34136 })  <==>  (GDT == "0000834400000027")
(ADDR one of { 34103, 34136 })  <==>  (GS == "001000000000ffffffff00cf9300")
(ADDR one of { 34103, 34136 })  <==>  (II == EFL_4)
(ADDR one of { 34103, 34136 })  <==>  (SS == "001000000000ffffffff00cf9300")
(ADDR one of { 34103, 34136 })  ==>  (EDX one of { -1, 32 })
ADDR one of { 34103, 34136, 825570 }
EAX one of { -1, 3632 }
EBX one of { -1, 1090688 }
ECX one of { -1, 0, 1094048 }
EDX one of { -1, 32 }
EIP one of { 1274, 34030, 34089 }
EFL one of { 2, 3, 530 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 16, 1846 }
CCD one of { 803, 1847, 1035730944 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..stc():::ENTER;condition="EFL_4==0"
II == EFL_4
II == EFL_9
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 34103, 34136 }
EAX == -1
EBX == 1090688
ECX one of { -1, 1094048 }
EIP one of { 34030, 34089 }
EFL one of { 2, 3 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
GDT == "0000834400000027"
CR0 == 17
CCS one of { 1, 1846 }
CCD one of { 1847, 1035730944 }
===========================================================================
..stc():::ENTER;condition="not(EFL_4==0)"
EBX == EDX
II == CR0_0
A20 == EFL_4
A20 == EFL_9
ADDR == 825570
EAX == 3632
EBX == -1
ECX == 0
EIP == 1274
EFL == 530
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
GDT == "0000000000000000"
CR0 == 16
CCS == 16
CCD == 803
===========================================================================
..stc():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_4 == EFL_9
ADDR one of { 34103, 34136, 825570 }
EAX one of { -1, 3632 }
EBX one of { -1, 1090688 }
ECX one of { -1, 0, 1094048 }
EDX one of { -1, 32 }
EIP one of { 1274, 34030, 34089 }
EFL one of { 2, 3, 530 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 16, 1846 }
CCD one of { 803, 1847, 1035730944 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..stc():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == EFL_9
EFL_4 == orig(EFL_4)
EFL_4 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(ADDR == 825571)  <==>  (A20 == EFL_4)
(ADDR == 825571)  <==>  (CCD == 803)
(ADDR == 825571)  <==>  (CCS == 16)
(ADDR == 825571)  <==>  (CR0 == 16)
(ADDR == 825571)  <==>  (CR0_0 == 0)
(ADDR == 825571)  <==>  (CS == "c980000c9800ffffffff008f9b00")
(ADDR == 825571)  <==>  (DS == "c980000c9800ffffffff008f9300")
(ADDR == 825571)  <==>  (EAX == 3632)
(ADDR == 825571)  <==>  (EBX == -1)
(ADDR == 825571)  <==>  (EBX == EDX)
(ADDR == 825571)  <==>  (EBX == orig(EDX))
(ADDR == 825571)  <==>  (ECX == 0)
(ADDR == 825571)  <==>  (EFL == 530)
(ADDR == 825571)  <==>  (EFL_4 == 1)
(ADDR == 825571)  <==>  (EIP == 1274)
(ADDR == 825571)  <==>  (ES == "f000000f0000ffffffff008f9300")
(ADDR == 825571)  <==>  (GDT == "0000000000000000")
(ADDR == 825571)  <==>  (GS == "ffff000ffff0ffffffff008f9300")
(ADDR == 825571)  <==>  (II == CR0_0)
(ADDR == 825571)  <==>  (SS == "000000000000ffffffff008f9300")
(ADDR == 825571)  <==>  (orig(ADDR) == 825570)
(ADDR == 825571)  ==>  (orig(EDX) == -1)
(ADDR one of { 34104, 34137 })  <==>  (A20 == CR0_0)
(ADDR one of { 34104, 34137 })  <==>  (CCD one of { 1847, 1035730944 })
(ADDR one of { 34104, 34137 })  <==>  (CCS one of { 1, 1846 })
(ADDR one of { 34104, 34137 })  <==>  (CR0 == 17)
(ADDR one of { 34104, 34137 })  <==>  (CR0_0 == 1)
(ADDR one of { 34104, 34137 })  <==>  (CS == "000800000000ffffffff00cf9a00")
(ADDR one of { 34104, 34137 })  <==>  (DS == "001000000000ffffffff00cf9300")
(ADDR one of { 34104, 34137 })  <==>  (EAX == -1)
(ADDR one of { 34104, 34137 })  <==>  (EAX == EDX)
(ADDR one of { 34104, 34137 })  <==>  (EBX == 1090688)
(ADDR one of { 34104, 34137 })  <==>  (ECX one of { -1, 1094048 })
(ADDR one of { 34104, 34137 })  <==>  (EFL one of { 2, 3 })
(ADDR one of { 34104, 34137 })  <==>  (EFL_4 == 0)
(ADDR one of { 34104, 34137 })  <==>  (EIP one of { 34030, 34089 })
(ADDR one of { 34104, 34137 })  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR one of { 34104, 34137 })  <==>  (ES == DS)
(ADDR one of { 34104, 34137 })  <==>  (ES == GS)
(ADDR one of { 34104, 34137 })  <==>  (ES == SS)
(ADDR one of { 34104, 34137 })  <==>  (GDT == "0000834400000027")
(ADDR one of { 34104, 34137 })  <==>  (GS == "001000000000ffffffff00cf9300")
(ADDR one of { 34104, 34137 })  <==>  (II == EFL_4)
(ADDR one of { 34104, 34137 })  <==>  (SS == "001000000000ffffffff00cf9300")
(ADDR one of { 34104, 34137 })  <==>  (orig(ADDR) one of { 34103, 34136 })
(ADDR one of { 34104, 34137 })  ==>  (orig(EDX) one of { -1, 32 })
ADDR one of { 34104, 34137, 825571 }
EAX one of { -1, 3632 }
EBX one of { -1, 1090688 }
ECX one of { -1, 0, 1094048 }
EDX == -1
EIP one of { 1274, 34030, 34089 }
EFL one of { 2, 3, 530 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 16, 1846 }
CCD one of { 803, 1847, 1035730944 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..stc():::EXIT;condition="EFL_4==0"
EAX == EDX
II == EFL_4
II == EFL_9
II == orig(EFL_4)
II == orig(EFL_9)
A20 == CR0_0
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR one of { 34104, 34137 }
EAX == -1
EBX == 1090688
ECX one of { -1, 1094048 }
EIP one of { 34030, 34089 }
EFL one of { 2, 3 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
GDT == "0000834400000027"
CR0 == 17
CCS one of { 1, 1846 }
CCD one of { 1847, 1035730944 }
===========================================================================
..stc():::EXIT;condition="not(EFL_4==0)"
EBX == EDX
EBX == orig(EDX)
II == CR0_0
II == orig(CR0_0)
A20 == EFL_4
A20 == EFL_9
A20 == orig(EFL_4)
A20 == orig(EFL_9)
ADDR == 825571
EAX == 3632
EBX == -1
ECX == 0
EIP == 1274
EFL == 530
ES == "f000000f0000ffffffff008f9300"
CS == "c980000c9800ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
DS == "c980000c9800ffffffff008f9300"
GS == "ffff000ffff0ffffffff008f9300"
GDT == "0000000000000000"
CR0 == 16
CCS == 16
CCD == 803
===========================================================================
..stc():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == EFL_9
EFL_4 == orig(EFL_4)
EFL_4 == orig(EFL_9)
CR0_0 == orig(CR0_0)
ADDR one of { 34104, 34137, 825571 }
EAX one of { -1, 3632 }
EBX one of { -1, 1090688 }
ECX one of { -1, 0, 1094048 }
EDX == -1
EIP one of { 1274, 34030, 34089 }
EFL one of { 2, 3, 530 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300" }
CS one of { "000800000000ffffffff00cf9a00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 16, 1846 }
CCD one of { 803, 1847, 1035730944 }
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..sti():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == EFL_6
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == DS
SS == FS
SS == GS
ADDR one of { 31869, 33505, 1016807 }
EAX == 0
EBX one of { 0, 1 }
ECX one of { 0, 33537 }
EDX one of { 0, 128 }
EIP one of { 31866, 33494, 33747 }
EFL one of { 70, 135 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 56320 }
CCD one of { 0, 3584, 4294910976L }
CC0 == 0
EFER == 0
===========================================================================
..sti():::ENTER;condition="EFL_4==0"
===========================================================================
..sti():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == EFL_6
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SMM == HLT
SMM == EFL_4
SMM == EFL_8
SMM == EFL_9
SMM == EFL_11
SMM == EFL_13
SMM == CR0_0
SMM == CR0_1
SMM == CR0_2
SMM == CR0_3
SMM == CR0_5
SMM == CR0_7
SMM == CR0_18
SMM == CR0_20
SMM == CR4_6
SMM == CR4_8
SMM == CR4_9
SMM == CR4_11
SMM == CR4_12
SS == DS
SS == FS
SS == GS
ADDR one of { 31869, 33505, 1016807 }
EAX == 0
EBX one of { 0, 1 }
ECX one of { 0, 33537 }
EDX one of { 0, 128 }
EIP one of { 31866, 33494, 33747 }
EFL one of { 70, 135 }
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM == 0
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 56320 }
CCD one of { 0, 3584, 4294910976L }
CC0 == 0
EFER == 0
===========================================================================
..sti():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 31870, 33506, 1016808 }
EAX == 0
EBX one of { 0, 1 }
ECX one of { 0, 33537 }
EDX one of { 0, 128 }
EIP one of { 31869, 33496, 33767 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 56320 }
CCD one of { 0, 3584 }
CC0 == 0
EFER == 0
D_EFL_6 one of { 1, 2 }
===========================================================================
..sti():::EXIT;condition="EFL_4==0"
===========================================================================
..sti():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 31870, 33506, 1016808 }
EAX == 0
EBX one of { 0, 1 }
ECX one of { 0, 33537 }
EDX one of { 0, 128 }
EIP one of { 31869, 33496, 33767 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "dc00000dc000ffffffff008f9300" }
CS one of { "0000000000000000ffff00009b00", "f000000f0000ffffffff008f9b00" }
SS one of { "0000000000000000ffff00009300", "000000000000ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 56320 }
CCD one of { 0, 3584 }
CC0 == 0
EFER == 0
D_EFL_6 one of { 1, 2 }
===========================================================================
..stosb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 34223
EAX == 8388857
EBX == 1090688
ECX == 1099072
EDX == 500
EIP == 34445
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 256
CCD == 244
CC0 == 0
EFER == 0
===========================================================================
..stosb():::ENTER;condition="EFL_4==0"
===========================================================================
..stosb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 34223
EAX == 8388857
EBX == 1090688
ECX == 1099072
EDX == 500
EIP == 34445
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 256
CCD == 244
CC0 == 0
EFER == 0
===========================================================================
..stosb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 34224
EAX == 8388857
EBX == 1090688
ECX == 1099072
EDX == 500
EIP == 34445
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 256
CCD == 244
CC0 == 0
EFER == 0
===========================================================================
..stosb():::EXIT;condition="EFL_4==0"
===========================================================================
..stosb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 34224
EAX == 8388857
EBX == 1090688
ECX == 1099072
EDX == 500
EIP == 34445
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 256
CCD == 244
CC0 == 0
EFER == 0
===========================================================================
..stosl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
(EBX == 1090688)  <==>  (CCD == 42112)
(EBX == 1090688)  <==>  (CCS == 1612)
(EBX == 1090688)  <==>  (ECX == 42112)
(EBX == 1090688)  <==>  (EIP == 34228)
(EBX == 1090688)  ==>  (ADDR == 34248)
(EBX == 1090688)  ==>  (CS == "000800000000ffffffff00cf9a00")
(EBX == 1090688)  ==>  (EDX == 1)
(EBX == 1090688)  ==>  (EFL == 2)
(EBX == 1090688)  ==>  (EFL_2 == 0)
(EBX == 1090688)  ==>  (GDT == "0000834400000027")
(EBX == 1090688)  ==>  (IDT == "00000000000003ff")
(EBX == 1090688)  ==>  (II == EFL_2)
(EBX one of { -1, 1005431 })  <==>  (CCD one of { 0, 4 })
(EBX one of { -1, 1005431 })  <==>  (CCS one of { 1, 23 })
(EBX one of { -1, 1005431 })  <==>  (ECX one of { -1, 1005431 })
(EBX one of { -1, 1005431 })  <==>  (EIP one of { 33527, 133896975, 133896988 })
(EBX one of { -1, 1005431 })  ==>  (ADDR one of { 34248, 133896999 })
(EBX one of { -1, 1005431 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(EBX one of { -1, 1005431 })  ==>  (EDX one of { 1, 1005344 })
(EBX one of { -1, 1005431 })  ==>  (EFL one of { 2, 70 })
(EBX one of { -1, 1005431 })  ==>  (EFL_2 one of { 0, 1 })
(EBX one of { -1, 1005431 })  ==>  (GDT one of { "0000834400000027", "000f5e8000000037" })
(EBX one of { -1, 1005431 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
ADDR one of { 34248, 133896999 }
EAX == -1
EBX one of { -1, 1005431, 1090688 }
ECX one of { -1, 42112, 1005431 }
EDX one of { 1, 1005344 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 23, 1612 }
CCD one of { 0, 4, 42112 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..stosl():::ENTER;condition="EFL_4==0"
EBX one of { -1, 1005431 }
ECX one of { -1, 1005431 }
EIP one of { 33527, 133896975, 133896988 }
CCS one of { 1, 23 }
CCD one of { 0, 4 }
===========================================================================
..stosl():::ENTER;condition="not(EFL_4==0)"
II == EFL_2
II == EFL_6
ADDR == 34248
EBX == 1090688
ECX == 42112
EDX == 1
EIP == 34228
EFL == 2
CS == "000800000000ffffffff00cf9a00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CCS == 1612
CCD == 42112
===========================================================================
..stosl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EFL_2 == EFL_6
ADDR one of { 34248, 133896999 }
EAX == -1
EBX one of { -1, 1005431, 1090688 }
ECX one of { -1, 42112, 1005431 }
EDX one of { 1, 1005344 }
EFL one of { 2, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 23, 1612 }
CCD one of { 0, 4, 42112 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..stosl():::EXIT
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
D_EFL_2 == D_EFL_6
(ADDR == 34250)  <==>  (A20 == D_EFL_2)
(ADDR == 34250)  <==>  (A20 == EFL_4)
(ADDR == 34250)  <==>  (CCD == 524220)
(ADDR == 34250)  <==>  (CCS == 36)
(ADDR == 34250)  <==>  (D_EFL_2 == 1)
(ADDR == 34250)  <==>  (D_EFL_4 == 2)
(ADDR == 34250)  <==>  (EAX == 1024)
(ADDR == 34250)  <==>  (ECX == 7988)
(ADDR == 34250)  <==>  (EFL == 18)
(ADDR == 34250)  <==>  (EFL_4 == 1)
(ADDR == 34250)  <==>  (EIP == 34248)
(ADDR == 34250)  <==>  (orig(CCD) == 42112)
(ADDR == 34250)  <==>  (orig(CCS) == 1612)
(ADDR == 34250)  <==>  (orig(EBX) == 1090688)
(ADDR == 34250)  <==>  (orig(ECX) == 42112)
(ADDR == 34250)  <==>  (orig(EIP) == 34228)
(ADDR == 34250)  ==>  (CS == "000800000000ffffffff00cf9a00")
(ADDR == 34250)  ==>  (EBX == 1090688)
(ADDR == 34250)  ==>  (EBX == orig(EBX))
(ADDR == 34250)  ==>  (EDX == 1)
(ADDR == 34250)  ==>  (EFL_2 == 0)
(ADDR == 34250)  ==>  (EIP == orig(ADDR))
(ADDR == 34250)  ==>  (GDT == "0000834400000027")
(ADDR == 34250)  ==>  (IDT == "00000000000003ff")
(ADDR == 34250)  ==>  (II == EFL_2)
(ADDR == 34250)  ==>  (II == orig(EFL_2))
(ADDR == 34250)  ==>  (orig(ADDR) == 34248)
(ADDR == 34250)  ==>  (orig(EFL) == 2)
(ADDR == 34250)  ==>  (orig(EFL_2) == 0)
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (A20 == D_EFL_4)
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (CCD one of { 4, 42112 })
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (CCS one of { 23, 1612 })
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (D_EFL_2 one of { 0, 2 })
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (D_EFL_4 == 1)
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (EAX == -1)
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (EAX == orig(EAX))
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (ECX one of { 2, 42112, 1005431 })
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (EFL one of { 2, 70 })
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (EFL_4 == 0)
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (EIP one of { 34228, 133896988, 133896999 })
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (II == EFL_4)
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (orig(CCD) one of { 0, 4 })
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (orig(CCS) one of { 1, 23 })
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (orig(EBX) one of { -1, 1005431 })
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (orig(ECX) one of { -1, 1005431 })
(ADDR one of { 34248, 133896999, 133897001 })  <==>  (orig(EIP) one of { 33527, 133896975, 133896988 })
(ADDR one of { 34248, 133896999, 133897001 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" })
(ADDR one of { 34248, 133896999, 133897001 })  ==>  (EBX one of { -1, 1005431, 1090688 })
(ADDR one of { 34248, 133896999, 133897001 })  ==>  (EDX one of { 1, 1005344 })
(ADDR one of { 34248, 133896999, 133897001 })  ==>  (EFL_2 one of { 0, 1 })
(ADDR one of { 34248, 133896999, 133897001 })  ==>  (GDT one of { "0000834400000027", "000f5e8000000037" })
(ADDR one of { 34248, 133896999, 133897001 })  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(ADDR one of { 34248, 133896999, 133897001 })  ==>  (orig(ADDR) one of { 34248, 133896999 })
(ADDR one of { 34248, 133896999, 133897001 })  ==>  (orig(EFL) one of { 2, 70 })
(ADDR one of { 34248, 133896999, 133897001 })  ==>  (orig(EFL_2) one of { 0, 1 })
EAX one of { -1, 1024 }
EBX one of { -1, 1005431, 1090688 }
EDX one of { 1, 1005344 }
EFL one of { 2, 18, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 23, 36, 1612 }
CCD one of { 4, 42112, 524220 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
===========================================================================
..stosl():::EXIT;condition="EFL_4==0"
EAX == orig(EAX)
II == EFL_4
A20 == D_EFL_4
ADDR one of { 34248, 133896999, 133897001 }
EAX == -1
ECX one of { 2, 42112, 1005431 }
EIP one of { 34228, 133896988, 133896999 }
EFL one of { 2, 70 }
CCS one of { 23, 1612 }
CCD one of { 4, 42112 }
D_EFL_2 one of { 0, 2 }
===========================================================================
..stosl():::EXIT;condition="not(EFL_4==0)"
EBX == orig(EBX)
EIP == orig(ADDR)
II == EFL_2
II == EFL_6
II == orig(EFL_2)
II == orig(EFL_6)
A20 == EFL_4
A20 == D_EFL_2
A20 == D_EFL_6
ADDR == 34250
EAX == 1024
EBX == 1090688
ECX == 7988
EDX == 1
EIP == 34248
EFL == 18
CS == "000800000000ffffffff00cf9a00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CCS == 36
CCD == 524220
D_EFL_4 == 2
===========================================================================
..stosl():::EXIT;condition="not(D_EFL_4==0)"
EDX == orig(EDX)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
D_EFL_2 == D_EFL_6
EAX one of { -1, 1024 }
EBX one of { -1, 1005431, 1090688 }
EDX one of { 1, 1005344 }
EFL one of { 2, 18, 70 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 23, 36, 1612 }
CCD one of { 4, 42112, 524220 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
D_EFL_2 one of { 0, 1, 2 }
D_EFL_4 one of { 1, 2 }
===========================================================================
..stosw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR one of { 798902, 829456 }
EAX one of { 0, 28226, 235929344 }
EBX one of { 0, 26022, 65535 }
ECX one of { 0, 25 }
EDX one of { 960, 24310, 65535 }
EIP one of { 3, 12433, 24322 }
EFL one of { 2, 70, 514 }
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 25 }
CCD one of { 0, 28188, 235929344 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..stosw():::ENTER;condition="EFL_4==0"
===========================================================================
..stosw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR one of { 798902, 829456 }
EAX one of { 0, 28226, 235929344 }
EBX one of { 0, 26022, 65535 }
ECX one of { 0, 25 }
EDX one of { 960, 24310, 65535 }
EIP one of { 3, 12433, 24322 }
EFL one of { 2, 70, 514 }
CPL == 0
II == 0
A20 == 1
ES one of { "000000000000ffffffff008f9300", "c000000c0000ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00", "f000000f0000ffffffff008f9b00" }
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 25 }
CCD one of { 0, 28188, 235929344 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
===========================================================================
..stosw():::EXIT
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
D_EFL_2 == D_EFL_6
ADDR one of { 798904, 829456, 829458 }
EAX one of { 0, 1824 }
EBX one of { -1, 65535 }
ECX one of { 0, 4094, 16383 }
EDX one of { 960, 65535 }
EIP one of { 3, 16, 12470 }
EFL one of { 70, 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "b800000b8000ffffffff008f9300", "ca80000ca800ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" }
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 25 }
CCD one of { 0, 235929344 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
===========================================================================
..stosw():::EXIT;condition="EFL_4==0"
===========================================================================
..stosw():::EXIT;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_4
A20 == D_EFL_8
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
D_EFL_2 == D_EFL_6
ADDR one of { 798904, 829456, 829458 }
EAX one of { 0, 1824 }
EBX one of { -1, 65535 }
ECX one of { 0, 4094, 16383 }
EDX one of { 960, 65535 }
EIP one of { 3, 16, 12470 }
EFL one of { 70, 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "b800000b8000ffffffff008f9300", "ca80000ca800ffffffff008f9300", "f000000f0000ffffffff008f9300" }
CS one of { "c000000c0000ffffffff008f9b00", "ca80000ca800ffffffff008f9b00" }
SS == "000000000000ffffffff008f9300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 25 }
CCD one of { 0, 235929344 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_9 one of { 0, 1 }
D_EFL_2 one of { 1, 2 }
D_EFL_9 one of { 1, 2 }
===========================================================================
..subb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_9 == EFL_11
(ADDR == 133944724)  <==>  (A20 == EFL_4)
(ADDR == 133944724)  <==>  (CCD == 4294951937L)
(ADDR == 133944724)  <==>  (EFL_4 == 1)
(ADDR == 133944724)  <==>  (EIP == 133944690)
(ADDR == 133944724)  ==>  (A20 == CR0_0)
(ADDR == 133944724)  ==>  (CCS == 16383)
(ADDR == 133944724)  ==>  (CR0 == 17)
(ADDR == 133944724)  ==>  (CR0_0 == 1)
(ADDR == 133944724)  ==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR == 133944724)  ==>  (DS == "001000000000ffffffff00cf9300")
(ADDR == 133944724)  ==>  (EAX == 63)
(ADDR == 133944724)  ==>  (EBX == -1)
(ADDR == 133944724)  ==>  (ECX == 654384)
(ADDR == 133944724)  ==>  (EDX == 16383)
(ADDR == 133944724)  ==>  (EFL == 147)
(ADDR == 133944724)  ==>  (EFL_2 == 0)
(ADDR == 133944724)  ==>  (EFL_6 == 0)
(ADDR == 133944724)  ==>  (EFL_9 == 0)
(ADDR == 133944724)  ==>  (ES == "001000000000ffffffff00cf9300")
(ADDR == 133944724)  ==>  (ES == DS)
(ADDR == 133944724)  ==>  (ES == SS)
(ADDR == 133944724)  ==>  (GDT == "000f5e8000000037")
(ADDR == 133944724)  ==>  (IDT == "000f5ebe00000000")
(ADDR == 133944724)  ==>  (II == EFL_2)
(ADDR == 133944724)  ==>  (II == EFL_6)
(ADDR == 133944724)  ==>  (II == EFL_9)
(ADDR == 133944724)  ==>  (SS == "001000000000ffffffff00cf9300")
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EAX >= ECX)
(EFL_4 == 0)  <==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" })
(EFL_4 == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
EBX >= -1
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX != EDX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES > CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_4 <= CR0_0
EFL_6 <= CR0_0
EFL_9 != CR0_0
===========================================================================
..subb():::ENTER;condition="EFL_4==0"
II == EFL_4
EAX >= ECX
===========================================================================
..subb():::ENTER;condition="not(EFL_4==0)"
II == EFL_2
II == EFL_6
II == EFL_9
II == EFL_11
A20 == EFL_4
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133944724
EAX == 63
EBX == -1
ECX == 654384
EDX == 16383
EIP == 133944690
EFL == 147
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 16383
CCD == 4294951937L
===========================================================================
..subb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
DS == GS
EFL_9 == EFL_11
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
EAX != EDX
EBX != EDX
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES > CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_4 <= CR0_0
EFL_6 <= CR0_0
EFL_9 != CR0_0
===========================================================================
..subb():::EXIT
EAX == orig(EAX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == EFL_11
EFL_9 == orig(EFL_9)
EFL_9 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(ADDR == 133944727)  <==>  (A20 == EFL_4)
(ADDR == 133944727)  <==>  (CCD == 4294951937L)
(ADDR == 133944727)  <==>  (EFL_4 == 1)
(ADDR == 133944727)  <==>  (EIP == 133944690)
(ADDR == 133944727)  <==>  (orig(ADDR) == 133944724)
(ADDR == 133944727)  ==>  (A20 == CR0_0)
(ADDR == 133944727)  ==>  (CCS == 16383)
(ADDR == 133944727)  ==>  (CR0 == 17)
(ADDR == 133944727)  ==>  (CR0_0 == 1)
(ADDR == 133944727)  ==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR == 133944727)  ==>  (DS == "001000000000ffffffff00cf9300")
(ADDR == 133944727)  ==>  (EAX == 63)
(ADDR == 133944727)  ==>  (EBX == -1)
(ADDR == 133944727)  ==>  (EBX == orig(EBX))
(ADDR == 133944727)  ==>  (ECX == 654384)
(ADDR == 133944727)  ==>  (ECX == orig(ECX))
(ADDR == 133944727)  ==>  (EDX == 16383)
(ADDR == 133944727)  ==>  (EDX == orig(EDX))
(ADDR == 133944727)  ==>  (EFL == 147)
(ADDR == 133944727)  ==>  (EFL_2 == 0)
(ADDR == 133944727)  ==>  (EFL_6 == 0)
(ADDR == 133944727)  ==>  (EFL_9 == 0)
(ADDR == 133944727)  ==>  (ES == "001000000000ffffffff00cf9300")
(ADDR == 133944727)  ==>  (ES == DS)
(ADDR == 133944727)  ==>  (ES == SS)
(ADDR == 133944727)  ==>  (GDT == "000f5e8000000037")
(ADDR == 133944727)  ==>  (IDT == "000f5ebe00000000")
(ADDR == 133944727)  ==>  (II == EFL_2)
(ADDR == 133944727)  ==>  (II == EFL_6)
(ADDR == 133944727)  ==>  (II == EFL_9)
(ADDR == 133944727)  ==>  (SS == "001000000000ffffffff00cf9300")
(ADDR == 133944727)  ==>  (orig(EBX) == -1)
(ADDR == 133944727)  ==>  (orig(ECX) == 654384)
(ADDR == 133944727)  ==>  (orig(EDX) == 16383)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EAX >= ECX)
(EFL_4 == 0)  <==>  (EAX >= orig(ECX))
(EFL_4 == 0)  <==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 17 })
(EFL_4 == 0)  ==>  (CR0_0 one of { 0, 1 })
(EFL_4 == 0)  ==>  (CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" })
(EFL_4 == 0)  ==>  (DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
(EFL_4 == 0)  ==>  (SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" })
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != EDX
EAX != orig(EDX)
EBX != EDX
EBX <= orig(EBX)
orig(EBX) % EBX == 0
EBX != orig(EDX)
ECX <= orig(ECX)
EDX != orig(EBX)
EDX <= orig(EDX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES > CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_4 <= CR0_0
EFL_6 <= CR0_0
EFL_9 != CR0_0
===========================================================================
..subb():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
EAX >= ECX
EAX >= orig(ECX)
===========================================================================
..subb():::EXIT;condition="not(EFL_4==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
II == EFL_2
II == EFL_6
II == EFL_9
II == EFL_11
II == orig(EFL_2)
II == orig(EFL_6)
II == orig(EFL_9)
II == orig(EFL_11)
A20 == EFL_4
A20 == CR0_0
A20 == orig(EFL_4)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR == 133944727
EAX == 63
EBX == -1
ECX == 654384
EDX == 16383
EIP == 133944690
EFL == 147
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 16383
CCD == 4294951937L
===========================================================================
..subb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == GS
DS == orig(DS)
DS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == EFL_11
EFL_9 == orig(EFL_9)
EFL_9 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EBX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9a00", "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00" }
SS one of { "000000000000ffffffff00809300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR > EIP
ADDR > orig(ADDR)
EAX != EDX
EAX != orig(EDX)
EBX != EDX
EBX <= orig(EBX)
orig(EBX) % EBX == 0
EBX != orig(EDX)
ECX <= orig(ECX)
EDX != orig(EBX)
EDX <= orig(EDX)
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES > CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS > LDT
CS > TR
SS <= DS
SS > LDT
SS > TR
DS > LDT
DS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= CR0_0
EFL_4 <= CR0_0
EFL_6 <= CR0_0
EFL_9 != CR0_0
===========================================================================
..subl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 1)  ==>  (DS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (EFL_2 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 <= EFL_11)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (ES == DS)
(EFL_4 == 1)  ==>  (ES == SS)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_11)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS >= GS)
(EFL_4 == 1)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..subl():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..subl():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
II == EFL_9
A20 == EFL_4
A20 == D_SMM
ES == SS
ES == DS
FS == GS
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..subl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..subl():::EXIT
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(II)
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (ADDR != EIP)
(EFL_4 == 0)  ==>  (ADDR != orig(EIP))
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CCD == orig(CCD))
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" })
(EFL_4 == 1)  ==>  (DS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (EFL_2 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 <= EFL_11)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (EIP == orig(EIP))
(EFL_4 == 1)  ==>  (ES == DS)
(EFL_4 == 1)  ==>  (ES == SS)
(EFL_4 == 1)  ==>  (ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(EFL_4 == 1)  ==>  (GS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" })
(EFL_4 == 1)  ==>  (HLT < D_SMM)
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II <= CR0_0)
(EFL_4 == 1)  ==>  (II <= EFL_11)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_11)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS >= GS)
(EFL_4 == 1)  ==>  (SS one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" })
(EFL_4 == 1)  ==>  (orig(EAX) % EAX == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
EIP >= orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
CCD <= orig(CCD)
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..subl():::EXIT;condition="EFL_4==0"
HLT == EFL_4
HLT == orig(EFL_4)
ADDR != EIP
ADDR != orig(EIP)
===========================================================================
..subl():::EXIT;condition="not(EFL_4==0)"
EIP == orig(EIP)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == D_SMM
A20 == orig(EFL_4)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == orig(SS)
ES == orig(DS)
FS == GS
FS == orig(GS)
CCD == orig(CCD)
II == 0
ES one of { "001000000000ffffffff00cf9300", "dc00000dc0000000ffff00009300" }
CS one of { "000800000000ffffffff00cf9b00", "f000000f00000000ffff00009b00" }
FS one of { "0000000000000000ffff00009300", "001000000000ffffffff00cf9300" }
GDT one of { "0000000000000000", "000f5e8000000037" }
orig(EAX) % EAX == 0
II <= EFL_11
II <= CR0_0
GDT < IDT
EFL_2 <= CR0_0
===========================================================================
..subl():::EXIT;condition="not(D_EFL_4==0)"
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(II)
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
EIP >= orig(EIP)
II <= A20
II >= HLT
II <= EFL_2
II <= EFL_6
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
CCD <= orig(CCD)
EFL_2 >= EFL_6
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= CR0_0
EFL_11 <= D_SMM
===========================================================================
..subw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR one of { 32817, 33011 }
EAX == 3584
EBX == 1
ECX one of { 0, 1 }
EDX == 128
EIP one of { 32797, 33002 }
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD one of { 1, 3584 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..subw():::ENTER;condition="EFL_4==0"
===========================================================================
..subw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EFL_2 == EFL_6
ADDR one of { 32817, 33011 }
EAX == 3584
EBX == 1
ECX one of { 0, 1 }
EDX == 128
EIP one of { 32797, 33002 }
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD one of { 1, 3584 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..subw():::EXIT
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR one of { 32820, 33014 }
EAX one of { -1, 3584 }
EBX == 1
ECX one of { 0, 1 }
EDX == 128
EIP one of { 32797, 33002 }
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD one of { 1, 3584 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..subw():::EXIT;condition="EFL_4==0"
===========================================================================
..subw():::EXIT;condition="not(D_EFL_4==0)"
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_9
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_9)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == EFL_6
EFL_2 == orig(EFL_2)
EFL_2 == orig(EFL_6)
ADDR one of { 32820, 33014 }
EAX one of { -1, 3584 }
EBX == 1
ECX one of { 0, 1 }
EDX == 128
EIP one of { 32797, 33002 }
EFL one of { 514, 582 }
CPL == 0
II == 0
A20 == 1
ES one of { "0000000000000000ffff00009300", "0820000082000000ffff00009300" }
CS == "0000000000000000ffff00009b00"
SS == "0000000000000000ffff00009300"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 0
CCD one of { 1, 3584 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
===========================================================================
..testb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (DS >= GS)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES >= GS)
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CCS >= 2)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..testb():::ENTER;condition="EFL_4==0"
II == EFL_4
ES >= GS
DS >= GS
===========================================================================
..testb():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == EFL_6
A20 == EFL_4
CCS >= 2
FS <= GS
GDT < IDT
===========================================================================
..testb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..testb():::EXIT
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (DS >= GS)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (ES >= GS)
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_6)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_6)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CCS >= 2)
(EFL_4 == 1)  ==>  (EAX == orig(EAX))
(EFL_4 == 1)  ==>  (EBX == orig(EBX))
(EFL_4 == 1)  ==>  (ECX == orig(ECX))
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 <= EFL_9)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (FS <= GS)
(EFL_4 == 1)  ==>  (GDT < IDT)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM <= EFL_9)
(EFL_4 == 1)  ==>  (SMM == 0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..testb():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
ES >= GS
DS >= GS
===========================================================================
..testb():::EXIT;condition="not(EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
II == SMM
II == EFL_6
II == orig(SMM)
II == orig(EFL_6)
A20 == EFL_4
A20 == orig(EFL_4)
CCS >= 2
FS <= GS
GDT < IDT
===========================================================================
..testb():::EXIT;condition="not(D_EFL_4==0)"
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
SMM == orig(SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
SMM one of { 0, 1 }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EIP != orig(ADDR)
II <= SMM
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
===========================================================================
..testl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_6)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 >= EFL_11)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (II == EFL_11)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..testl():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..testl():::ENTER;condition="not(EFL_4==0)"
II == EFL_11
A20 == EFL_4
FS == GS
EFL_6 <= CR0_0
===========================================================================
..testl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..testl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (EDX == orig(EDX))
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_6)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 >= EFL_11)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (II == EFL_11)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..testl():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
===========================================================================
..testl():::EXIT;condition="not(EFL_4==0)"
EDX == orig(EDX)
II == EFL_11
II == orig(EFL_11)
A20 == EFL_4
A20 == orig(EFL_4)
FS == GS
FS == orig(GS)
EFL_6 <= CR0_0
===========================================================================
..testl():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == orig(SS)
SS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_11
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_11
A20 >= CR0_0
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != FS
CS != GS
CS > LDT
CS > TR
SS >= FS
SS >= GS
SS > LDT
SS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 >= EFL_6
EFL_11 <= CR0_0
===========================================================================
..testw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
(EAX == 4294967295L)  <==>  (A20 == EFL_4)
(EAX == 4294967295L)  <==>  (ECX == -1)
(EAX == 4294967295L)  <==>  (EFL == 22)
(EAX == 4294967295L)  <==>  (EFL_4 == 1)
(EAX == 4294967295L)  ==>  (A20 == CR0_0)
(EAX == 4294967295L)  ==>  (ADDR == 133900179)
(EAX == 4294967295L)  ==>  (CCD == 27160)
(EAX == 4294967295L)  ==>  (CCS == 12)
(EAX == 4294967295L)  ==>  (CR0 == 17)
(EAX == 4294967295L)  ==>  (CR0_0 == 1)
(EAX == 4294967295L)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EAX == 4294967295L)  ==>  (DS == "001000000000ffffffff00cf9300")
(EAX == 4294967295L)  ==>  (EBX == 133866866)
(EAX == 4294967295L)  ==>  (EDX == 0)
(EAX == 4294967295L)  ==>  (EFL_6 == 0)
(EAX == 4294967295L)  ==>  (EFL_9 == 0)
(EAX == 4294967295L)  ==>  (EIP == 133899831)
(EAX == 4294967295L)  ==>  (ES == "001000000000ffffffff00cf9300")
(EAX == 4294967295L)  ==>  (ES == DS)
(EAX == 4294967295L)  ==>  (ES == FS)
(EAX == 4294967295L)  ==>  (ES == GS)
(EAX == 4294967295L)  ==>  (ES == SS)
(EAX == 4294967295L)  ==>  (FS == "001000000000ffffffff00cf9300")
(EAX == 4294967295L)  ==>  (GDT == "000f5e8000000037")
(EAX == 4294967295L)  ==>  (GS == "001000000000ffffffff00cf9300")
(EAX == 4294967295L)  ==>  (IDT == "000f5ebe00000000")
(EAX == 4294967295L)  ==>  (II == EFL_6)
(EAX == 4294967295L)  ==>  (II == EFL_9)
(EAX == 4294967295L)  ==>  (SS == "001000000000ffffffff00cf9300")
(ECX >= 0)  <==>  (A20 > EFL_4)
(ECX >= 0)  <==>  (EFL one of { 6, 70, 518 })
(ECX >= 0)  <==>  (EFL_4 <= EFL_6)
(ECX >= 0)  <==>  (EFL_4 <= EFL_9)
(ECX >= 0)  <==>  (EFL_4 == 0)
(ECX >= 0)  <==>  (II == EFL_4)
(ECX >= 0)  ==>  (CR0 one of { 16, 17 })
(ECX >= 0)  ==>  (CR0_0 one of { 0, 1 })
(ECX >= 0)  ==>  (EAX >= -1)
(ECX >= 0)  ==>  (EBX >= -1)
(ECX >= 0)  ==>  (EFL_6 one of { 0, 1 })
(ECX >= 0)  ==>  (EFL_9 one of { 0, 1 })
(ECX >= 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(ECX >= 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX != ECX
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_4 <= CR0_0
===========================================================================
..testw():::ENTER;condition="EFL_4==0"
II == EFL_4
ECX >= 0
EFL one of { 6, 70, 518 }
===========================================================================
..testw():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_9
A20 == EFL_4
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133900179
EAX == 4294967295L
EBX == 133866866
ECX == -1
EDX == 0
EIP == 133899831
EFL == 22
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 12
CCD == 27160
===========================================================================
..testw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EAX != ECX
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_4 <= CR0_0
===========================================================================
..testw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(EAX == 4294967295L)  <==>  (A20 == EFL_4)
(EAX == 4294967295L)  <==>  (ECX == -1)
(EAX == 4294967295L)  <==>  (EFL == 22)
(EAX == 4294967295L)  <==>  (EFL_4 == 1)
(EAX == 4294967295L)  ==>  (A20 == CR0_0)
(EAX == 4294967295L)  ==>  (ADDR == 133900182)
(EAX == 4294967295L)  ==>  (CCD == 27160)
(EAX == 4294967295L)  ==>  (CCS == 12)
(EAX == 4294967295L)  ==>  (CR0 == 17)
(EAX == 4294967295L)  ==>  (CR0_0 == 1)
(EAX == 4294967295L)  ==>  (CS == "000800000000ffffffff00cf9b00")
(EAX == 4294967295L)  ==>  (DS == "001000000000ffffffff00cf9300")
(EAX == 4294967295L)  ==>  (EBX == 133866866)
(EAX == 4294967295L)  ==>  (EDX == 0)
(EAX == 4294967295L)  ==>  (EFL_6 == 0)
(EAX == 4294967295L)  ==>  (EFL_9 == 0)
(EAX == 4294967295L)  ==>  (EIP == 133899831)
(EAX == 4294967295L)  ==>  (ES == "001000000000ffffffff00cf9300")
(EAX == 4294967295L)  ==>  (ES == DS)
(EAX == 4294967295L)  ==>  (ES == FS)
(EAX == 4294967295L)  ==>  (ES == GS)
(EAX == 4294967295L)  ==>  (ES == SS)
(EAX == 4294967295L)  ==>  (FS == "001000000000ffffffff00cf9300")
(EAX == 4294967295L)  ==>  (GDT == "000f5e8000000037")
(EAX == 4294967295L)  ==>  (GS == "001000000000ffffffff00cf9300")
(EAX == 4294967295L)  ==>  (IDT == "000f5ebe00000000")
(EAX == 4294967295L)  ==>  (II == EFL_6)
(EAX == 4294967295L)  ==>  (II == EFL_9)
(EAX == 4294967295L)  ==>  (SS == "001000000000ffffffff00cf9300")
(EAX == 4294967295L)  ==>  (orig(ADDR) == 133900179)
(ECX >= 0)  <==>  (A20 > EFL_4)
(ECX >= 0)  <==>  (EFL one of { 6, 70, 518 })
(ECX >= 0)  <==>  (EFL_4 <= EFL_6)
(ECX >= 0)  <==>  (EFL_4 <= EFL_9)
(ECX >= 0)  <==>  (EFL_4 == 0)
(ECX >= 0)  <==>  (II == EFL_4)
(ECX >= 0)  ==>  (CR0 one of { 16, 17 })
(ECX >= 0)  ==>  (CR0_0 one of { 0, 1 })
(ECX >= 0)  ==>  (EAX >= -1)
(ECX >= 0)  ==>  (EBX >= -1)
(ECX >= 0)  ==>  (EFL_6 one of { 0, 1 })
(ECX >= 0)  ==>  (EFL_9 one of { 0, 1 })
(ECX >= 0)  ==>  (GDT one of { "0000000000000000", "000f5e8000000037" })
(ECX >= 0)  ==>  (IDT one of { "00000000000003ff", "000f5ebe00000000" })
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX != ECX
EIP != orig(ADDR)
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_4 <= CR0_0
===========================================================================
..testw():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
ECX >= 0
EFL one of { 6, 70, 518 }
===========================================================================
..testw():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_9
II == orig(EFL_6)
II == orig(EFL_9)
A20 == EFL_4
A20 == CR0_0
A20 == orig(EFL_4)
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR == 133900182
EAX == 4294967295L
EBX == 133866866
ECX == -1
EDX == 0
EIP == 133899831
EFL == 22
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCS == 12
CCD == 27160
===========================================================================
..testw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
CR0_0 == orig(CR0_0)
EAX >= -1
EBX >= -1
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 0
CC0 == 0
EFER == 0
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX != ECX
EIP != orig(ADDR)
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= CR0_0
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= CR0_0
ES != CS
ES >= FS
ES >= GS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS <= GS
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_4 <= CR0_0
===========================================================================
..wbinvd():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 967166, 968978 }
EAX one of { -1, 2147488311L }
EBX one of { -1, 11 }
ECX one of { 126, 2147483648L }
EDX == -1
EIP one of { 968920, 980977 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4663 }
CCD one of { 0, 2147483648L }
CC0 == 0
EFER == 0
===========================================================================
..wbinvd():::ENTER;condition="EFL_4==0"
===========================================================================
..wbinvd():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 967166, 968978 }
EAX one of { -1, 2147488311L }
EBX one of { -1, 11 }
ECX one of { 126, 2147483648L }
EDX == -1
EIP one of { 968920, 980977 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4663 }
CCD one of { 0, 2147483648L }
CC0 == 0
EFER == 0
===========================================================================
..wbinvd():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 967168, 968980 }
EAX one of { -1, 2147488311L }
EBX one of { -1, 11 }
ECX one of { 126, 2147483648L }
EDX == -1
EIP one of { 968920, 980977 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4663 }
CCD one of { 0, 2147483648L }
CC0 == 0
EFER == 0
===========================================================================
..wbinvd():::EXIT;condition="EFL_4==0"
===========================================================================
..wbinvd():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_4
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_4)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == EFL_2
A20 == EFL_6
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(EFL_2)
A20 == orig(EFL_6)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR one of { 967168, 968980 }
EAX one of { -1, 2147488311L }
EBX one of { -1, 11 }
ECX one of { 126, 2147483648L }
EDX == -1
EIP one of { 968920, 980977 }
EFL == 70
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00c09300", "001000000000ffffffff00cf9300" }
CS one of { "000800000000ffffffff00c09b00", "000800000000ffffffff00cf9b00" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 4663 }
CCD one of { 0, 2147483648L }
CC0 == 0
EFER == 0
===========================================================================
..wrmsr():::ENTER
EAX == EBX
EAX == ECX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133878777
EAX == -1
EIP == 133917002
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4128
CCD == 8
CC0 == 0
EFER == 0
===========================================================================
..wrmsr():::ENTER;condition="EFL_4==0"
===========================================================================
..wrmsr():::ENTER;condition="not(D_EFL_4==0)"
EAX == EBX
EAX == ECX
EAX == EDX
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
ADDR == 133878777
EAX == -1
EIP == 133917002
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4128
CCD == 8
CC0 == 0
EFER == 0
===========================================================================
..wrmsr():::EXIT
EAX == EBX
EAX == ECX
EAX == EDX
EAX == orig(EAX)
EAX == orig(EBX)
EAX == orig(ECX)
EAX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 133878779
EAX == -1
EIP == 133917002
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4128
CCD == 8
CC0 == 0
EFER == 0
===========================================================================
..wrmsr():::EXIT;condition="EFL_4==0"
===========================================================================
..wrmsr():::EXIT;condition="not(D_EFL_4==0)"
EAX == EBX
EAX == ECX
EAX == EDX
EAX == orig(EAX)
EAX == orig(EBX)
EAX == orig(ECX)
EAX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
ADDR == 133878779
EAX == -1
EIP == 133917002
EFL == 2
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00c09300"
CS == "000800000000ffffffff00c09b00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS == 4128
CCD == 8
CC0 == 0
EFER == 0
===========================================================================
..xchgb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_4 == EFL_9
(ADDR one of { 133876284, 133936752 })  <==>  (A20 == CR0_0)
(ADDR one of { 133876284, 133936752 })  <==>  (CR0 == 17)
(ADDR one of { 133876284, 133936752 })  <==>  (CR0_0 == 1)
(ADDR one of { 133876284, 133936752 })  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR one of { 133876284, 133936752 })  <==>  (DS == "001000000000ffffffff00cf9300")
(ADDR one of { 133876284, 133936752 })  <==>  (EBX one of { -1, 0, 1005120 })
(ADDR one of { 133876284, 133936752 })  <==>  (EDX == -1)
(ADDR one of { 133876284, 133936752 })  <==>  (EFL one of { 3, 6 })
(ADDR one of { 133876284, 133936752 })  <==>  (EFL_4 == 0)
(ADDR one of { 133876284, 133936752 })  <==>  (EIP one of { 133876274, 133928697, 133936736 })
(ADDR one of { 133876284, 133936752 })  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR one of { 133876284, 133936752 })  <==>  (ES == DS)
(ADDR one of { 133876284, 133936752 })  <==>  (ES == GS)
(ADDR one of { 133876284, 133936752 })  <==>  (ES == SS)
(ADDR one of { 133876284, 133936752 })  <==>  (GDT == "000f5e8000000037")
(ADDR one of { 133876284, 133936752 })  <==>  (GS == "001000000000ffffffff00cf9300")
(ADDR one of { 133876284, 133936752 })  <==>  (IDT == "000f5ebe00000000")
(ADDR one of { 133876284, 133936752 })  <==>  (II == EFL_4)
(ADDR one of { 133876284, 133936752 })  <==>  (SS == "001000000000ffffffff00cf9300")
(ADDR one of { 133876284, 133936752 })  ==>  (CCD one of { 7, 28268 })
(ADDR one of { 133876284, 133936752 })  ==>  (CCS one of { 1, 16 })
(ADDR one of { 133876284, 133936752 })  ==>  (EAX one of { -1, 0, 133856663 })
(ADDR one of { 133876284, 133936752 })  ==>  (ECX one of { -1, 0 })
(ADDR one of { 133876284, 133936752 })  ==>  (EFL_2 one of { 0, 1 })
(ADDR one of { 826654, 826659, 826684 })  <==>  (A20 == EFL_4)
(ADDR one of { 826654, 826659, 826684 })  <==>  (CR0 == 16)
(ADDR one of { 826654, 826659, 826684 })  <==>  (CR0_0 == 0)
(ADDR one of { 826654, 826659, 826684 })  <==>  (CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(ADDR one of { 826654, 826659, 826684 })  <==>  (DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(ADDR one of { 826654, 826659, 826684 })  <==>  (EBX one of { 7, 65535, 414056455 })
(ADDR one of { 826654, 826659, 826684 })  <==>  (EDX one of { 2041, 65535 })
(ADDR one of { 826654, 826659, 826684 })  <==>  (EFL == 530)
(ADDR one of { 826654, 826659, 826684 })  <==>  (EFL_4 == 1)
(ADDR one of { 826654, 826659, 826684 })  <==>  (EIP one of { 193, 215, 1274 })
(ADDR one of { 826654, 826659, 826684 })  <==>  (ES one of { "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" })
(ADDR one of { 826654, 826659, 826684 })  <==>  (GDT == "0000000000000000")
(ADDR one of { 826654, 826659, 826684 })  <==>  (GS one of { "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(ADDR one of { 826654, 826659, 826684 })  <==>  (IDT == "00000000000003ff")
(ADDR one of { 826654, 826659, 826684 })  <==>  (II == CR0_0)
(ADDR one of { 826654, 826659, 826684 })  <==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(ADDR one of { 826654, 826659, 826684 })  ==>  (CCS == 16)
(ADDR one of { 826654, 826659, 826684 })  ==>  (EAX one of { -1, 24, 3641 })
(ADDR one of { 826654, 826659, 826684 })  ==>  (ECX one of { 0, 4352 })
(ADDR one of { 826654, 826659, 826684 })  ==>  (EFL_2 == 0)
(ADDR one of { 826654, 826659, 826684 })  ==>  (II == EFL_2)
ECX one of { -1, 0, 4352 }
EDX one of { -1, 2041, 65535 }
EFL one of { 3, 6, 530 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 16 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EBX >= ECX
II <= EFL_2
II <= EFL_4
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= CR0_0
ES > CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 <= CR0_0
EFL_4 != CR0_0
===========================================================================
..xchgb():::ENTER;condition="EFL_4==0"
II == EFL_4
II == EFL_9
A20 == CR0_0
ES == SS
ES == DS
ES == FS
ES == GS
ADDR one of { 133876284, 133936752 }
EAX one of { -1, 0, 133856663 }
EBX one of { -1, 0, 1005120 }
ECX one of { -1, 0 }
EDX == -1
EIP one of { 133876274, 133928697, 133936736 }
EFL one of { 3, 6 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCD one of { 7, 28268 }
===========================================================================
..xchgb():::ENTER;condition="not(EFL_4==0)"
II == EFL_2
II == CR0_0
A20 == EFL_4
A20 == EFL_9
ADDR one of { 826654, 826659, 826684 }
EAX one of { -1, 24, 3641 }
EBX one of { 7, 65535, 414056455 }
ECX one of { 0, 4352 }
EDX one of { 2041, 65535 }
EIP one of { 193, 215, 1274 }
EFL == 530
ES one of { "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 16
===========================================================================
..xchgb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EFL_4 == EFL_9
ECX one of { -1, 0, 4352 }
EDX one of { -1, 2041, 65535 }
EFL one of { 3, 6, 530 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 16 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
EBX >= ECX
II <= EFL_2
II <= EFL_4
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= CR0_0
ES > CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 <= CR0_0
EFL_4 != CR0_0
===========================================================================
..xchgb():::EXIT
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == EFL_9
EFL_4 == orig(EFL_4)
EFL_4 == orig(EFL_9)
CR0_0 == orig(CR0_0)
(ADDR one of { 133876286, 133936754 })  <==>  (A20 == CR0_0)
(ADDR one of { 133876286, 133936754 })  <==>  (CR0 == 17)
(ADDR one of { 133876286, 133936754 })  <==>  (CR0_0 == 1)
(ADDR one of { 133876286, 133936754 })  <==>  (CS == "000800000000ffffffff00cf9b00")
(ADDR one of { 133876286, 133936754 })  <==>  (DS == "001000000000ffffffff00cf9300")
(ADDR one of { 133876286, 133936754 })  <==>  (EBX == ECX)
(ADDR one of { 133876286, 133936754 })  <==>  (EBX one of { -1, 0 })
(ADDR one of { 133876286, 133936754 })  <==>  (EDX == -1)
(ADDR one of { 133876286, 133936754 })  <==>  (EFL one of { 3, 6 })
(ADDR one of { 133876286, 133936754 })  <==>  (EFL_4 == 0)
(ADDR one of { 133876286, 133936754 })  <==>  (EIP one of { 133876274, 133928697, 133936736 })
(ADDR one of { 133876286, 133936754 })  <==>  (ES == "001000000000ffffffff00cf9300")
(ADDR one of { 133876286, 133936754 })  <==>  (ES == DS)
(ADDR one of { 133876286, 133936754 })  <==>  (ES == GS)
(ADDR one of { 133876286, 133936754 })  <==>  (ES == SS)
(ADDR one of { 133876286, 133936754 })  <==>  (GDT == "000f5e8000000037")
(ADDR one of { 133876286, 133936754 })  <==>  (GS == "001000000000ffffffff00cf9300")
(ADDR one of { 133876286, 133936754 })  <==>  (IDT == "000f5ebe00000000")
(ADDR one of { 133876286, 133936754 })  <==>  (II == EFL_4)
(ADDR one of { 133876286, 133936754 })  <==>  (SS == "001000000000ffffffff00cf9300")
(ADDR one of { 133876286, 133936754 })  <==>  (orig(ADDR) one of { 133876284, 133936752 })
(ADDR one of { 133876286, 133936754 })  <==>  (orig(EBX) one of { -1, 0, 1005120 })
(ADDR one of { 133876286, 133936754 })  ==>  (CCD one of { 7, 28268 })
(ADDR one of { 133876286, 133936754 })  ==>  (CCS one of { 1, 16 })
(ADDR one of { 133876286, 133936754 })  ==>  (EAX one of { -1, 0, 133856663 })
(ADDR one of { 133876286, 133936754 })  ==>  (ECX one of { -1, 0 })
(ADDR one of { 133876286, 133936754 })  ==>  (EFL_2 one of { 0, 1 })
(ADDR one of { 826656, 826661, 826686 })  <==>  (A20 == EFL_4)
(ADDR one of { 826656, 826661, 826686 })  <==>  (CR0 == 16)
(ADDR one of { 826656, 826661, 826686 })  <==>  (CR0_0 == 0)
(ADDR one of { 826656, 826661, 826686 })  <==>  (CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" })
(ADDR one of { 826656, 826661, 826686 })  <==>  (DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" })
(ADDR one of { 826656, 826661, 826686 })  <==>  (EBX one of { 7, 65535, 414056455 })
(ADDR one of { 826656, 826661, 826686 })  <==>  (EDX one of { 2041, 65535 })
(ADDR one of { 826656, 826661, 826686 })  <==>  (EFL == 530)
(ADDR one of { 826656, 826661, 826686 })  <==>  (EFL_4 == 1)
(ADDR one of { 826656, 826661, 826686 })  <==>  (EIP one of { 193, 215, 1274 })
(ADDR one of { 826656, 826661, 826686 })  <==>  (ES one of { "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" })
(ADDR one of { 826656, 826661, 826686 })  <==>  (GDT == "0000000000000000")
(ADDR one of { 826656, 826661, 826686 })  <==>  (GS one of { "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" })
(ADDR one of { 826656, 826661, 826686 })  <==>  (IDT == "00000000000003ff")
(ADDR one of { 826656, 826661, 826686 })  <==>  (II == CR0_0)
(ADDR one of { 826656, 826661, 826686 })  <==>  (SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" })
(ADDR one of { 826656, 826661, 826686 })  <==>  (orig(ADDR) one of { 826654, 826659, 826684 })
(ADDR one of { 826656, 826661, 826686 })  <==>  (orig(EBX) one of { 7, 65535, 414056455 })
(ADDR one of { 826656, 826661, 826686 })  ==>  (CCS == 16)
(ADDR one of { 826656, 826661, 826686 })  ==>  (EAX one of { -1, 24, 3641 })
(ADDR one of { 826656, 826661, 826686 })  ==>  (EBX == orig(EBX))
(ADDR one of { 826656, 826661, 826686 })  ==>  (ECX one of { 0, 4352 })
(ADDR one of { 826656, 826661, 826686 })  ==>  (EFL_2 == 0)
(ADDR one of { 826656, 826661, 826686 })  ==>  (II == EFL_2)
ECX one of { -1, 0, 4352 }
EDX one of { -1, 2041, 65535 }
EFL one of { 3, 6, 530 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 16 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 2 == 0
EBX >= ECX
EBX <= orig(EBX)
ECX <= orig(EBX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= CR0_0
ES > CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 <= CR0_0
EFL_4 != CR0_0
===========================================================================
..xchgb():::EXIT;condition="EFL_4==0"
EBX == ECX
EBX == orig(ECX)
II == EFL_4
II == EFL_9
II == orig(EFL_4)
II == orig(EFL_9)
A20 == CR0_0
A20 == orig(CR0_0)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
ADDR one of { 133876286, 133936754 }
EAX one of { -1, 0, 133856663 }
EBX one of { -1, 0 }
EDX == -1
EIP one of { 133876274, 133928697, 133936736 }
EFL one of { 3, 6 }
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9b00"
GDT == "000f5e8000000037"
IDT == "000f5ebe00000000"
CR0 == 17
CCD one of { 7, 28268 }
===========================================================================
..xchgb():::EXIT;condition="not(EFL_4==0)"
EBX == orig(EBX)
II == EFL_2
II == CR0_0
II == orig(EFL_2)
II == orig(CR0_0)
A20 == EFL_4
A20 == EFL_9
A20 == orig(EFL_4)
A20 == orig(EFL_9)
ADDR one of { 826656, 826661, 826686 }
EAX one of { -1, 24, 3641 }
EBX one of { 7, 65535, 414056455 }
ECX one of { 0, 4352 }
EDX one of { 2041, 65535 }
EIP one of { 193, 215, 1274 }
EFL == 530
ES one of { "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300" }
DS one of { "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS == 16
===========================================================================
..xchgb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == EFL_9
EFL_4 == orig(EFL_4)
EFL_4 == orig(EFL_9)
CR0_0 == orig(CR0_0)
ECX one of { -1, 0, 4352 }
EDX one of { -1, 2041, 65535 }
EFL one of { 3, 6, 530 }
CPL == 0
II == 0
A20 == 1
ES one of { "001000000000ffffffff00cf9300", "f000000f0000ffffffff008f9300", "f5a3000f5a30ffffffff00809300" }
CS one of { "000800000000ffffffff00cf9b00", "c980000c9800ffffffff00809b00", "c980000c9800ffffffff008f9b00" }
SS one of { "000000000000ffffffff00809300", "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
DS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "c980000c9800ffffffff008f9300" }
GS one of { "001000000000ffffffff00cf9300", "c980000c9800ffffffff00809300", "ffff000ffff0ffffffff008f9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 1, 16 }
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR != EIP
ADDR - orig(ADDR) - 2 == 0
EBX >= ECX
EBX <= orig(EBX)
ECX <= orig(EBX)
EIP != orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= CR0_0
A20 >= EFL_2
A20 >= EFL_4
A20 >= CR0_0
ES > CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS <= GS
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
GDT < IDT
EFL_2 <= CR0_0
EFL_4 != CR0_0
===========================================================================
..xchgl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EBX == 1090688
ECX one of { 1091468, 1091560, 1091600 }
EDX one of { -1, 32 }
EIP one of { 34089, 34585, 34603 }
EFL one of { 2, 3 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1 }
CC0 == 0
EFER == 0
===========================================================================
..xchgl():::ENTER;condition="EFL_4==0"
===========================================================================
..xchgl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
ES == SS
ES == DS
ES == FS
ES == GS
EBX == 1090688
ECX one of { 1091468, 1091560, 1091600 }
EDX one of { -1, 32 }
EIP one of { 34089, 34585, 34603 }
EFL one of { 2, 3 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1 }
CC0 == 0
EFER == 0
===========================================================================
..xchgl():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EBX == 1090688
ECX one of { 1091468, 1091560, 1091600 }
EDX one of { -1, 32 }
EIP one of { 34089, 34585, 34603 }
EFL one of { 2, 3 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1 }
CC0 == 0
EFER == 0
ADDR - orig(ADDR) - 3 == 0
===========================================================================
..xchgl():::EXIT;condition="EFL_4==0"
===========================================================================
..xchgl():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_2
II == EFL_4
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_2)
II == orig(EFL_4)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == CR0_0
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(CR0_0)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == SS
ES == DS
ES == FS
ES == GS
ES == orig(ES)
ES == orig(SS)
ES == orig(DS)
ES == orig(FS)
ES == orig(GS)
CS == orig(CS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EBX == 1090688
ECX one of { 1091468, 1091560, 1091600 }
EDX one of { -1, 32 }
EIP one of { 34089, 34585, 34603 }
EFL one of { 2, 3 }
CPL == 0
II == 0
A20 == 1
ES == "001000000000ffffffff00cf9300"
CS == "000800000000ffffffff00cf9a00"
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT == "0000834400000027"
IDT == "00000000000003ff"
CR0 == 17
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS one of { 0, 1 }
CC0 == 0
EFER == 0
ADDR - orig(ADDR) - 3 == 0
===========================================================================
..xorb():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
(EAX == 50332418)  <==>  (A20 == EFL_4)
(EAX == 50332418)  <==>  (CCD == 4294967294L)
(EAX == 50332418)  <==>  (EDX == 964)
(EAX == 50332418)  <==>  (EFL == 147)
(EAX == 50332418)  <==>  (EFL_4 == 1)
(EAX == 50332418)  <==>  (ES == "c000000c0000ffffffff008f9300")
(EAX == 50332418)  ==>  (ADDR == 798720)
(EAX == 50332418)  ==>  (CCS == 5)
(EAX == 50332418)  ==>  (CR0 == 16)
(EAX == 50332418)  ==>  (CR0_0 == 0)
(EAX == 50332418)  ==>  (CS == "c000000c0000ffffffff008f9b00")
(EAX == 50332418)  ==>  (EBX == -1)
(EAX == 50332418)  ==>  (ECX == 3)
(EAX == 50332418)  ==>  (EFL_2 == 0)
(EAX == 50332418)  ==>  (EIP == 12260)
(EAX == 50332418)  ==>  (GDT == "0000000000000000")
(EAX == 50332418)  ==>  (II == CR0_0)
(EAX == 50332418)  ==>  (II == EFL_2)
(EAX == 50332418)  ==>  (SS == "000000000000ffffffff008f9300")
(EAX one of { -1, 8388852 })  <==>  (CCD one of { 1, 26022, 4294967041L })
(EAX one of { -1, 8388852 })  <==>  (EDX one of { -1, 1, 500 })
(EAX one of { -1, 8388852 })  <==>  (EFL one of { 2, 6, 131 })
(EAX one of { -1, 8388852 })  <==>  (EFL_4 == 0)
(EAX one of { -1, 8388852 })  <==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "a000000a0000ffffffff008f9300" })
(EAX one of { -1, 8388852 })  <==>  (II == EFL_4)
(EAX one of { -1, 8388852 })  ==>  (CR0 one of { 16, 17 })
(EAX one of { -1, 8388852 })  ==>  (CR0_0 one of { 0, 1 })
(EAX one of { -1, 8388852 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00" })
(EAX one of { -1, 8388852 })  ==>  (EFL_2 one of { 0, 1 })
(EAX one of { -1, 8388852 })  ==>  (GDT one of { "0000000000000000", "0000834400000027" })
(EAX one of { -1, 8388852 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX one of { -1, 8388852, 50332418 }
EBX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 1
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..xorb():::ENTER;condition="EFL_4==0"
II == EFL_4
EAX one of { -1, 8388852 }
EDX one of { -1, 1, 500 }
EFL one of { 2, 6, 131 }
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "a000000a0000ffffffff008f9300" }
CCD one of { 1, 26022, 4294967041L }
===========================================================================
..xorb():::ENTER;condition="not(EFL_4==0)"
II == EFL_2
II == CR0_0
A20 == EFL_4
ADDR == 798720
EAX == 50332418
EBX == -1
ECX == 3
EDX == 964
EIP == 12260
EFL == 147
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
CR0 == 16
CCS == 5
CCD == 4294967294L
===========================================================================
..xorb():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == DS
SS == FS
SS == GS
EAX one of { -1, 8388852, 50332418 }
EDX >= -1
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 1
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
===========================================================================
..xorb():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
CR0_0 == orig(CR0_0)
(EAX == 50332418)  <==>  (A20 == EFL_4)
(EAX == 50332418)  <==>  (CCD == 4294967294L)
(EAX == 50332418)  <==>  (EBX == EDX)
(EAX == 50332418)  <==>  (EFL == 147)
(EAX == 50332418)  <==>  (EFL_4 == 1)
(EAX == 50332418)  <==>  (ES == "c000000c0000ffffffff008f9300")
(EAX == 50332418)  <==>  (orig(EDX) == 964)
(EAX == 50332418)  ==>  (ADDR == 798722)
(EAX == 50332418)  ==>  (CCS == 5)
(EAX == 50332418)  ==>  (CR0 == 16)
(EAX == 50332418)  ==>  (CR0_0 == 0)
(EAX == 50332418)  ==>  (CS == "c000000c0000ffffffff008f9b00")
(EAX == 50332418)  ==>  (EBX == -1)
(EAX == 50332418)  ==>  (ECX == 3)
(EAX == 50332418)  ==>  (ECX == orig(ECX))
(EAX == 50332418)  ==>  (EDX == -1)
(EAX == 50332418)  ==>  (EFL_2 == 0)
(EAX == 50332418)  ==>  (EIP == 12260)
(EAX == 50332418)  ==>  (GDT == "0000000000000000")
(EAX == 50332418)  ==>  (II == CR0_0)
(EAX == 50332418)  ==>  (II == EFL_2)
(EAX == 50332418)  ==>  (SS == "000000000000ffffffff008f9300")
(EAX == 50332418)  ==>  (orig(ADDR) == 798720)
(EAX == 50332418)  ==>  (orig(ECX) == 3)
(EAX one of { -1, 8388852 })  <==>  (CCD one of { 1, 26022, 4294967041L })
(EAX one of { -1, 8388852 })  <==>  (EDX == orig(EDX))
(EAX one of { -1, 8388852 })  <==>  (EFL one of { 2, 6, 131 })
(EAX one of { -1, 8388852 })  <==>  (EFL_4 == 0)
(EAX one of { -1, 8388852 })  <==>  (ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "a000000a0000ffffffff008f9300" })
(EAX one of { -1, 8388852 })  <==>  (II == EFL_4)
(EAX one of { -1, 8388852 })  <==>  (orig(EDX) one of { -1, 1, 500 })
(EAX one of { -1, 8388852 })  ==>  (ADDR - orig(ADDR) - 2 == 0)
(EAX one of { -1, 8388852 })  ==>  (CR0 one of { 16, 17 })
(EAX one of { -1, 8388852 })  ==>  (CR0_0 one of { 0, 1 })
(EAX one of { -1, 8388852 })  ==>  (CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00" })
(EAX one of { -1, 8388852 })  ==>  (EDX one of { -1, 1, 500 })
(EAX one of { -1, 8388852 })  ==>  (EFL_2 one of { 0, 1 })
(EAX one of { -1, 8388852 })  ==>  (GDT one of { "0000000000000000", "0000834400000027" })
(EAX one of { -1, 8388852 })  ==>  (SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" })
EAX one of { -1, 8388852, 50332418 }
EBX >= -1
EDX one of { -1, 1, 500 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 1
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR - orig(ADDR) - 2 == 0
orig(EDX) % EDX == 0
===========================================================================
..xorb():::EXIT;condition="EFL_4==0"
EDX == orig(EDX)
II == EFL_4
II == orig(EFL_4)
EAX one of { -1, 8388852 }
EFL one of { 2, 6, 131 }
ES one of { "001000000000ffffffff00cf9300", "004000000400ffffffff008f9300", "a000000a0000ffffffff008f9300" }
CCD one of { 1, 26022, 4294967041L }
===========================================================================
..xorb():::EXIT;condition="not(EFL_4==0)"
EBX == EDX
ECX == orig(ECX)
II == EFL_2
II == CR0_0
II == orig(EFL_2)
II == orig(CR0_0)
A20 == EFL_4
A20 == orig(EFL_4)
ADDR == 798722
EAX == 50332418
EBX == -1
ECX == 3
EIP == 12260
EFL == 147
ES == "c000000c0000ffffffff008f9300"
CS == "c000000c0000ffffffff008f9b00"
SS == "000000000000ffffffff008f9300"
GDT == "0000000000000000"
CR0 == 16
CCS == 5
CCD == 4294967294L
===========================================================================
..xorb():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_6
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_6)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == DS
SS == FS
SS == GS
SS == orig(SS)
SS == orig(DS)
SS == orig(FS)
SS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
CR0_0 == orig(CR0_0)
EAX one of { -1, 8388852, 50332418 }
EDX one of { -1, 1, 500 }
EFL >= 2
CPL == 0
II == 0
A20 == 1
CS one of { "000800000000ffffffff00cf9a00", "c000000c0000ffffffff008f9b00" }
SS one of { "000000000000ffffffff008f9300", "001000000000ffffffff00cf9300" }
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027" }
IDT == "00000000000003ff"
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCD >= 1
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
CR0_0 one of { 0, 1 }
ADDR - orig(ADDR) - 2 == 0
orig(EDX) % EDX == 0
===========================================================================
..xorl():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_11 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_6)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_9 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (HLT < D_SMM)
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II <= EFL_6)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS == DS)
(EFL_4 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..xorl():::ENTER;condition="EFL_4==0"
HLT == EFL_4
===========================================================================
..xorl():::ENTER;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_4
A20 == D_SMM
SS == DS
FS == GS
II == 0
II <= EFL_6
EFL_6 <= CR0_0
===========================================================================
..xorl():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
II <= A20
II >= HLT
II <= EFL_2
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..xorl():::EXIT
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_9)
(EFL_4 == 0)  <==>  (HLT == EFL_4)
(EFL_4 == 0)  <==>  (II >= EFL_4)
(EFL_4 == 0)  <==>  (SMM >= EFL_4)
(EFL_4 == 0)  ==>  (D_SMM one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_4 <= CR0_0)
(EFL_4 == 0)  ==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (II one of { 0, 1 })
(EFL_4 == 0)  ==>  (SMM one of { 0, 1 })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_11)
(EFL_4 == 1)  <==>  (EFL_4 > EFL_9)
(EFL_4 == 1)  <==>  (HLT < EFL_4)
(EFL_4 == 1)  <==>  (II < EFL_4)
(EFL_4 == 1)  <==>  (SMM < EFL_4)
(EFL_4 == 1)  ==>  (A20 == D_SMM)
(EFL_4 == 1)  ==>  (A20 > EFL_11)
(EFL_4 == 1)  ==>  (A20 > EFL_9)
(EFL_4 == 1)  ==>  (A20 > SMM)
(EFL_4 == 1)  ==>  (CR0_0 <= D_SMM)
(EFL_4 == 1)  ==>  (D_SMM == 1)
(EFL_4 == 1)  ==>  (EFL_11 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_11 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_2 <= EFL_4)
(EFL_4 == 1)  ==>  (EFL_2 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_4 >= CR0_0)
(EFL_4 == 1)  ==>  (EFL_4 >= EFL_6)
(EFL_4 == 1)  ==>  (EFL_6 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_6 >= EFL_11)
(EFL_4 == 1)  ==>  (EFL_6 >= EFL_9)
(EFL_4 == 1)  ==>  (EFL_9 < D_SMM)
(EFL_4 == 1)  ==>  (EFL_9 <= CR0_0)
(EFL_4 == 1)  ==>  (EFL_9 == 0)
(EFL_4 == 1)  ==>  (ES >= GS)
(EFL_4 == 1)  ==>  (FS == GS)
(EFL_4 == 1)  ==>  (HLT < D_SMM)
(EFL_4 == 1)  ==>  (II < A20)
(EFL_4 == 1)  ==>  (II < D_SMM)
(EFL_4 == 1)  ==>  (II <= EFL_6)
(EFL_4 == 1)  ==>  (II == 0)
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_9)
(EFL_4 == 1)  ==>  (II == HLT)
(EFL_4 == 1)  ==>  (II == SMM)
(EFL_4 == 1)  ==>  (SMM < D_SMM)
(EFL_4 == 1)  ==>  (SMM == 0)
(EFL_4 == 1)  ==>  (SS == DS)
(EFL_4 == 1)  ==>  (SS >= GS)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..xorl():::EXIT;condition="EFL_4==0"
HLT == EFL_4
HLT == orig(EFL_4)
===========================================================================
..xorl():::EXIT;condition="not(EFL_4==0)"
II == SMM
II == HLT
II == EFL_8
II == EFL_9
II == EFL_11
II == EFL_13
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_9)
II == orig(EFL_11)
II == orig(EFL_13)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_4
A20 == D_SMM
A20 == orig(EFL_4)
A20 == orig(D_SMM)
SS == DS
SS == orig(DS)
FS == GS
FS == orig(GS)
II == 0
II <= EFL_6
EFL_6 <= CR0_0
===========================================================================
..xorl():::EXIT;condition="not(D_EFL_4==0)"
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == orig(II)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
SMM == orig(SMM)
HLT == EFL_8
HLT == EFL_13
HLT == CR0_1
HLT == CR0_2
HLT == CR0_3
HLT == CR0_5
HLT == CR0_7
HLT == CR0_18
HLT == CR0_20
HLT == CR4_6
HLT == CR4_8
HLT == CR4_9
HLT == CR4_11
HLT == CR4_12
HLT == orig(HLT)
HLT == orig(EFL_8)
HLT == orig(EFL_13)
HLT == orig(CR0_1)
HLT == orig(CR0_2)
HLT == orig(CR0_3)
HLT == orig(CR0_5)
HLT == orig(CR0_7)
HLT == orig(CR0_18)
HLT == orig(CR0_20)
HLT == orig(CR4_6)
HLT == orig(CR4_8)
HLT == orig(CR4_9)
HLT == orig(CR4_11)
HLT == orig(CR4_12)
ES == orig(ES)
CS == orig(CS)
SS == orig(SS)
DS == orig(DS)
FS == orig(FS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
CR0_0 == orig(CR0_0)
D_SMM == orig(D_SMM)
EAX >= -1
EBX >= -1
ECX >= -1
EDX >= -1
EFL >= 2
CPL == 0
II one of { 0, 1 }
A20 == 1
SMM one of { 0, 1 }
HLT == 0
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "0000834400000027", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000f5ebe00000000" }
CR0 one of { 16, 17 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
CR0_0 one of { 0, 1 }
D_SMM one of { 0, 1 }
ADDR != EIP
ADDR > orig(ADDR)
EAX <= orig(EAX)
EBX <= orig(EBX)
ECX <= orig(ECX)
EDX <= orig(EDX)
EIP != orig(ADDR)
II <= A20
II >= HLT
II <= EFL_2
II <= CR0_0
II <= D_SMM
A20 >= SMM
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
A20 >= CR0_0
A20 >= D_SMM
SMM >= HLT
SMM <= EFL_2
SMM <= EFL_6
SMM <= CR0_0
SMM <= D_SMM
HLT <= EFL_2
HLT <= EFL_4
HLT <= EFL_6
HLT <= EFL_9
HLT <= EFL_11
HLT <= CR0_0
HLT <= D_SMM
ES != CS
ES >= FS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != FS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS >= FS
SS > LDT
SS > TR
DS >= FS
DS >= GS
DS > LDT
DS > TR
FS > LDT
FS > TR
GS > LDT
GS > TR
LDT < TR
GDT != IDT
EFL_2 >= EFL_6
EFL_2 >= EFL_11
EFL_2 <= D_SMM
EFL_4 <= D_SMM
EFL_6 <= D_SMM
EFL_9 <= D_SMM
EFL_11 <= D_SMM
===========================================================================
..xorw():::ENTER
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 1610612752 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (A20 == EFL_9)
(EFL_4 == 1)  ==>  (CCS one of { 0, 16, 148 })
(EFL_4 == 1)  ==>  (CR0 == 16)
(EFL_4 == 1)  ==>  (CS == "c980000c9800ffffffff00809b00")
(EFL_4 == 1)  ==>  (DS == "c980000c9800ffffffff00809300")
(EFL_4 == 1)  ==>  (DS == GS)
(EFL_4 == 1)  ==>  (EAX one of { 384, 51584, 133107248 })
(EFL_4 == 1)  ==>  (EBX one of { 1, 65282, 414056455 })
(EFL_4 == 1)  ==>  (EDX one of { 0, 2031 })
(EFL_4 == 1)  ==>  (EFL one of { 530, 662 })
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 1)
(EFL_4 == 1)  ==>  (ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" })
(EFL_4 == 1)  ==>  (GDT == "0000000000000000")
(EFL_4 == 1)  ==>  (GS == "c980000c9800ffffffff00809300")
(EFL_4 == 1)  ==>  (IDT == "00000000000003ff")
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS == "000000000000ffffffff00809300")
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= EFL_9
EFL_4 <= EFL_9
EFL_6 <= EFL_9
EFL_9 >= EFL_11
===========================================================================
..xorw():::ENTER;condition="EFL_4==0"
II == EFL_4
===========================================================================
..xorw():::ENTER;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_11
A20 == EFL_4
A20 == EFL_9
DS == GS
EAX one of { 384, 51584, 133107248 }
EBX one of { 1, 65282, 414056455 }
EDX one of { 0, 2031 }
EFL one of { 530, 662 }
ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 0, 16, 148 }
===========================================================================
..xorw():::ENTER;condition="not(D_EFL_4==0)"
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
SS == FS
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
ADDR > EIP
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= EFL_9
EFL_4 <= EFL_9
EFL_6 <= EFL_9
EFL_9 >= EFL_11
===========================================================================
..xorw():::EXIT
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
(EFL_4 == 0)  <==>  (A20 > EFL_4)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_11)
(EFL_4 == 0)  <==>  (EFL_4 <= EFL_6)
(EFL_4 == 0)  <==>  (II == EFL_4)
(EFL_4 == 0)  ==>  (CR0 one of { 16, 1610612752 })
(EFL_4 == 0)  ==>  (EFL >= 2)
(EFL_4 == 0)  ==>  (EFL_11 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_2 >= EFL_4)
(EFL_4 == 0)  ==>  (EFL_6 one of { 0, 1 })
(EFL_4 == 0)  ==>  (EFL_9 one of { 0, 1 })
(EFL_4 == 0)  ==>  (GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" })
(EFL_4 == 0)  ==>  (IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" })
(EFL_4 == 1)  <==>  (A20 == EFL_4)
(EFL_4 == 1)  ==>  (A20 == EFL_9)
(EFL_4 == 1)  ==>  (CCS one of { 0, 16, 148 })
(EFL_4 == 1)  ==>  (CR0 == 16)
(EFL_4 == 1)  ==>  (CS == "c980000c9800ffffffff00809b00")
(EFL_4 == 1)  ==>  (DS == "c980000c9800ffffffff00809300")
(EFL_4 == 1)  ==>  (DS == GS)
(EFL_4 == 1)  ==>  (EAX one of { 384, 51584, 133107248 })
(EFL_4 == 1)  ==>  (EBX one of { 1, 65282, 414056455 })
(EFL_4 == 1)  ==>  (EDX one of { 0, 2031 })
(EFL_4 == 1)  ==>  (EFL one of { 530, 662 })
(EFL_4 == 1)  ==>  (EFL_11 == 0)
(EFL_4 == 1)  ==>  (EFL_6 == 0)
(EFL_4 == 1)  ==>  (EFL_9 == 1)
(EFL_4 == 1)  ==>  (ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" })
(EFL_4 == 1)  ==>  (GDT == "0000000000000000")
(EFL_4 == 1)  ==>  (GS == "c980000c9800ffffffff00809300")
(EFL_4 == 1)  ==>  (IDT == "00000000000003ff")
(EFL_4 == 1)  ==>  (II == EFL_11)
(EFL_4 == 1)  ==>  (II == EFL_6)
(EFL_4 == 1)  ==>  (SS == "000000000000ffffffff00809300")
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
ADDR > EIP
ADDR - orig(ADDR) - 2 == 0
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= EFL_9
EFL_4 <= EFL_9
EFL_6 <= EFL_9
EFL_9 >= EFL_11
===========================================================================
..xorw():::EXIT;condition="EFL_4==0"
II == EFL_4
II == orig(EFL_4)
===========================================================================
..xorw():::EXIT;condition="not(EFL_4==0)"
II == EFL_6
II == EFL_11
II == orig(EFL_6)
II == orig(EFL_11)
A20 == EFL_4
A20 == EFL_9
A20 == orig(EFL_4)
A20 == orig(EFL_9)
DS == GS
DS == orig(GS)
EAX one of { 384, 51584, 133107248 }
EBX one of { 1, 65282, 414056455 }
EDX one of { 0, 2031 }
EFL one of { 530, 662 }
ES one of { "c980000c9800ffffffff00809300", "f5a3000f5a30ffffffff00809300" }
CS == "c980000c9800ffffffff00809b00"
SS == "000000000000ffffffff00809300"
DS == "c980000c9800ffffffff00809300"
GDT == "0000000000000000"
IDT == "00000000000003ff"
CR0 == 16
CCS one of { 0, 16, 148 }
===========================================================================
..xorw():::EXIT;condition="not(D_EFL_4==0)"
EAX == orig(EAX)
EBX == orig(EBX)
ECX == orig(ECX)
EDX == orig(EDX)
EIP == orig(EIP)
EFL == orig(EFL)
CPL == ES_DPL
CPL == CS_DPL
CPL == SS_DPL
CPL == DS_DPL
CPL == FS_DPL
CPL == GS_DPL
CPL == LDT_DPL
CPL == TR_DPL
CPL == orig(CPL)
CPL == orig(ES_DPL)
CPL == orig(CS_DPL)
CPL == orig(SS_DPL)
CPL == orig(DS_DPL)
CPL == orig(FS_DPL)
CPL == orig(GS_DPL)
CPL == orig(LDT_DPL)
CPL == orig(TR_DPL)
II == SMM
II == HLT
II == EFL_8
II == EFL_13
II == CR0_0
II == CR0_1
II == CR0_2
II == CR0_3
II == CR0_5
II == CR0_7
II == CR0_18
II == CR0_20
II == CR4_6
II == CR4_8
II == CR4_9
II == CR4_11
II == CR4_12
II == orig(II)
II == orig(SMM)
II == orig(HLT)
II == orig(EFL_8)
II == orig(EFL_13)
II == orig(CR0_0)
II == orig(CR0_1)
II == orig(CR0_2)
II == orig(CR0_3)
II == orig(CR0_5)
II == orig(CR0_7)
II == orig(CR0_18)
II == orig(CR0_20)
II == orig(CR4_6)
II == orig(CR4_8)
II == orig(CR4_9)
II == orig(CR4_11)
II == orig(CR4_12)
A20 == EFL_1
A20 == D_EFL_1
A20 == D_EFL_2
A20 == D_EFL_4
A20 == D_EFL_6
A20 == D_EFL_8
A20 == D_EFL_9
A20 == D_EFL_11
A20 == D_EFL_13
A20 == D_CR0_0
A20 == D_CR0_1
A20 == D_CR0_2
A20 == D_CR0_3
A20 == D_CR0_5
A20 == D_CR0_7
A20 == D_CR0_18
A20 == D_CR0_20
A20 == D_CR4_6
A20 == D_CR4_8
A20 == D_CR4_9
A20 == D_CR4_11
A20 == D_CR4_12
A20 == D_CPL
A20 == D_SMM
A20 == orig(A20)
A20 == orig(EFL_1)
A20 == orig(D_EFL_1)
A20 == orig(D_EFL_2)
A20 == orig(D_EFL_4)
A20 == orig(D_EFL_6)
A20 == orig(D_EFL_8)
A20 == orig(D_EFL_9)
A20 == orig(D_EFL_11)
A20 == orig(D_EFL_13)
A20 == orig(D_CR0_0)
A20 == orig(D_CR0_1)
A20 == orig(D_CR0_2)
A20 == orig(D_CR0_3)
A20 == orig(D_CR0_5)
A20 == orig(D_CR0_7)
A20 == orig(D_CR0_18)
A20 == orig(D_CR0_20)
A20 == orig(D_CR4_6)
A20 == orig(D_CR4_8)
A20 == orig(D_CR4_9)
A20 == orig(D_CR4_11)
A20 == orig(D_CR4_12)
A20 == orig(D_CPL)
A20 == orig(D_SMM)
ES == orig(ES)
CS == orig(CS)
SS == FS
SS == orig(SS)
SS == orig(FS)
DS == orig(DS)
GS == orig(GS)
LDT == orig(LDT)
TR == orig(TR)
GDT == orig(GDT)
IDT == orig(IDT)
CR0 == orig(CR0)
CR2 == orig(CR2)
CR3 == orig(CR3)
CR4 == orig(CR4)
DR0 == orig(DR0)
DR1 == orig(DR1)
DR2 == orig(DR2)
DR3 == orig(DR3)
DR6 == orig(DR6)
DR7 == orig(DR7)
CCS == orig(CCS)
CCD == orig(CCD)
CC0 == orig(CC0)
EFER == orig(EFER)
EFL_2 == orig(EFL_2)
EFL_4 == orig(EFL_4)
EFL_6 == orig(EFL_6)
EFL_9 == orig(EFL_9)
EFL_11 == orig(EFL_11)
EAX >= 0
EBX >= 0
ECX >= 0
EDX >= 0
EFL >= 2
CPL == 0
II == 0
A20 == 1
LDT == "0000000000000000ffff00008200"
TR == "0000000000000000ffff00008b00"
GDT one of { "0000000000000000", "000000000000ffff", "000f5e8000000037" }
IDT one of { "00000000000003ff", "000000000000ffff", "000f5ebe00000000" }
CR0 one of { 16, 1610612752 }
CR2 == 0
CR3 == 0
CR4 == 0
DR0 == 0
DR1 == 0
DR2 == 0
DR3 == 0
DR6 == 4294905840L
DR7 == 1024
CCS >= 0
CCD >= 0
CC0 == 0
EFER == 0
EFL_2 one of { 0, 1 }
EFL_4 one of { 0, 1 }
EFL_6 one of { 0, 1 }
EFL_9 one of { 0, 1 }
EFL_11 one of { 0, 1 }
ADDR > EIP
ADDR - orig(ADDR) - 2 == 0
EIP < orig(ADDR)
II <= EFL_2
II <= EFL_4
II <= EFL_6
II <= EFL_9
II <= EFL_11
A20 >= EFL_2
A20 >= EFL_4
A20 >= EFL_6
A20 >= EFL_9
A20 >= EFL_11
ES != CS
ES >= SS
ES >= DS
ES > LDT
ES > TR
CS != SS
CS != DS
CS != GS
CS > LDT
CS > TR
SS <= DS
SS <= GS
SS > LDT
SS > TR
DS > LDT
DS > TR
GS > LDT
GS > TR
LDT < TR
EFL_2 >= EFL_6
EFL_2 <= EFL_9
EFL_4 <= EFL_9
EFL_6 <= EFL_9
EFL_9 >= EFL_11
Exiting Daikon.
