// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Thu Oct 20 18:10:16 2022
// Host        : DESKTOP-SAB7C30 running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.sim/sim_1/impl/timing/xsim/circuit_tb_time_impl.v
// Design      : circuit
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module MemIN
   (DO,
    clk_IBUF_BUFG,
    Q);
  output [31:0]DO;
  input clk_IBUF_BUFG;
  input [8:0]Q;

  wire [31:0]DO;
  wire [8:0]Q;
  wire clk_IBUF_BUFG;
  wire NLW_MEM0_DataIN_CASCADEINA_UNCONNECTED;
  wire NLW_MEM0_DataIN_CASCADEINB_UNCONNECTED;
  wire NLW_MEM0_DataIN_CASCADEOUTA_UNCONNECTED;
  wire NLW_MEM0_DataIN_CASCADEOUTB_UNCONNECTED;
  wire NLW_MEM0_DataIN_DBITERR_UNCONNECTED;
  wire NLW_MEM0_DataIN_INJECTDBITERR_UNCONNECTED;
  wire NLW_MEM0_DataIN_INJECTSBITERR_UNCONNECTED;
  wire NLW_MEM0_DataIN_SBITERR_UNCONNECTED;
  wire [31:0]NLW_MEM0_DataIN_DOBDO_UNCONNECTED;
  wire [3:0]NLW_MEM0_DataIN_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_MEM0_DataIN_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_MEM0_DataIN_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_MEM0_DataIN_RDADDRECC_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAMB16_S36" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDR[0]:ADDRARDADDR[5] ADDR[1]:ADDRARDADDR[6] ADDR[2]:ADDRARDADDR[7] ADDR[3]:ADDRARDADDR[8] ADDR[4]:ADDRARDADDR[9] ADDR[5]:ADDRARDADDR[10] ADDR[6]:ADDRARDADDR[11] ADDR[7]:ADDRARDADDR[12] ADDR[8]:ADDRARDADDR[13] CLK:CLKARDCLK DI[0]:DIADI[0] DI[10]:DIADI[10] DI[11]:DIADI[11] DI[12]:DIADI[12] DI[13]:DIADI[13] DI[14]:DIADI[14] DI[15]:DIADI[15] DI[16]:DIADI[16] DI[17]:DIADI[17] DI[18]:DIADI[18] DI[19]:DIADI[19] DI[1]:DIADI[1] DI[20]:DIADI[20] DI[21]:DIADI[21] DI[22]:DIADI[22] DI[23]:DIADI[23] DI[24]:DIADI[24] DI[25]:DIADI[25] DI[26]:DIADI[26] DI[27]:DIADI[27] DI[28]:DIADI[28] DI[29]:DIADI[29] DI[2]:DIADI[2] DI[30]:DIADI[30] DI[31]:DIADI[31] DI[3]:DIADI[3] DI[4]:DIADI[4] DI[5]:DIADI[5] DI[6]:DIADI[6] DI[7]:DIADI[7] DI[8]:DIADI[8] DI[9]:DIADI[9] DIP[0]:DIPADIP[0] DIP[1]:DIPADIP[1] DIP[2]:DIPADIP[2] DIP[3]:DIPADIP[3] DO[0]:DOADO[0] DO[10]:DOADO[10] DO[11]:DOADO[11] DO[12]:DOADO[12] DO[13]:DOADO[13] DO[14]:DOADO[14] DO[15]:DOADO[15] DO[16]:DOADO[16] DO[17]:DOADO[17] DO[18]:DOADO[18] DO[19]:DOADO[19] DO[1]:DOADO[1] DO[20]:DOADO[20] DO[21]:DOADO[21] DO[22]:DOADO[22] DO[23]:DOADO[23] DO[24]:DOADO[24] DO[25]:DOADO[25] DO[26]:DOADO[26] DO[27]:DOADO[27] DO[28]:DOADO[28] DO[29]:DOADO[29] DO[2]:DOADO[2] DO[30]:DOADO[30] DO[31]:DOADO[31] DO[3]:DOADO[3] DO[4]:DOADO[4] DO[5]:DOADO[5] DO[6]:DOADO[6] DO[7]:DOADO[7] DO[8]:DOADO[8] DO[9]:DOADO[9] DOP[0]:DOPADOP[0] DOP[1]:DOPADOP[1] DOP[2]:DOPADOP[2] DOP[3]:DOPADOP[3] EN:ENARDEN SSR:RSTRAMARSTRAM WE:WEA[3],WEA[2],WEA[1],WEA[0] VCC:ADDRBWRADDR[15],ADDRARDADDR[15],ADDRBWRADDR[9],ADDRBWRADDR[8],ADDRBWRADDR[7],ADDRBWRADDR[6],ADDRBWRADDR[5],ADDRBWRADDR[4],ADDRBWRADDR[3],ADDRBWRADDR[2],ADDRBWRADDR[1],ADDRBWRADDR[13],ADDRBWRADDR[12],ADDRBWRADDR[11],ADDRBWRADDR[10],ADDRBWRADDR[0],ADDRARDADDR[4],ADDRARDADDR[3],ADDRARDADDR[2],ADDRARDADDR[1],ADDRARDADDR[0] GND:WEBWE[7],WEBWE[6],WEBWE[5],WEBWE[4],REGCEAREGCE,DIPBDIP[3],DIPBDIP[2],DIPBDIP[1],DIPBDIP[0],DIBDI[31],DIBDI[30],DIBDI[29],DIBDI[28],DIBDI[27],DIBDI[26],DIBDI[25],DIBDI[24],DIBDI[23],DIBDI[22],DIBDI[21],DIBDI[20],DIBDI[19],DIBDI[18],DIBDI[17],DIBDI[16],DIBDI[15],DIBDI[14],DIBDI[13],DIBDI[12],DIBDI[11],DIBDI[10],DIBDI[9],DIBDI[8],DIBDI[7],DIBDI[6],DIBDI[5],DIBDI[4],DIBDI[3],DIBDI[2],DIBDI[1],DIBDI[0],ADDRBWRADDR[14],ADDRARDADDR[14],WEBWE[3],WEBWE[2],WEBWE[1],WEBWE[0],REGCEB,RSTRAMB,ENBWREN,CLKB CLKB:CLKBWRCLK DOB[0]:DOBDO[0] DOB[10]:DOBDO[10] DOB[11]:DOBDO[11] DOB[12]:DOBDO[12] DOB[13]:DOBDO[13] DOB[14]:DOBDO[14] DOB[15]:DOBDO[15] DOB[16]:DOBDO[16] DOB[17]:DOBDO[17] DOB[18]:DOBDO[18] DOB[19]:DOBDO[19] DOB[1]:DOBDO[1] DOB[20]:DOBDO[20] DOB[21]:DOBDO[21] DOB[22]:DOBDO[22] DOB[23]:DOBDO[23] DOB[24]:DOBDO[24] DOB[25]:DOBDO[25] DOB[26]:DOBDO[26] DOB[27]:DOBDO[27] DOB[28]:DOBDO[28] DOB[29]:DOBDO[29] DOB[2]:DOBDO[2] DOB[30]:DOBDO[30] DOB[31]:DOBDO[31] DOB[3]:DOBDO[3] DOB[4]:DOBDO[4] DOB[5]:DOBDO[5] DOB[6]:DOBDO[6] DOB[7]:DOBDO[7] DOB[8]:DOBDO[8] DOB[9]:DOBDO[9] DOPB[0]:DOPBDOP[0] DOPB[1]:DOPBDOP[1] DOPB[2]:DOPBDOP[2] DOPB[3]:DOPBDOP[3]" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFF820040FF9AFF89FFDDFFD2003C00160068006400740069FFD7FFE9FFBA0A60),
    .INIT_01(256'h000000000000000000000000000000000000000000000000000000000008FF88),
    .INIT_02(256'h015BFE5EFE26010600D8FF6201E400CE01B6FF110156FED2FE71003A156FA397),
    .INIT_03(256'h00000000000000000000000000000000000000000000000000000000008B0130),
    .INIT_04(256'hFED4002CFF3BFF9FFE20FF9CFFF3007E0150FF13009F01F7018FFFD700E054D6),
    .INIT_05(256'h00000000000000000000000000000000000000000000000000000000FF8AFE30),
    .INIT_06(256'hFE0001FF01FFFE00FE00FE00FE0001FF01FFFE0001FF01FFFE00FE000000FFFF),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000001FF01FF),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    MEM0_DataIN
       (.ADDRARDADDR({1'b1,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(NLW_MEM0_DataIN_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_MEM0_DataIN_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_MEM0_DataIN_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_MEM0_DataIN_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_MEM0_DataIN_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DO),
        .DOBDO(NLW_MEM0_DataIN_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_MEM0_DataIN_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_MEM0_DataIN_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_MEM0_DataIN_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_MEM0_DataIN_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_MEM0_DataIN_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_MEM0_DataIN_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_MEM0_DataIN_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module MemOUT
   (DO,
    clk_IBUF_BUFG,
    we_OBUF,
    DI,
    Q);
  output [31:0]DO;
  input clk_IBUF_BUFG;
  input we_OBUF;
  input [24:0]DI;
  input [1:0]Q;

  wire [24:0]DI;
  wire [31:0]DO;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire we_OBUF;
  wire NLW_MEM_out_CASCADEINA_UNCONNECTED;
  wire NLW_MEM_out_CASCADEINB_UNCONNECTED;
  wire NLW_MEM_out_CASCADEOUTA_UNCONNECTED;
  wire NLW_MEM_out_CASCADEOUTB_UNCONNECTED;
  wire NLW_MEM_out_DBITERR_UNCONNECTED;
  wire NLW_MEM_out_INJECTDBITERR_UNCONNECTED;
  wire NLW_MEM_out_INJECTSBITERR_UNCONNECTED;
  wire NLW_MEM_out_SBITERR_UNCONNECTED;
  wire [31:0]NLW_MEM_out_DOBDO_UNCONNECTED;
  wire [3:0]NLW_MEM_out_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_MEM_out_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_MEM_out_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_MEM_out_RDADDRECC_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAMB16_S36" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDR[0]:ADDRARDADDR[5] ADDR[1]:ADDRARDADDR[6] ADDR[2]:ADDRARDADDR[7] ADDR[3]:ADDRARDADDR[8] ADDR[4]:ADDRARDADDR[9] ADDR[5]:ADDRARDADDR[10] ADDR[6]:ADDRARDADDR[11] ADDR[7]:ADDRARDADDR[12] ADDR[8]:ADDRARDADDR[13] CLK:CLKARDCLK DI[0]:DIADI[0] DI[10]:DIADI[10] DI[11]:DIADI[11] DI[12]:DIADI[12] DI[13]:DIADI[13] DI[14]:DIADI[14] DI[15]:DIADI[15] DI[16]:DIADI[16] DI[17]:DIADI[17] DI[18]:DIADI[18] DI[19]:DIADI[19] DI[1]:DIADI[1] DI[20]:DIADI[20] DI[21]:DIADI[21] DI[22]:DIADI[22] DI[23]:DIADI[23] DI[24]:DIADI[24] DI[25]:DIADI[25] DI[26]:DIADI[26] DI[27]:DIADI[27] DI[28]:DIADI[28] DI[29]:DIADI[29] DI[2]:DIADI[2] DI[30]:DIADI[30] DI[31]:DIADI[31] DI[3]:DIADI[3] DI[4]:DIADI[4] DI[5]:DIADI[5] DI[6]:DIADI[6] DI[7]:DIADI[7] DI[8]:DIADI[8] DI[9]:DIADI[9] DIP[0]:DIPADIP[0] DIP[1]:DIPADIP[1] DIP[2]:DIPADIP[2] DIP[3]:DIPADIP[3] DO[0]:DOADO[0] DO[10]:DOADO[10] DO[11]:DOADO[11] DO[12]:DOADO[12] DO[13]:DOADO[13] DO[14]:DOADO[14] DO[15]:DOADO[15] DO[16]:DOADO[16] DO[17]:DOADO[17] DO[18]:DOADO[18] DO[19]:DOADO[19] DO[1]:DOADO[1] DO[20]:DOADO[20] DO[21]:DOADO[21] DO[22]:DOADO[22] DO[23]:DOADO[23] DO[24]:DOADO[24] DO[25]:DOADO[25] DO[26]:DOADO[26] DO[27]:DOADO[27] DO[28]:DOADO[28] DO[29]:DOADO[29] DO[2]:DOADO[2] DO[30]:DOADO[30] DO[31]:DOADO[31] DO[3]:DOADO[3] DO[4]:DOADO[4] DO[5]:DOADO[5] DO[6]:DOADO[6] DO[7]:DOADO[7] DO[8]:DOADO[8] DO[9]:DOADO[9] DOP[0]:DOPADOP[0] DOP[1]:DOPADOP[1] DOP[2]:DOPADOP[2] DOP[3]:DOPADOP[3] EN:ENARDEN SSR:RSTRAMARSTRAM WE:WEA[3],WEA[2],WEA[1],WEA[0] VCC:ADDRBWRADDR[15],ADDRARDADDR[15],ADDRBWRADDR[9],ADDRBWRADDR[8],ADDRBWRADDR[7],ADDRBWRADDR[6],ADDRBWRADDR[5],ADDRBWRADDR[4],ADDRBWRADDR[3],ADDRBWRADDR[2],ADDRBWRADDR[1],ADDRBWRADDR[13],ADDRBWRADDR[12],ADDRBWRADDR[11],ADDRBWRADDR[10],ADDRBWRADDR[0],ADDRARDADDR[4],ADDRARDADDR[3],ADDRARDADDR[2],ADDRARDADDR[1],ADDRARDADDR[0] GND:WEBWE[7],WEBWE[6],WEBWE[5],WEBWE[4],REGCEAREGCE,DIPBDIP[3],DIPBDIP[2],DIPBDIP[1],DIPBDIP[0],DIBDI[31],DIBDI[30],DIBDI[29],DIBDI[28],DIBDI[27],DIBDI[26],DIBDI[25],DIBDI[24],DIBDI[23],DIBDI[22],DIBDI[21],DIBDI[20],DIBDI[19],DIBDI[18],DIBDI[17],DIBDI[16],DIBDI[15],DIBDI[14],DIBDI[13],DIBDI[12],DIBDI[11],DIBDI[10],DIBDI[9],DIBDI[8],DIBDI[7],DIBDI[6],DIBDI[5],DIBDI[4],DIBDI[3],DIBDI[2],DIBDI[1],DIBDI[0],ADDRBWRADDR[14],ADDRARDADDR[14],WEBWE[3],WEBWE[2],WEBWE[1],WEBWE[0],REGCEB,RSTRAMB,ENBWREN,CLKB CLKB:CLKBWRCLK DOB[0]:DOBDO[0] DOB[10]:DOBDO[10] DOB[11]:DOBDO[11] DOB[12]:DOBDO[12] DOB[13]:DOBDO[13] DOB[14]:DOBDO[14] DOB[15]:DOBDO[15] DOB[16]:DOBDO[16] DOB[17]:DOBDO[17] DOB[18]:DOBDO[18] DOB[19]:DOBDO[19] DOB[1]:DOBDO[1] DOB[20]:DOBDO[20] DOB[21]:DOBDO[21] DOB[22]:DOBDO[22] DOB[23]:DOBDO[23] DOB[24]:DOBDO[24] DOB[25]:DOBDO[25] DOB[26]:DOBDO[26] DOB[27]:DOBDO[27] DOB[28]:DOBDO[28] DOB[29]:DOBDO[29] DOB[2]:DOBDO[2] DOB[30]:DOBDO[30] DOB[31]:DOBDO[31] DOB[3]:DOBDO[3] DOB[4]:DOBDO[4] DOB[5]:DOBDO[5] DOB[6]:DOBDO[6] DOB[7]:DOBDO[7] DOB[8]:DOBDO[8] DOB[9]:DOBDO[9] DOPB[0]:DOPBDOP[0] DOPB[1]:DOPBDOP[1] DOPB[2]:DOPBDOP[2] DOPB[3]:DOPBDOP[3]" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    MEM_out
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(NLW_MEM_out_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_MEM_out_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_MEM_out_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_MEM_out_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_MEM_out_DBITERR_UNCONNECTED),
        .DIADI({DI[24],DI[24],DI[24],DI[24],DI[24],DI[24],DI[24],DI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DO),
        .DOBDO(NLW_MEM_out_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_MEM_out_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_MEM_out_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_MEM_out_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_MEM_out_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_MEM_out_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_MEM_out_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_MEM_out_SBITERR_UNCONNECTED),
        .WEA({we_OBUF,we_OBUF,we_OBUF,we_OBUF}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ECO_CHECKSUM = "5aa6c428" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module circuit
   (clk,
    rst,
    sel_set,
    done,
    dataOUT,
    addr_memIN,
    addr_memOut,
    we);
  input clk;
  input rst;
  input [1:0]sel_set;
  output done;
  output [31:0]dataOUT;
  output [4:0]addr_memIN;
  output [1:0]addr_memOut;
  output we;

  wire [15:0]A;
  wire [7:0]B;
  wire Bi;
  wire [15:0]Xi;
  wire Xi_0;
  wire [15:0]Xi__0;
  wire [15:0]Xr;
  wire [15:0]Xr__0;
  wire [4:0]addr_memIN;
  wire [4:0]addr_memIN_OBUF;
  wire [1:0]addr_memOut;
  wire [1:0]addr_memOut_OBUF;
  wire [0:0]alu1_in1;
  wire [26:0]alu2_in1;
  wire [0:0]alu_reg_1;
  wire [26:0]alu_reg_2;
  wire alu_reg_2_1;
  wire [8:5]cir_addr_memIN;
  wire [31:0]cir_dataout;
  wire [2:0]cir_oper;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [31:0]dataOUT;
  wire [31:0]dataOUT_OBUF;
  wire done;
  wire done_OBUF;
  wire [4:0]en_reg;
  wire inst_control_n_100;
  wire inst_control_n_101;
  wire inst_control_n_102;
  wire inst_control_n_103;
  wire inst_control_n_104;
  wire inst_control_n_105;
  wire inst_control_n_106;
  wire inst_control_n_107;
  wire inst_control_n_108;
  wire inst_control_n_109;
  wire inst_control_n_110;
  wire inst_control_n_111;
  wire inst_control_n_112;
  wire inst_control_n_113;
  wire inst_control_n_114;
  wire inst_control_n_115;
  wire inst_control_n_116;
  wire inst_control_n_117;
  wire inst_control_n_118;
  wire inst_control_n_119;
  wire inst_control_n_12;
  wire inst_control_n_120;
  wire inst_control_n_121;
  wire inst_control_n_122;
  wire inst_control_n_123;
  wire inst_control_n_17;
  wire inst_control_n_18;
  wire inst_control_n_19;
  wire inst_control_n_20;
  wire inst_control_n_21;
  wire inst_control_n_22;
  wire inst_control_n_23;
  wire inst_control_n_24;
  wire inst_control_n_25;
  wire inst_control_n_26;
  wire inst_control_n_27;
  wire inst_control_n_28;
  wire inst_control_n_29;
  wire inst_control_n_3;
  wire inst_control_n_30;
  wire inst_control_n_31;
  wire inst_control_n_32;
  wire inst_control_n_33;
  wire inst_control_n_34;
  wire inst_control_n_35;
  wire inst_control_n_36;
  wire inst_control_n_37;
  wire inst_control_n_38;
  wire inst_control_n_39;
  wire inst_control_n_40;
  wire inst_control_n_8;
  wire inst_control_n_93;
  wire inst_control_n_94;
  wire inst_control_n_95;
  wire inst_control_n_96;
  wire inst_control_n_97;
  wire inst_control_n_98;
  wire inst_control_n_99;
  wire inst_datapath_n_0;
  wire inst_datapath_n_1;
  wire inst_datapath_n_10;
  wire inst_datapath_n_11;
  wire inst_datapath_n_116;
  wire inst_datapath_n_117;
  wire inst_datapath_n_118;
  wire inst_datapath_n_119;
  wire inst_datapath_n_12;
  wire inst_datapath_n_120;
  wire inst_datapath_n_121;
  wire inst_datapath_n_122;
  wire inst_datapath_n_123;
  wire inst_datapath_n_124;
  wire inst_datapath_n_125;
  wire inst_datapath_n_126;
  wire inst_datapath_n_127;
  wire inst_datapath_n_128;
  wire inst_datapath_n_129;
  wire inst_datapath_n_13;
  wire inst_datapath_n_130;
  wire inst_datapath_n_131;
  wire inst_datapath_n_132;
  wire inst_datapath_n_133;
  wire inst_datapath_n_134;
  wire inst_datapath_n_135;
  wire inst_datapath_n_136;
  wire inst_datapath_n_137;
  wire inst_datapath_n_138;
  wire inst_datapath_n_139;
  wire inst_datapath_n_14;
  wire inst_datapath_n_140;
  wire inst_datapath_n_141;
  wire inst_datapath_n_142;
  wire inst_datapath_n_15;
  wire inst_datapath_n_16;
  wire inst_datapath_n_17;
  wire inst_datapath_n_18;
  wire inst_datapath_n_19;
  wire inst_datapath_n_2;
  wire inst_datapath_n_20;
  wire inst_datapath_n_21;
  wire inst_datapath_n_22;
  wire inst_datapath_n_23;
  wire inst_datapath_n_24;
  wire inst_datapath_n_25;
  wire inst_datapath_n_26;
  wire inst_datapath_n_27;
  wire inst_datapath_n_28;
  wire inst_datapath_n_29;
  wire inst_datapath_n_3;
  wire inst_datapath_n_30;
  wire inst_datapath_n_31;
  wire inst_datapath_n_32;
  wire inst_datapath_n_33;
  wire inst_datapath_n_34;
  wire inst_datapath_n_35;
  wire inst_datapath_n_36;
  wire inst_datapath_n_37;
  wire inst_datapath_n_38;
  wire inst_datapath_n_39;
  wire inst_datapath_n_4;
  wire inst_datapath_n_40;
  wire inst_datapath_n_41;
  wire inst_datapath_n_42;
  wire inst_datapath_n_43;
  wire inst_datapath_n_44;
  wire inst_datapath_n_45;
  wire inst_datapath_n_46;
  wire inst_datapath_n_5;
  wire inst_datapath_n_6;
  wire inst_datapath_n_7;
  wire inst_datapath_n_75;
  wire inst_datapath_n_76;
  wire inst_datapath_n_77;
  wire inst_datapath_n_78;
  wire inst_datapath_n_79;
  wire inst_datapath_n_8;
  wire inst_datapath_n_80;
  wire inst_datapath_n_81;
  wire inst_datapath_n_82;
  wire inst_datapath_n_83;
  wire inst_datapath_n_9;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire mult_reg_1;
  wire rst;
  wire rst_IBUF;
  wire [1:0]sel_set;
  wire [1:0]sel_set_IBUF;
  wire sw_out;
  wire we;
  wire we_OBUF;
  wire yti;

initial begin
 $sdf_annotate("circuit_tb_time_impl.sdf",,,,"tool_control");
end
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \addr_memIN_OBUF[0]_inst 
       (.I(lopt),
        .O(addr_memIN[0]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \addr_memIN_OBUF[1]_inst 
       (.I(lopt_1),
        .O(addr_memIN[1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \addr_memIN_OBUF[2]_inst 
       (.I(lopt_2),
        .O(addr_memIN[2]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \addr_memIN_OBUF[3]_inst 
       (.I(lopt_3),
        .O(addr_memIN[3]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \addr_memIN_OBUF[4]_inst 
       (.I(lopt_4),
        .O(addr_memIN[4]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \addr_memOut_OBUF[0]_inst 
       (.I(lopt_5),
        .O(addr_memOut[0]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF \addr_memOut_OBUF[1]_inst 
       (.I(lopt_6),
        .O(addr_memOut[1]));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  OBUF \dataOUT_OBUF[0]_inst 
       (.I(dataOUT_OBUF[0]),
        .O(dataOUT[0]));
  OBUF \dataOUT_OBUF[10]_inst 
       (.I(dataOUT_OBUF[10]),
        .O(dataOUT[10]));
  OBUF \dataOUT_OBUF[11]_inst 
       (.I(dataOUT_OBUF[11]),
        .O(dataOUT[11]));
  OBUF \dataOUT_OBUF[12]_inst 
       (.I(dataOUT_OBUF[12]),
        .O(dataOUT[12]));
  OBUF \dataOUT_OBUF[13]_inst 
       (.I(dataOUT_OBUF[13]),
        .O(dataOUT[13]));
  OBUF \dataOUT_OBUF[14]_inst 
       (.I(dataOUT_OBUF[14]),
        .O(dataOUT[14]));
  OBUF \dataOUT_OBUF[15]_inst 
       (.I(dataOUT_OBUF[15]),
        .O(dataOUT[15]));
  OBUF \dataOUT_OBUF[16]_inst 
       (.I(dataOUT_OBUF[16]),
        .O(dataOUT[16]));
  OBUF \dataOUT_OBUF[17]_inst 
       (.I(dataOUT_OBUF[17]),
        .O(dataOUT[17]));
  OBUF \dataOUT_OBUF[18]_inst 
       (.I(dataOUT_OBUF[18]),
        .O(dataOUT[18]));
  OBUF \dataOUT_OBUF[19]_inst 
       (.I(dataOUT_OBUF[19]),
        .O(dataOUT[19]));
  OBUF \dataOUT_OBUF[1]_inst 
       (.I(dataOUT_OBUF[1]),
        .O(dataOUT[1]));
  OBUF \dataOUT_OBUF[20]_inst 
       (.I(dataOUT_OBUF[20]),
        .O(dataOUT[20]));
  OBUF \dataOUT_OBUF[21]_inst 
       (.I(dataOUT_OBUF[21]),
        .O(dataOUT[21]));
  OBUF \dataOUT_OBUF[22]_inst 
       (.I(dataOUT_OBUF[22]),
        .O(dataOUT[22]));
  OBUF \dataOUT_OBUF[23]_inst 
       (.I(dataOUT_OBUF[23]),
        .O(dataOUT[23]));
  OBUF \dataOUT_OBUF[24]_inst 
       (.I(dataOUT_OBUF[24]),
        .O(dataOUT[24]));
  OBUF \dataOUT_OBUF[25]_inst 
       (.I(dataOUT_OBUF[25]),
        .O(dataOUT[25]));
  OBUF \dataOUT_OBUF[26]_inst 
       (.I(dataOUT_OBUF[26]),
        .O(dataOUT[26]));
  OBUF \dataOUT_OBUF[27]_inst 
       (.I(dataOUT_OBUF[27]),
        .O(dataOUT[27]));
  OBUF \dataOUT_OBUF[28]_inst 
       (.I(dataOUT_OBUF[28]),
        .O(dataOUT[28]));
  OBUF \dataOUT_OBUF[29]_inst 
       (.I(dataOUT_OBUF[29]),
        .O(dataOUT[29]));
  OBUF \dataOUT_OBUF[2]_inst 
       (.I(dataOUT_OBUF[2]),
        .O(dataOUT[2]));
  OBUF \dataOUT_OBUF[30]_inst 
       (.I(dataOUT_OBUF[30]),
        .O(dataOUT[30]));
  OBUF \dataOUT_OBUF[31]_inst 
       (.I(dataOUT_OBUF[31]),
        .O(dataOUT[31]));
  OBUF \dataOUT_OBUF[3]_inst 
       (.I(dataOUT_OBUF[3]),
        .O(dataOUT[3]));
  OBUF \dataOUT_OBUF[4]_inst 
       (.I(dataOUT_OBUF[4]),
        .O(dataOUT[4]));
  OBUF \dataOUT_OBUF[5]_inst 
       (.I(dataOUT_OBUF[5]),
        .O(dataOUT[5]));
  OBUF \dataOUT_OBUF[6]_inst 
       (.I(dataOUT_OBUF[6]),
        .O(dataOUT[6]));
  OBUF \dataOUT_OBUF[7]_inst 
       (.I(dataOUT_OBUF[7]),
        .O(dataOUT[7]));
  OBUF \dataOUT_OBUF[8]_inst 
       (.I(dataOUT_OBUF[8]),
        .O(dataOUT[8]));
  OBUF \dataOUT_OBUF[9]_inst 
       (.I(dataOUT_OBUF[9]),
        .O(dataOUT[9]));
  OBUF done_OBUF_inst
       (.I(done_OBUF),
        .O(done));
  MemIN inst_MemIN
       (.DO({Xr,Xi}),
        .Q({cir_addr_memIN,addr_memIN_OBUF}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
  MemOUT inst_MemOUT
       (.DI({cir_dataout[31],cir_dataout[23:0]}),
        .DO(dataOUT_OBUF),
        .Q(addr_memOut_OBUF),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .we_OBUF(we_OBUF));
  control inst_control
       (.A({inst_control_n_17,inst_control_n_18,inst_control_n_19,inst_control_n_20,inst_control_n_21,inst_control_n_22,inst_control_n_23,inst_control_n_24,inst_control_n_25,inst_control_n_26,inst_control_n_27,inst_control_n_28,inst_control_n_29,inst_control_n_30,inst_control_n_31,inst_control_n_32}),
        .B({inst_control_n_33,inst_control_n_34,inst_control_n_35,inst_control_n_36,inst_control_n_37,inst_control_n_38,inst_control_n_39,inst_control_n_40}),
        .Bi(Bi),
        .DI(inst_control_n_3),
        .DO(Xr),
        .P({inst_datapath_n_0,inst_datapath_n_1,inst_datapath_n_2,inst_datapath_n_3,inst_datapath_n_4,inst_datapath_n_5,inst_datapath_n_6,inst_datapath_n_7,inst_datapath_n_8,inst_datapath_n_9,inst_datapath_n_10,inst_datapath_n_11,inst_datapath_n_12,inst_datapath_n_13,inst_datapath_n_14,inst_datapath_n_15,inst_datapath_n_16,inst_datapath_n_17,inst_datapath_n_18,inst_datapath_n_19,inst_datapath_n_20,inst_datapath_n_21,inst_datapath_n_22}),
        .Q(cir_oper),
        .S({inst_control_n_93,inst_control_n_94,inst_control_n_95,inst_control_n_96}),
        .SR(rst_IBUF),
        .Xi(Xi_0),
        .Xi__0(Xi__0),
        .Xr__0(Xr__0),
        .alu1_in1(alu1_in1),
        .alu2_in1(alu2_in1),
        .alu_reg_1(alu_reg_1),
        .\alu_reg_2_reg[11] ({inst_control_n_101,inst_control_n_102,inst_control_n_103,inst_control_n_104}),
        .\alu_reg_2_reg[15] ({inst_control_n_105,inst_control_n_106,inst_control_n_107,inst_control_n_108}),
        .\alu_reg_2_reg[19] ({inst_control_n_109,inst_control_n_110,inst_control_n_111,inst_control_n_112}),
        .\alu_reg_2_reg[7] ({inst_control_n_97,inst_control_n_98,inst_control_n_99,inst_control_n_100}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .do_alu_2_carry__0_i_5_0(inst_datapath_n_75),
        .do_alu_2_carry__0_i_6_0(inst_datapath_n_77),
        .do_alu_2_carry__0_i_7_0(inst_datapath_n_78),
        .do_alu_2_carry__0_i_8_0(inst_datapath_n_79),
        .do_alu_2_carry_i_5_0(inst_datapath_n_80),
        .do_alu_2_carry_i_6_0(inst_datapath_n_81),
        .do_alu_2_carry_i_7_0(inst_datapath_n_82),
        .do_alu_2_carry_i_8_0(inst_datapath_n_83),
        .done_OBUF(done_OBUF),
        .\en_reg_reg[0]_0 (yti),
        .\en_reg_reg[4]_0 ({en_reg[4:3],en_reg[0]}),
        .\en_reg_reg[4]_1 (alu_reg_2_1),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .\mem_in_addr_reg[8]_0 ({cir_addr_memIN,addr_memIN_OBUF}),
        .\mem_out_addr_reg[1]_0 (addr_memOut_OBUF),
        .mult_reg_1(mult_reg_1),
        .\oper_reg[1]_0 (inst_control_n_8),
        .\oper_reg[1]_1 (inst_control_n_12),
        .\oper_reg[2]_0 (A),
        .\oper_reg[2]_1 (inst_control_n_120),
        .\oper_reg[2]_2 (inst_control_n_121),
        .\oper_reg[2]_3 (inst_control_n_122),
        .\oper_reg[2]_4 (inst_control_n_123),
        .\sel_load_reg[0]_0 (B),
        .sel_set_IBUF(sel_set_IBUF),
        .sw_out(sw_out),
        .we_OBUF(we_OBUF),
        .\yti_reg[23] ({inst_control_n_113,inst_control_n_114,inst_control_n_115,inst_control_n_116}),
        .\yti_reg[23]_0 (inst_datapath_n_76),
        .\yti_reg[26] ({inst_control_n_117,inst_control_n_118,inst_control_n_119}),
        .\yti_reg[27] ({inst_datapath_n_116,inst_datapath_n_117,inst_datapath_n_118,inst_datapath_n_119,inst_datapath_n_120,inst_datapath_n_121,inst_datapath_n_122,inst_datapath_n_123,inst_datapath_n_124,inst_datapath_n_125,inst_datapath_n_126,inst_datapath_n_127,inst_datapath_n_128,inst_datapath_n_129,inst_datapath_n_130,inst_datapath_n_131,inst_datapath_n_132,inst_datapath_n_133,inst_datapath_n_134,inst_datapath_n_135,inst_datapath_n_136,inst_datapath_n_137,inst_datapath_n_138,inst_datapath_n_139,inst_datapath_n_140,inst_datapath_n_141,inst_datapath_n_142}),
        .\yti_reg[27]_0 ({inst_datapath_n_23,inst_datapath_n_24,inst_datapath_n_25,inst_datapath_n_26,inst_datapath_n_27,inst_datapath_n_28,inst_datapath_n_29,inst_datapath_n_30,inst_datapath_n_31,inst_datapath_n_32,inst_datapath_n_33,inst_datapath_n_34,inst_datapath_n_35,inst_datapath_n_36,inst_datapath_n_37,inst_datapath_n_38,inst_datapath_n_39,inst_datapath_n_40,inst_datapath_n_41,inst_datapath_n_42,inst_datapath_n_43,inst_datapath_n_44,inst_datapath_n_45,inst_datapath_n_46}),
        .\yti_reg[27]_1 (alu_reg_2));
  datapath inst_datapath
       (.A({inst_control_n_17,inst_control_n_18,inst_control_n_19,inst_control_n_20,inst_control_n_21,inst_control_n_22,inst_control_n_23,inst_control_n_24,inst_control_n_25,inst_control_n_26,inst_control_n_27,inst_control_n_28,inst_control_n_29,inst_control_n_30,inst_control_n_31,inst_control_n_32}),
        .B({inst_control_n_33,inst_control_n_34,inst_control_n_35,inst_control_n_36,inst_control_n_37,inst_control_n_38,inst_control_n_39,inst_control_n_40}),
        .Bi(Bi),
        .\Bi_reg[0]_0 (inst_datapath_n_83),
        .\Bi_reg[1]_0 (inst_datapath_n_82),
        .\Bi_reg[26]_0 (inst_datapath_n_75),
        .\Bi_reg[26]_1 (inst_datapath_n_76),
        .\Bi_reg[2]_0 (inst_datapath_n_81),
        .\Bi_reg[3]_0 (inst_datapath_n_80),
        .\Bi_reg[4]_0 (inst_datapath_n_79),
        .\Bi_reg[5]_0 (inst_datapath_n_78),
        .\Bi_reg[6]_0 (inst_datapath_n_77),
        .\Br_reg[0]_0 (inst_control_n_120),
        .DI(inst_control_n_3),
        .DO({Xr,Xi}),
        .P({inst_datapath_n_0,inst_datapath_n_1,inst_datapath_n_2,inst_datapath_n_3,inst_datapath_n_4,inst_datapath_n_5,inst_datapath_n_6,inst_datapath_n_7,inst_datapath_n_8,inst_datapath_n_9,inst_datapath_n_10,inst_datapath_n_11,inst_datapath_n_12,inst_datapath_n_13,inst_datapath_n_14,inst_datapath_n_15,inst_datapath_n_16,inst_datapath_n_17,inst_datapath_n_18,inst_datapath_n_19,inst_datapath_n_20,inst_datapath_n_21,inst_datapath_n_22}),
        .Q(cir_oper),
        .S({inst_control_n_93,inst_control_n_94,inst_control_n_95,inst_control_n_96}),
        .SR(alu_reg_2_1),
        .Xi(Xi_0),
        .Xi__0(Xi__0),
        .Xr__0(Xr__0),
        .\Xr_reg[0]_0 (inst_control_n_123),
        .alu1_in1(alu1_in1),
        .alu2_in1(alu2_in1),
        .\alu_reg_1_reg[0]_0 (alu_reg_1),
        .\alu_reg_1_reg[0]_1 (inst_control_n_121),
        .\alu_reg_1_reg[27]_0 (inst_control_n_8),
        .\alu_reg_2_reg[26]_0 (alu_reg_2),
        .\alu_reg_2_reg[27]_0 ({en_reg[4:3],en_reg[0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\do_div_ytr_reg[27]_0 ({cir_dataout[31],cir_dataout[23:0]}),
        .mult_reg_1(mult_reg_1),
        .mult_reg_2_reg_0({inst_datapath_n_23,inst_datapath_n_24,inst_datapath_n_25,inst_datapath_n_26,inst_datapath_n_27,inst_datapath_n_28,inst_datapath_n_29,inst_datapath_n_30,inst_datapath_n_31,inst_datapath_n_32,inst_datapath_n_33,inst_datapath_n_34,inst_datapath_n_35,inst_datapath_n_36,inst_datapath_n_37,inst_datapath_n_38,inst_datapath_n_39,inst_datapath_n_40,inst_datapath_n_41,inst_datapath_n_42,inst_datapath_n_43,inst_datapath_n_44,inst_datapath_n_45,inst_datapath_n_46}),
        .mult_reg_2_reg_1(B),
        .mult_reg_2_reg_2(A),
        .sw_out(sw_out),
        .\yti_reg[11]_0 ({inst_control_n_101,inst_control_n_102,inst_control_n_103,inst_control_n_104}),
        .\yti_reg[15]_0 ({inst_control_n_105,inst_control_n_106,inst_control_n_107,inst_control_n_108}),
        .\yti_reg[19]_0 ({inst_control_n_109,inst_control_n_110,inst_control_n_111,inst_control_n_112}),
        .\yti_reg[23]_0 ({inst_control_n_113,inst_control_n_114,inst_control_n_115,inst_control_n_116}),
        .\yti_reg[26]_0 ({inst_datapath_n_116,inst_datapath_n_117,inst_datapath_n_118,inst_datapath_n_119,inst_datapath_n_120,inst_datapath_n_121,inst_datapath_n_122,inst_datapath_n_123,inst_datapath_n_124,inst_datapath_n_125,inst_datapath_n_126,inst_datapath_n_127,inst_datapath_n_128,inst_datapath_n_129,inst_datapath_n_130,inst_datapath_n_131,inst_datapath_n_132,inst_datapath_n_133,inst_datapath_n_134,inst_datapath_n_135,inst_datapath_n_136,inst_datapath_n_137,inst_datapath_n_138,inst_datapath_n_139,inst_datapath_n_140,inst_datapath_n_141,inst_datapath_n_142}),
        .\yti_reg[27]_0 ({inst_control_n_117,inst_control_n_118,inst_control_n_119}),
        .\yti_reg[27]_1 (yti),
        .\yti_reg[7]_0 ({inst_control_n_97,inst_control_n_98,inst_control_n_99,inst_control_n_100}),
        .\ytr_reg[0]_0 (inst_control_n_122),
        .\ytr_reg[27]_0 (inst_control_n_12));
  IBUF rst_IBUF_inst
       (.I(rst),
        .O(rst_IBUF));
  IBUF \sel_set_IBUF[0]_inst 
       (.I(sel_set[0]),
        .O(sel_set_IBUF[0]));
  IBUF \sel_set_IBUF[1]_inst 
       (.I(sel_set[1]),
        .O(sel_set_IBUF[1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  OBUF we_OBUF_inst
       (.I(lopt_7),
        .O(we));
endmodule

module control
   (done_OBUF,
    we_OBUF,
    sw_out,
    DI,
    Q,
    Bi,
    \oper_reg[1]_0 ,
    \en_reg_reg[4]_0 ,
    \oper_reg[1]_1 ,
    \en_reg_reg[4]_1 ,
    Xi,
    mult_reg_1,
    \en_reg_reg[0]_0 ,
    A,
    B,
    \oper_reg[2]_0 ,
    \sel_load_reg[0]_0 ,
    alu2_in1,
    alu1_in1,
    S,
    \alu_reg_2_reg[7] ,
    \alu_reg_2_reg[11] ,
    \alu_reg_2_reg[15] ,
    \alu_reg_2_reg[19] ,
    \yti_reg[23] ,
    \yti_reg[26] ,
    \oper_reg[2]_1 ,
    \oper_reg[2]_2 ,
    \oper_reg[2]_3 ,
    \oper_reg[2]_4 ,
    \mem_out_addr_reg[1]_0 ,
    \mem_in_addr_reg[8]_0 ,
    SR,
    clk_IBUF_BUFG,
    Xr__0,
    Xi__0,
    DO,
    do_alu_2_carry__0_i_5_0,
    P,
    \yti_reg[27] ,
    do_alu_2_carry__0_i_6_0,
    do_alu_2_carry__0_i_7_0,
    do_alu_2_carry__0_i_8_0,
    do_alu_2_carry_i_5_0,
    do_alu_2_carry_i_6_0,
    do_alu_2_carry_i_7_0,
    do_alu_2_carry_i_8_0,
    \yti_reg[27]_0 ,
    \yti_reg[27]_1 ,
    alu_reg_1,
    \yti_reg[23]_0 ,
    sel_set_IBUF,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output done_OBUF;
  output we_OBUF;
  output sw_out;
  output [0:0]DI;
  output [2:0]Q;
  output Bi;
  output \oper_reg[1]_0 ;
  output [2:0]\en_reg_reg[4]_0 ;
  output \oper_reg[1]_1 ;
  output [0:0]\en_reg_reg[4]_1 ;
  output Xi;
  output mult_reg_1;
  output [0:0]\en_reg_reg[0]_0 ;
  output [15:0]A;
  output [7:0]B;
  output [15:0]\oper_reg[2]_0 ;
  output [7:0]\sel_load_reg[0]_0 ;
  output [26:0]alu2_in1;
  output [0:0]alu1_in1;
  output [3:0]S;
  output [3:0]\alu_reg_2_reg[7] ;
  output [3:0]\alu_reg_2_reg[11] ;
  output [3:0]\alu_reg_2_reg[15] ;
  output [3:0]\alu_reg_2_reg[19] ;
  output [3:0]\yti_reg[23] ;
  output [2:0]\yti_reg[26] ;
  output \oper_reg[2]_1 ;
  output \oper_reg[2]_2 ;
  output \oper_reg[2]_3 ;
  output \oper_reg[2]_4 ;
  output [1:0]\mem_out_addr_reg[1]_0 ;
  output [8:0]\mem_in_addr_reg[8]_0 ;
  input [0:0]SR;
  input clk_IBUF_BUFG;
  input [15:0]Xr__0;
  input [15:0]Xi__0;
  input [15:0]DO;
  input do_alu_2_carry__0_i_5_0;
  input [22:0]P;
  input [26:0]\yti_reg[27] ;
  input do_alu_2_carry__0_i_6_0;
  input do_alu_2_carry__0_i_7_0;
  input do_alu_2_carry__0_i_8_0;
  input do_alu_2_carry_i_5_0;
  input do_alu_2_carry_i_6_0;
  input do_alu_2_carry_i_7_0;
  input do_alu_2_carry_i_8_0;
  input [23:0]\yti_reg[27]_0 ;
  input [26:0]\yti_reg[27]_1 ;
  input [0:0]alu_reg_1;
  input \yti_reg[23]_0 ;
  input [1:0]sel_set_IBUF;
  output lopt;
  output lopt_1;
  output lopt_2;
  output lopt_3;
  output lopt_4;
  output lopt_5;
  output lopt_6;
  output lopt_7;

  wire [15:0]A;
  wire [7:0]B;
  wire Bi;
  wire [0:0]DI;
  wire [15:0]DO;
  wire \FSM_onehot_curr_state[12]_i_1_n_0 ;
  wire \FSM_onehot_curr_state[12]_i_2_n_0 ;
  wire \FSM_onehot_curr_state[12]_i_3_n_0 ;
  wire \FSM_onehot_curr_state[2]_i_1_n_0 ;
  wire \FSM_onehot_curr_state[8]_i_1_n_0 ;
  wire \FSM_onehot_curr_state_reg_n_0_[0] ;
  wire \FSM_onehot_curr_state_reg_n_0_[10] ;
  wire \FSM_onehot_curr_state_reg_n_0_[12] ;
  wire \FSM_onehot_curr_state_reg_n_0_[1] ;
  wire \FSM_onehot_curr_state_reg_n_0_[2] ;
  wire \FSM_onehot_curr_state_reg_n_0_[3] ;
  wire \FSM_onehot_curr_state_reg_n_0_[4] ;
  wire \FSM_onehot_curr_state_reg_n_0_[5] ;
  wire \FSM_onehot_curr_state_reg_n_0_[6] ;
  wire \FSM_onehot_curr_state_reg_n_0_[7] ;
  wire \FSM_onehot_curr_state_reg_n_0_[8] ;
  wire \FSM_onehot_curr_state_reg_n_0_[9] ;
  wire [22:0]P;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire Xi;
  wire [15:0]Xi__0;
  wire [15:0]Xr__0;
  wire [8:0]addr_counter;
  wire \addr_counter[0]_i_1_n_0 ;
  wire \addr_counter[1]_i_1_n_0 ;
  wire \addr_counter[2]_i_1_n_0 ;
  wire \addr_counter[3]_i_1_n_0 ;
  wire \addr_counter[4]_i_1_n_0 ;
  wire \addr_counter[4]_i_2_n_0 ;
  wire \addr_counter[4]_i_3_n_0 ;
  wire \addr_counter[5]_i_1_n_0 ;
  wire \addr_counter[5]_i_2_n_0 ;
  wire \addr_counter[5]_i_3_n_0 ;
  wire \addr_counter[6]_i_1_n_0 ;
  wire \addr_counter[7]_i_1_n_0 ;
  wire \addr_counter[8]_i_1_n_0 ;
  wire \addr_counter[8]_i_2_n_0 ;
  wire \addr_counter[8]_i_3_n_0 ;
  wire [0:0]alu1_in1;
  wire [26:0]alu2_in1;
  wire [0:0]alu_reg_1;
  wire [3:0]\alu_reg_2_reg[11] ;
  wire [3:0]\alu_reg_2_reg[15] ;
  wire [3:0]\alu_reg_2_reg[19] ;
  wire [3:0]\alu_reg_2_reg[7] ;
  wire clk_IBUF_BUFG;
  wire do_alu_2_carry__0_i_10_n_0;
  wire do_alu_2_carry__0_i_11_n_0;
  wire do_alu_2_carry__0_i_12_n_0;
  wire do_alu_2_carry__0_i_5_0;
  wire do_alu_2_carry__0_i_6_0;
  wire do_alu_2_carry__0_i_7_0;
  wire do_alu_2_carry__0_i_8_0;
  wire do_alu_2_carry__0_i_9_n_0;
  wire do_alu_2_carry__1_i_10_n_0;
  wire do_alu_2_carry__1_i_11_n_0;
  wire do_alu_2_carry__1_i_12_n_0;
  wire do_alu_2_carry__1_i_9_n_0;
  wire do_alu_2_carry__2_i_10_n_0;
  wire do_alu_2_carry__2_i_11_n_0;
  wire do_alu_2_carry__2_i_12_n_0;
  wire do_alu_2_carry__2_i_9_n_0;
  wire do_alu_2_carry__3_i_10_n_0;
  wire do_alu_2_carry__3_i_11_n_0;
  wire do_alu_2_carry__3_i_12_n_0;
  wire do_alu_2_carry__3_i_9_n_0;
  wire do_alu_2_carry__4_i_10_n_0;
  wire do_alu_2_carry__4_i_11_n_0;
  wire do_alu_2_carry__4_i_12_n_0;
  wire do_alu_2_carry_i_10_n_0;
  wire do_alu_2_carry_i_11_n_0;
  wire do_alu_2_carry_i_12_n_0;
  wire do_alu_2_carry_i_5_0;
  wire do_alu_2_carry_i_6_0;
  wire do_alu_2_carry_i_7_0;
  wire do_alu_2_carry_i_8_0;
  wire do_alu_2_carry_i_9_n_0;
  wire done_OBUF;
  wire done_sign;
  wire done_sign_0;
  wire done_sign_i_1_n_0;
  wire [5:5]en_reg;
  wire \en_reg[3]_i_1_n_0 ;
  wire \en_reg[4]_i_1_n_0 ;
  wire \en_reg[5]_i_1_n_0 ;
  wire [0:0]\en_reg_reg[0]_0 ;
  wire [2:0]\en_reg_reg[4]_0 ;
  wire [0:0]\en_reg_reg[4]_1 ;
  wire [1:1]enables_0;
  wire \mem_in_addr_reg[0]_lopt_replica_1 ;
  wire \mem_in_addr_reg[1]_lopt_replica_1 ;
  wire \mem_in_addr_reg[2]_lopt_replica_1 ;
  wire \mem_in_addr_reg[3]_lopt_replica_1 ;
  wire \mem_in_addr_reg[4]_lopt_replica_1 ;
  wire [8:0]\mem_in_addr_reg[8]_0 ;
  wire \mem_out_addr_reg[0]_lopt_replica_1 ;
  wire [1:0]\mem_out_addr_reg[1]_0 ;
  wire \mem_out_addr_reg[1]_lopt_replica_1 ;
  wire mem_out_we_i_1_n_0;
  wire mem_out_we_reg_lopt_replica_1;
  wire mult_reg_1;
  wire \oper[0]_i_1_n_0 ;
  wire \oper[1]_i_1_n_0 ;
  wire \oper[2]_i_1_n_0 ;
  wire \oper_reg[1]_0 ;
  wire \oper_reg[1]_1 ;
  wire [15:0]\oper_reg[2]_0 ;
  wire \oper_reg[2]_1 ;
  wire \oper_reg[2]_2 ;
  wire \oper_reg[2]_3 ;
  wire \oper_reg[2]_4 ;
  wire [7:0]\sel_load_reg[0]_0 ;
  wire \sel_load_reg_n_0_[0] ;
  wire [1:0]sel_set_IBUF;
  wire sw_out;
  wire sw_out_i_1_n_0;
  wire we_OBUF;
  wire [3:0]\yti_reg[23] ;
  wire \yti_reg[23]_0 ;
  wire [2:0]\yti_reg[26] ;
  wire [26:0]\yti_reg[27] ;
  wire [23:0]\yti_reg[27]_0 ;
  wire [26:0]\yti_reg[27]_1 ;

  assign lopt = \mem_in_addr_reg[0]_lopt_replica_1 ;
  assign lopt_1 = \mem_in_addr_reg[1]_lopt_replica_1 ;
  assign lopt_2 = \mem_in_addr_reg[2]_lopt_replica_1 ;
  assign lopt_3 = \mem_in_addr_reg[3]_lopt_replica_1 ;
  assign lopt_4 = \mem_in_addr_reg[4]_lopt_replica_1 ;
  assign lopt_5 = \mem_out_addr_reg[0]_lopt_replica_1 ;
  assign lopt_6 = \mem_out_addr_reg[1]_lopt_replica_1 ;
  assign lopt_7 = mem_out_we_reg_lopt_replica_1;
  LUT4 #(
    .INIT(16'h0080)) 
    \Bi[26]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\sel_load_reg_n_0_[0] ),
        .O(\oper_reg[2]_1 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \Bi[26]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\sel_load_reg_n_0_[0] ),
        .O(Bi));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_curr_state[12]_i_1 
       (.I0(\FSM_onehot_curr_state[12]_i_2_n_0 ),
        .I1(\FSM_onehot_curr_state[12]_i_3_n_0 ),
        .I2(\FSM_onehot_curr_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_curr_state_reg_n_0_[7] ),
        .I4(\FSM_onehot_curr_state_reg_n_0_[4] ),
        .I5(\FSM_onehot_curr_state_reg_n_0_[5] ),
        .O(\FSM_onehot_curr_state[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_curr_state[12]_i_2 
       (.I0(done_sign_0),
        .I1(\FSM_onehot_curr_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_curr_state_reg_n_0_[8] ),
        .I3(\FSM_onehot_curr_state_reg_n_0_[12] ),
        .I4(\FSM_onehot_curr_state_reg_n_0_[10] ),
        .O(\FSM_onehot_curr_state[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_curr_state[12]_i_3 
       (.I0(\FSM_onehot_curr_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_curr_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_curr_state_reg_n_0_[1] ),
        .O(\FSM_onehot_curr_state[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFAAAAAAAA)) 
    \FSM_onehot_curr_state[2]_i_1 
       (.I0(\FSM_onehot_curr_state_reg_n_0_[1] ),
        .I1(addr_counter[2]),
        .I2(addr_counter[1]),
        .I3(addr_counter[3]),
        .I4(addr_counter[0]),
        .I5(\FSM_onehot_curr_state_reg_n_0_[7] ),
        .O(\FSM_onehot_curr_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \FSM_onehot_curr_state[8]_i_1 
       (.I0(\FSM_onehot_curr_state_reg_n_0_[7] ),
        .I1(addr_counter[0]),
        .I2(addr_counter[3]),
        .I3(addr_counter[1]),
        .I4(addr_counter[2]),
        .O(\FSM_onehot_curr_state[8]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "state_op_1:00000000001000,state_load_x:00000000000100,state_end:01000000000000,state_load_m_b:00000000000010,state_load_r:00010000000000,state_disp_r:00100000000000,state_disp_i:00001000000000,state_begin:00000000000001,state_wait:10000000000000,state_op_4:00000001000000,state_load_i:00000100000000,state_op_5:00000010000000,state_op_3:00000000100000,state_op_2:00000000010000" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_curr_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_curr_state[12]_i_1_n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_curr_state_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "state_op_1:00000000001000,state_load_x:00000000000100,state_end:01000000000000,state_load_m_b:00000000000010,state_load_r:00010000000000,state_disp_r:00100000000000,state_disp_i:00001000000000,state_begin:00000000000001,state_wait:10000000000000,state_op_4:00000001000000,state_load_i:00000100000000,state_op_5:00000010000000,state_op_3:00000000100000,state_op_2:00000000010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_curr_state_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_curr_state[12]_i_1_n_0 ),
        .D(\FSM_onehot_curr_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_curr_state_reg_n_0_[10] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "state_op_1:00000000001000,state_load_x:00000000000100,state_end:01000000000000,state_load_m_b:00000000000010,state_load_r:00010000000000,state_disp_r:00100000000000,state_disp_i:00001000000000,state_begin:00000000000001,state_wait:10000000000000,state_op_4:00000001000000,state_load_i:00000100000000,state_op_5:00000010000000,state_op_3:00000000100000,state_op_2:00000000010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_curr_state_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_curr_state[12]_i_1_n_0 ),
        .D(\FSM_onehot_curr_state_reg_n_0_[10] ),
        .Q(done_sign_0),
        .R(SR));
  (* FSM_ENCODED_STATES = "state_op_1:00000000001000,state_load_x:00000000000100,state_end:01000000000000,state_load_m_b:00000000000010,state_load_r:00010000000000,state_disp_r:00100000000000,state_disp_i:00001000000000,state_begin:00000000000001,state_wait:10000000000000,state_op_4:00000001000000,state_load_i:00000100000000,state_op_5:00000010000000,state_op_3:00000000100000,state_op_2:00000000010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_curr_state_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_curr_state[12]_i_1_n_0 ),
        .D(done_sign_0),
        .Q(\FSM_onehot_curr_state_reg_n_0_[12] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "state_op_1:00000000001000,state_load_x:00000000000100,state_end:01000000000000,state_load_m_b:00000000000010,state_load_r:00010000000000,state_disp_r:00100000000000,state_disp_i:00001000000000,state_begin:00000000000001,state_wait:10000000000000,state_op_4:00000001000000,state_load_i:00000100000000,state_op_5:00000010000000,state_op_3:00000000100000,state_op_2:00000000010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_curr_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_curr_state[12]_i_1_n_0 ),
        .D(\FSM_onehot_curr_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_curr_state_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "state_op_1:00000000001000,state_load_x:00000000000100,state_end:01000000000000,state_load_m_b:00000000000010,state_load_r:00010000000000,state_disp_r:00100000000000,state_disp_i:00001000000000,state_begin:00000000000001,state_wait:10000000000000,state_op_4:00000001000000,state_load_i:00000100000000,state_op_5:00000010000000,state_op_3:00000000100000,state_op_2:00000000010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_curr_state_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_curr_state[12]_i_1_n_0 ),
        .D(\FSM_onehot_curr_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_curr_state_reg_n_0_[2] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "state_op_1:00000000001000,state_load_x:00000000000100,state_end:01000000000000,state_load_m_b:00000000000010,state_load_r:00010000000000,state_disp_r:00100000000000,state_disp_i:00001000000000,state_begin:00000000000001,state_wait:10000000000000,state_op_4:00000001000000,state_load_i:00000100000000,state_op_5:00000010000000,state_op_3:00000000100000,state_op_2:00000000010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_curr_state_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_curr_state[12]_i_1_n_0 ),
        .D(\FSM_onehot_curr_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "state_op_1:00000000001000,state_load_x:00000000000100,state_end:01000000000000,state_load_m_b:00000000000010,state_load_r:00010000000000,state_disp_r:00100000000000,state_disp_i:00001000000000,state_begin:00000000000001,state_wait:10000000000000,state_op_4:00000001000000,state_load_i:00000100000000,state_op_5:00000010000000,state_op_3:00000000100000,state_op_2:00000000010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_curr_state_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_curr_state[12]_i_1_n_0 ),
        .D(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .Q(\FSM_onehot_curr_state_reg_n_0_[4] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "state_op_1:00000000001000,state_load_x:00000000000100,state_end:01000000000000,state_load_m_b:00000000000010,state_load_r:00010000000000,state_disp_r:00100000000000,state_disp_i:00001000000000,state_begin:00000000000001,state_wait:10000000000000,state_op_4:00000001000000,state_load_i:00000100000000,state_op_5:00000010000000,state_op_3:00000000100000,state_op_2:00000000010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_curr_state_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_curr_state[12]_i_1_n_0 ),
        .D(\FSM_onehot_curr_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_curr_state_reg_n_0_[5] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "state_op_1:00000000001000,state_load_x:00000000000100,state_end:01000000000000,state_load_m_b:00000000000010,state_load_r:00010000000000,state_disp_r:00100000000000,state_disp_i:00001000000000,state_begin:00000000000001,state_wait:10000000000000,state_op_4:00000001000000,state_load_i:00000100000000,state_op_5:00000010000000,state_op_3:00000000100000,state_op_2:00000000010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_curr_state_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_curr_state[12]_i_1_n_0 ),
        .D(\FSM_onehot_curr_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_curr_state_reg_n_0_[6] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "state_op_1:00000000001000,state_load_x:00000000000100,state_end:01000000000000,state_load_m_b:00000000000010,state_load_r:00010000000000,state_disp_r:00100000000000,state_disp_i:00001000000000,state_begin:00000000000001,state_wait:10000000000000,state_op_4:00000001000000,state_load_i:00000100000000,state_op_5:00000010000000,state_op_3:00000000100000,state_op_2:00000000010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_curr_state_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_curr_state[12]_i_1_n_0 ),
        .D(\FSM_onehot_curr_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_curr_state_reg_n_0_[7] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "state_op_1:00000000001000,state_load_x:00000000000100,state_end:01000000000000,state_load_m_b:00000000000010,state_load_r:00010000000000,state_disp_r:00100000000000,state_disp_i:00001000000000,state_begin:00000000000001,state_wait:10000000000000,state_op_4:00000001000000,state_load_i:00000100000000,state_op_5:00000010000000,state_op_3:00000000100000,state_op_2:00000000010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_curr_state_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_curr_state[12]_i_1_n_0 ),
        .D(\FSM_onehot_curr_state[8]_i_1_n_0 ),
        .Q(\FSM_onehot_curr_state_reg_n_0_[8] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "state_op_1:00000000001000,state_load_x:00000000000100,state_end:01000000000000,state_load_m_b:00000000000010,state_load_r:00010000000000,state_disp_r:00100000000000,state_disp_i:00001000000000,state_begin:00000000000001,state_wait:10000000000000,state_op_4:00000001000000,state_load_i:00000100000000,state_op_5:00000010000000,state_op_3:00000000100000,state_op_2:00000000010000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_curr_state_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\FSM_onehot_curr_state[12]_i_1_n_0 ),
        .D(\FSM_onehot_curr_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_curr_state_reg_n_0_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    \Xi[15]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(enables_0),
        .O(\oper_reg[2]_4 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \Xi[15]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(enables_0),
        .O(Xi));
  LUT3 #(
    .INIT(8'h0E)) 
    \addr_counter[0]_i_1 
       (.I0(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_curr_state_reg_n_0_[0] ),
        .I2(addr_counter[0]),
        .O(\addr_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \addr_counter[1]_i_1 
       (.I0(addr_counter[1]),
        .I1(addr_counter[0]),
        .I2(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_curr_state_reg_n_0_[0] ),
        .O(\addr_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h6A6A6A00)) 
    \addr_counter[2]_i_1 
       (.I0(addr_counter[2]),
        .I1(addr_counter[1]),
        .I2(addr_counter[0]),
        .I3(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_curr_state_reg_n_0_[0] ),
        .O(\addr_counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA6AAA6AAA0000)) 
    \addr_counter[3]_i_1 
       (.I0(addr_counter[3]),
        .I1(addr_counter[2]),
        .I2(addr_counter[0]),
        .I3(addr_counter[1]),
        .I4(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_curr_state_reg_n_0_[0] ),
        .O(\addr_counter[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \addr_counter[4]_i_1 
       (.I0(sel_set_IBUF[0]),
        .I1(SR),
        .I2(\addr_counter[4]_i_2_n_0 ),
        .I3(\addr_counter[8]_i_1_n_0 ),
        .I4(addr_counter[4]),
        .O(\addr_counter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \addr_counter[4]_i_2 
       (.I0(addr_counter[4]),
        .I1(addr_counter[3]),
        .I2(addr_counter[1]),
        .I3(addr_counter[0]),
        .I4(addr_counter[2]),
        .I5(\addr_counter[4]_i_3_n_0 ),
        .O(\addr_counter[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_counter[4]_i_3 
       (.I0(\FSM_onehot_curr_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .O(\addr_counter[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \addr_counter[5]_i_1 
       (.I0(sel_set_IBUF[1]),
        .I1(SR),
        .I2(\addr_counter[5]_i_2_n_0 ),
        .I3(\addr_counter[8]_i_1_n_0 ),
        .I4(addr_counter[5]),
        .O(\addr_counter[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6660)) 
    \addr_counter[5]_i_2 
       (.I0(addr_counter[5]),
        .I1(\addr_counter[5]_i_3_n_0 ),
        .I2(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_curr_state_reg_n_0_[0] ),
        .O(\addr_counter[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \addr_counter[5]_i_3 
       (.I0(addr_counter[4]),
        .I1(addr_counter[2]),
        .I2(addr_counter[0]),
        .I3(addr_counter[1]),
        .I4(addr_counter[3]),
        .O(\addr_counter[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \addr_counter[6]_i_1 
       (.I0(addr_counter[6]),
        .I1(\addr_counter[8]_i_3_n_0 ),
        .I2(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_curr_state_reg_n_0_[0] ),
        .O(\addr_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h6A6A6A00)) 
    \addr_counter[7]_i_1 
       (.I0(addr_counter[7]),
        .I1(addr_counter[6]),
        .I2(\addr_counter[8]_i_3_n_0 ),
        .I3(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_curr_state_reg_n_0_[0] ),
        .O(\addr_counter[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \addr_counter[8]_i_1 
       (.I0(SR),
        .I1(\FSM_onehot_curr_state_reg_n_0_[12] ),
        .I2(\FSM_onehot_curr_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .O(\addr_counter[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA6AAA6AAA0000)) 
    \addr_counter[8]_i_2 
       (.I0(addr_counter[8]),
        .I1(addr_counter[7]),
        .I2(\addr_counter[8]_i_3_n_0 ),
        .I3(addr_counter[6]),
        .I4(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_curr_state_reg_n_0_[0] ),
        .O(\addr_counter[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \addr_counter[8]_i_3 
       (.I0(addr_counter[5]),
        .I1(addr_counter[3]),
        .I2(addr_counter[1]),
        .I3(addr_counter[0]),
        .I4(addr_counter[2]),
        .I5(addr_counter[4]),
        .O(\addr_counter[8]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\addr_counter[8]_i_1_n_0 ),
        .D(\addr_counter[0]_i_1_n_0 ),
        .Q(addr_counter[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\addr_counter[8]_i_1_n_0 ),
        .D(\addr_counter[1]_i_1_n_0 ),
        .Q(addr_counter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\addr_counter[8]_i_1_n_0 ),
        .D(\addr_counter[2]_i_1_n_0 ),
        .Q(addr_counter[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\addr_counter[8]_i_1_n_0 ),
        .D(\addr_counter[3]_i_1_n_0 ),
        .Q(addr_counter[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_counter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\addr_counter[4]_i_1_n_0 ),
        .Q(addr_counter[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_counter_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\addr_counter[5]_i_1_n_0 ),
        .Q(addr_counter[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_counter_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\addr_counter[8]_i_1_n_0 ),
        .D(\addr_counter[6]_i_1_n_0 ),
        .Q(addr_counter[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_counter_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\addr_counter[8]_i_1_n_0 ),
        .D(\addr_counter[7]_i_1_n_0 ),
        .Q(addr_counter[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_counter_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\addr_counter[8]_i_1_n_0 ),
        .D(\addr_counter[8]_i_2_n_0 ),
        .Q(addr_counter[8]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    \alu_reg_1[27]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(en_reg),
        .O(\oper_reg[2]_2 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \alu_reg_1[27]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(en_reg),
        .O(\oper_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \alu_reg_2[27]_i_1 
       (.I0(\en_reg_reg[4]_0 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\en_reg_reg[4]_1 ));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__0_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [7]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [7]),
        .O(alu2_in1[7]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__0_i_10
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_6_0),
        .I2(Q[0]),
        .I3(P[6]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [6]),
        .O(do_alu_2_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__0_i_11
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_7_0),
        .I2(Q[0]),
        .I3(P[5]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [5]),
        .O(do_alu_2_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__0_i_12
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_8_0),
        .I2(Q[0]),
        .I3(P[4]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [4]),
        .O(do_alu_2_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__0_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [6]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [6]),
        .O(alu2_in1[6]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__0_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [5]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [5]),
        .O(alu2_in1[5]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__0_i_4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [4]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [4]),
        .O(alu2_in1[4]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__0_i_5
       (.I0(\yti_reg[27]_1 [7]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__0_i_9_n_0),
        .O(\alu_reg_2_reg[7] [3]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__0_i_6
       (.I0(\yti_reg[27]_1 [6]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [6]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__0_i_10_n_0),
        .O(\alu_reg_2_reg[7] [2]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__0_i_7
       (.I0(\yti_reg[27]_1 [5]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__0_i_11_n_0),
        .O(\alu_reg_2_reg[7] [1]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__0_i_8
       (.I0(\yti_reg[27]_1 [4]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__0_i_12_n_0),
        .O(\alu_reg_2_reg[7] [0]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__0_i_9
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[7]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [7]),
        .O(do_alu_2_carry__0_i_9_n_0));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__1_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [11]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [11]),
        .O(alu2_in1[11]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__1_i_10
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[10]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [10]),
        .O(do_alu_2_carry__1_i_10_n_0));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__1_i_11
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[9]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [9]),
        .O(do_alu_2_carry__1_i_11_n_0));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__1_i_12
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[8]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [8]),
        .O(do_alu_2_carry__1_i_12_n_0));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__1_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [10]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [10]),
        .O(alu2_in1[10]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__1_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [9]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [9]),
        .O(alu2_in1[9]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__1_i_4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [8]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [8]),
        .O(alu2_in1[8]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__1_i_5
       (.I0(\yti_reg[27]_1 [11]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [11]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__1_i_9_n_0),
        .O(\alu_reg_2_reg[11] [3]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__1_i_6
       (.I0(\yti_reg[27]_1 [10]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [10]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__1_i_10_n_0),
        .O(\alu_reg_2_reg[11] [2]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__1_i_7
       (.I0(\yti_reg[27]_1 [9]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [9]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__1_i_11_n_0),
        .O(\alu_reg_2_reg[11] [1]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__1_i_8
       (.I0(\yti_reg[27]_1 [8]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [8]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__1_i_12_n_0),
        .O(\alu_reg_2_reg[11] [0]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__1_i_9
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[11]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [11]),
        .O(do_alu_2_carry__1_i_9_n_0));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__2_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [15]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [15]),
        .O(alu2_in1[15]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__2_i_10
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[14]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [14]),
        .O(do_alu_2_carry__2_i_10_n_0));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__2_i_11
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[13]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [13]),
        .O(do_alu_2_carry__2_i_11_n_0));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__2_i_12
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[12]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [12]),
        .O(do_alu_2_carry__2_i_12_n_0));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__2_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [14]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [14]),
        .O(alu2_in1[14]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__2_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [13]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [13]),
        .O(alu2_in1[13]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__2_i_4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [12]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [12]),
        .O(alu2_in1[12]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__2_i_5
       (.I0(\yti_reg[27]_1 [15]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [15]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__2_i_9_n_0),
        .O(\alu_reg_2_reg[15] [3]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__2_i_6
       (.I0(\yti_reg[27]_1 [14]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [14]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__2_i_10_n_0),
        .O(\alu_reg_2_reg[15] [2]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__2_i_7
       (.I0(\yti_reg[27]_1 [13]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__2_i_11_n_0),
        .O(\alu_reg_2_reg[15] [1]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__2_i_8
       (.I0(\yti_reg[27]_1 [12]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [12]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__2_i_12_n_0),
        .O(\alu_reg_2_reg[15] [0]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__2_i_9
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[15]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [15]),
        .O(do_alu_2_carry__2_i_9_n_0));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__3_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [19]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [19]),
        .O(alu2_in1[19]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__3_i_10
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[18]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [18]),
        .O(do_alu_2_carry__3_i_10_n_0));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__3_i_11
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[17]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [17]),
        .O(do_alu_2_carry__3_i_11_n_0));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__3_i_12
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[16]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [16]),
        .O(do_alu_2_carry__3_i_12_n_0));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__3_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [18]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [18]),
        .O(alu2_in1[18]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__3_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [17]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [17]),
        .O(alu2_in1[17]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__3_i_4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [16]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [16]),
        .O(alu2_in1[16]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__3_i_5
       (.I0(\yti_reg[27]_1 [19]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [19]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__3_i_9_n_0),
        .O(\alu_reg_2_reg[19] [3]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__3_i_6
       (.I0(\yti_reg[27]_1 [18]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [18]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__3_i_10_n_0),
        .O(\alu_reg_2_reg[19] [2]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__3_i_7
       (.I0(\yti_reg[27]_1 [17]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [17]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__3_i_11_n_0),
        .O(\alu_reg_2_reg[19] [1]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__3_i_8
       (.I0(\yti_reg[27]_1 [16]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [16]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__3_i_12_n_0),
        .O(\alu_reg_2_reg[19] [0]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__3_i_9
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[19]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [19]),
        .O(do_alu_2_carry__3_i_9_n_0));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__4_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [23]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [23]),
        .O(alu2_in1[23]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__4_i_10
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[22]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [22]),
        .O(do_alu_2_carry__4_i_10_n_0));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__4_i_11
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[21]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [21]),
        .O(do_alu_2_carry__4_i_11_n_0));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry__4_i_12
       (.I0(Q[1]),
        .I1(do_alu_2_carry__0_i_5_0),
        .I2(Q[0]),
        .I3(P[20]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [20]),
        .O(do_alu_2_carry__4_i_12_n_0));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__4_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [22]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [22]),
        .O(alu2_in1[22]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__4_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [21]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [21]),
        .O(alu2_in1[21]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__4_i_4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [20]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [20]),
        .O(alu2_in1[20]));
  (* \PinAttr:I1:HOLD_DETOUR  = "151" *) 
  LUT5 #(
    .INIT(32'h666656A6)) 
    do_alu_2_carry__4_i_5
       (.I0(alu2_in1[23]),
        .I1(\yti_reg[27] [23]),
        .I2(Q[2]),
        .I3(\yti_reg[23]_0 ),
        .I4(Q[1]),
        .O(\yti_reg[23] [3]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__4_i_6
       (.I0(\yti_reg[27]_1 [22]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [22]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__4_i_10_n_0),
        .O(\yti_reg[23] [2]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__4_i_7
       (.I0(\yti_reg[27]_1 [21]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [21]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__4_i_11_n_0),
        .O(\yti_reg[23] [1]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry__4_i_8
       (.I0(\yti_reg[27]_1 [20]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [20]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry__4_i_12_n_0),
        .O(\yti_reg[23] [0]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__5_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [23]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [26]),
        .O(alu2_in1[26]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__5_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [23]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [25]),
        .O(alu2_in1[25]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry__5_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [23]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [24]),
        .O(alu2_in1[24]));
  LUT5 #(
    .INIT(32'h666656A6)) 
    do_alu_2_carry__5_i_5
       (.I0(alu2_in1[26]),
        .I1(\yti_reg[27] [26]),
        .I2(Q[2]),
        .I3(\yti_reg[23]_0 ),
        .I4(Q[1]),
        .O(\yti_reg[26] [2]));
  LUT5 #(
    .INIT(32'h666656A6)) 
    do_alu_2_carry__5_i_6
       (.I0(alu2_in1[25]),
        .I1(\yti_reg[27] [25]),
        .I2(Q[2]),
        .I3(\yti_reg[23]_0 ),
        .I4(Q[1]),
        .O(\yti_reg[26] [1]));
  LUT5 #(
    .INIT(32'h666656A6)) 
    do_alu_2_carry__5_i_7
       (.I0(alu2_in1[24]),
        .I1(\yti_reg[27] [24]),
        .I2(Q[2]),
        .I3(\yti_reg[23]_0 ),
        .I4(Q[1]),
        .O(\yti_reg[26] [0]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [3]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [3]),
        .O(alu2_in1[3]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry_i_10
       (.I0(Q[1]),
        .I1(do_alu_2_carry_i_6_0),
        .I2(Q[0]),
        .I3(P[2]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [2]),
        .O(do_alu_2_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry_i_11
       (.I0(Q[1]),
        .I1(do_alu_2_carry_i_7_0),
        .I2(Q[0]),
        .I3(P[1]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [1]),
        .O(do_alu_2_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry_i_12
       (.I0(Q[1]),
        .I1(do_alu_2_carry_i_8_0),
        .I2(Q[0]),
        .I3(P[0]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [0]),
        .O(do_alu_2_carry_i_12_n_0));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [2]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [2]),
        .O(alu2_in1[2]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [1]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [1]),
        .O(alu2_in1[1]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    do_alu_2_carry_i_4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\yti_reg[27]_0 [0]),
        .I3(Q[2]),
        .I4(\yti_reg[27]_1 [0]),
        .O(alu2_in1[0]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry_i_5
       (.I0(\yti_reg[27]_1 [3]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry_i_9_n_0),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry_i_6
       (.I0(\yti_reg[27]_1 [2]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry_i_10_n_0),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry_i_7
       (.I0(\yti_reg[27]_1 [1]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry_i_11_n_0),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5555551DAAAAAAE2)) 
    do_alu_2_carry_i_8
       (.I0(\yti_reg[27]_1 [0]),
        .I1(Q[2]),
        .I2(\yti_reg[27]_0 [0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(do_alu_2_carry_i_12_n_0),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    do_alu_2_carry_i_9
       (.I0(Q[1]),
        .I1(do_alu_2_carry_i_5_0),
        .I2(Q[0]),
        .I3(P[3]),
        .I4(Q[2]),
        .I5(\yti_reg[27] [3]),
        .O(do_alu_2_carry_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(done_sign),
        .Q(done_OBUF),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    done_sign_i_1
       (.I0(done_sign_0),
        .I1(done_sign),
        .O(done_sign_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_sign_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(done_sign_i_1_n_0),
        .Q(done_sign),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \en_reg[3]_i_1 
       (.I0(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_curr_state_reg_n_0_[4] ),
        .O(\en_reg[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \en_reg[4]_i_1 
       (.I0(\FSM_onehot_curr_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_curr_state_reg_n_0_[6] ),
        .O(\en_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \en_reg[5]_i_1 
       (.I0(\FSM_onehot_curr_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_curr_state_reg_n_0_[5] ),
        .O(\en_reg[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_curr_state_reg_n_0_[7] ),
        .Q(\en_reg_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\en_reg[3]_i_1_n_0 ),
        .Q(\en_reg_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\en_reg[4]_i_1_n_0 ),
        .Q(\en_reg_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\en_reg[5]_i_1_n_0 ),
        .Q(en_reg),
        .R(SR));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    i__carry_i_1
       (.I0(Q[2]),
        .I1(P[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(alu_reg_1),
        .O(alu1_in1));
  LUT3 #(
    .INIT(8'h08)) 
    i__carry_i_5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(DI));
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[0]),
        .Q(\mem_in_addr_reg[8]_0 [0]),
        .R(1'b0));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[0]_lopt_replica 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[0]),
        .Q(\mem_in_addr_reg[0]_lopt_replica_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[1]),
        .Q(\mem_in_addr_reg[8]_0 [1]),
        .R(1'b0));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[1]_lopt_replica 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[1]),
        .Q(\mem_in_addr_reg[1]_lopt_replica_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[2]),
        .Q(\mem_in_addr_reg[8]_0 [2]),
        .R(1'b0));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[2]_lopt_replica 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[2]),
        .Q(\mem_in_addr_reg[2]_lopt_replica_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[3]),
        .Q(\mem_in_addr_reg[8]_0 [3]),
        .R(1'b0));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[3]_lopt_replica 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[3]),
        .Q(\mem_in_addr_reg[3]_lopt_replica_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[4]),
        .Q(\mem_in_addr_reg[8]_0 [4]),
        .R(1'b0));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[4]_lopt_replica 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[4]),
        .Q(\mem_in_addr_reg[4]_lopt_replica_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[5]),
        .Q(\mem_in_addr_reg[8]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[6]),
        .Q(\mem_in_addr_reg[8]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[7]),
        .Q(\mem_in_addr_reg[8]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_in_addr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(addr_counter[8]),
        .Q(\mem_in_addr_reg[8]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_out_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_curr_state_reg_n_0_[9] ),
        .Q(\mem_out_addr_reg[1]_0 [0]),
        .R(1'b0));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \mem_out_addr_reg[0]_lopt_replica 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_curr_state_reg_n_0_[9] ),
        .Q(\mem_out_addr_reg[0]_lopt_replica_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_out_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(done_sign_0),
        .Q(\mem_out_addr_reg[1]_0 [1]),
        .R(1'b0));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    \mem_out_addr_reg[1]_lopt_replica 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(done_sign_0),
        .Q(\mem_out_addr_reg[1]_lopt_replica_1 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    mem_out_we_i_1
       (.I0(\FSM_onehot_curr_state_reg_n_0_[9] ),
        .I1(done_sign_0),
        .O(mem_out_we_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mem_out_we_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(mem_out_we_i_1_n_0),
        .Q(we_OBUF),
        .R(SR));
  (* OPT_INSERTED_REPDRIVER *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  FDRE #(
    .INIT(1'b0)) 
    mem_out_we_reg_lopt_replica
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(mem_out_we_i_1_n_0),
        .Q(mem_out_we_reg_lopt_replica_1),
        .R(SR));
  LUT4 #(
    .INIT(16'h4000)) 
    mult_reg_1_reg_i_1
       (.I0(\en_reg_reg[4]_0 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(mult_reg_1));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_10
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[15]),
        .I3(Q[1]),
        .I4(Xi__0[15]),
        .O(A[15]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_11
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[14]),
        .I3(Q[1]),
        .I4(Xi__0[14]),
        .O(A[14]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_12
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[13]),
        .I3(Q[1]),
        .I4(Xi__0[13]),
        .O(A[13]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_13
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[12]),
        .I3(Q[1]),
        .I4(Xi__0[12]),
        .O(A[12]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_14
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[11]),
        .I3(Q[1]),
        .I4(Xi__0[11]),
        .O(A[11]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_15
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[10]),
        .I3(Q[1]),
        .I4(Xi__0[10]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_16
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[9]),
        .I3(Q[1]),
        .I4(Xi__0[9]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_17
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[8]),
        .I3(Q[1]),
        .I4(Xi__0[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_18
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[7]),
        .I3(Q[1]),
        .I4(Xi__0[7]),
        .O(A[7]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_19
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[6]),
        .I3(Q[1]),
        .I4(Xi__0[6]),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_1_reg_i_2
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[15]),
        .O(B[7]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_20
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[5]),
        .I3(Q[1]),
        .I4(Xi__0[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_21
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[4]),
        .I3(Q[1]),
        .I4(Xi__0[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_22
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[3]),
        .I3(Q[1]),
        .I4(Xi__0[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_23
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[2]),
        .I3(Q[1]),
        .I4(Xi__0[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_24
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[1]),
        .I3(Q[1]),
        .I4(Xi__0[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_1_reg_i_25
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xr__0[0]),
        .I3(Q[1]),
        .I4(Xi__0[0]),
        .O(A[0]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_1_reg_i_3
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[14]),
        .O(B[6]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_1_reg_i_4
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[13]),
        .O(B[5]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_1_reg_i_5
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[12]),
        .O(B[4]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_1_reg_i_6
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[11]),
        .O(B[3]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_1_reg_i_7
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[10]),
        .O(B[2]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_1_reg_i_8
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[9]),
        .O(B[1]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_1_reg_i_9
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[8]),
        .O(B[0]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_2_reg_i_1
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[7]),
        .O(\sel_load_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_10
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[14]),
        .I3(Q[1]),
        .I4(Xr__0[14]),
        .O(\oper_reg[2]_0 [14]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_11
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[13]),
        .I3(Q[1]),
        .I4(Xr__0[13]),
        .O(\oper_reg[2]_0 [13]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_12
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[12]),
        .I3(Q[1]),
        .I4(Xr__0[12]),
        .O(\oper_reg[2]_0 [12]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_13
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[11]),
        .I3(Q[1]),
        .I4(Xr__0[11]),
        .O(\oper_reg[2]_0 [11]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_14
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[10]),
        .I3(Q[1]),
        .I4(Xr__0[10]),
        .O(\oper_reg[2]_0 [10]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_15
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[9]),
        .I3(Q[1]),
        .I4(Xr__0[9]),
        .O(\oper_reg[2]_0 [9]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_16
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[8]),
        .I3(Q[1]),
        .I4(Xr__0[8]),
        .O(\oper_reg[2]_0 [8]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_17
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[7]),
        .I3(Q[1]),
        .I4(Xr__0[7]),
        .O(\oper_reg[2]_0 [7]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_18
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[6]),
        .I3(Q[1]),
        .I4(Xr__0[6]),
        .O(\oper_reg[2]_0 [6]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_19
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[5]),
        .I3(Q[1]),
        .I4(Xr__0[5]),
        .O(\oper_reg[2]_0 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_2_reg_i_2
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[6]),
        .O(\sel_load_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_20
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[4]),
        .I3(Q[1]),
        .I4(Xr__0[4]),
        .O(\oper_reg[2]_0 [4]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_21
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[3]),
        .I3(Q[1]),
        .I4(Xr__0[3]),
        .O(\oper_reg[2]_0 [3]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_22
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[2]),
        .I3(Q[1]),
        .I4(Xr__0[2]),
        .O(\oper_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_23
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[1]),
        .I3(Q[1]),
        .I4(Xr__0[1]),
        .O(\oper_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_24
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[0]),
        .I3(Q[1]),
        .I4(Xr__0[0]),
        .O(\oper_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_2_reg_i_3
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[5]),
        .O(\sel_load_reg[0]_0 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_2_reg_i_4
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[4]),
        .O(\sel_load_reg[0]_0 [4]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_2_reg_i_5
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[3]),
        .O(\sel_load_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_2_reg_i_6
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[2]),
        .O(\sel_load_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_2_reg_i_7
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[1]),
        .O(\sel_load_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    mult_reg_2_reg_i_8
       (.I0(\sel_load_reg_n_0_[0] ),
        .I1(DO[0]),
        .O(\sel_load_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hFEFF1000)) 
    mult_reg_2_reg_i_9
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Xi__0[15]),
        .I3(Q[1]),
        .I4(Xr__0[15]),
        .O(\oper_reg[2]_0 [15]));
  LUT2 #(
    .INIT(4'hE)) 
    \oper[0]_i_1 
       (.I0(\FSM_onehot_curr_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_curr_state_reg_n_0_[6] ),
        .O(\oper[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \oper[1]_i_1 
       (.I0(\FSM_onehot_curr_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_curr_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_curr_state_reg_n_0_[7] ),
        .O(\oper[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \oper[2]_i_1 
       (.I0(\FSM_onehot_curr_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_curr_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_curr_state_reg_n_0_[7] ),
        .O(\oper[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \oper_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\oper[0]_i_1_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \oper_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\oper[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \oper_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\oper[2]_i_1_n_0 ),
        .Q(Q[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sel_load_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_curr_state_reg_n_0_[1] ),
        .Q(\sel_load_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sel_load_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_onehot_curr_state_reg_n_0_[2] ),
        .Q(enables_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sw_out_i_1
       (.I0(\FSM_onehot_curr_state_reg_n_0_[8] ),
        .I1(\FSM_onehot_curr_state_reg_n_0_[9] ),
        .O(sw_out_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sw_out_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(sw_out_i_1_n_0),
        .Q(sw_out),
        .R(SR));
  LUT4 #(
    .INIT(16'h4000)) 
    \yti[27]_i_1 
       (.I0(\en_reg_reg[4]_0 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\en_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \ytr[27]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\en_reg_reg[4]_0 [0]),
        .O(\oper_reg[2]_3 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \ytr[27]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\en_reg_reg[4]_0 [0]),
        .O(\oper_reg[1]_1 ));
endmodule

module datapath
   (P,
    mult_reg_2_reg_0,
    \alu_reg_1_reg[0]_0 ,
    \alu_reg_2_reg[26]_0 ,
    \Bi_reg[26]_0 ,
    \Bi_reg[26]_1 ,
    \Bi_reg[6]_0 ,
    \Bi_reg[5]_0 ,
    \Bi_reg[4]_0 ,
    \Bi_reg[3]_0 ,
    \Bi_reg[2]_0 ,
    \Bi_reg[1]_0 ,
    \Bi_reg[0]_0 ,
    Xi__0,
    Xr__0,
    \yti_reg[26]_0 ,
    \do_div_ytr_reg[27]_0 ,
    Bi,
    \alu_reg_2_reg[27]_0 ,
    clk_IBUF_BUFG,
    mult_reg_1,
    B,
    A,
    mult_reg_2_reg_1,
    mult_reg_2_reg_2,
    alu2_in1,
    S,
    \yti_reg[7]_0 ,
    \yti_reg[11]_0 ,
    \yti_reg[15]_0 ,
    \yti_reg[19]_0 ,
    \yti_reg[23]_0 ,
    \yti_reg[27]_0 ,
    alu1_in1,
    DI,
    Q,
    \Br_reg[0]_0 ,
    DO,
    \Xr_reg[0]_0 ,
    Xi,
    SR,
    \yti_reg[27]_1 ,
    \alu_reg_1_reg[0]_1 ,
    \alu_reg_1_reg[27]_0 ,
    \ytr_reg[0]_0 ,
    \ytr_reg[27]_0 ,
    sw_out);
  output [22:0]P;
  output [23:0]mult_reg_2_reg_0;
  output [0:0]\alu_reg_1_reg[0]_0 ;
  output [26:0]\alu_reg_2_reg[26]_0 ;
  output \Bi_reg[26]_0 ;
  output \Bi_reg[26]_1 ;
  output \Bi_reg[6]_0 ;
  output \Bi_reg[5]_0 ;
  output \Bi_reg[4]_0 ;
  output \Bi_reg[3]_0 ;
  output \Bi_reg[2]_0 ;
  output \Bi_reg[1]_0 ;
  output \Bi_reg[0]_0 ;
  output [15:0]Xi__0;
  output [15:0]Xr__0;
  output [26:0]\yti_reg[26]_0 ;
  output [24:0]\do_div_ytr_reg[27]_0 ;
  input Bi;
  input [2:0]\alu_reg_2_reg[27]_0 ;
  input clk_IBUF_BUFG;
  input mult_reg_1;
  input [7:0]B;
  input [15:0]A;
  input [7:0]mult_reg_2_reg_1;
  input [15:0]mult_reg_2_reg_2;
  input [26:0]alu2_in1;
  input [3:0]S;
  input [3:0]\yti_reg[7]_0 ;
  input [3:0]\yti_reg[11]_0 ;
  input [3:0]\yti_reg[15]_0 ;
  input [3:0]\yti_reg[19]_0 ;
  input [3:0]\yti_reg[23]_0 ;
  input [2:0]\yti_reg[27]_0 ;
  input [0:0]alu1_in1;
  input [0:0]DI;
  input [2:0]Q;
  input \Br_reg[0]_0 ;
  input [31:0]DO;
  input \Xr_reg[0]_0 ;
  input Xi;
  input [0:0]SR;
  input [0:0]\yti_reg[27]_1 ;
  input \alu_reg_1_reg[0]_1 ;
  input \alu_reg_1_reg[27]_0 ;
  input \ytr_reg[0]_0 ;
  input \ytr_reg[27]_0 ;
  input sw_out;

  wire [15:0]A;
  wire [7:0]B;
  wire Bi;
  wire \Bi_reg[0]_0 ;
  wire \Bi_reg[1]_0 ;
  wire \Bi_reg[26]_0 ;
  wire \Bi_reg[26]_1 ;
  wire \Bi_reg[2]_0 ;
  wire \Bi_reg[3]_0 ;
  wire \Bi_reg[4]_0 ;
  wire \Bi_reg[5]_0 ;
  wire \Bi_reg[6]_0 ;
  wire [26:0]Br;
  wire \Br_reg[0]_0 ;
  wire [0:0]DI;
  wire [31:0]DO;
  wire [22:0]P;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire Xi;
  wire [15:0]Xi__0;
  wire [15:0]Xr__0;
  wire \Xr_reg[0]_0 ;
  wire \_inferred__3/i__carry__0_n_0 ;
  wire \_inferred__3/i__carry__1_n_0 ;
  wire \_inferred__3/i__carry__2_n_0 ;
  wire \_inferred__3/i__carry__3_n_0 ;
  wire \_inferred__3/i__carry__4_n_0 ;
  wire \_inferred__3/i__carry_n_0 ;
  wire [0:0]alu1_in1;
  wire [26:0]alu2_in1;
  wire [27:1]alu_reg_1;
  wire [0:0]\alu_reg_1_reg[0]_0 ;
  wire \alu_reg_1_reg[0]_1 ;
  wire \alu_reg_1_reg[27]_0 ;
  wire [27:27]alu_reg_2;
  wire [26:0]\alu_reg_2_reg[26]_0 ;
  wire [2:0]\alu_reg_2_reg[27]_0 ;
  wire clk_IBUF_BUFG;
  wire [27:0]do_alu_1;
  wire [27:0]do_alu_2;
  wire do_alu_2_carry__0_n_0;
  wire do_alu_2_carry__1_n_0;
  wire do_alu_2_carry__2_n_0;
  wire do_alu_2_carry__3_n_0;
  wire do_alu_2_carry__4_n_0;
  wire do_alu_2_carry__5_i_4_n_0;
  wire do_alu_2_carry__5_i_8_n_0;
  wire do_alu_2_carry_n_0;
  wire [27:0]do_div_yti;
  wire [27:0]do_div_ytr;
  wire [24:0]\do_div_ytr_reg[27]_0 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__2_i_8_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__3_i_5_n_0;
  wire i__carry__3_i_6_n_0;
  wire i__carry__3_i_7_n_0;
  wire i__carry__3_i_8_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__4_i_5_n_0;
  wire i__carry__4_i_6_n_0;
  wire i__carry__4_i_7_n_0;
  wire i__carry__4_i_8_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__5_i_5_n_0;
  wire i__carry__5_i_6_n_0;
  wire i__carry__5_i_7_n_0;
  wire i__carry__5_i_8_n_0;
  wire i__carry__5_i_9_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9_n_0;
  wire mult_reg_1;
  wire mult_reg_1_reg_n_82;
  wire [23:0]mult_reg_2_reg_0;
  wire [7:0]mult_reg_2_reg_1;
  wire [15:0]mult_reg_2_reg_2;
  wire p_0_in0;
  wire sw_out;
  wire [3:0]\yti_reg[11]_0 ;
  wire [3:0]\yti_reg[15]_0 ;
  wire [3:0]\yti_reg[19]_0 ;
  wire [3:0]\yti_reg[23]_0 ;
  wire [26:0]\yti_reg[26]_0 ;
  wire [2:0]\yti_reg[27]_0 ;
  wire [0:0]\yti_reg[27]_1 ;
  wire [3:0]\yti_reg[7]_0 ;
  wire [27:0]ytr;
  wire \ytr_reg[0]_0 ;
  wire \ytr_reg[27]_0 ;
  wire [2:0]\NLW__inferred__3/i__carry_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__3/i__carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__3/i__carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__3/i__carry__3_CO_UNCONNECTED ;
  wire [2:0]\NLW__inferred__3/i__carry__4_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__3/i__carry__5_CO_UNCONNECTED ;
  wire [2:0]NLW_do_alu_2_carry_CO_UNCONNECTED;
  wire [2:0]NLW_do_alu_2_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_do_alu_2_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_do_alu_2_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_do_alu_2_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_do_alu_2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_do_alu_2_carry__5_CO_UNCONNECTED;
  wire NLW_mult_reg_1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_reg_1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_reg_1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mult_reg_1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_reg_1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_reg_1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_reg_1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_reg_1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_reg_1_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_mult_reg_1_reg_P_UNCONNECTED;
  wire [47:0]NLW_mult_reg_1_reg_PCOUT_UNCONNECTED;
  wire NLW_mult_reg_2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_reg_2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_reg_2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mult_reg_2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_reg_2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_reg_2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_reg_2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_reg_2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_reg_2_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_mult_reg_2_reg_P_UNCONNECTED;
  wire [47:0]NLW_mult_reg_2_reg_PCOUT_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \Bi_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[0]),
        .Q(\Bi_reg[0]_0 ),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Bi_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[1]),
        .Q(\Bi_reg[1]_0 ),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Bi_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[7]),
        .Q(\Bi_reg[26]_0 ),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Bi_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[2]),
        .Q(\Bi_reg[2]_0 ),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Bi_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[3]),
        .Q(\Bi_reg[3]_0 ),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Bi_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[4]),
        .Q(\Bi_reg[4]_0 ),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Bi_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[5]),
        .Q(\Bi_reg[5]_0 ),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Bi_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[6]),
        .Q(\Bi_reg[6]_0 ),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Br_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[8]),
        .Q(Br[0]),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Br_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[9]),
        .Q(Br[1]),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Br_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[15]),
        .Q(Br[26]),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Br_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[10]),
        .Q(Br[2]),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Br_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[11]),
        .Q(Br[3]),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Br_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[12]),
        .Q(Br[4]),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Br_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[13]),
        .Q(Br[5]),
        .R(\Br_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Br_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(Bi),
        .D(DO[14]),
        .Q(Br[6]),
        .R(\Br_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_1
       (.I0(do_div_ytr[27]),
        .I1(sw_out),
        .I2(do_div_yti[27]),
        .O(\do_div_ytr_reg[27]_0 [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_10
       (.I0(do_div_ytr[15]),
        .I1(sw_out),
        .I2(do_div_yti[15]),
        .O(\do_div_ytr_reg[27]_0 [15]));
  (* \PinAttr:I2:HOLD_DETOUR  = "193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_11
       (.I0(do_div_ytr[14]),
        .I1(sw_out),
        .I2(do_div_yti[14]),
        .O(\do_div_ytr_reg[27]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_12
       (.I0(do_div_ytr[13]),
        .I1(sw_out),
        .I2(do_div_yti[13]),
        .O(\do_div_ytr_reg[27]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_13
       (.I0(do_div_ytr[12]),
        .I1(sw_out),
        .I2(do_div_yti[12]),
        .O(\do_div_ytr_reg[27]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_14
       (.I0(do_div_ytr[11]),
        .I1(sw_out),
        .I2(do_div_yti[11]),
        .O(\do_div_ytr_reg[27]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_15
       (.I0(do_div_ytr[10]),
        .I1(sw_out),
        .I2(do_div_yti[10]),
        .O(\do_div_ytr_reg[27]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_16
       (.I0(do_div_ytr[9]),
        .I1(sw_out),
        .I2(do_div_yti[9]),
        .O(\do_div_ytr_reg[27]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_17
       (.I0(do_div_ytr[8]),
        .I1(sw_out),
        .I2(do_div_yti[8]),
        .O(\do_div_ytr_reg[27]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_18
       (.I0(do_div_ytr[7]),
        .I1(sw_out),
        .I2(do_div_yti[7]),
        .O(\do_div_ytr_reg[27]_0 [7]));
  (* \PinAttr:I2:HOLD_DETOUR  = "185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_19
       (.I0(do_div_ytr[6]),
        .I1(sw_out),
        .I2(do_div_yti[6]),
        .O(\do_div_ytr_reg[27]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_2
       (.I0(do_div_ytr[23]),
        .I1(sw_out),
        .I2(do_div_yti[23]),
        .O(\do_div_ytr_reg[27]_0 [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_20
       (.I0(do_div_ytr[5]),
        .I1(sw_out),
        .I2(do_div_yti[5]),
        .O(\do_div_ytr_reg[27]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_21
       (.I0(do_div_ytr[4]),
        .I1(sw_out),
        .I2(do_div_yti[4]),
        .O(\do_div_ytr_reg[27]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_22
       (.I0(do_div_ytr[3]),
        .I1(sw_out),
        .I2(do_div_yti[3]),
        .O(\do_div_ytr_reg[27]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_23
       (.I0(do_div_ytr[2]),
        .I1(sw_out),
        .I2(do_div_yti[2]),
        .O(\do_div_ytr_reg[27]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_24
       (.I0(do_div_ytr[1]),
        .I1(sw_out),
        .I2(do_div_yti[1]),
        .O(\do_div_ytr_reg[27]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_25
       (.I0(do_div_ytr[0]),
        .I1(sw_out),
        .I2(do_div_yti[0]),
        .O(\do_div_ytr_reg[27]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_3
       (.I0(do_div_ytr[22]),
        .I1(sw_out),
        .I2(do_div_yti[22]),
        .O(\do_div_ytr_reg[27]_0 [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_4
       (.I0(do_div_ytr[21]),
        .I1(sw_out),
        .I2(do_div_yti[21]),
        .O(\do_div_ytr_reg[27]_0 [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_5
       (.I0(do_div_ytr[20]),
        .I1(sw_out),
        .I2(do_div_yti[20]),
        .O(\do_div_ytr_reg[27]_0 [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_6
       (.I0(do_div_ytr[19]),
        .I1(sw_out),
        .I2(do_div_yti[19]),
        .O(\do_div_ytr_reg[27]_0 [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_7
       (.I0(do_div_ytr[18]),
        .I1(sw_out),
        .I2(do_div_yti[18]),
        .O(\do_div_ytr_reg[27]_0 [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_8
       (.I0(do_div_ytr[17]),
        .I1(sw_out),
        .I2(do_div_yti[17]),
        .O(\do_div_ytr_reg[27]_0 [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    MEM_out_i_9
       (.I0(do_div_ytr[16]),
        .I1(sw_out),
        .I2(do_div_yti[16]),
        .O(\do_div_ytr_reg[27]_0 [16]));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[0]),
        .Q(Xi__0[0]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[10]),
        .Q(Xi__0[10]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[11]),
        .Q(Xi__0[11]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[12]),
        .Q(Xi__0[12]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[13]),
        .Q(Xi__0[13]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[14]),
        .Q(Xi__0[14]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[15]),
        .Q(Xi__0[15]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[1]),
        .Q(Xi__0[1]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[2]),
        .Q(Xi__0[2]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[3]),
        .Q(Xi__0[3]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[4]),
        .Q(Xi__0[4]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[5]),
        .Q(Xi__0[5]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[6]),
        .Q(Xi__0[6]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[7]),
        .Q(Xi__0[7]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[8]),
        .Q(Xi__0[8]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xi_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[9]),
        .Q(Xi__0[9]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[16]),
        .Q(Xr__0[0]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[26]),
        .Q(Xr__0[10]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[27]),
        .Q(Xr__0[11]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[28]),
        .Q(Xr__0[12]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[29]),
        .Q(Xr__0[13]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[30]),
        .Q(Xr__0[14]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[31]),
        .Q(Xr__0[15]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[17]),
        .Q(Xr__0[1]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[18]),
        .Q(Xr__0[2]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[19]),
        .Q(Xr__0[3]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[20]),
        .Q(Xr__0[4]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[21]),
        .Q(Xr__0[5]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[22]),
        .Q(Xr__0[6]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[23]),
        .Q(Xr__0[7]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[24]),
        .Q(Xr__0[8]),
        .R(\Xr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Xr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(Xi),
        .D(DO[25]),
        .Q(Xr__0[9]),
        .R(\Xr_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__3/i__carry_n_0 ,\NLW__inferred__3/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(alu1_in1),
        .DI({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,DI}),
        .O(do_alu_1[3:0]),
        .S({i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0,i__carry_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__3/i__carry__0 
       (.CI(\_inferred__3/i__carry_n_0 ),
        .CO({\_inferred__3/i__carry__0_n_0 ,\NLW__inferred__3/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}),
        .O(do_alu_1[7:4]),
        .S({i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__3/i__carry__1 
       (.CI(\_inferred__3/i__carry__0_n_0 ),
        .CO({\_inferred__3/i__carry__1_n_0 ,\NLW__inferred__3/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}),
        .O(do_alu_1[11:8]),
        .S({i__carry__1_i_5_n_0,i__carry__1_i_6_n_0,i__carry__1_i_7_n_0,i__carry__1_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__3/i__carry__2 
       (.CI(\_inferred__3/i__carry__1_n_0 ),
        .CO({\_inferred__3/i__carry__2_n_0 ,\NLW__inferred__3/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}),
        .O(do_alu_1[15:12]),
        .S({i__carry__2_i_5_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7_n_0,i__carry__2_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__3/i__carry__3 
       (.CI(\_inferred__3/i__carry__2_n_0 ),
        .CO({\_inferred__3/i__carry__3_n_0 ,\NLW__inferred__3/i__carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}),
        .O(do_alu_1[19:16]),
        .S({i__carry__3_i_5_n_0,i__carry__3_i_6_n_0,i__carry__3_i_7_n_0,i__carry__3_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__3/i__carry__4 
       (.CI(\_inferred__3/i__carry__3_n_0 ),
        .CO({\_inferred__3/i__carry__4_n_0 ,\NLW__inferred__3/i__carry__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}),
        .O(do_alu_1[23:20]),
        .S({i__carry__4_i_5_n_0,i__carry__4_i_6_n_0,i__carry__4_i_7_n_0,i__carry__4_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \_inferred__3/i__carry__5 
       (.CI(\_inferred__3/i__carry__4_n_0 ),
        .CO(\NLW__inferred__3/i__carry__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0}),
        .O(do_alu_1[27:24]),
        .S({i__carry__5_i_4_n_0,i__carry__5_i_5_n_0,i__carry__5_i_6_n_0,i__carry__5_i_7_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[0]),
        .Q(\alu_reg_1_reg[0]_0 ),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[10]),
        .Q(alu_reg_1[10]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[11]),
        .Q(alu_reg_1[11]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[12]),
        .Q(alu_reg_1[12]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[13]),
        .Q(alu_reg_1[13]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[14]),
        .Q(alu_reg_1[14]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[15]),
        .Q(alu_reg_1[15]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[16]),
        .Q(alu_reg_1[16]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[17]),
        .Q(alu_reg_1[17]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[18]),
        .Q(alu_reg_1[18]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[19]),
        .Q(alu_reg_1[19]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[1]),
        .Q(alu_reg_1[1]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[20]),
        .Q(alu_reg_1[20]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[21]),
        .Q(alu_reg_1[21]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[22]),
        .Q(alu_reg_1[22]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[23]),
        .Q(alu_reg_1[23]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[24]),
        .Q(alu_reg_1[24]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[25]),
        .Q(alu_reg_1[25]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[26]),
        .Q(alu_reg_1[26]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[27]),
        .Q(alu_reg_1[27]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[2]),
        .Q(alu_reg_1[2]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[3]),
        .Q(alu_reg_1[3]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[4]),
        .Q(alu_reg_1[4]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[5]),
        .Q(alu_reg_1[5]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[6]),
        .Q(alu_reg_1[6]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[7]),
        .Q(alu_reg_1[7]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[8]),
        .Q(alu_reg_1[8]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_1_reg[27]_0 ),
        .D(do_alu_1[9]),
        .Q(alu_reg_1[9]),
        .R(\alu_reg_1_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[0]),
        .Q(\alu_reg_2_reg[26]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[10]),
        .Q(\alu_reg_2_reg[26]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[11]),
        .Q(\alu_reg_2_reg[26]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[12]),
        .Q(\alu_reg_2_reg[26]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[13]),
        .Q(\alu_reg_2_reg[26]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[14]),
        .Q(\alu_reg_2_reg[26]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[15]),
        .Q(\alu_reg_2_reg[26]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[16]),
        .Q(\alu_reg_2_reg[26]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[17]),
        .Q(\alu_reg_2_reg[26]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[18]),
        .Q(\alu_reg_2_reg[26]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[19]),
        .Q(\alu_reg_2_reg[26]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[1]),
        .Q(\alu_reg_2_reg[26]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[20]),
        .Q(\alu_reg_2_reg[26]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[21]),
        .Q(\alu_reg_2_reg[26]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[22]),
        .Q(\alu_reg_2_reg[26]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[23]),
        .Q(\alu_reg_2_reg[26]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[24]),
        .Q(\alu_reg_2_reg[26]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[25]),
        .Q(\alu_reg_2_reg[26]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[26]),
        .Q(\alu_reg_2_reg[26]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[27]),
        .Q(alu_reg_2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[2]),
        .Q(\alu_reg_2_reg[26]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[3]),
        .Q(\alu_reg_2_reg[26]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[4]),
        .Q(\alu_reg_2_reg[26]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[5]),
        .Q(\alu_reg_2_reg[26]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[6]),
        .Q(\alu_reg_2_reg[26]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[7]),
        .Q(\alu_reg_2_reg[26]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[8]),
        .Q(\alu_reg_2_reg[26]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \alu_reg_2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [2]),
        .D(do_alu_2[9]),
        .Q(\alu_reg_2_reg[26]_0 [9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 do_alu_2_carry
       (.CI(1'b0),
        .CO({do_alu_2_carry_n_0,NLW_do_alu_2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(alu2_in1[3:0]),
        .O(do_alu_2[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 do_alu_2_carry__0
       (.CI(do_alu_2_carry_n_0),
        .CO({do_alu_2_carry__0_n_0,NLW_do_alu_2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(alu2_in1[7:4]),
        .O(do_alu_2[7:4]),
        .S(\yti_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 do_alu_2_carry__1
       (.CI(do_alu_2_carry__0_n_0),
        .CO({do_alu_2_carry__1_n_0,NLW_do_alu_2_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(alu2_in1[11:8]),
        .O(do_alu_2[11:8]),
        .S(\yti_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 do_alu_2_carry__2
       (.CI(do_alu_2_carry__1_n_0),
        .CO({do_alu_2_carry__2_n_0,NLW_do_alu_2_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(alu2_in1[15:12]),
        .O(do_alu_2[15:12]),
        .S(\yti_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 do_alu_2_carry__3
       (.CI(do_alu_2_carry__2_n_0),
        .CO({do_alu_2_carry__3_n_0,NLW_do_alu_2_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(alu2_in1[19:16]),
        .O(do_alu_2[19:16]),
        .S(\yti_reg[19]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 do_alu_2_carry__4
       (.CI(do_alu_2_carry__3_n_0),
        .CO({do_alu_2_carry__4_n_0,NLW_do_alu_2_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(alu2_in1[23:20]),
        .O(do_alu_2[23:20]),
        .S(\yti_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    do_alu_2_carry__4_i_9
       (.I0(\Bi_reg[26]_0 ),
        .I1(Q[0]),
        .I2(mult_reg_1_reg_n_82),
        .O(\Bi_reg[26]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 do_alu_2_carry__5
       (.CI(do_alu_2_carry__4_n_0),
        .CO(NLW_do_alu_2_carry__5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,alu2_in1[26:24]}),
        .O(do_alu_2[27:24]),
        .S({do_alu_2_carry__5_i_4_n_0,\yti_reg[27]_0 }));
  LUT5 #(
    .INIT(32'h40EFEF40)) 
    do_alu_2_carry__5_i_4
       (.I0(Q[1]),
        .I1(do_alu_2_carry__5_i_8_n_0),
        .I2(Q[2]),
        .I3(alu_reg_2),
        .I4(p_0_in0),
        .O(do_alu_2_carry__5_i_4_n_0));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    do_alu_2_carry__5_i_8
       (.I0(\Bi_reg[26]_0 ),
        .I1(alu_reg_2),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[23]),
        .I4(mult_reg_1_reg_n_82),
        .O(do_alu_2_carry__5_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [3]),
        .Q(do_div_yti[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [13]),
        .Q(do_div_yti[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [14]),
        .Q(do_div_yti[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [15]),
        .Q(do_div_yti[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [16]),
        .Q(do_div_yti[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [17]),
        .Q(do_div_yti[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [18]),
        .Q(do_div_yti[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [19]),
        .Q(do_div_yti[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [20]),
        .Q(do_div_yti[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [21]),
        .Q(do_div_yti[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [22]),
        .Q(do_div_yti[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [4]),
        .Q(do_div_yti[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [23]),
        .Q(do_div_yti[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [24]),
        .Q(do_div_yti[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [25]),
        .Q(do_div_yti[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [26]),
        .Q(do_div_yti[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in0),
        .Q(do_div_yti[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [5]),
        .Q(do_div_yti[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [6]),
        .Q(do_div_yti[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [7]),
        .Q(do_div_yti[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [8]),
        .Q(do_div_yti[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [9]),
        .Q(do_div_yti[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [10]),
        .Q(do_div_yti[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [11]),
        .Q(do_div_yti[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_yti_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\yti_reg[26]_0 [12]),
        .Q(do_div_yti[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[3]),
        .Q(do_div_ytr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[13]),
        .Q(do_div_ytr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[14]),
        .Q(do_div_ytr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[15]),
        .Q(do_div_ytr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[16]),
        .Q(do_div_ytr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[17]),
        .Q(do_div_ytr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[18]),
        .Q(do_div_ytr[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[19]),
        .Q(do_div_ytr[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[20]),
        .Q(do_div_ytr[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[21]),
        .Q(do_div_ytr[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[22]),
        .Q(do_div_ytr[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[4]),
        .Q(do_div_ytr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[23]),
        .Q(do_div_ytr[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[24]),
        .Q(do_div_ytr[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[25]),
        .Q(do_div_ytr[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[26]),
        .Q(do_div_ytr[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[27]),
        .Q(do_div_ytr[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[5]),
        .Q(do_div_ytr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[6]),
        .Q(do_div_ytr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[7]),
        .Q(do_div_ytr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[8]),
        .Q(do_div_ytr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[9]),
        .Q(do_div_ytr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[10]),
        .Q(do_div_ytr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[11]),
        .Q(do_div_ytr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \do_div_ytr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(ytr[12]),
        .Q(do_div_ytr[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__0_i_1
       (.I0(ytr[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[7]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__0_i_2
       (.I0(ytr[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[6]),
        .I4(Q[2]),
        .I5(Br[6]),
        .O(i__carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__0_i_3
       (.I0(ytr[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[5]),
        .I4(Q[2]),
        .I5(Br[5]),
        .O(i__carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__0_i_4
       (.I0(ytr[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[4]),
        .I4(Q[2]),
        .I5(Br[4]),
        .O(i__carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__0_i_5
       (.I0(i__carry__0_i_1_n_0),
        .I1(alu_reg_1[7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[7]),
        .I5(Q[2]),
        .O(i__carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__0_i_6
       (.I0(i__carry__0_i_2_n_0),
        .I1(alu_reg_1[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[6]),
        .I5(Q[2]),
        .O(i__carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__0_i_7
       (.I0(i__carry__0_i_3_n_0),
        .I1(alu_reg_1[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[5]),
        .I5(Q[2]),
        .O(i__carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__0_i_8
       (.I0(i__carry__0_i_4_n_0),
        .I1(alu_reg_1[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[4]),
        .I5(Q[2]),
        .O(i__carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__1_i_1
       (.I0(ytr[11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[11]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__1_i_2
       (.I0(ytr[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[10]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__1_i_3
       (.I0(ytr[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[9]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__1_i_4
       (.I0(ytr[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[8]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__1_i_5
       (.I0(i__carry__1_i_1_n_0),
        .I1(alu_reg_1[11]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[11]),
        .I5(Q[2]),
        .O(i__carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__1_i_6
       (.I0(i__carry__1_i_2_n_0),
        .I1(alu_reg_1[10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[10]),
        .I5(Q[2]),
        .O(i__carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__1_i_7
       (.I0(i__carry__1_i_3_n_0),
        .I1(alu_reg_1[9]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[9]),
        .I5(Q[2]),
        .O(i__carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__1_i_8
       (.I0(i__carry__1_i_4_n_0),
        .I1(alu_reg_1[8]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[8]),
        .I5(Q[2]),
        .O(i__carry__1_i_8_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__2_i_1
       (.I0(ytr[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[15]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__2_i_2
       (.I0(ytr[14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[14]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__2_i_3
       (.I0(ytr[13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[13]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__2_i_4
       (.I0(ytr[12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[12]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__2_i_5
       (.I0(i__carry__2_i_1_n_0),
        .I1(alu_reg_1[15]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[15]),
        .I5(Q[2]),
        .O(i__carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__2_i_6
       (.I0(i__carry__2_i_2_n_0),
        .I1(alu_reg_1[14]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[14]),
        .I5(Q[2]),
        .O(i__carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__2_i_7
       (.I0(i__carry__2_i_3_n_0),
        .I1(alu_reg_1[13]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[13]),
        .I5(Q[2]),
        .O(i__carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__2_i_8
       (.I0(i__carry__2_i_4_n_0),
        .I1(alu_reg_1[12]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[12]),
        .I5(Q[2]),
        .O(i__carry__2_i_8_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__3_i_1
       (.I0(ytr[19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[19]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__3_i_2
       (.I0(ytr[18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[18]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__3_i_3
       (.I0(ytr[17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[17]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__3_i_3_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__3_i_4
       (.I0(ytr[16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[16]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__3_i_4_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__3_i_5
       (.I0(i__carry__3_i_1_n_0),
        .I1(alu_reg_1[19]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[19]),
        .I5(Q[2]),
        .O(i__carry__3_i_5_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__3_i_6
       (.I0(i__carry__3_i_2_n_0),
        .I1(alu_reg_1[18]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[18]),
        .I5(Q[2]),
        .O(i__carry__3_i_6_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__3_i_7
       (.I0(i__carry__3_i_3_n_0),
        .I1(alu_reg_1[17]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[17]),
        .I5(Q[2]),
        .O(i__carry__3_i_7_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__3_i_8
       (.I0(i__carry__3_i_4_n_0),
        .I1(alu_reg_1[16]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[16]),
        .I5(Q[2]),
        .O(i__carry__3_i_8_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__4_i_1
       (.I0(ytr[23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[23]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__4_i_1_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__4_i_2
       (.I0(ytr[22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[22]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__4_i_2_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__4_i_3
       (.I0(ytr[21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[21]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__4_i_3_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__4_i_4
       (.I0(ytr[20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[20]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__4_i_4_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__4_i_5
       (.I0(i__carry__4_i_1_n_0),
        .I1(alu_reg_1[23]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mult_reg_1_reg_n_82),
        .I5(Q[2]),
        .O(i__carry__4_i_5_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__4_i_6
       (.I0(i__carry__4_i_2_n_0),
        .I1(alu_reg_1[22]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[22]),
        .I5(Q[2]),
        .O(i__carry__4_i_6_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__4_i_7
       (.I0(i__carry__4_i_3_n_0),
        .I1(alu_reg_1[21]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[21]),
        .I5(Q[2]),
        .O(i__carry__4_i_7_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__4_i_8
       (.I0(i__carry__4_i_4_n_0),
        .I1(alu_reg_1[20]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[20]),
        .I5(Q[2]),
        .O(i__carry__4_i_8_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__5_i_1
       (.I0(ytr[26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[23]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__5_i_1_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__5_i_2
       (.I0(ytr[25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[23]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__5_i_2_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry__5_i_3
       (.I0(ytr[24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[23]),
        .I4(Q[2]),
        .I5(Br[26]),
        .O(i__carry__5_i_3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__5_i_4
       (.I0(i__carry__5_i_8_n_0),
        .I1(Q[2]),
        .I2(i__carry__5_i_9_n_0),
        .O(i__carry__5_i_4_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__5_i_5
       (.I0(i__carry__5_i_1_n_0),
        .I1(alu_reg_1[26]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mult_reg_1_reg_n_82),
        .I5(Q[2]),
        .O(i__carry__5_i_5_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__5_i_6
       (.I0(i__carry__5_i_2_n_0),
        .I1(alu_reg_1[25]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mult_reg_1_reg_n_82),
        .I5(Q[2]),
        .O(i__carry__5_i_6_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry__5_i_7
       (.I0(i__carry__5_i_3_n_0),
        .I1(alu_reg_1[24]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mult_reg_1_reg_n_82),
        .I5(Q[2]),
        .O(i__carry__5_i_7_n_0));
  LUT5 #(
    .INIT(32'h3237CDC8)) 
    i__carry__5_i_8
       (.I0(Q[1]),
        .I1(ytr[27]),
        .I2(Q[0]),
        .I3(Br[26]),
        .I4(alu_reg_1[27]),
        .O(i__carry__5_i_8_n_0));
  LUT6 #(
    .INIT(64'h90009FFF9FFF9000)) 
    i__carry__5_i_9
       (.I0(mult_reg_2_reg_0[23]),
        .I1(mult_reg_1_reg_n_82),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ytr[27]),
        .I5(alu_reg_1[27]),
        .O(i__carry__5_i_9_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry_i_2
       (.I0(ytr[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[3]),
        .I4(Q[2]),
        .I5(Br[3]),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry_i_3
       (.I0(ytr[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[2]),
        .I4(Q[2]),
        .I5(Br[2]),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hABAB2AEAA8A82AEA)) 
    i__carry_i_4
       (.I0(ytr[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[1]),
        .I4(Q[2]),
        .I5(Br[1]),
        .O(i__carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry_i_6
       (.I0(i__carry_i_2_n_0),
        .I1(alu_reg_1[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[3]),
        .I5(Q[2]),
        .O(i__carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry_i_7
       (.I0(i__carry_i_3_n_0),
        .I1(alu_reg_1[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[2]),
        .I5(Q[2]),
        .O(i__carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h666666665666A666)) 
    i__carry_i_8
       (.I0(i__carry_i_4_n_0),
        .I1(alu_reg_1[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(P[1]),
        .I5(Q[2]),
        .O(i__carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hABABEA2AA8A8EA2A)) 
    i__carry_i_9
       (.I0(ytr[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(mult_reg_2_reg_0[0]),
        .I4(Q[2]),
        .I5(Br[0]),
        .O(i__carry_i_9_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_reg_1_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_reg_1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_reg_1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_reg_1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_reg_1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Bi),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\alu_reg_2_reg[27]_0 [1]),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_reg_1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_reg_1_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mult_reg_1_reg_P_UNCONNECTED[47:24],mult_reg_1_reg_n_82,P}),
        .PATTERNBDETECT(NLW_mult_reg_1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_reg_1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mult_reg_1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(mult_reg_1),
        .UNDERFLOW(NLW_mult_reg_1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_reg_2_reg
       (.A({mult_reg_2_reg_2[15],mult_reg_2_reg_2[15],mult_reg_2_reg_2[15],mult_reg_2_reg_2[15],mult_reg_2_reg_2[15],mult_reg_2_reg_2[15],mult_reg_2_reg_2[15],mult_reg_2_reg_2[15],mult_reg_2_reg_2[15],mult_reg_2_reg_2[15],mult_reg_2_reg_2[15],mult_reg_2_reg_2[15],mult_reg_2_reg_2[15],mult_reg_2_reg_2[15],mult_reg_2_reg_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_reg_2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mult_reg_2_reg_1[7],mult_reg_2_reg_1[7],mult_reg_2_reg_1[7],mult_reg_2_reg_1[7],mult_reg_2_reg_1[7],mult_reg_2_reg_1[7],mult_reg_2_reg_1[7],mult_reg_2_reg_1[7],mult_reg_2_reg_1[7],mult_reg_2_reg_1[7],mult_reg_2_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_reg_2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_reg_2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_reg_2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Bi),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\alu_reg_2_reg[27]_0 [1]),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_reg_2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_reg_2_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mult_reg_2_reg_P_UNCONNECTED[47:24],mult_reg_2_reg_0}),
        .PATTERNBDETECT(NLW_mult_reg_2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_reg_2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mult_reg_2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(mult_reg_1),
        .UNDERFLOW(NLW_mult_reg_2_reg_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[0]),
        .Q(\yti_reg[26]_0 [0]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[10]),
        .Q(\yti_reg[26]_0 [10]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[11]),
        .Q(\yti_reg[26]_0 [11]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[12]),
        .Q(\yti_reg[26]_0 [12]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[13]),
        .Q(\yti_reg[26]_0 [13]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[14]),
        .Q(\yti_reg[26]_0 [14]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[15]),
        .Q(\yti_reg[26]_0 [15]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[16]),
        .Q(\yti_reg[26]_0 [16]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[17]),
        .Q(\yti_reg[26]_0 [17]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[18]),
        .Q(\yti_reg[26]_0 [18]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[19]),
        .Q(\yti_reg[26]_0 [19]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[1]),
        .Q(\yti_reg[26]_0 [1]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[20]),
        .Q(\yti_reg[26]_0 [20]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[21]),
        .Q(\yti_reg[26]_0 [21]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[22]),
        .Q(\yti_reg[26]_0 [22]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[23]),
        .Q(\yti_reg[26]_0 [23]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[24]),
        .Q(\yti_reg[26]_0 [24]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[25]),
        .Q(\yti_reg[26]_0 [25]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[26]),
        .Q(\yti_reg[26]_0 [26]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[27]),
        .Q(p_0_in0),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[2]),
        .Q(\yti_reg[26]_0 [2]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[3]),
        .Q(\yti_reg[26]_0 [3]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[4]),
        .Q(\yti_reg[26]_0 [4]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[5]),
        .Q(\yti_reg[26]_0 [5]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[6]),
        .Q(\yti_reg[26]_0 [6]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[7]),
        .Q(\yti_reg[26]_0 [7]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[8]),
        .Q(\yti_reg[26]_0 [8]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yti_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\alu_reg_2_reg[27]_0 [0]),
        .D(do_alu_2[9]),
        .Q(\yti_reg[26]_0 [9]),
        .R(\yti_reg[27]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[0]),
        .Q(ytr[0]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[10]),
        .Q(ytr[10]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[11]),
        .Q(ytr[11]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[12]),
        .Q(ytr[12]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[13]),
        .Q(ytr[13]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[14]),
        .Q(ytr[14]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[15]),
        .Q(ytr[15]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[16]),
        .Q(ytr[16]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[17]),
        .Q(ytr[17]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[18]),
        .Q(ytr[18]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[19]),
        .Q(ytr[19]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[1]),
        .Q(ytr[1]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[20]),
        .Q(ytr[20]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[21]),
        .Q(ytr[21]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[22]),
        .Q(ytr[22]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[23]),
        .Q(ytr[23]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[24]),
        .Q(ytr[24]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[25]),
        .Q(ytr[25]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[26]),
        .Q(ytr[26]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[27]),
        .Q(ytr[27]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[2]),
        .Q(ytr[2]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[3]),
        .Q(ytr[3]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[4]),
        .Q(ytr[4]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[5]),
        .Q(ytr[5]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[6]),
        .Q(ytr[6]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[7]),
        .Q(ytr[7]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[8]),
        .Q(ytr[8]),
        .R(\ytr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ytr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\ytr_reg[27]_0 ),
        .D(do_alu_1[9]),
        .Q(ytr[9]),
        .R(\ytr_reg[0]_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
