Release 13.2 Map O.61xd (lin64)
Xilinx Mapping Report File for Design 'dct'

Design Information
------------------
Command Line   : map -u -p xc5vlx330-ff1760-2 -cm speed -ol high -pr b -detail
-o dct_map.ncd dct.ngd dct.pcf 
Target Device  : xc5vlx330
Target Package : ff1760
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Fri Aug 31 13:00:41 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:
  Number of Slice Registers:                10,946 out of 207,360    5%
    Number used as Flip Flops:              10,944
    Number used as Latch-thrus:                  2
  Number of Slice LUTs:                     22,457 out of 207,360   10%
    Number used as logic:                   22,317 out of 207,360   10%
      Number using O6 output only:          19,551
      Number using O5 output only:           1,922
      Number using O5 and O6:                  844
    Number used as Memory:                      76 out of  54,720    1%
      Number used as Shift Register:            76
        Number using O6 output only:            76
    Number used as exclusive route-thru:        64
  Number of route-thrus:                     2,029
    Number using O6 output only:             1,986
    Number using O5 output only:                43

Slice Logic Distribution:
  Number of occupied Slices:                 7,767 out of  51,840   14%
  Number of LUT Flip Flop pairs used:       24,713
    Number with an unused Flip Flop:        13,767 out of  24,713   55%
    Number with an unused LUT:               2,256 out of  24,713    9%
    Number of fully used LUT-FF pairs:       8,690 out of  24,713   35%
    Number of unique control sets:             178
    Number of slice register sites lost
      to control set restrictions:              40 out of 207,360    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:

Specific Feature Utilization:
  Number of DSP48Es:                            22 out of     192   11%

  Number of RPM macros:            8
Average Fanout of Non-Clock Nets:                4.33

Peak Memory Usage:  1505 MB
Total REAL time to MAP completion:  34 mins 17 secs 
Total CPU time to MAP completion:   17 mins 8 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:367 - The signal <fsub1/xilinx_fsub_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fsub2/xilinx_fsub_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fsub3/xilinx_fsub_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fmul1/xilinx_fmul_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fmul2/xilinx_fmul_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd3/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd4/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd5/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd1/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd2/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network dct_sample00_o_out<0> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<1> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<10> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<11> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<12> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<13> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<14> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<15> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<16> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<17> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<18> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<19> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<2> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<20> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<21> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<22> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<23> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<24> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<25> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<26> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<27> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<28> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<29> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<3> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<30> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<31> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<4> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<5> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<6> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<7> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<8> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out<9> has no load.
INFO:LIT:243 - Logical network dct_sample00_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<0> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<1> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<10> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<11> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<12> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<13> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<14> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<15> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<16> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<17> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<18> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<19> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<2> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<20> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<21> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<22> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<23> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<24> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<25> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<26> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<27> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<28> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<29> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<3> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<30> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<31> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<4> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<5> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<6> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<7> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<8> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out<9> has no load.
INFO:LIT:243 - Logical network dct_sample01_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<0> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<1> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<10> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<11> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<12> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<13> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<14> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<15> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<16> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<17> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<18> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<19> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<2> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<20> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<21> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<22> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<23> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<24> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<25> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<26> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<27> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<28> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<29> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<3> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<30> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<31> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<4> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<5> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<6> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<7> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<8> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out<9> has no load.
INFO:LIT:243 - Logical network dct_sample02_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample03_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample04_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<0> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<1> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<10> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<11> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<12> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<13> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<14> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<15> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<16> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<17> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<18> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<19> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<2> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<20> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<21> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<22> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<23> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<24> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<25> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<26> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<27> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<28> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<29> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<3> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<30> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<31> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<4> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<5> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<6> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<7> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<8> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out<9> has no load.
INFO:LIT:243 - Logical network dct_sample05_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample06_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample07_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<0> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<1> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<10> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<11> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<12> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<13> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<14> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<15> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<16> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<17> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<18> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<19> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<2> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<20> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<21> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<22> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<23> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<24> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<25> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<26> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<27> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<28> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<29> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<3> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<30> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<31> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<4> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<5> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<6> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<7> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<8> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out<9> has no load.
INFO:LIT:243 - Logical network dct_sample10_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample11_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample12_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample13_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample14_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample15_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample16_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample17_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample20_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample21_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample22_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample23_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample24_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample25_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample26_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample27_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<0> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<1> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<10> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<11> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<12> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<13> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<14> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<15> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<16> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<17> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<18> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<19> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<2> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<20> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<21> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<22> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<23> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<24> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<25> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<26> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<27> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<28> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<29> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<3> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<30> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<31> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<4> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<5> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<6> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<7> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<8> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out<9> has no load.
INFO:LIT:243 - Logical network dct_sample30_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<0> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<1> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<10> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<11> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<12> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<13> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<14> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<15> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<16> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<17> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<18> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<19> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<2> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<20> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<21> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<22> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<23> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<24> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<25> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<26> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<27> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<28> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<29> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<3> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<30> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<31> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<4> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<5> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<6> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<7> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<8> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out<9> has no load.
INFO:LIT:243 - Logical network dct_sample31_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<0> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<1> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<10> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<11> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<12> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<13> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<14> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<15> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<16> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<17> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<18> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<19> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<2> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<20> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<21> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<22> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<23> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<24> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<25> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<26> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<27> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<28> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<29> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<3> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<30> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<31> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<4> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<5> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<6> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<7> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<8> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out<9> has no load.
INFO:LIT:243 - Logical network dct_sample32_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample33_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample34_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample35_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample36_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample37_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample40_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample41_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample42_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample43_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample44_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample45_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample46_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample47_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample50_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample51_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample52_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample53_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample54_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample55_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample56_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample57_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample60_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample61_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample62_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample63_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample64_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample65_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample66_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample67_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample70_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample71_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample72_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample73_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample74_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample75_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample76_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network dct_sample77_o_out_rdy<0> has no load.
INFO:LIT:243 - Logical network fadd5/xilinx_fadd_i/rdy has no load.
INFO:LIT:243 - Logical network fadd4/xilinx_fadd_i/rdy has no load.
INFO:LIT:243 - Logical network fadd3/xilinx_fadd_i/rdy has no load.
INFO:LIT:243 - Logical network fadd2/xilinx_fadd_i/rdy has no load.
INFO:LIT:243 - Logical network fadd1/xilinx_fadd_i/rdy has no load.
INFO:LIT:243 - Logical network fsub3/xilinx_fsub_i/rdy has no load.
INFO:LIT:243 - Logical network fsub2/xilinx_fsub_i/rdy has no load.
INFO:LIT:243 - Logical network fsub1/xilinx_fsub_i/rdy has no load.
INFO:LIT:243 - Logical network fmul2/xilinx_fmul_i/rdy has no load.
INFO:LIT:243 - Logical network fmul1/xilinx_fmul_i/rdy has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  62 block(s) removed
  30 block(s) optimized away
  26 signal(s) removed
1996 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "fadd1/xilinx_fadd_i/blk00000003/blk0000003b" (XOR) removed.
Loadless block "fadd1/xilinx_fadd_i/blk00000003/blk00000065" (XOR) removed.
 The signal "fadd1/xilinx_fadd_i/blk00000003/sig000001c6" is loadless and has
been removed.
  Loadless block "fadd1/xilinx_fadd_i/blk00000003/blk00000063" (MUX) removed.
Loadless block "fadd2/xilinx_fadd_i/blk00000003/blk0000003b" (XOR) removed.
Loadless block "fadd2/xilinx_fadd_i/blk00000003/blk00000065" (XOR) removed.
 The signal "fadd2/xilinx_fadd_i/blk00000003/sig000001c6" is loadless and has
been removed.
  Loadless block "fadd2/xilinx_fadd_i/blk00000003/blk00000063" (MUX) removed.
Loadless block "fadd3/xilinx_fadd_i/blk00000003/blk0000003b" (XOR) removed.
Loadless block "fadd3/xilinx_fadd_i/blk00000003/blk00000065" (XOR) removed.
 The signal "fadd3/xilinx_fadd_i/blk00000003/sig000001c6" is loadless and has
been removed.
  Loadless block "fadd3/xilinx_fadd_i/blk00000003/blk00000063" (MUX) removed.
Loadless block "fadd4/xilinx_fadd_i/blk00000003/blk0000003b" (XOR) removed.
Loadless block "fadd4/xilinx_fadd_i/blk00000003/blk00000065" (XOR) removed.
 The signal "fadd4/xilinx_fadd_i/blk00000003/sig000001c6" is loadless and has
been removed.
  Loadless block "fadd4/xilinx_fadd_i/blk00000003/blk00000063" (MUX) removed.
Loadless block "fadd5/xilinx_fadd_i/blk00000003/blk0000003b" (XOR) removed.
Loadless block "fadd5/xilinx_fadd_i/blk00000003/blk00000065" (XOR) removed.
 The signal "fadd5/xilinx_fadd_i/blk00000003/sig000001c6" is loadless and has
been removed.
  Loadless block "fadd5/xilinx_fadd_i/blk00000003/blk00000063" (MUX) removed.
Loadless block "fsub1/xilinx_fsub_i/blk00000003/blk0000003b" (XOR) removed.
Loadless block "fsub1/xilinx_fsub_i/blk00000003/blk00000065" (XOR) removed.
 The signal "fsub1/xilinx_fsub_i/blk00000003/sig000001c6" is loadless and has
been removed.
  Loadless block "fsub1/xilinx_fsub_i/blk00000003/blk00000063" (MUX) removed.
Loadless block "fsub2/xilinx_fsub_i/blk00000003/blk0000003b" (XOR) removed.
Loadless block "fsub2/xilinx_fsub_i/blk00000003/blk00000065" (XOR) removed.
 The signal "fsub2/xilinx_fsub_i/blk00000003/sig000001c6" is loadless and has
been removed.
  Loadless block "fsub2/xilinx_fsub_i/blk00000003/blk00000063" (MUX) removed.
Loadless block "fsub3/xilinx_fsub_i/blk00000003/blk0000003b" (XOR) removed.
Loadless block "fsub3/xilinx_fsub_i/blk00000003/blk00000065" (XOR) removed.
 The signal "fsub3/xilinx_fsub_i/blk00000003/sig000001c6" is loadless and has
been removed.
  Loadless block "fsub3/xilinx_fsub_i/blk00000003/blk00000063" (MUX) removed.
The signal "fmul2/xilinx_fmul_i/blk00000003/sig0000009d" is sourceless and has
been removed.
 Sourceless block "fmul2/xilinx_fmul_i/blk00000003/blk00000029" (MUX) removed.
  The signal "fmul2/xilinx_fmul_i/blk00000003/sig0000009e" is sourceless and has
been removed.
   Sourceless block "fmul2/xilinx_fmul_i/blk00000003/blk0000002a" (MUX) removed.
    The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000a0" is sourceless and has
been removed.
     Sourceless block "fmul2/xilinx_fmul_i/blk00000003/blk0000002b" (MUX) removed.
      The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000a2" is sourceless and has
been removed.
       Sourceless block "fmul2/xilinx_fmul_i/blk00000003/blk0000002c" (MUX) removed.
        The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000a4" is sourceless and has
been removed.
The signal "fmul2/xilinx_fmul_i/blk00000003/sig0000009f" is sourceless and has
been removed.
The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000a1" is sourceless and has
been removed.
The signal "fmul2/xilinx_fmul_i/blk00000003/sig000000a3" is sourceless and has
been removed.
The signal "fmul2/xilinx_fmul_i/blk00000003/sig00000188" is sourceless and has
been removed.
The signal "fmul1/xilinx_fmul_i/blk00000003/sig0000009d" is sourceless and has
been removed.
 Sourceless block "fmul1/xilinx_fmul_i/blk00000003/blk00000029" (MUX) removed.
  The signal "fmul1/xilinx_fmul_i/blk00000003/sig0000009e" is sourceless and has
been removed.
   Sourceless block "fmul1/xilinx_fmul_i/blk00000003/blk0000002a" (MUX) removed.
    The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000a0" is sourceless and has
been removed.
     Sourceless block "fmul1/xilinx_fmul_i/blk00000003/blk0000002b" (MUX) removed.
      The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000a2" is sourceless and has
been removed.
       Sourceless block "fmul1/xilinx_fmul_i/blk00000003/blk0000002c" (MUX) removed.
        The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000a4" is sourceless and has
been removed.
The signal "fmul1/xilinx_fmul_i/blk00000003/sig0000009f" is sourceless and has
been removed.
The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000a1" is sourceless and has
been removed.
The signal "fmul1/xilinx_fmul_i/blk00000003/sig000000a3" is sourceless and has
been removed.
The signal "fmul1/xilinx_fmul_i/blk00000003/sig00000188" is sourceless and has
been removed.
Unused block "fadd1/xilinx_fadd_i/blk00000001" (ONE) removed.
Unused block "fadd1/xilinx_fadd_i/blk00000002" (ZERO) removed.
Unused block "fadd2/xilinx_fadd_i/blk00000001" (ONE) removed.
Unused block "fadd2/xilinx_fadd_i/blk00000002" (ZERO) removed.
Unused block "fadd3/xilinx_fadd_i/blk00000001" (ONE) removed.
Unused block "fadd3/xilinx_fadd_i/blk00000002" (ZERO) removed.
Unused block "fadd4/xilinx_fadd_i/blk00000001" (ONE) removed.
Unused block "fadd4/xilinx_fadd_i/blk00000002" (ZERO) removed.
Unused block "fadd5/xilinx_fadd_i/blk00000001" (ONE) removed.
Unused block "fadd5/xilinx_fadd_i/blk00000002" (ZERO) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000001" (ONE) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000002" (ZERO) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000003/blk0000004b" (ROM) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000003/blk0000004d" (ROM) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000003/blk0000004e" (ROM) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000003/blk0000004f" (ROM) removed.
Unused block "fmul1/xilinx_fmul_i/blk00000003/blk00000050" (ROM) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000001" (ONE) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000002" (ZERO) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000003/blk0000004b" (ROM) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000003/blk0000004d" (ROM) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000003/blk0000004e" (ROM) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000003/blk0000004f" (ROM) removed.
Unused block "fmul2/xilinx_fmul_i/blk00000003/blk00000050" (ROM) removed.
Unused block "fsub1/xilinx_fsub_i/blk00000001" (ONE) removed.
Unused block "fsub1/xilinx_fsub_i/blk00000002" (ZERO) removed.
Unused block "fsub2/xilinx_fsub_i/blk00000001" (ONE) removed.
Unused block "fsub2/xilinx_fsub_i/blk00000002" (ZERO) removed.
Unused block "fsub3/xilinx_fsub_i/blk00000001" (ONE) removed.
Unused block "fsub3/xilinx_fsub_i/blk00000002" (ZERO) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		fadd1/xilinx_fadd_i/blk00000003/blk00000004
VCC 		fadd1/xilinx_fadd_i/blk00000003/blk00000005
GND 		fadd2/xilinx_fadd_i/blk00000003/blk00000004
VCC 		fadd2/xilinx_fadd_i/blk00000003/blk00000005
GND 		fadd3/xilinx_fadd_i/blk00000003/blk00000004
VCC 		fadd3/xilinx_fadd_i/blk00000003/blk00000005
GND 		fadd4/xilinx_fadd_i/blk00000003/blk00000004
VCC 		fadd4/xilinx_fadd_i/blk00000003/blk00000005
GND 		fadd5/xilinx_fadd_i/blk00000003/blk00000004
VCC 		fadd5/xilinx_fadd_i/blk00000003/blk00000005
GND 		fmul1/xilinx_fmul_i/blk00000003/blk00000004
VCC 		fmul1/xilinx_fmul_i/blk00000003/blk00000005
LUT6 		fmul1/xilinx_fmul_i/blk00000003/blk0000004c
LUT3 		fmul1/xilinx_fmul_i/blk00000003/blk00000055
LUT3 		fmul1/xilinx_fmul_i/blk00000003/blk0000005c
LUT6 		fmul1/xilinx_fmul_i/blk00000003/blk0000005d
GND 		fmul2/xilinx_fmul_i/blk00000003/blk00000004
VCC 		fmul2/xilinx_fmul_i/blk00000003/blk00000005
LUT6 		fmul2/xilinx_fmul_i/blk00000003/blk0000004c
LUT3 		fmul2/xilinx_fmul_i/blk00000003/blk00000055
LUT3 		fmul2/xilinx_fmul_i/blk00000003/blk0000005c
LUT6 		fmul2/xilinx_fmul_i/blk00000003/blk0000005d
GND 		fsub1/xilinx_fsub_i/blk00000003/blk00000004
VCC 		fsub1/xilinx_fsub_i/blk00000003/blk00000005
GND 		fsub2/xilinx_fsub_i/blk00000003/blk00000004
VCC 		fsub2/xilinx_fsub_i/blk00000003/blk00000005
GND 		fsub3/xilinx_fsub_i/blk00000003/blk00000004
VCC 		fsub3/xilinx_fsub_i/blk00000003/blk00000005

Redundant Block(s):
TYPE 		BLOCK
LUT1 		fadd5/xilinx_fadd_i/blk00000003/blk00000128
LUT1 		fadd4/xilinx_fadd_i/blk00000003/blk00000128
LUT1 		fadd3/xilinx_fadd_i/blk00000003/blk00000128
LUT1 		fadd2/xilinx_fadd_i/blk00000003/blk00000128
LUT1 		fadd1/xilinx_fadd_i/blk00000003/blk00000128
LUT1 		fsub3/xilinx_fsub_i/blk00000003/blk00000128
LUT1 		fsub2/xilinx_fsub_i/blk00000003/blk00000128
LUT1 		fsub1/xilinx_fsub_i/blk00000003/blk00000128
LUT1 		Mcount_dct_sample00_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample00_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample20_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample40_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample10_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample60_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample70_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample50_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample30_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample01_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample41_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample61_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample21_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample71_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample11_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample51_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample31_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample02_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample42_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample22_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample12_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample62_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample52_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample72_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample32_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample03_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample43_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample23_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample63_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample73_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample13_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample33_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample53_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample04_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample44_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample14_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample24_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample64_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample45_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample74_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample54_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample34_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample05_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample25_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample65_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample15_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample75_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample26_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample55_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample35_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample06_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample46_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample66_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample16_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample76_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample56_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample67_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample36_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample07_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample47_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample27_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample17_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample77_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample57_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<1>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<2>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<3>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<4>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<5>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<6>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<7>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<8>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<9>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<10>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<11>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<12>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<13>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<14>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<15>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<16>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<17>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<18>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<19>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<20>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<21>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<22>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<23>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<24>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<25>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<26>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<27>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<28>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<29>_rt
LUT1 		Mcount_dct_sample37_o_cnt_cy<30>_rt
LUT1 		Mcount_dct_sample00_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample20_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample40_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample10_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample60_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample70_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample50_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample30_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample01_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample41_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample61_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample21_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample71_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample11_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample51_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample31_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample02_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample42_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample22_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample12_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample62_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample52_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample72_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample32_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample03_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample43_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample23_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample63_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample73_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample13_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample33_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample53_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample04_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample44_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample14_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample24_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample64_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample45_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample74_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample54_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample34_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample05_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample25_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample65_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample15_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample75_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample26_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample55_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample35_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample06_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample46_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample66_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample16_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample76_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample56_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample67_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample36_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample07_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample47_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample27_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample17_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample77_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample57_o_cnt_xor<31>_rt
LUT1 		Mcount_dct_sample37_o_cnt_xor<31>_rt
LUT2 		fmul2/xilinx_fmul_i/blk00000003/blk00000062
LUT2 		fmul1/xilinx_fmul_i/blk00000003/blk00000062
LUT2 		fmul2/xilinx_fmul_i/blk00000003/blk00000049
LUT2 		fmul1/xilinx_fmul_i/blk00000003/blk00000049

Section 6 - IOB Properties
--------------------------

Section 7 - RPMs
----------------
fadd1/xilinx_fadd_i/blk00000003/hset    
fadd2/xilinx_fadd_i/blk00000003/hset    
fadd3/xilinx_fadd_i/blk00000003/hset    
fadd4/xilinx_fadd_i/blk00000003/hset    
fadd5/xilinx_fadd_i/blk00000003/hset    
fsub1/xilinx_fsub_i/blk00000003/hset    
fsub2/xilinx_fsub_i/blk00000003/hset    
fsub3/xilinx_fsub_i/blk00000003/hset    

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------

Section 12 - Control Set Information
------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal | Reset Signal                                | Set Signal                                  | Enable Signal              | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk          |                                             |                                             |                            | 72               | 264            |
| clk          |                                             |                                             | r10_wen                    | 32               | 32             |
| clk          |                                             |                                             | r119_wen                   | 16               | 64             |
| clk          |                                             |                                             | r11_wen                    | 16               | 32             |
| clk          |                                             |                                             | r123_wen                   | 24               | 96             |
| clk          |                                             |                                             | r12_wen                    | 16               | 32             |
| clk          |                                             |                                             | r13_wen                    | 32               | 32             |
| clk          |                                             |                                             | r14_wen                    | 16               | 32             |
| clk          |                                             |                                             | r15_wen                    | 31               | 32             |
| clk          |                                             |                                             | r16_wen                    | 32               | 32             |
| clk          |                                             |                                             | r17_wen                    | 31               | 32             |
| clk          |                                             |                                             | r18_wen                    | 31               | 32             |
| clk          |                                             |                                             | r19_wen                    | 32               | 32             |
| clk          |                                             |                                             | r1_wen                     | 8                | 32             |
| clk          |                                             |                                             | r20_wen                    | 32               | 32             |
| clk          |                                             |                                             | r21_wen                    | 31               | 32             |
| clk          |                                             |                                             | r22_wen                    | 16               | 32             |
| clk          |                                             |                                             | r23_wen                    | 32               | 32             |
| clk          |                                             |                                             | r24_wen                    | 32               | 32             |
| clk          |                                             |                                             | r25_wen                    | 8                | 32             |
| clk          |                                             |                                             | r26_wen                    | 32               | 32             |
| clk          |                                             |                                             | r27_wen                    | 32               | 32             |
| clk          |                                             |                                             | r28_wen                    | 28               | 32             |
| clk          |                                             |                                             | r29_wen                    | 9                | 32             |
| clk          |                                             |                                             | r2_wen                     | 8                | 32             |
| clk          |                                             |                                             | r30_wen                    | 16               | 32             |
| clk          |                                             |                                             | r31_wen                    | 9                | 32             |
| clk          |                                             |                                             | r32_wen                    | 9                | 32             |
| clk          |                                             |                                             | r33_wen                    | 31               | 32             |
| clk          |                                             |                                             | r34_wen                    | 16               | 32             |
| clk          |                                             |                                             | r35_wen                    | 16               | 32             |
| clk          |                                             |                                             | r36_wen                    | 31               | 32             |
| clk          |                                             |                                             | r37_wen                    | 32               | 32             |
| clk          |                                             |                                             | r38_wen                    | 31               | 32             |
| clk          |                                             |                                             | r39_wen                    | 30               | 32             |
| clk          |                                             |                                             | r3_wen                     | 8                | 32             |
| clk          |                                             |                                             | r40_wen                    | 32               | 32             |
| clk          |                                             |                                             | r41_wen                    | 32               | 32             |
| clk          |                                             |                                             | r42_wen                    | 29               | 32             |
| clk          |                                             |                                             | r43_wen                    | 16               | 32             |
| clk          |                                             |                                             | r44_wen                    | 8                | 32             |
| clk          |                                             |                                             | r45_wen                    | 31               | 32             |
| clk          |                                             |                                             | r46_wen                    | 28               | 64             |
| clk          |                                             |                                             | r47_wen                    | 9                | 32             |
| clk          |                                             |                                             | r48_wen                    | 17               | 64             |
| clk          |                                             |                                             | r4_wen                     | 32               | 32             |
| clk          |                                             |                                             | r50_wen                    | 8                | 32             |
| clk          |                                             |                                             | r51_wen                    | 24               | 96             |
| clk          |                                             |                                             | r54_wen                    | 8                | 32             |
| clk          |                                             |                                             | r55_wen                    | 16               | 64             |
| clk          |                                             |                                             | r57_wen                    | 16               | 64             |
| clk          |                                             |                                             | r59_wen                    | 8                | 32             |
| clk          |                                             |                                             | r5_wen                     | 9                | 32             |
| clk          |                                             |                                             | r60_wen                    | 8                | 32             |
| clk          |                                             |                                             | r61_wen                    | 8                | 32             |
| clk          |                                             |                                             | r62_wen                    | 8                | 32             |
| clk          |                                             |                                             | r63_wen                    | 8                | 32             |
| clk          |                                             |                                             | r64_wen                    | 31               | 32             |
| clk          |                                             |                                             | r65_wen                    | 8                | 32             |
| clk          |                                             |                                             | r66_wen                    | 8                | 32             |
| clk          |                                             |                                             | r67_wen                    | 8                | 32             |
| clk          |                                             |                                             | r68_wen                    | 32               | 64             |
| clk          |                                             |                                             | r69_wen                    | 9                | 32             |
| clk          |                                             |                                             | r6_wen                     | 31               | 32             |
| clk          |                                             |                                             | r70_wen                    | 8                | 32             |
| clk          |                                             |                                             | r71_wen                    | 8                | 32             |
| clk          |                                             |                                             | r72_wen                    | 9                | 32             |
| clk          |                                             |                                             | r73_wen                    | 8                | 32             |
| clk          |                                             |                                             | r74_wen                    | 8                | 32             |
| clk          |                                             |                                             | r75_wen                    | 8                | 32             |
| clk          |                                             |                                             | r76_wen                    | 29               | 64             |
| clk          |                                             |                                             | r77_wen                    | 30               | 64             |
| clk          |                                             |                                             | r78_wen                    | 16               | 64             |
| clk          |                                             |                                             | r7_wen                     | 30               | 32             |
| clk          |                                             |                                             | r80_wen                    | 8                | 32             |
| clk          |                                             |                                             | r81_wen                    | 8                | 32             |
| clk          |                                             |                                             | r82_wen                    | 8                | 32             |
| clk          |                                             |                                             | r83_wen                    | 70               | 160            |
| clk          |                                             |                                             | r86_wen                    | 16               | 64             |
| clk          |                                             |                                             | r88_wen                    | 8                | 32             |
| clk          |                                             |                                             | r8_wen                     | 32               | 32             |
| clk          |                                             |                                             | r90_wen                    | 8                | 32             |
| clk          |                                             |                                             | r91_wen                    | 16               | 64             |
| clk          |                                             |                                             | r93_wen                    | 8                | 32             |
| clk          |                                             |                                             | r9_wen                     | 30               | 32             |
| clk          |                                             |                                             | stall_in_inv               | 1622             | 4870           |
| clk          |                                             |                                             | state_wen                  | 4                | 4              |
| clk          | fadd1/xilinx_fadd_i/blk00000003/sig0000021a |                                             |                            | 6                | 22             |
| clk          | fadd1/xilinx_fadd_i/blk00000003/sig0000021b |                                             |                            | 3                | 8              |
| clk          | fadd2/xilinx_fadd_i/blk00000003/sig0000021a |                                             |                            | 6                | 22             |
| clk          | fadd2/xilinx_fadd_i/blk00000003/sig0000021b |                                             |                            | 3                | 8              |
| clk          | fadd3/xilinx_fadd_i/blk00000003/sig0000021a |                                             |                            | 6                | 22             |
| clk          | fadd3/xilinx_fadd_i/blk00000003/sig0000021b |                                             |                            | 3                | 8              |
| clk          | fadd4/xilinx_fadd_i/blk00000003/sig0000021a |                                             |                            | 6                | 22             |
| clk          | fadd4/xilinx_fadd_i/blk00000003/sig0000021b |                                             |                            | 3                | 8              |
| clk          | fadd5/xilinx_fadd_i/blk00000003/sig0000021a |                                             |                            | 6                | 22             |
| clk          | fadd5/xilinx_fadd_i/blk00000003/sig0000021b |                                             |                            | 3                | 8              |
| clk          | fmul1/xilinx_fmul_i/blk00000003/sig000000fe |                                             | stall_in_inv               | 6                | 22             |
| clk          | fmul1/xilinx_fmul_i/blk00000003/sig0000010a | fmul1/xilinx_fmul_i/blk00000003/sig00000109 | stall_in_inv               | 1                | 1              |
| clk          | fmul1/xilinx_fmul_i/blk00000003/sig0000010c |                                             |                            | 4                | 7              |
| clk          | fmul1/xilinx_fmul_i/blk00000003/sig0000010d | fmul1/xilinx_fmul_i/blk00000003/sig0000010c | stall_in_inv               | 1                | 1              |
| clk          | fmul2/xilinx_fmul_i/blk00000003/sig000000fe |                                             | stall_in_inv               | 7                | 22             |
| clk          | fmul2/xilinx_fmul_i/blk00000003/sig0000010a | fmul2/xilinx_fmul_i/blk00000003/sig00000109 | stall_in_inv               | 1                | 1              |
| clk          | fmul2/xilinx_fmul_i/blk00000003/sig0000010c |                                             |                            | 4                | 7              |
| clk          | fmul2/xilinx_fmul_i/blk00000003/sig0000010d | fmul2/xilinx_fmul_i/blk00000003/sig0000010c | stall_in_inv               | 1                | 1              |
| clk          | fsub1/xilinx_fsub_i/blk00000003/sig0000021a |                                             |                            | 6                | 22             |
| clk          | fsub1/xilinx_fsub_i/blk00000003/sig0000021b |                                             |                            | 3                | 8              |
| clk          | fsub2/xilinx_fsub_i/blk00000003/sig0000021a |                                             |                            | 6                | 22             |
| clk          | fsub2/xilinx_fsub_i/blk00000003/sig0000021b |                                             |                            | 3                | 8              |
| clk          | fsub3/xilinx_fsub_i/blk00000003/sig0000021a |                                             |                            | 6                | 22             |
| clk          | fsub3/xilinx_fsub_i/blk00000003/sig0000021b |                                             |                            | 3                | 8              |
| clk          | rst                                         |                                             |                            | 64               | 64             |
| clk          | rst                                         |                                             | dct_sample00_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample01_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample02_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample03_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample04_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample05_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample06_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample07_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample10_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample11_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample12_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample13_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample14_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample15_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample16_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample17_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample20_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample21_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample22_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample23_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample24_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample25_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample26_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample27_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample30_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample31_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample32_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample33_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample34_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample35_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample36_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample37_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample40_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample41_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample42_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample43_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample44_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample45_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample46_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample47_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample50_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample51_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample52_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample53_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample54_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample55_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample56_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample57_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample60_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample61_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample62_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample63_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample64_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample65_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample66_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample67_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample70_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample71_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample72_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample73_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample74_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample75_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample76_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | dct_sample77_o_cnt_and0000 | 8                | 32             |
| clk          | rst                                         |                                             | go                         | 1                | 1              |
| clk          | rst                                         |                                             | state_wen                  | 43               | 171            |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM_ADV   | PLL_ADV   | Full Hierarchical Name               |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dct/               |           | 2271/14573    | 6184/10946    | 3164/22394    | 0/76          | 0/0       | 0/22    | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct                                  |
| +FSM               |           | 0/28          | 0/106         | 0/4           | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/FSM                              |
| ++SR[0].shiftCtl_i |           | 28/28         | 106/106       | 4/4           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/FSM/SR[0].shiftCtl_i             |
| +fadd1             |           | 0/114         | 0/75          | 0/259         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd1                            |
| ++xilinx_fadd_i    |           | 0/114         | 0/75          | 0/259         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd1/xilinx_fadd_i              |
| +++blk00000003     |           | 114/114       | 75/75         | 259/259       | 9/9           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd1/xilinx_fadd_i/blk00000003  |
| +fadd1_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd1_in0_r                      |
| +fadd1_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd1_in1_r                      |
| +fadd2             |           | 0/112         | 0/75          | 0/262         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd2                            |
| ++xilinx_fadd_i    |           | 0/112         | 0/75          | 0/262         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd2/xilinx_fadd_i              |
| +++blk00000003     |           | 112/112       | 75/75         | 262/262       | 9/9           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd2/xilinx_fadd_i/blk00000003  |
| +fadd2_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd2_in0_r                      |
| +fadd2_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd2_in1_r                      |
| +fadd3             |           | 0/102         | 0/75          | 0/258         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd3                            |
| ++xilinx_fadd_i    |           | 0/102         | 0/75          | 0/258         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd3/xilinx_fadd_i              |
| +++blk00000003     |           | 102/102       | 75/75         | 258/258       | 9/9           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd3/xilinx_fadd_i/blk00000003  |
| +fadd3_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd3_in0_r                      |
| +fadd3_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd3_in1_r                      |
| +fadd4             |           | 0/109         | 0/75          | 0/261         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd4                            |
| ++xilinx_fadd_i    |           | 0/109         | 0/75          | 0/261         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd4/xilinx_fadd_i              |
| +++blk00000003     |           | 109/109       | 75/75         | 261/261       | 9/9           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd4/xilinx_fadd_i/blk00000003  |
| +fadd4_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd4_in0_r                      |
| +fadd4_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd4_in1_r                      |
| +fadd5             |           | 0/121         | 0/75          | 0/260         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd5                            |
| ++xilinx_fadd_i    |           | 0/121         | 0/75          | 0/260         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd5/xilinx_fadd_i              |
| +++blk00000003     |           | 121/121       | 75/75         | 260/260       | 9/9           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd5/xilinx_fadd_i/blk00000003  |
| +fadd5_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd5_in0_r                      |
| +fadd5_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fadd5_in1_r                      |
| +fmul1             |           | 0/25          | 0/49          | 0/70          | 0/1           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul1                            |
| ++xilinx_fmul_i    |           | 0/25          | 0/49          | 0/70          | 0/1           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul1/xilinx_fmul_i              |
| +++blk00000003     |           | 25/25         | 49/49         | 70/70         | 1/1           | 0/0       | 3/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul1/xilinx_fmul_i/blk00000003  |
| +fmul1_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul1_in0_r                      |
| +fmul1_in1_r       |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul1_in1_r                      |
| +fmul2             |           | 0/27          | 0/49          | 0/70          | 0/1           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul2                            |
| ++xilinx_fmul_i    |           | 0/27          | 0/49          | 0/70          | 0/1           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul2/xilinx_fmul_i              |
| +++blk00000003     |           | 27/27         | 49/49         | 70/70         | 1/1           | 0/0       | 3/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul2/xilinx_fmul_i/blk00000003  |
| +fmul2_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul2_in0_r                      |
| +fmul2_in1_r       |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fmul2_in1_r                      |
| +fsub1             |           | 0/117         | 0/75          | 0/258         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub1                            |
| ++xilinx_fsub_i    |           | 0/117         | 0/75          | 0/258         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub1/xilinx_fsub_i              |
| +++blk00000003     |           | 117/117       | 75/75         | 258/258       | 9/9           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub1/xilinx_fsub_i/blk00000003  |
| +fsub1_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub1_in0_r                      |
| +fsub1_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub1_in1_r                      |
| +fsub2             |           | 0/119         | 0/75          | 0/260         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub2                            |
| ++xilinx_fsub_i    |           | 0/119         | 0/75          | 0/260         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub2/xilinx_fsub_i              |
| +++blk00000003     |           | 119/119       | 75/75         | 260/260       | 9/9           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub2/xilinx_fsub_i/blk00000003  |
| +fsub2_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub2_in0_r                      |
| +fsub2_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub2_in1_r                      |
| +fsub3             |           | 0/118         | 0/75          | 0/261         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub3                            |
| ++xilinx_fsub_i    |           | 0/118         | 0/75          | 0/261         | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub3/xilinx_fsub_i              |
| +++blk00000003     |           | 118/118       | 75/75         | 261/261       | 9/9           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub3/xilinx_fsub_i/blk00000003  |
| +fsub3_in0_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub3_in0_r                      |
| +fsub3_in1_r       |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/fsub3_in1_r                      |
| +mux110            |           | 220/220       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux110                           |
| +mux144            |           | 160/160       | 0/0           | 288/288       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux144                           |
| +mux145            |           | 216/216       | 0/0           | 352/352       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux145                           |
| +mux180            |           | 219/219       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux180                           |
| +mux181            |           | 188/188       | 0/0           | 352/352       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux181                           |
| +mux200            |           | 191/191       | 0/0           | 320/320       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux200                           |
| +mux219            |           | 218/218       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux219                           |
| +mux254            |           | 292/292       | 0/0           | 449/449       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux254                           |
| +mux257            |           | 216/216       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux257                           |
| +mux292            |           | 214/214       | 0/0           | 385/385       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux292                           |
| +mux293            |           | 216/216       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux293                           |
| +mux312            |           | 282/282       | 0/0           | 448/448       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux312                           |
| +mux332            |           | 269/269       | 0/0           | 544/544       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux332                           |
| +mux34             |           | 222/222       | 0/0           | 352/352       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux34                            |
| +mux366            |           | 245/245       | 0/0           | 385/385       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux366                           |
| +mux369            |           | 209/209       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux369                           |
| +mux39             |           | 249/249       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux39                            |
| +mux403            |           | 240/240       | 0/0           | 386/386       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux403                           |
| +mux404            |           | 258/258       | 0/0           | 416/416       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux404                           |
| +mux421            |           | 222/222       | 0/0           | 352/352       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux421                           |
| +mux438            |           | 212/212       | 0/0           | 352/352       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux438                           |
| +mux455            |           | 232/232       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux455                           |
| +mux473            |           | 222/222       | 0/0           | 387/387       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux473                           |
| +mux490            |           | 223/223       | 0/0           | 352/352       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux490                           |
| +mux508            |           | 244/244       | 0/0           | 416/416       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux508                           |
| +mux526            |           | 242/242       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux526                           |
| +mux545            |           | 223/223       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux545                           |
| +mux562            |           | 164/164       | 0/0           | 320/320       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux562                           |
| +mux580            |           | 237/237       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux580                           |
| +mux587            |           | 3/3           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux587                           |
| +mux598            |           | 168/168       | 0/0           | 288/288       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux598                           |
| +mux614            |           | 187/187       | 0/0           | 320/320       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux614                           |
| +mux622            |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux622                           |
| +mux630            |           | 135/135       | 0/0           | 256/256       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux630                           |
| +mux644            |           | 167/167       | 0/0           | 289/289       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux644                           |
| +mux645            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux645                           |
| +mux646            |           | 9/9           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux646                           |
| +mux647            |           | 31/31         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux647                           |
| +mux648            |           | 30/30         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux648                           |
| +mux649            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux649                           |
| +mux650            |           | 30/30         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux650                           |
| +mux651            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux651                           |
| +mux652            |           | 16/16         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux652                           |
| +mux653            |           | 16/16         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux653                           |
| +mux654            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux654                           |
| +mux655            |           | 16/16         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux655                           |
| +mux656            |           | 31/31         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux656                           |
| +mux657            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux657                           |
| +mux658            |           | 31/31         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux658                           |
| +mux659            |           | 31/31         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux659                           |
| +mux660            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux660                           |
| +mux661            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux661                           |
| +mux662            |           | 31/31         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux662                           |
| +mux663            |           | 16/16         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux663                           |
| +mux664            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux664                           |
| +mux665            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux665                           |
| +mux666            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux666                           |
| +mux667            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux667                           |
| +mux668            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux668                           |
| +mux669            |           | 28/28         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux669                           |
| +mux670            |           | 26/26         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux670                           |
| +mux671            |           | 48/48         | 0/0           | 96/96         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux671                           |
| +mux672            |           | 9/9           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux672                           |
| +mux673            |           | 36/36         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux673                           |
| +mux674            |           | 31/31         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux674                           |
| +mux675            |           | 73/73         | 0/0           | 128/128       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux675                           |
| +mux676            |           | 16/16         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux676                           |
| +mux677            |           | 31/31         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux677                           |
| +mux678            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux678                           |
| +mux679            |           | 31/31         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux679                           |
| +mux680            |           | 30/30         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux680                           |
| +mux681            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux681                           |
| +mux682            |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux682                           |
| +mux683            |           | 29/29         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux683                           |
| +mux684            |           | 16/16         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux684                           |
| +mux685            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux685                           |
| +mux686            |           | 31/31         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux686                           |
| +mux687            |           | 9/9           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux687                           |
| +mux688            |           | 9/9           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux688                           |
| +mux689            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux689                           |
| +mux690            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux690                           |
| +mux691            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux691                           |
| +mux692            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux692                           |
| +mux693            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux693                           |
| +mux694            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux694                           |
| +mux695            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux695                           |
| +mux696            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux696                           |
| +mux697            |           | 31/31         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux697                           |
| +mux698            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux698                           |
| +mux699            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux699                           |
| +mux700            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux700                           |
| +mux701            |           | 9/9           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux701                           |
| +mux702            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux702                           |
| +mux703            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux703                           |
| +mux704            |           | 9/9           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux704                           |
| +mux705            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux705                           |
| +mux706            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux706                           |
| +mux707            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux707                           |
| +mux708            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux708                           |
| +mux709            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux709                           |
| +mux710            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux710                           |
| +mux711            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux711                           |
| +mux712            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux712                           |
| +mux713            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux713                           |
| +mux714            |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux714                           |
| +mux73             |           | 206/206       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux73                            |
| +mux74             |           | 216/216       | 0/0           | 384/384       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux74                            |
| +mux92             |           | 269/269       | 0/0           | 416/416       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/mux92                            |
| +r1                |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r1                               |
| +r10               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r10                              |
| +r11               |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r11                              |
| +r119              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r119                             |
| +r12               |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r12                              |
| +r120              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r120                             |
| +r123              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r123                             |
| +r124              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r124                             |
| +r125              |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r125                             |
| +r13               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r13                              |
| +r14               |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r14                              |
| +r15               |           | 31/31         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r15                              |
| +r16               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r16                              |
| +r17               |           | 31/31         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r17                              |
| +r18               |           | 31/31         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r18                              |
| +r19               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r19                              |
| +r2                |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r2                               |
| +r20               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r20                              |
| +r21               |           | 31/31         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r21                              |
| +r22               |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r22                              |
| +r23               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r23                              |
| +r24               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r24                              |
| +r25               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r25                              |
| +r26               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r26                              |
| +r27               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r27                              |
| +r28               |           | 28/28         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r28                              |
| +r29               |           | 9/9           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r29                              |
| +r3                |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r3                               |
| +r30               |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r30                              |
| +r31               |           | 9/9           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r31                              |
| +r32               |           | 9/9           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r32                              |
| +r33               |           | 31/31         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r33                              |
| +r34               |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r34                              |
| +r35               |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r35                              |
| +r36               |           | 31/31         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r36                              |
| +r37               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r37                              |
| +r38               |           | 31/31         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r38                              |
| +r39               |           | 30/30         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r39                              |
| +r4                |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r4                               |
| +r40               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r40                              |
| +r41               |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r41                              |
| +r42               |           | 29/29         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r42                              |
| +r43               |           | 16/16         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r43                              |
| +r44               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r44                              |
| +r45               |           | 31/31         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r45                              |
| +r46               |           | 0/32          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46                              |
| ++SR[0].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[0].shift_i                |
| ++SR[10].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[10].shift_i               |
| ++SR[11].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[11].shift_i               |
| ++SR[12].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[12].shift_i               |
| ++SR[13].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[13].shift_i               |
| ++SR[14].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[14].shift_i               |
| ++SR[15].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[15].shift_i               |
| ++SR[16].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[16].shift_i               |
| ++SR[17].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[17].shift_i               |
| ++SR[18].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[18].shift_i               |
| ++SR[19].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[19].shift_i               |
| ++SR[1].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[1].shift_i                |
| ++SR[20].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[20].shift_i               |
| ++SR[21].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[21].shift_i               |
| ++SR[22].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[22].shift_i               |
| ++SR[23].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[23].shift_i               |
| ++SR[24].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[24].shift_i               |
| ++SR[25].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[25].shift_i               |
| ++SR[26].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[26].shift_i               |
| ++SR[27].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[27].shift_i               |
| ++SR[28].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[28].shift_i               |
| ++SR[29].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[29].shift_i               |
| ++SR[2].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[2].shift_i                |
| ++SR[30].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[30].shift_i               |
| ++SR[31].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[31].shift_i               |
| ++SR[3].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[3].shift_i                |
| ++SR[4].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[4].shift_i                |
| ++SR[5].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[5].shift_i                |
| ++SR[6].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[6].shift_i                |
| ++SR[7].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[7].shift_i                |
| ++SR[8].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[8].shift_i                |
| ++SR[9].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r46/SR[9].shift_i                |
| +r47               |           | 9/9           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r47                              |
| +r48               |           | 9/9           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r48                              |
| +r49               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r49                              |
| +r5                |           | 9/9           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r5                               |
| +r50               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r50                              |
| +r51               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r51                              |
| +r52               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r52                              |
| +r53               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r53                              |
| +r54               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r54                              |
| +r55               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r55                              |
| +r56               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r56                              |
| +r57               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r57                              |
| +r58               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r58                              |
| +r59               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r59                              |
| +r6                |           | 31/31         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r6                               |
| +r60               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r60                              |
| +r61               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r61                              |
| +r62               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r62                              |
| +r63               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r63                              |
| +r64               |           | 31/31         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r64                              |
| +r65               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r65                              |
| +r66               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r66                              |
| +r67               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r67                              |
| +r68               |           | 0/32          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68                              |
| ++SR[0].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[0].shift_i                |
| ++SR[10].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[10].shift_i               |
| ++SR[11].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[11].shift_i               |
| ++SR[12].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[12].shift_i               |
| ++SR[13].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[13].shift_i               |
| ++SR[14].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[14].shift_i               |
| ++SR[15].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[15].shift_i               |
| ++SR[16].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[16].shift_i               |
| ++SR[17].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[17].shift_i               |
| ++SR[18].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[18].shift_i               |
| ++SR[19].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[19].shift_i               |
| ++SR[1].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[1].shift_i                |
| ++SR[20].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[20].shift_i               |
| ++SR[21].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[21].shift_i               |
| ++SR[22].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[22].shift_i               |
| ++SR[23].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[23].shift_i               |
| ++SR[24].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[24].shift_i               |
| ++SR[25].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[25].shift_i               |
| ++SR[26].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[26].shift_i               |
| ++SR[27].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[27].shift_i               |
| ++SR[28].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[28].shift_i               |
| ++SR[29].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[29].shift_i               |
| ++SR[2].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[2].shift_i                |
| ++SR[30].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[30].shift_i               |
| ++SR[31].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[31].shift_i               |
| ++SR[3].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[3].shift_i                |
| ++SR[4].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[4].shift_i                |
| ++SR[5].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[5].shift_i                |
| ++SR[6].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[6].shift_i                |
| ++SR[7].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[7].shift_i                |
| ++SR[8].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[8].shift_i                |
| ++SR[9].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r68/SR[9].shift_i                |
| +r69               |           | 9/9           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r69                              |
| +r7                |           | 30/30         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r7                               |
| +r70               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r70                              |
| +r71               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r71                              |
| +r72               |           | 9/9           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r72                              |
| +r73               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r73                              |
| +r74               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r74                              |
| +r75               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r75                              |
| +r76               |           | 0/32          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76                              |
| ++SR[0].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[0].shift_i                |
| ++SR[10].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[10].shift_i               |
| ++SR[11].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[11].shift_i               |
| ++SR[12].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[12].shift_i               |
| ++SR[13].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[13].shift_i               |
| ++SR[14].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[14].shift_i               |
| ++SR[15].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[15].shift_i               |
| ++SR[16].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[16].shift_i               |
| ++SR[17].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[17].shift_i               |
| ++SR[18].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[18].shift_i               |
| ++SR[19].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[19].shift_i               |
| ++SR[1].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[1].shift_i                |
| ++SR[20].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[20].shift_i               |
| ++SR[21].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[21].shift_i               |
| ++SR[22].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[22].shift_i               |
| ++SR[23].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[23].shift_i               |
| ++SR[24].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[24].shift_i               |
| ++SR[25].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[25].shift_i               |
| ++SR[26].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[26].shift_i               |
| ++SR[27].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[27].shift_i               |
| ++SR[28].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[28].shift_i               |
| ++SR[29].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[29].shift_i               |
| ++SR[2].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[2].shift_i                |
| ++SR[30].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[30].shift_i               |
| ++SR[31].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[31].shift_i               |
| ++SR[3].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[3].shift_i                |
| ++SR[4].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[4].shift_i                |
| ++SR[5].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[5].shift_i                |
| ++SR[6].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[6].shift_i                |
| ++SR[7].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[7].shift_i                |
| ++SR[8].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[8].shift_i                |
| ++SR[9].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r76/SR[9].shift_i                |
| +r77               |           | 0/32          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77                              |
| ++SR[0].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[0].shift_i                |
| ++SR[10].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[10].shift_i               |
| ++SR[11].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[11].shift_i               |
| ++SR[12].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[12].shift_i               |
| ++SR[13].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[13].shift_i               |
| ++SR[14].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[14].shift_i               |
| ++SR[15].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[15].shift_i               |
| ++SR[16].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[16].shift_i               |
| ++SR[17].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[17].shift_i               |
| ++SR[18].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[18].shift_i               |
| ++SR[19].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[19].shift_i               |
| ++SR[1].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[1].shift_i                |
| ++SR[20].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[20].shift_i               |
| ++SR[21].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[21].shift_i               |
| ++SR[22].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[22].shift_i               |
| ++SR[23].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[23].shift_i               |
| ++SR[24].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[24].shift_i               |
| ++SR[25].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[25].shift_i               |
| ++SR[26].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[26].shift_i               |
| ++SR[27].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[27].shift_i               |
| ++SR[28].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[28].shift_i               |
| ++SR[29].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[29].shift_i               |
| ++SR[2].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[2].shift_i                |
| ++SR[30].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[30].shift_i               |
| ++SR[31].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[31].shift_i               |
| ++SR[3].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[3].shift_i                |
| ++SR[4].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[4].shift_i                |
| ++SR[5].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[5].shift_i                |
| ++SR[6].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[6].shift_i                |
| ++SR[7].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[7].shift_i                |
| ++SR[8].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[8].shift_i                |
| ++SR[9].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r77/SR[9].shift_i                |
| +r78               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r78                              |
| +r79               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r79                              |
| +r8                |           | 32/32         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r8                               |
| +r80               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r80                              |
| +r81               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r81                              |
| +r82               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r82                              |
| +r83               |           | 0/32          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83                              |
| ++SR[0].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[0].shift_i                |
| ++SR[10].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[10].shift_i               |
| ++SR[11].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[11].shift_i               |
| ++SR[12].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[12].shift_i               |
| ++SR[13].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[13].shift_i               |
| ++SR[14].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[14].shift_i               |
| ++SR[15].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[15].shift_i               |
| ++SR[16].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[16].shift_i               |
| ++SR[17].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[17].shift_i               |
| ++SR[18].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[18].shift_i               |
| ++SR[19].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[19].shift_i               |
| ++SR[1].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[1].shift_i                |
| ++SR[20].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[20].shift_i               |
| ++SR[21].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[21].shift_i               |
| ++SR[22].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[22].shift_i               |
| ++SR[23].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[23].shift_i               |
| ++SR[24].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[24].shift_i               |
| ++SR[25].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[25].shift_i               |
| ++SR[26].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[26].shift_i               |
| ++SR[27].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[27].shift_i               |
| ++SR[28].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[28].shift_i               |
| ++SR[29].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[29].shift_i               |
| ++SR[2].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[2].shift_i                |
| ++SR[30].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[30].shift_i               |
| ++SR[31].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[31].shift_i               |
| ++SR[3].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[3].shift_i                |
| ++SR[4].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[4].shift_i                |
| ++SR[5].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[5].shift_i                |
| ++SR[6].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[6].shift_i                |
| ++SR[7].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[7].shift_i                |
| ++SR[8].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[8].shift_i                |
| ++SR[9].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r83/SR[9].shift_i                |
| +r84               |           | 0/32          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84                              |
| ++SR[0].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[0].shift_i                |
| ++SR[10].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[10].shift_i               |
| ++SR[11].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[11].shift_i               |
| ++SR[12].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[12].shift_i               |
| ++SR[13].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[13].shift_i               |
| ++SR[14].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[14].shift_i               |
| ++SR[15].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[15].shift_i               |
| ++SR[16].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[16].shift_i               |
| ++SR[17].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[17].shift_i               |
| ++SR[18].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[18].shift_i               |
| ++SR[19].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[19].shift_i               |
| ++SR[1].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[1].shift_i                |
| ++SR[20].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[20].shift_i               |
| ++SR[21].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[21].shift_i               |
| ++SR[22].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[22].shift_i               |
| ++SR[23].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[23].shift_i               |
| ++SR[24].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[24].shift_i               |
| ++SR[25].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[25].shift_i               |
| ++SR[26].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[26].shift_i               |
| ++SR[27].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[27].shift_i               |
| ++SR[28].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[28].shift_i               |
| ++SR[29].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[29].shift_i               |
| ++SR[2].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[2].shift_i                |
| ++SR[30].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[30].shift_i               |
| ++SR[31].shift_i   |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[31].shift_i               |
| ++SR[3].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[3].shift_i                |
| ++SR[4].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[4].shift_i                |
| ++SR[5].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[5].shift_i                |
| ++SR[6].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[6].shift_i                |
| ++SR[7].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[7].shift_i                |
| ++SR[8].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[8].shift_i                |
| ++SR[9].shift_i    |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r84/SR[9].shift_i                |
| +r85               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r85                              |
| +r86               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r86                              |
| +r87               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r87                              |
| +r88               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r88                              |
| +r9                |           | 30/30         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r9                               |
| +r90               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r90                              |
| +r91               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r91                              |
| +r92               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r92                              |
| +r93               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/r93                              |
| +shift_i           |           | 16/16         | 64/64         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | dct/shift_i                          |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
