
map -a "MachXO2" -p LCMXO2-1200ZE -t TQFP100 -s 1 -oc Industrial   "P3051_impl1.ngd" -o "P3051_impl1_map.ncd" -pr "P3051_impl1.prf" -mp "P3051_impl1.mrp" -lpf "C:/Firmware/P3051/P3051/impl1/P3051_impl1_synplify.lpf" -lpf "C:/Firmware/P3051/P3051/P3051.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: P3051_impl1.ngd
   Picdevice="LCMXO2-1200ZE"

   Pictype="TQFP100"

   Picspeed=1

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-1200ZETQFP100, Performance used: 1.

Loading device for application baspr from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
    <postMsg mid="1100441" type="Warning" dynamic="3" navigation="2" arg0="C:/Firmware/P3051/P3051/P3051.lpf(22): Semantic error in &quot;USE DOUT TRUE CELL &quot;xdac_1_0io[1]&quot; ;&quot;: " arg1="xdac_1_0io[1]" arg2="xdac_1_0io[1]" arg3="C:/Firmware/P3051/P3051/P3051.lpf" arg4="22"  />
Package Status:                     Final          Version 1.42.

Running general design DRC...

Removing unused logic...

Optimizing...

2 CCU2 constant inputs absorbed.

    <postMsg mid="52101186" type="Warning" dynamic="1" navigation="0" arg0="MachXO2"  />
    <postMsg mid="52101110" type="Warning" dynamic="2" navigation="0" arg0="MachXO2" arg1="MachXO2"  />
    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="RESET_1"  />
    <postMsg mid="52101147" type="Warning" dynamic="1" navigation="0" arg0="Power_Controller/PCNTR_Inst0"  />
    <postMsg mid="52101151" type="Warning" dynamic="1" navigation="0" arg0="Power_Controller/PCNTR_Inst0"  />



Design Summary:
   Number of registers:    372 out of  1520 (24%)
      PFU registers:          366 out of  1280 (29%)
      PIO registers:            6 out of   240 (3%)
   Number of SLICEs:       577 out of   640 (90%)
      SLICEs as Logic/ROM:    577 out of   640 (90%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:         98 out of   640 (15%)
   Number of LUT4s:        1143 out of  1280 (89%)
      Number used as logic LUTs:        947
      Number used as distributed RAM:     0
      Number used as ripple logic:      196
      Number used as shift registers:     0
   Number of PIO sites used: 13 + 1(JTAGENB) out of 80 (18%)
   Number of block RAMs:  5 out of 7 (71%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  1 out of 1 (100%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  6
     Net RCK_c: 10 loads, 5 rising, 5 falling (Driver: PIO RCK )
     Net CK: 169 loads, 101 rising, 68 falling (Driver: CK_RNO )
     Net TCK_1: 43 loads, 35 rising, 8 falling (Driver: TCK )
     Net FCK: 6 loads, 5 rising, 1 falling (Driver: Fast_CK/CK )
     Net CPU/un1_state_20_i[0]: 1 loads, 1 rising, 0 falling (Driver: CPU/alu_cin_RNO )
     Net Fast_CK/RIN: 4 loads, 4 rising, 0 falling (Driver: Fast_CK/un2_rin )
   Number of Clock Enables:  44
     Net RESET_1: 10 loads, 10 LSLICEs
     Net BOOST_1_sqmuxa: 1 loads, 1 LSLICEs
     Net sensor_bits_ince[7]: 1 loads, 0 LSLICEs
     Net tck_divisor_1_sqmuxa: 2 loads, 2 LSLICEs
     Net frequency_low_1_sqmuxa: 2 loads, 2 LSLICEs
     Net GYSEL_1_sqmuxa: 2 loads, 2 LSLICEs
     Net sensor_bits_ince[0]: 1 loads, 1 LSLICEs
     Net CPU/opcode_0_sqmuxa: 4 loads, 4 LSLICEs
     Net CPU/flag_S_RNO: 1 loads, 1 LSLICEs
     Net CPU/un1_reset_inv_2_0: 4 loads, 4 LSLICEs
     Net CPU/reg_SPe: 6 loads, 6 LSLICEs
     Net CPU/un1_reset_15_i: 4 loads, 4 LSLICEs
     Net CPU/un1_reset_16_i: 4 loads, 4 LSLICEs
     Net CPU/un1_reset_5_i: 4 loads, 4 LSLICEs
     Net CPU/un1_reset_6_i: 4 loads, 4 LSLICEs
     Net CPU/un1_reset_7_i: 4 loads, 4 LSLICEs
     Net CPU/un1_reset_4_i: 4 loads, 4 LSLICEs
     Net CPU/un1_reset_20_i: 4 loads, 4 LSLICEs
     Net CPU/prog_cntre: 7 loads, 7 LSLICEs
     Net CPU/un1_next_flag_i_1_sqmuxa_2: 1 loads, 1 LSLICEs
     Net CPU/un1_next_flag_i_2_sqmuxa: 1 loads, 1 LSLICEs
     Net CPU/un1_next_flag_i_1_sqmuxa_1: 1 loads, 1 LSLICEs
     Net CPU/first_operand_1_sqmuxa: 4 loads, 4 LSLICEs
     Net CPU/un1_reset_21_i: 7 loads, 7 LSLICEs
     Net CPU/un1_reset_14_i: 6 loads, 6 LSLICEs
     Net cpu_multiplier_b_1_sqmuxa: 4 loads, 4 LSLICEs
     Net cpu_multiplier_a_1_sqmuxa: 4 loads, 4 LSLICEs
     Net int_period_1_sqmuxa: 4 loads, 4 LSLICEs
     Net ENTCK_1_sqmuxa: 1 loads, 1 LSLICEs
     Net int_mask_1_sqmuxa: 4 loads, 4 LSLICEs
     Net tx_channel_1_sqmuxa: 4 loads, 4 LSLICEs
     Net un1_GYSEL_0_sqmuxa: 1 loads, 1 LSLICEs
     Net un1_RESET_inv: 1 loads, 1 LSLICEs
     Net xmit_bitsce[1]: 4 loads, 4 LSLICEs
     Net xmit_bitsce[10]: 4 loads, 4 LSLICEs
     Net N_19_i: 5 loads, 5 LSLICEs
     Net sensor_data_ince[0]: 4 loads, 4 LSLICEs
     Net sensor_data_ince[10]: 4 loads, 4 LSLICEs
     Net sensor_bits_ince[1]: 1 loads, 1 LSLICEs
     Net sensor_bits_ince[2]: 1 loads, 1 LSLICEs
     Net sensor_bits_ince[3]: 1 loads, 1 LSLICEs
     Net sensor_bits_ince[4]: 1 loads, 1 LSLICEs
     Net sensor_bits_ince[5]: 1 loads, 1 LSLICEs
     Net sensor_bits_ince[6]: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net RESET_1 merged into GSR:  119
   Number of LSRs:  8
     Net TXA_1: 5 loads, 0 LSLICEs
     Net RESETs: 1 loads, 1 LSLICEs
     Net RESET_1: 5 loads, 0 LSLICEs
     Net N_10: 1 loads, 1 LSLICEs
     Net CPU/un1_opcode_8_u: 1 loads, 1 LSLICEs
     Net ENTCK: 7 loads, 7 LSLICEs
     Net PowerUp.un2_reset_c2_i: 1 loads, 1 LSLICEs
     Net SBYI_1: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net CPU/state[17]: 100 loads
     Net CPU/opcode_3[1]: 49 loads
     Net CPU/opcode_3[3]: 48 loads
     Net CPU/state[13]: 47 loads
     Net CPU/opcode_3[2]: 45 loads
     Net CPU/state[14]: 43 loads
     Net CPU/opcode_3[0]: 42 loads
     Net CPU/opcode_3[5]: 42 loads
     Net RESET_1: 41 loads
     Net prog_data[4]: 36 loads
 

   Number of warnings:  6
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 48 MB

Dumping design to file P3051_impl1_map.ncd.

mpartrce -p "P3051_impl1.p2t" -f "P3051_impl1.p3t" -tf "P3051_impl1.pt" "P3051_impl1_map.ncd" "P3051_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "P3051_impl1_map.ncd"
Mon Jun 17 10:55:59 2024

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Firmware/P3051/P3051/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 P3051_impl1_map.ncd P3051_impl1.dir/5_1.ncd P3051_impl1.prf
Preference file: P3051_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file P3051_impl1_map.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200ZE
Package:     TQFP100
Performance: 1
Loading device for application par from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(33): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/GND&quot; 100 ;&quot;: " arg1="Fast_CK/GND"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(38): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/VCC&quot; 100 ;&quot;: " arg1="Fast_CK/VCC"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(44): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/un1_calib_cry_0_0_S0&quot; 100 ;&quot;: " arg1="Fast_CK/un1_calib_cry_0_0_S0"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(45): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/un1_calib_cry_0_0_S1&quot; 100 ;&quot;: " arg1="Fast_CK/un1_calib_cry_0_0_S1"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(46): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/un1_calib_cry_1_0_S0&quot; 100 ;&quot;: " arg1="Fast_CK/un1_calib_cry_1_0_S0"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(47): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/un1_calib_cry_1_0_S1&quot; 100 ;&quot;: " arg1="Fast_CK/un1_calib_cry_1_0_S1"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(49): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/un1_calib_cry_3_0_COUT&quot; 100 ;&quot;: " arg1="Fast_CK/un1_calib_cry_3_0_COUT"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(50): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/un1_calib_cry_3_0_S0&quot; 100 ;&quot;: " arg1="Fast_CK/un1_calib_cry_3_0_S0"  />
Device utilization summary:

   PIO (prelim)   13+1(JTAGENB)/108 13% used
                  13+1(JTAGENB)/80  18% bonded
   IOLOGIC            6/108           5% used

   SLICE            577/640          90% used

   GSR                1/1           100% used
   EBR                5/7            71% used
   PCNTR              1/1           100% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
2 potential circuit loops found in timing analysis.
Number of Signals: 1530
Number of Connections: 4772
    <postMsg mid="61061044" type="Warning" dynamic="1" navigation="0" arg0="MachXO2"  />

Pin Constraint Summary:
   13 out of 13 pins locked (100% locked).

The following 3 signals are selected to use the primary clock routing resources:
    CK (driver: SLICE_180, clk load #: 169)
    TCK_1 (driver: SLICE_180, clk load #: 43)
    RCK_c (driver: RCK, clk load #: 10)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="RCK_c" arg1="Primary" arg2="RCK" arg3="1" arg4="Primary"  />

The following 2 signals are selected to use the secondary clock routing resources:
    RESET_1 (driver: SLICE_169, clk load #: 0, sr load #: 5, ce load #: 10)
    FCK (driver: Fast_CK/SLICE_83, clk load #: 6, sr load #: 0, ce load #: 0)

Signal RESET_1 is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
....................
Placer score = 310308.
Finished Placer Phase 1.  REAL time: 9 secs 

Starting Placer Phase 2.
.
Placer score =  308358
Finished Placer Phase 2.  REAL time: 10 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 108 (0%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "CK" from F1 on comp "SLICE_180" on site "R2C13D", clk load = 169
  PRIMARY "TCK_1" from Q0 on comp "SLICE_180" on site "R2C13D", clk load = 43
  PRIMARY "RCK_c" from comp "RCK" on PIO site "1 (PL2C)", clk load = 10
  SECONDARY "RESET_1" from Q0 on comp "SLICE_169" on site "R7C14D", clk load = 0, ce load = 10, sr load = 5
  SECONDARY "FCK" from Q1 on comp "Fast_CK/SLICE_83" on site "R4C21C", clk load = 6, ce load = 0, sr load = 0

  PRIMARY  : 3 out of 8 (37%)
  SECONDARY: 2 out of 8 (25%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   13 + 1(JTAGENB) out of 108 (13.0%) PIO sites used.
   13 + 1(JTAGENB) out of 80 (17.5%) bonded PIO sites used.
   Number of PIO comps: 13; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 6 / 19 ( 31%) | 3.3V       | -         |
| 1        | 4 / 21 ( 19%) | 3.3V       | -         |
| 2        | 2 / 20 ( 10%) | 3.3V       | -         |
| 3        | 1 / 20 (  5%) | 3.3V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 8 secs 

Dumping design to file P3051_impl1.dir/5_1.ncd.

2 potential circuit loops found in timing analysis.
0 connections routed; 4772 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=CPU/un1_state_20_i[0] loads=1 clock_loads=1&#xA;   Signal=Fast_CK/RIN loads=5 clock_loads=4&#xA;   Signal=Power_Controller/GND loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 11 secs 

Start NBR router at 10:56:10 06/17/24

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

2 potential circuit loops found in timing analysis.
Start NBR special constraint process at 10:56:10 06/17/24
  -- Pref: PRIORITIZE NET "Fast_CK/ANB1" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/ANB2" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/ANB3" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/CO0" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/CO1" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/GND" 100 ;
Warning: Cannot find net Fast_CK/GND specified in PRIORITIZE NET "Fast_CK/GND" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/R1" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/R2" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/R3" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/R4" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/VCC" 100 ;
Warning: Cannot find net Fast_CK/VCC specified in PRIORITIZE NET "Fast_CK/VCC" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/next_count_3[0]" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/next_count_3[1]" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/next_count_3[2]" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/next_count_3[3]" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/un1_calib_cry_0" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/un1_calib_cry_0_0_S0" 100 ;
Warning: Cannot find net Fast_CK/un1_calib_cry_0_0_S0 specified in PRIORITIZE NET "Fast_CK/un1_calib_cry_0_0_S0" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/un1_calib_cry_0_0_S1" 100 ;
Warning: Cannot find net Fast_CK/un1_calib_cry_0_0_S1 specified in PRIORITIZE NET "Fast_CK/un1_calib_cry_0_0_S1" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/un1_calib_cry_1_0_S0" 100 ;
Warning: Cannot find net Fast_CK/un1_calib_cry_1_0_S0 specified in PRIORITIZE NET "Fast_CK/un1_calib_cry_1_0_S0" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/un1_calib_cry_1_0_S1" 100 ;
Warning: Cannot find net Fast_CK/un1_calib_cry_1_0_S1 specified in PRIORITIZE NET "Fast_CK/un1_calib_cry_1_0_S1" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/un1_calib_cry_2" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/un1_calib_cry_3_0_COUT" 100 ;
Warning: Cannot find net Fast_CK/un1_calib_cry_3_0_COUT specified in PRIORITIZE NET "Fast_CK/un1_calib_cry_3_0_COUT" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/un1_calib_cry_3_0_S0" 100 ;
Warning: Cannot find net Fast_CK/un1_calib_cry_3_0_S0 specified in PRIORITIZE NET "Fast_CK/un1_calib_cry_3_0_S0" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/un1_calib_i" 100 ;
  -- Pref: PRIORITIZE NET "Fast_CK/un1_count" 100 ;

Start NBR section for initial routing at 10:56:11 06/17/24
Level 1, iteration 1
0(0.00%) conflict; 4124(86.42%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.722ns/0.000ns; real time: 12 secs 
Level 2, iteration 1
0(0.00%) conflict; 4122(86.38%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.875ns/0.000ns; real time: 12 secs 
Level 3, iteration 1
9(0.01%) conflicts; 4113(86.19%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.875ns/0.000ns; real time: 12 secs 
Level 4, iteration 1
76(0.09%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.777ns/0.000ns; real time: 13 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 10:56:12 06/17/24
Level 1, iteration 1
12(0.01%) conflicts; 97(2.03%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.263ns/0.000ns; real time: 13 secs 
Level 4, iteration 1
33(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.263ns/0.000ns; real time: 14 secs 
Level 4, iteration 2
20(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.263ns/0.000ns; real time: 14 secs 
Level 4, iteration 3
19(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.263ns/0.000ns; real time: 14 secs 
Level 4, iteration 4
15(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.263ns/0.000ns; real time: 14 secs 
Level 4, iteration 5
12(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 14 secs 
Level 4, iteration 6
10(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 14 secs 
Level 4, iteration 7
10(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 14 secs 
Level 4, iteration 8
8(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 14 secs 
Level 4, iteration 9
7(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 14 secs 
Level 4, iteration 10
6(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 14 secs 
Level 4, iteration 11
6(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 14 secs 
Level 4, iteration 12
6(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 14 secs 
Level 4, iteration 13
6(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 15 secs 
Level 4, iteration 14
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 15 secs 
Level 4, iteration 15
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 15 secs 
Level 4, iteration 16
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 15 secs 
Level 4, iteration 17
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 15 secs 
Level 4, iteration 18
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.252ns/0.000ns; real time: 15 secs 
Level 4, iteration 19
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.817ns/0.000ns; real time: 15 secs 
Level 4, iteration 20
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.817ns/0.000ns; real time: 15 secs 
Level 4, iteration 21
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.817ns/0.000ns; real time: 15 secs 
Level 4, iteration 22
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.817ns/0.000ns; real time: 15 secs 
Level 4, iteration 23
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.817ns/0.000ns; real time: 15 secs 
Level 4, iteration 24
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.817ns/0.000ns; real time: 15 secs 
Level 4, iteration 25
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.688ns/0.000ns; real time: 15 secs 
Level 4, iteration 26
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.688ns/0.000ns; real time: 15 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 10:56:14 06/17/24
2 potential circuit loops found in timing analysis.
2 potential circuit loops found in timing analysis.

Start NBR section for re-routing at 10:56:14 06/17/24
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.688ns/0.000ns; real time: 15 secs 

Start NBR section for post-routing at 10:56:14 06/17/24
2 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 2.688ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=CPU/un1_state_20_i[0] loads=1 clock_loads=1&#xA;   Signal=Fast_CK/RIN loads=5 clock_loads=4&#xA;   Signal=Power_Controller/GND loads=1 clock_loads=1"  />

2 potential circuit loops found in timing analysis.
2 potential circuit loops found in timing analysis.
2 potential circuit loops found in timing analysis.
Total CPU time 15 secs 
Total REAL time: 16 secs 
Completely routed.
End of route.  4772 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file P3051_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 2.688
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 1.179
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 15 secs 
Total REAL time to completion: 17 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "P3051_impl1.pt" -o "P3051_impl1.twr" "P3051_impl1.ncd" "P3051_impl1.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file p3051_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Jun 17 10:56:16 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o P3051_impl1.twr -gui -msgset C:/Firmware/P3051/P3051/promote.xml P3051_impl1.ncd P3051_impl1.prf 
Design file:     p3051_impl1.ncd
Preference file: p3051_impl1.prf
Device,speed:    LCMXO2-1200ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    1.140 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 308308 paths, 11 nets, and 4119 connections (86.32% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Jun 17 10:56:16 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o P3051_impl1.twr -gui -msgset C:/Firmware/P3051/P3051/promote.xml P3051_impl1.ncd P3051_impl1.prf 
Design file:     p3051_impl1.ncd
Preference file: p3051_impl1.prf
Device,speed:    LCMXO2-1200ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    1.140 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 308308 paths, 11 nets, and 4119 connections (86.32% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 54 MB


tmcheck -par "P3051_impl1.par" 

bitgen -f "P3051_impl1.t2b" -w "P3051_impl1.ncd"  -jedec "P3051_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file P3051_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200ZE
Package:     TQFP100
Performance: 1
Loading device for application Bitgen from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(33): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/GND&quot; 100 ;&quot;: " arg1="Fast_CK/GND"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(38): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/VCC&quot; 100 ;&quot;: " arg1="Fast_CK/VCC"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(44): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/un1_calib_cry_0_0_S0&quot; 100 ;&quot;: " arg1="Fast_CK/un1_calib_cry_0_0_S0"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(45): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/un1_calib_cry_0_0_S1&quot; 100 ;&quot;: " arg1="Fast_CK/un1_calib_cry_0_0_S1"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(46): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/un1_calib_cry_1_0_S0&quot; 100 ;&quot;: " arg1="Fast_CK/un1_calib_cry_1_0_S0"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(47): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/un1_calib_cry_1_0_S1&quot; 100 ;&quot;: " arg1="Fast_CK/un1_calib_cry_1_0_S1"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(49): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/un1_calib_cry_3_0_COUT&quot; 100 ;&quot;: " arg1="Fast_CK/un1_calib_cry_3_0_COUT"  />
    <postMsg mid="1104271" type="Warning" dynamic="2" navigation="0" arg0="P3051_impl1.prf(50): Semantic error in &quot;PRIORITIZE NET &quot;Fast_CK/un1_calib_cry_3_0_S0&quot; 100 ;&quot;: " arg1="Fast_CK/un1_calib_cry_3_0_S0"  />
Reading Preference File from P3051_impl1.prf.
    <postMsg mid="1083784" type="Warning" dynamic="0" navigation="0"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                        DISABLE  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "P3051_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        511 Pages (128*511 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  511 Pages (Page 0 to Page 510).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 258 MB
