Design Assistant report for Phased_WiFi_Telescope_FW
Mon Aug 20 22:16:01 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Parallel Compilation
  4. Design Assistant Settings
  5. Information only Violations
  6. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Mon Aug 20 22:16:01 2018 ;
; Revision Name                     ; Phased_WiFi_Telescope_FW            ;
; Top-level Entity Name             ; WiPhase_phys                        ;
; Family                            ; Cyclone 10 LP                       ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 0                                   ;
; Total Medium Violations           ; 0                                   ;
; Total Information only Violations ; 143                                 ;
; - Rule T101                       ; 93                                  ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   2.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+
; Option                                                                                                                                                               ; Setting      ; To       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+
; Design Assistant mode                                                                                                                                                ; Post-Fitting ;          ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25           ;          ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30           ;          ;
; Minimum number of node fan-out                                                                                                                                       ; 30           ;          ;
; Maximum number of nodes to report                                                                                                                                    ; 50           ;          ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On           ;          ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On           ;          ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On           ;          ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On           ;          ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On           ;          ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On           ;          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On           ;          ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On           ;          ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On           ;          ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On           ;          ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On           ;          ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On           ;          ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On           ;          ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On           ;          ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On           ;          ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On           ;          ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On           ;          ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On           ;          ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On           ;          ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On           ;          ;
; Rule A108: Design should not contain latches                                                                                                                         ; On           ;          ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On           ;          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On           ;          ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On           ;          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On           ;          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On           ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On           ;          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On           ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[7] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[6] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[5] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[4] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[3] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[2] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[1] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[0] ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                                                                   ; Fan-Out ;
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena                                                                                                                                                                                                                                          ; 196     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out~clkctrl                                                                                                                                                                                                                                 ; 551     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst~clkctrl                                                                                                                                                                                                                                                                                                                         ; 991     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; C10_CLK50M~inputclkctrl                                                                                                                                                                                                                                                                                                                                                                                ; 2452    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ENET_CLK_125M~inputclkctrl                                                                                                                                                                                                                                                                                                                                                                             ; 571     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                                                                                                  ; 168     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                 ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                                                                                  ; 136     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                   ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                          ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|address[8]                                                                                                                                                                                                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_src1~35                                                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|saved_grant[0]                                                                                                                                                                                                                                                  ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|saved_grant[0]                                                                                                                                                                                                                                                  ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_alu_sub                                                                                                                                                                                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[50]                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[49]                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|jtag_ram_access                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|update_jdo_strobe    ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                    ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                                                                                                                    ; 204     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                   ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                               ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[48]                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|Equal1~0                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[47]                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                                                   ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[46]                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[45]                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[44]                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[43]                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[42]                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                                                                                                                  ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[41]                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[40]                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[4]                                                                                                                                                                                                                                                                                                  ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[39]                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[38]                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|wren~0                                                                                                                                                                                                                                                                                                                                    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|take_action_ocimem_b ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|virtual_state_sdr~0                                  ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                         ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break|break_readreg[21]~1                                                                                                              ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|jdo[36]              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|jdo[37]              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out~clkctrl                                                                                                                                                                                                                                 ; 487     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out~clkctrl                                                                                                                                                                                                                                 ; 583     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ENET_RG_RXCLK~inputclkctrl                                                                                                                                                                                                                                                                                                                                                                             ; 608     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|clk_ena                                                                                                                                                                                                                                                        ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~1                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always10~1                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|always0~1                                                                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|always0~0                                                                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n~clkctrl                                                                                                                                                                                                                                                                                                ; 155     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|always1~0                                                                                                                                                                                                                                               ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_ready                                                                                                                                                                                                                                     ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~2                                                                                                                                                                                                                 ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out~clkctrl                                                                                                                                                                                                                                 ; 194     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|state[1]~1                                                                                                                                                                                                                                  ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always5~1                                                                                                                                                                                                              ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[31]~0                                                                                                                                                                                                     ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|state[0]~0                                                                                                                                                                                                                                  ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|crc_fwd                                                                                                                                                                                         ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                                                                                                                                                                                                                                          ; 331     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_type_ok_s[0]                                                                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|data_rdreq                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out~clkctrl                                                                                                                                                                                                                                 ; 234     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_wren32                                                                                                                                                                                                              ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[4]                                                                                                                                                                                          ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[5]                                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|data_tmp[24]~0                                                                                                                                                                                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; C10_CLK50M~inputclkctrl                                                                                                                                                                                                                                                                                                                                                                                ; 2452    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst~clkctrl                                                                                                                                                                                                                                                                                                                         ; 991     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ENET_RG_RXCLK~inputclkctrl                                                                                                                                                                                                                                                                                                                                                                             ; 608     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out~clkctrl                                                                                                                                                                                                                                 ; 583     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ENET_CLK_125M~inputclkctrl                                                                                                                                                                                                                                                                                                                                                                             ; 571     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out~clkctrl                                                                                                                                                                                                                                 ; 551     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out~clkctrl                                                                                                                                                                                                                                 ; 487     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                                                                                                                                                                                                                                          ; 331     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out~clkctrl                                                                                                                                                                                                                                 ; 234     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                                                                                                                    ; 204     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena                                                                                                                                                                                                                                          ; 196     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out~clkctrl                                                                                                                                                                                                                                 ; 194     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                                                                                                  ; 168     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n~clkctrl                                                                                                                                                                                                                                                                                                ; 155     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                                                                                  ; 136     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[4]                                                                                                                                                                                                                                                                                                  ; 98      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|clk_ena                                                                                                                                                                                                                                                        ; 81      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~GND                                                                                                                                                                                                                                                                                                                                                                                                   ; 79      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                    ; 67      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                               ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|wren~0                                                                                                                                                                                                                                                                                                                                    ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break|break_readreg[21]~1                                                                                                              ; 61      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                   ; 60      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                                                                                                                  ; 59      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|saved_grant[0]                                                                                                                                                                                                                                                  ; 54      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|saved_grant[0]                                                                                                                                                                                                                                                  ; 51      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~2                                                                                                                                                                                                                 ; 51      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|jtag_ram_access                                                                                                                        ; 49      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_ready                                                                                                                                                                                                                                     ; 47      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[31]~0                                                                                                                                                                                                     ; 47      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                              ; 44      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|always1~0                                                                                                                                                                                                                                               ; 43      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                          ; 43      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                       ; 42      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; 42      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                         ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|state[0]~0                                                                                                                                                                                                                                  ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|crc_fwd                                                                                                                                                                                         ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[4]                                                                                                                                                                                          ; 40      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                                                                                                                  ; 40      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|virtual_state_sdr~0                                  ; 39      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|update_jdo_strobe    ; 39      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|state[1]~1                                                                                                                                                                                                                                  ; 38      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|take_action_ocimem_b ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                    ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|address[8]                                                                                                                                                                                                                     ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_type_ok_s[0]                                                                                                                                                                                ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                        ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always5~1                                                                                                                                                                                                              ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_wren32                                                                                                                                                                                                              ; 35      ;
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Aug 20 22:15:57 2018
Info: Command: quartus_drc Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'WiPhase_top_level/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc'
Info (332104): Reading SDC File: 'WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.sdc'
Info (332104): Reading SDC File: 'Phased_WiFi_Telescope_FW.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(96): *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 96
Warning (332049): Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(96): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 96
    Info (332050): set_multicycle_path -setup -end -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] -to [all_registers] 5 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 96
Warning (332174): Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(97): *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|* could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 97
Warning (332049): Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(97): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 97
    Info (332050): set_multicycle_path -setup -end -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] -to [all_registers] 5 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 97
Warning (332049): Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(98): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 98
    Info (332050): set_multicycle_path -setup -end -from [all_registers] -to [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] 5 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 98
Warning (332049): Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(99): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 99
    Info (332050): set_multicycle_path -hold -end -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] -to [all_registers] 5 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 99
Warning (332049): Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(100): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 100
    Info (332050): set_multicycle_path -hold -end -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] -to [all_registers] 5 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 100
Warning (332049): Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(101): Argument <to> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 101
    Info (332050): set_multicycle_path -hold -end -from [all_registers] -to [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] 5 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 101
Warning (332174): Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(109): WiPhase_top_level:u1|WiPhase_top_level_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 109
Warning (332049): Ignored set_max_delay at Phased_WiFi_Telescope_FW.out.sdc(109): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 109
    Info (332050): set_max_delay -from [get_registers {WiPhase_top_level:u1|WiPhase_top_level_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 109
Warning (332174): Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(110): WiPhase_top_level:u1|WiPhase_top_level_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 110
Warning (332049): Ignored set_max_delay at Phased_WiFi_Telescope_FW.out.sdc(110): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 110
    Info (332050): set_max_delay -from [get_registers {WiPhase_top_level:u1|WiPhase_top_level_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 110
Warning (332049): Ignored set_min_delay at Phased_WiFi_Telescope_FW.out.sdc(121): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 121
    Info (332050): set_min_delay -from [get_registers {WiPhase_top_level:u1|WiPhase_top_level_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 121
Warning (332049): Ignored set_min_delay at Phased_WiFi_Telescope_FW.out.sdc(122): Argument <from> is an empty collection File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 122
    Info (332050): set_min_delay -from [get_registers {WiPhase_top_level:u1|WiPhase_top_level_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 122
Warning (332049): Ignored set_max_skew at Phased_WiFi_Telescope_FW.out.sdc(144): Argument -from with value [get_registers {WiPhase_top_level:u1|WiPhase_top_level_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 144
    Info (332050): set_max_skew -from [get_registers {WiPhase_top_level:u1|WiPhase_top_level_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 144
Warning (332049): Ignored set_max_skew at Phased_WiFi_Telescope_FW.out.sdc(145): Argument -from with value [get_registers {WiPhase_top_level:u1|WiPhase_top_level_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 145
    Info (332050): set_max_skew -from [get_registers {WiPhase_top_level:u1|WiPhase_top_level_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc Line: 145
Warning (332060): Node: ENET_RG_RXCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|phy_rd_ack0 is being clocked by ENET_RG_RXCLK
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u1|sample_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From C10_clk50M (Rise) to C10_clk50M (Rise) (setup and hold)
    Critical Warning (332169): From ENET_CLK_125M (Rise) to C10_clk50M (Rise) (setup and hold)
    Critical Warning (332169): From C10_clk50M (Rise) to ENET_CLK_125M (Rise) (setup and hold)
    Critical Warning (332169): From ENET_CLK_125M (Rise) to ENET_CLK_125M (Rise) (setup and hold)
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 93 node(s) with highest fan-out.
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_clk_cntl.v Line: 64
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out~clkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst~clkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (308011): Node  "C10_CLK50M~inputclkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 11
    Info (308011): Node  "ENET_CLK_125M~inputclkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 15
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[2]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 4427
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_shift_rot" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 3390
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[14]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 3931
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_valid~0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 3313
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[3]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 4427
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_alu_result~0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 3098
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[4]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 3931
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|address[8]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2721
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_new_inst" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 3115
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_src1~35" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 3417
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|saved_grant[0]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv Line: 245
    Info (308011): Node  "WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_early_rst" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|saved_grant[0]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv Line: 245
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_alu_sub" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 3099
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[50]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv Line: 75
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|src_data[49]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv Line: 75
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|jtag_ram_access" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2229
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|update_jdo_strobe" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.v Line: 82
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 247
    Info (308011): Node  "~GND"
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 255
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[5]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 4427
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "C10_CLK50M~inputclkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 11
    Info (308011): Node  "WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst~clkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (308011): Node  "ENET_RG_RXCLK~inputclkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 20
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out~clkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "ENET_CLK_125M~inputclkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 15
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out~clkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out~clkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_clk_cntl.v Line: 63
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out~clkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_clk_cntl.v Line: 64
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out~clkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[2]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 4427
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n~clkctrl" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 51
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[3]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 4427
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[4]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 4427
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|clk_ena" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mdio_clk_gen.v Line: 53
    Info (308011): Node  "~GND"
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 255
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|wren~0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_ram_onchip.v Line: 57
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break|break_readreg[21]~1" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 480
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_alu_result~0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 3098
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[5]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 4427
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|saved_grant[0]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv Line: 245
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|saved_grant[0]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv Line: 245
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~2"
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|jtag_ram_access" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2229
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_ready" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv Line: 101
    Info (308011): Node  "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[31]~0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_min_ff.v Line: 954
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 143 information messages and 0 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4754 megabytes
    Info: Processing ended: Mon Aug 20 22:16:01 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


