/**
 * The FuTIL standard library.
 * Implement verilog primitives that are unrepresentable in FuTIL.
 * Conventions:
 * - All parameter names must be SNAKE_CASE and all caps.
 * - Port names must be snake_case, no caps.
 */
primitive std_mem_d1[width, size, idx_size](
  addr0: idx_size,
  write_data: width,
  write_en: 1,
  clk: 1
) -> (read_data: width, done: 1) {
  verilog {
    module std_mem_d1
      #(parameter width = 32,
        parameter size = 16,
        parameter idx_size = 4)
       (input logic [idx_size-1:0] addr0,
        input logic [width-1:0]   write_data,
        input logic               write_en,
        input logic               clk,
        output logic [width-1:0]  read_data,
        output logic done);

      logic [width-1:0]  mem[size-1:0];

      /* verilator lint_off WIDTH */
      assign read_data = mem[addr0];
      always_ff @(posedge clk) begin
        if (write_en) begin
          mem[addr0] <= write_data;
          done <= 1'd1;
        end else
          done <= 1'd0;
      end
    endmodule
  }
}

// Represents an external memory
primitive std_mem_d1_ext[width, size, idx_size](
  addr0: idx_size,
  write_data: width,
  write_en: 1,
  clk: 1
) -> (read_data: width, done: 1) {}


primitive std_mem_d2[width, d0_size, d1_size, d0_idx_size, d1_idx_size](
  addr0: d0_idx_size,
  addr1: d1_idx_size,
  write_data: width,
  write_en: 1,
  clk: 1
) -> (read_data: width, done: 1) {
  verilog {
    module std_mem_d2
      #(parameter width = 32,
        parameter d0_size = 16,
        parameter d1_size = 16,
        parameter d0_idx_size = 4,
        parameter d1_idx_size = 4)
       (input logic [d0_idx_size-1:0] addr0,
        input logic [d1_idx_size-1:0] addr1,
        input logic [width-1:0]   write_data,
        input logic               write_en,
        input logic               clk,
        output logic [width-1:0]  read_data,
        output logic done);

      /* verilator lint_off WIDTH */
      logic [width-1:0]  mem[d0_size-1:0][d1_size-1:0];

      assign read_data = mem[addr0][addr1];
      always_ff @(posedge clk) begin
        if (write_en) begin
          mem[addr0][addr1] <= write_data;
          done <= 1'd1;
        end else
          done <= 1'd0;
      end
    endmodule
  }
}

primitive std_mem_d2_ext[width, d0_size, d1_size, d0_idx_size, d1_idx_size](
  addr0: d0_idx_size,
  addr1: d1_idx_size,
  write_data: width,
  write_en: 1,
  clk: 1
) -> (read_data: width, done: 1) {}

primitive std_mem_d3[
    width,
    d0_size,
    d1_size,
    d2_size,
    d0_idx_size,
    d1_idx_size,
    d2_idx_size
] (
  addr0: d0_idx_size,
  addr1: d1_idx_size,
  addr2: d2_idx_size,
  write_data: width,
  write_en: 1,
  clk: 1
) -> (read_data: width, done: 1) {
  verilog {
    module std_mem_d3
      #(parameter width = 32,
        parameter d0_size = 16,
        parameter d1_size = 16,
        parameter d2_size = 16,
        parameter d0_idx_size = 4,
        parameter d1_idx_size = 4,
        parameter d2_idx_size = 4)
       (input logic [d0_idx_size-1:0] addr0,
        input logic [d1_idx_size-1:0] addr1,
        input logic [d2_idx_size-1:0] addr2,
        input logic [width-1:0]   write_data,
        input logic               write_en,
        input logic               clk,
        output logic [width-1:0]  read_data,
        output logic done);

      /* verilator lint_off WIDTH */
      logic [width-1:0]  mem[d0_size-1:0][d1_size-1:0][d2_size-1:0];

      assign read_data = mem[addr0][addr1][addr2];
      always_ff @(posedge clk) begin
        if (write_en) begin
          mem[addr0][addr1][addr2] <= write_data;
          done <= 1'd1;
        end else
          done <= 1'd0;
      end
    endmodule
  }
}

primitive std_mem_d3_ext[
    width,
    d0_size,
    d1_size,
    d2_size,
    d0_idx_size,
    d1_idx_size,
    d2_idx_size
] (
  addr0: d0_idx_size,
  addr1: d1_idx_size,
  addr2: d2_idx_size,
  write_data: width,
  write_en: 1,
  clk: 1
) -> (read_data: width, done: 1) {}

primitive std_logsize_mem_d1[width, logsize](
  addr0: logsize,
  write_data: width,
  write_en: 1,
  clk: 1
) -> (read_data: width) {
  verilog {
    module std_logsize_mem_d1
      #(parameter width = 32,
        parameter logsize = 4)
       (input logic [logsize-1:0] addr0,
        input logic [width-1:0]   write_data,
        input logic               write_en,
        input logic               clk,
        output logic [width-1:0]  read_data);

      logic [width-1:0]  mem[(1<<logsize)-1:0];

      assign read_data = mem[addr0];
      always_ff @(posedge clk) begin
        if (write_en) begin
          mem[addr0] <= write_data;
        end
      end
    endmodule
  }
}

primitive std_reg<"static"=1>[width](in: width, write_en: 1, clk: 1) -> (out: width, done: 1) {
  verilog {
    module std_reg
      #(parameter width = 32)
       (input wire [width-1:0] in,
        input wire write_en,
        input wire clk,
        // output
        output logic [width - 1:0] out,
        output logic done);

      always_ff @(posedge clk) begin
        if (write_en) begin
          out <= in;
          done <= 1'd1;
        end else
          done <= 1'd0;
      end
    endmodule
  }
}

primitive std_shift_reg[width, depth](in: width, write_en: 1, clk: 1) -> (out: width, done: 1) {
  verilog {
    module std_shift_reg
      #(parameter WIDTH = 32,
        parameter DEPTH = 1)
       (// inputs
        input logic [WIDTH-1:0] in,
        input logic write_en,
        // clock
        input logic clk,
        // outputs
        output logic [WIDTH-1:0] out,
        output logic done);

      // Register file to store values being shifted.
      logic [WIDTH-1:0] shift_reg[0:DEPTH-1];
      // Local variable to shift the register with.
      logic [WIDTH-1:0] push_in;

      // The output is always the right-most value.
      assign out = shift_reg[DEPTH-1];

      // Select what value needs to be pushed in this cycle.
      always_comb begin
        if (write_en)
          push_in = in;
        else
          push_in = '0;
      end

      // Shift all the value to the right.
      genvar i;
      generate for (i=0; i<DEPTH - 1; i=i+1)
      always_ff @(posedge clk)
        shift_reg[i+1] <= shift_reg[i];
      endgenerate

      always_ff @(posedge clk) begin
        // If a value was written, send the done signal.
        if (write_en) begin
          done <= 1'd1;
        end else
          done <= 1'd0;

        // Push new value into the register
        shift_reg[0] <= push_in;
      end
    endmodule
  }
}

primitive std_const<"share"=1>[width, value]() -> (out: width) {
  verilog {
    module std_const
      #(parameter width = 32,
        parameter value = 0)
       (output logic [width - 1:0] out);
      assign out = value;
    endmodule
  }
}

primitive std_slice<"share"=1>[in_width, out_width](in: in_width) -> (out: out_width) {
  verilog {
    module std_slice
      #(parameter IN_WIDTH = 32,
        parameter OUT_WIDTH = 32)
      (input  logic [IN_WIDTH-1:0] in,
       output logic [OUT_WIDTH-1:0] out);
      assign out = in[OUT_WIDTH-1:0];
    endmodule
  }
}

primitive std_lsh<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_lsh
      #(parameter width = 32)
      (input  logic [width-1:0] left,
        input  logic [width-1:0] right,
        output logic [width-1:0] out);
      assign out = left << right;
    endmodule
  }
}

primitive std_rsh<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_rsh
      #(parameter width = 32)
      (input  logic [width-1:0] left,
        input  logic [width-1:0] right,
        output logic [width-1:0] out);
      assign out = left >> right;
    endmodule
  }
}

primitive std_add<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_add
      #(parameter width = 32)
      (input  logic [width-1:0] left,
        input  logic [width-1:0] right,
        output logic [width-1:0] out);
      assign out = left + right;
    endmodule
  }
}

primitive std_sub<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_sub
      #(parameter width = 32)
      (input  logic [width-1:0] left,
        input  logic [width-1:0] right,
        output logic [width-1:0] out);
      assign out = left - right;
    endmodule
  }
}

primitive std_mod<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_mod
      #(parameter width = 32)
      (input  logic [width-1:0] left,
        input  logic [width-1:0] right,
        output logic [width-1:0] out);
      assign out = left % right;
    endmodule
  }
}

primitive std_mod_pipe[width]
(clk: 1, reset: 1, go: 1, left: width, right: width)
-> (out: width, done: 1) {
  verilog {
    module std_mod_pipe
              #(parameter width = 32)
                (input            clk, reset,
                input                  go,
                input [width-1:0]      left,
                input [width-1:0]      right,
                output reg [width-1:0] out,
                output reg             done);

      wire start = go && !running && !reset;

      reg [width-1:0]     dividend;
      reg [(width-1)*2:0] divisor;
      reg [width-1:0]     quotient;
      reg [width-1:0]     quotient_msk;
      reg                 running;

      always @(posedge clk) begin
          if (reset || !go) begin
            running <= 0;
            done <= 0;
            out <= 0;
          end else
           if (start && left == 0) begin
              out <= 0;
              done <= 1;
           end if (start) begin
              running <= 1;
              dividend <= left;
              divisor <= right << width-1;
              quotient <= 0;
              quotient_msk <= 1 << width-1;
            end else
              if (!quotient_msk && running) begin
                running <= 0;
                done <= 1;
                out <= dividend;
              end else begin
                if (divisor <= dividend) begin
                    dividend <= dividend - divisor;
                    quotient <= quotient | quotient_msk;
                end
                divisor <= divisor >> 1;
                quotient_msk <= quotient_msk >> 1;
              end
      end
    endmodule
  }
}

primitive std_mult<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_mult
      #(parameter width = 32)
      (input logic  [width-1:0] left,
        input logic  [width-1:0] right,
        output logic [width-1:0] out);
      assign out = left * right;
    endmodule
  }
}

primitive std_mult_pipe[width](left: width, right: width, go: 1, clk: 1) -> (out: width, done: 1) {
  verilog {
    module std_mult_pipe
      #(parameter width = 32)
       (input logic [width-1:0] left,
        input logic [width-1:0] right,
        input logic go,
        input logic clk,
        output logic [width-1:0] out,
        output logic done);
       logic [width-1:0] rtmp;
       logic [width-1:0] ltmp;
       logic [width-1:0] out_tmp;
       reg done_buf[1:0];
       always_ff @(posedge clk) begin
         if (go) begin
           rtmp <= right;
           ltmp <= left;
           out_tmp <= rtmp * ltmp;
           out <= out_tmp;

           done <= done_buf[1];
           done_buf[0] <= 1'b1;
           done_buf[1] <= done_buf[0];
         end else begin
           rtmp <= 0;
           ltmp <= 0;
           out_tmp <= 0;
           out <= 0;

           done <= 0;
           done_buf[0] <= 0;
           done_buf[1] <= 0;
         end
       end
     endmodule
  }
}

primitive std_div<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_div
      #(parameter width = 32)
      (input logic  [width-1:0] left,
        input logic  [width-1:0] right,
        output logic [width-1:0] out);
      assign out = left / right;
    endmodule
  }
}

primitive std_div_pipe[width]
(clk: 1, reset: 1, go: 1, left: width, right: width)
-> (out: width, done: 1) {
  verilog {
    /* verilator lint_off WIDTH */
    module std_div_pipe
              #(parameter width = 32)
                (input             clk, reset,
                input                  go,
                input [width-1:0]      left,
                input [width-1:0]      right,
                output reg [width-1:0] out,
                output reg             done);

      wire start = go && !running && !reset;

      reg [width-1:0]     dividend;
      reg [(width-1)*2:0] divisor;
      reg [width-1:0]     quotient;
      reg [width-1:0]     quotient_msk;
      reg                 running;

      always @(posedge clk) begin
          if (reset || !go) begin
            running <= 0;
            done <= 0;
            out <= 0;
          end else
           if (start && left == 0) begin
              out <= 0;
              done <= 1;
           end if (start) begin
              running <= 1;
              dividend <= left;
              divisor <= right << width-1;
              quotient <= 0;
              quotient_msk <= 1 << width-1;
            end else
              if (!quotient_msk && running) begin
                running <= 0;
                done <= 1;
                out <= quotient;
              end else begin
                if (divisor <= dividend) begin
                    dividend <= dividend - divisor;
                    quotient <= quotient | quotient_msk;
                end
                divisor <= divisor >> 1;
                quotient_msk <= quotient_msk >> 1;
              end
      end
    endmodule
  }
}


primitive std_not<"share"=1>[width](in: width) -> (out: width) {
  verilog {
    module std_not
      #(parameter width = 32)
      (input logic [width-1:0] in,
        output logic [width-1:0] out);
      assign out = ~in;
    endmodule
  }
}

primitive std_and<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_and
      #(parameter width = 32)
      (input logic  [width-1:0] left,
        input logic  [width-1:0] right,
        output logic [width-1:0] out);
      assign out = left & right;
    endmodule
  }
}

primitive std_or<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_or
      #(parameter width = 32)
      (input logic  [width-1:0] left,
        input logic  [width-1:0] right,
        output logic [width-1:0] out);
      assign out = left | right;
    endmodule
  }
}

primitive std_gt<"share"=1>[width](left: width, right: width) -> (out: 1) {
  verilog {
    module std_gt
      #(parameter width = 32)
      (input logic [width-1:0] left,
        input logic [width-1:0] right,
        output logic            out);
      assign out = left > right;
    endmodule
  }
}

primitive std_lt<"share"=1>[width](left: width, right: width) -> (out: 1) {
  verilog {
    module std_lt
      #(parameter width = 32)
      (input logic [width-1:0] left,
        input logic [width-1:0] right,
        output logic            out);
      assign out = left < right;
    endmodule
  }
}

primitive std_eq<"share"=1>[width](left: width, right: width) -> (out: 1) {
  verilog {
    module std_eq
      #(parameter width = 32)
      (input logic [width-1:0] left,
        input logic [width-1:0] right,
        output logic            out);
      assign out = left == right;
    endmodule
  }
}

primitive std_neq<"share"=1>[width](left: width, right: width) -> (out: 1) {
  verilog {
    module std_neq
      #(parameter width = 32)
      (input logic [width-1:0] left,
        input logic [width-1:0] right,
        output logic            out);
      assign out = left != right;
    endmodule
  }
}

primitive std_ge<"share"=1>[width](left: width, right: width) -> (out: 1) {
  verilog {
    module std_ge
      #(parameter width = 32)
      (input logic [width-1:0] left,
        input logic [width-1:0] right,
        output logic            out);
      assign out = left >= right;
    endmodule
  }
}

primitive std_le<"share"=1>[width](left: width, right: width) -> (out: 1) {
  verilog {
    module std_le
      #(parameter width = 32)
      (input logic [width-1:0] left,
       input logic [width-1:0] right,
       output logic            out);
      assign out = left <= right;
    endmodule
  }
}

primitive std_sqrt(in: 32, go: 1, clk: 1) -> (out: 32, done: 1) {
  verilog {
    module std_sqrt
      (input logic [31:0]  in,
       input logic         go,
       input logic         clk,
       output logic [31:0] out,
       output logic        done);
      // declare the variables
      reg [31:0] a;
      reg [15:0] q;
      reg [17:0] left,right,r;
      integer i;
      always_ff @(posedge clk) begin
        if (go && i == 0) begin
          // initialize all the variables.
          a = in;
          q = 0;
          i = 1;
          left = 0;   // input to adder/sub
          right = 0;  // input to adder/sub
          r = 0;      // remainder
        // run the calculations for 16 iterations.
        end else if (go && i <= 16) begin
          right = {q,r[17],1'b1};
          left = {r[15:0],a[31:30]};
          a = {a[29:0],2'b00};    //left shift by 2 bits.
          if (r[17] == 1) //add if r is negative
              r = left + right;
          else    //subtract if r is positive
              r = left - right;
          q = {q[14:0],!r[17]};
          if (i == 16) begin
            out = {16'd0,q};   //final assignment of output.
            i = 0;
            done = 1;
          end else
            i = i + 1;
        end else begin
          // initialize all the variables.
          a = in;
          q = 0;
          i = 0;
          left = 0;   // input to adder/sub
          right = 0;  // input to adder/sub
          r = 0;      // remainder
          done = 0;
        end
      end
    endmodule
  }
}

primitive std_start_fsm(valid: 1, reset: 1, clk: 1) -> (out: 1) {
  verilog {
    module std_start_fsm
     (input logic  valid,
      input logic  reset,
      input logic  clk,
      // outputs
      output logic out);

      logic        state;
      always_ff @(posedge clk) begin
      if (reset) begin
        out <= 1'b0;
        state <= 1'b0;
      end else
        case ({valid, state})
          2'b00: out <= 1'b0;
          2'b10: begin
            state <= 1'b1;
            out <= 1'b1;
          end
          2'b01: out <= 1'b0;
          2'b11: out <= 1'b0;
        endcase
      end
    endmodule
  }
}

primitive std_fsm_state(in: 1, reset: 1, clk: 1) -> (out: 1) {
 verilog {
    module std_fsm_state
      (input logic  in,
       input logic  reset,
       input logic  clk,
       // outputs
       output logic out);

      logic        state;

      always_ff @(posedge clk) begin
        if (reset) state <= 1'b0;
        else begin
          state <= in;
        end
      end

      always_comb
        out = state;
    endmodule
  }
}

/////// fixed_point primitive ///////////

primitive fixed_p_std_const[width, int_width, fract_width, value1, value2] () -> (out: width){
    verilog {
        module fixed_p_std_const
            #(parameter width=32,
            parameter int_width = 8,
            parameter fract_width= 24,
            parameter value1 = 0,
            parameter value2 = 0)

        (output logic [width-1:0] out);
        assign out = {value1, value2};
        endmodule
    }
}


primitive fixed_p_std_add[width, int_width, fract_width] (left: width, right: width) ->(out: width){
    verilog {
      module fixed_p_std_add
        #(parameter width= 32,
        parameter int_width= 8,
        parameter fract_width= 24)

        (input logic [width-1:0] left,
        input logic [width-1:0] right,
        output logic [width-1:0] out);

        assign out = left + right;
      endmodule
    }
}

primitive fixed_p_std_sub[width, int_width, fract_width] (left: width, right: width)->(out: width){
    verilog {
        module fixed_p_std_sub
        #(parameter width= 32,
        parameter int_width= 8,
        parameter fract_width= 24)

        (input logic [width-1:0] left,
        input logic [width-1:0] right,
        output logic [width-1:0] out);


        out = left -right;
        endmodule
    }
}

primitive fixed_p_std_mult[width, int_width, fract_width](left: width, right: width)->(out: width){
    verilog {
      module fixed_p_std_mult
        #(parameter width= 32,
        parameter int_width= 8,
        parameter fract_width= 24)

        (input logic [width-1:0] left,
        input logic [width-1:0] right,
        output logic [width-1:0] out);

        logic [2*width-2:0] result;

        assign result = left * right;
        assign out = result[width+fract_width-1:fract_width];


        endmodule

    }
}

primitive fixed_p_std_div[width, int_width, fract_width](left: width, right: width)->(out: width){
    verilog {
        module fixed_p_std_div
          #(parameter width= 32,
            parameter int_width= 8,
            parameter fract_width= 24)
          (input logic [width-1:0] left,
           input logic [width-1:0] right,
           output logic [width-1:0] out);

          logic [2*width-2:0] result;

          assign result = left / right;
          assign out = result[width+fract_width-1:fract_width];
        endmodule

    }
}

primitive fixed_p_std_add_dbit[width1, width2 , int_width1, fract_width1, int_width2, fract_width2, out_width] (left: width1, right: width2) 
->(out: out_width){
    verilog {
      module fixed_p_std_add_dbit
        #(parameter width1= 32,
        parameter width2= 32,
        parameter int_width1 = 8, 
        parameter fract_width1 = 24,
        parameter int_width2 = 4,
        parameter fract_width2 =28,
        parameter out_width = 36)

        (input logic [width1-1:0] left, 
        input logic [width2-1:0] right, 
        output logic [out_width-1:0] out);

        logic [int_width1-1:0] left_int;
        logic [int_width2-1:0] right_int;
        logic [fract_width1-1:0] left_fract;
        logic [fract_width2-1:0] right_fract;

        localparam bigint = (int_width1 >= int_width2) ? int_width1 : int_width2;
        localparam bigfract = (fract_width1 >= fract_width2) ? fract_width1 : fract_width2;
        
        logic [bigint-1:0]  mod_right_int;
        logic [bigfract-1:0] mod_left_fract;

        logic [bigint-1:0]  whole_int;
        logic [ bigfract-1:0] whole_fract;

        assign {left_int, left_fract} = left;
        assign {right_int, right_fract} = right;

        assign mod_left_fract = left_fract * (2**(fract_width2-fract_width1));

        always_comb begin
          if ((mod_left_fract + right_fract) >= 2**fract_width2) begin
            whole_int = left_int + right_int+1;
            whole_fract =mod_left_fract + right_fract-2**fract_width2;
          end
          else begin
            whole_int = left_int + right_int;
            whole_fract =mod_left_fract + right_fract;
          end
        end

        assign out = {whole_int, whole_fract};
      endmodule
    }
}

/////// signed primitives ///////
primitive std_slsh<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_slsh
      #(parameter width = 32)
      (input  signed [width-1:0] left,
        input  signed [width-1:0] right,
        output signed [width-1:0] out);
      assign out = left << right;
    endmodule
  }
}

primitive std_srsh<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_srsh
      #(parameter width = 32)
      (input  signed [width-1:0] left,
        input  signed [width-1:0] right,
        output signed [width-1:0] out);
      assign out = left >> right;
    endmodule
  }
}
primitive std_sadd<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_sadd
      #(parameter width = 32)
      (input  signed  [width-1:0] left,
        input  signed  [width-1:0] right,
        output signed  [width-1:0] out);
      assign out = left + right;
    endmodule
  }
}

primitive std_ssub<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_ssub
      #(parameter width = 32)
      (input  signed  [width-1:0] left,
        input  signed  [width-1:0] right,
        output signed  [width-1:0] out);
      assign out = left - right;
    endmodule
  }
}

primitive std_smod<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_smod
      #(parameter width = 32)
      (input  signed [width-1:0] left,
        input  signed [width-1:0] right,
        output signed [width-1:0] out);
      assign out = left % right;
    endmodule
  }
}

primitive std_smod_pipe[width]
(clk: 1, reset: 1, go: 1, left: width, right: width)
-> (out: width, done: 1) {
  verilog {
    module std_smod_pipe
              #(parameter width = 32)
                (input            clk, reset,
                input                  go,
                input  signed [width-1:0]      left,
                input  signed [width-1:0]      right,
                output reg [width-1:0] out,
                output reg             done);

      wire start = go && !running && !reset;

      reg [width-1:0]     dividend;
      reg [(width-1)*2:0] divisor;
      reg [width-1:0]     quotient;
      reg [width-1:0]     quotient_msk;
      reg                 running;

      always @(posedge clk) begin
          if (reset || !go) begin
            running <= 0;
            done <= 0;
            out <= 0;
          end else
           if (start && left == 0) begin
              out <= 0;
              done <= 1;
           end if (start) begin
              running <= 1;
              dividend <= left;
              divisor <= right << width-1;
              quotient <= 0;
              quotient_msk <= 1 << width-1;
            end else
              if (!quotient_msk && running) begin
                running <= 0;
                done <= 1;
                out <= dividend;
              end else begin
                if (divisor <= dividend) begin
                    dividend <= dividend - divisor;
                    quotient <= quotient | quotient_msk;
                end
                divisor <= divisor >> 1;
                quotient_msk <= quotient_msk >> 1;
              end
      end
    endmodule
  }
}

primitive std_smult<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_smult
      #(parameter width = 32)
      (input  signed  [width-1:0] left,
        input  signed  [width-1:0] right,
        output signed  [width-1:0] out);
      assign out = left * right;
    endmodule
  }
}

primitive std_smult_pipe[width](left: width, right: width, go: 1, clk: 1) -> (out: width, done: 1) {
  verilog {
    module std_ssmult_pipe
      #(parameter width = 32)
       (input signed [width-1:0] left,
        input signed [width-1:0] right,
        input logic go,
        input logic clk,
        output signed [width-1:0] out,
        output logic done);
       signed [width-1:0] rtmp;
       signed [width-1:0] ltmp;
       signed [width-1:0] out_tmp;
       reg done_buf[1:0];
       always_ff @(posedge clk) begin
         if (go) begin
           rtmp <= right;
           ltmp <= left;
           out_tmp <= rtmp * ltmp;
           out <= out_tmp;

           done <= done_buf[1];
           done_buf[0] <= 1'b1;
           done_buf[1] <= done_buf[0];
         end else begin
           rtmp <= 0;
           ltmp <= 0;
           out_tmp <= 0;
           out <= 0;

           done <= 0;
           done_buf[0] <= 0;
           done_buf[1] <= 0;
         end
       end
     endmodule
  }
}

primitive std_sdiv<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_sdiv
      #(parameter width = 32)
      (input  signed  [width-1:0] left,
        input  signed  [width-1:0] right,
        output signed  [width-1:0] out);
      assign out = left / right;
    endmodule
  }
}

primitive std_sdiv_pipe[width]
(clk: 1, reset: 1, go: 1, left: width, right: width)
-> (out: width, done: 1) {
  verilog {
    /* verilator lint_off WIDTH */
    module std_sdiv_pipe
              #(parameter width = 32)
                (input             clk, reset,
                input                  go,
                input signed [width-1:0]      left,
                input signed [width-1:0]      right,
                output reg [width-1:0] out,
                output reg             done);

      wire start = go && !running && !reset;

      reg [width-1:0]     dividend;
      reg [(width-1)*2:0] divisor;
      reg [width-1:0]     quotient;
      reg [width-1:0]     quotient_msk;
      reg                 running;

      always @(posedge clk) begin
          if (reset || !go) begin
            running <= 0;
            done <= 0;
            out <= 0;
          end else
           if (start && left == 0) begin
              out <= 0;
              done <= 1;
           end if (start) begin
              running <= 1;
              dividend <= left;
              divisor <= right << width-1;
              quotient <= 0;
              quotient_msk <= 1 << width-1;
            end else
              if (!quotient_msk && running) begin
                running <= 0;
                done <= 1;
                out <= quotient;
              end else begin
                if (divisor <= dividend) begin
                    dividend <= dividend - divisor;
                    quotient <= quotient | quotient_msk;
                end
                divisor <= divisor >> 1;
                quotient_msk <= quotient_msk >> 1;
              end
      end
    endmodule
  }
}


primitive std_snot<"share"=1>[width](in: width) -> (out: width) {
  verilog {
    module std_snot
      #(parameter width = 32)
      (input signed [width-1:0] in,
        output signed [width-1:0] out);
      assign out = ~in;
    endmodule
  }
}

primitive std_sand<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_sand
      #(parameter width = 32)
      (input signed  [width-1:0] left,
        input signed  [width-1:0] right,
        output signed [width-1:0] out);
      assign out = left & right;
    endmodule
  }
}

primitive std_sor<"share"=1>[width](left: width, right: width) -> (out: width) {
  verilog {
    module std_sor
      #(parameter width = 32)
      (input signed  [width-1:0] left,
        input signed  [width-1:0] right,
        output signed [width-1:0] out);
      assign out = left | right;
    endmodule
  }
}

primitive std_sgt<"share"=1>[width](left: width, right: width) -> (out: 1) {
  verilog {
    module std_sgt
      #(parameter width = 32)
      (input signed [width-1:0] left,
        input signed [width-1:0] right,
        output signed            out);
      assign out = left > right;
    endmodule
  }
}

primitive std_slt<"share"=1>[width](left: width, right: width) -> (out: 1) {
  verilog {
    module std_slt
      #(parameter width = 32)
      (input signed [width-1:0] left,
        input signed [width-1:0] right,
        output signed            out);
      assign out = left < right;
    endmodule
  }
}

primitive std_seq<"share"=1>[width](left: width, right: width) -> (out: 1) {
  verilog {
    module std_seq
      #(parameter width = 32)
      (input signed [width-1:0] left,
        input signed [width-1:0] right,
        output signed            out);
      assign out = left == right;
    endmodule
  }
}

primitive std_sneq<"share"=1>[width](left: width, right: width) -> (out: 1) {
  verilog {
    module std_sneq
      #(parameter width = 32)
      (input signed [width-1:0] left,
        input signed [width-1:0] right,
        output signed            out);
      assign out = left != right;
    endmodule
  }
}

primitive std_sge<"share"=1>[width](left: width, right: width) -> (out: 1) {
  verilog {
    module std_sge
      #(parameter width = 32)
      (input signed [width-1:0] left,
        input signed [width-1:0] right,
        output signed            out);
      assign out = left >= right;
    endmodule
  }
}

primitive std_sle<"share"=1>[width](left: width, right: width) -> (out: 1) {
  verilog {
    module std_sle
      #(parameter width = 32)
      (input signed [width-1:0] left,
       input signed [width-1:0] right,
       output signed            out);
      assign out = left <= right;
    endmodule
  }
}

primitive std_ssqrt(in: 32, go: 1, clk: 1) -> (out: 32, done: 1) {
  verilog {
    module std_ssqrt
      (input signed [31:0]  in,
       input logic         go,
       input logic         clk,
       output signed [31:0] out,
       output logic        done);
      // declare the variables
      reg [31:0] a;
      reg [15:0] q;
      reg [17:0] left,right,r;
      integer i;
      always_ff @(posedge clk) begin
        if (go && i == 0) begin
          // initialize all the variables.
          a = in;
          q = 0;
          i = 1;
          left = 0;   // input to adder/sub
          right = 0;  // input to adder/sub
          r = 0;      // remainder
        // run the calculations for 16 iterations.
        end else if (go && i <= 16) begin
          right = {q,r[17],1'b1};
          left = {r[15:0],a[31:30]};
          a = {a[29:0],2'b00};    //left shift by 2 bits.
          if (r[17] == 1) //add if r is negative
              r = left + right;
          else    //subtract if r is positive
              r = left - right;
          q = {q[14:0],!r[17]};
          if (i == 16) begin
            out = {16'd0,q};   //final assignment of output.
            i = 0;
            done = 1;
          end else
            i = i + 1;
        end else begin
          // initialize all the variables.
          a = in;
          q = 0;
          i = 0;
          left = 0;   // input to adder/sub
          right = 0;  // input to adder/sub
          r = 0;      // remainder
          done = 0;
        end
      end
    endmodule
  }
}

///signed fixedpoint

primitive fixed_p_std_sadd[width, int_width, fract_width] (left: width, right: width) ->(out: width){
    verilog {
      module fixed_p_std_sadd
        #(parameter width= 32,
        parameter int_width= 8,
        parameter fract_width= 24)

        (input signed [width-1:0] left,
        input signed [width-1:0] right,
        output signed [width-1:0] out);

        assign out = left + right;
      endmodule
    }
}

primitive fixed_p_std_ssub[width, int_width, fract_width] (left: width, right: width)->(out: width){
    verilog {
        module fixed_p_std_ssub
        #(parameter width= 32,
        parameter int_width= 8,
        parameter fract_width= 24)

        (input signed [width-1:0] left,
        input signed [width-1:0] right,
        output signed [width-1:0] out);


        out = left -right;
        endmodule
    }
}

primitive fixed_p_std_smult[width, int_width, fract_width](left: width, right: width)->(out: width){
    verilog {
      module fixed_p_std_smult
        #(parameter width= 32,
        parameter int_width= 8,
        parameter fract_width= 24)

        (input signed [width-1:0] left,
        input signed [width-1:0] right,
        output signed [width-1:0] out);

        logic [2*width-2:0] result;

        assign result = left * right;
        assign out = result[width+fract_width-1:fract_width];


        endmodule

    }
}

primitive fixed_p_std_sdiv[width, int_width, fract_width](left: width, right: width)->(out: width){
    verilog {
        module fixed_p_std_sdiv
          #(parameter width= 32,
            parameter int_width= 8,
            parameter fract_width= 24)
          (input signed [width-1:0] left,
           input signed [width-1:0] right,
           output signed [width-1:0] out);

          logic [2*width-2:0] result;

          assign result = left / right;
          assign out = result[width+fract_width-1:fract_width];
        endmodule

    }
}

primitive sfixed_p_std_add_dbit[width1, width2 , int_width1, fract_width1, int_width2, fract_width2, out_width] (left: width1, right: width2) 
->(out: out_width){
    verilog {
      module sfixed_p_std_add_dbit
        #(parameter width1= 32,
        parameter width2= 32,
        parameter int_width1 = 8, 
        parameter fract_width1 = 24,
        parameter int_width2 = 4,
        parameter fract_width2 =28,
        parameter out_width = 36)

        (input logic [width1-1:0] left, 
        input logic [width2-1:0] right, 
        output logic [out_width-1:0] out);

        logic [int_width1-1:0] left_int;
        logic [int_width2-1:0] right_int;
        logic [fract_width1-1:0] left_fract;
        logic [fract_width2-1:0] right_fract;

        localparam bigint = (int_width1 >= int_width2) ? int_width1 : int_width2;
        localparam bigfract = (fract_width1 >= fract_width2) ? fract_width1 : fract_width2;
        
        logic [bigint-1:0]  mod_right_int;
        logic [bigfract-1:0] mod_left_fract;

        logic [bigint-1:0]  whole_int;
        logic [ bigfract-1:0] whole_fract;

        assign {left_int, left_fract} = left;
        assign {right_int, right_fract} = right;

        assign mod_left_fract = left_fract * (2**(fract_width2-fract_width1));

        always_comb begin
          if ((mod_left_fract + right_fract) >= 2**fract_width2) begin
            whole_int = left_int + right_int+1;
            whole_fract =mod_left_fract + right_fract-2**fract_width2;
          end
          else begin
            whole_int = left_int + right_int;
            whole_fract =mod_left_fract + right_fract;
          end
        end

        assign out = {whole_int, whole_fract};
      endmodule
    }
}