
*** Running vivado
    with args -log DWT_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DWT_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DWT_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/Xilinx/HLS/DWT/Demo/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top DWT_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11460 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 467.965 ; gain = 94.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DWT_0' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/synth/DWT_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DWT' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT.v:12]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT.v:85]
INFO: [Synth 8-6157] synthesizing module 'DWT_data_in' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_in.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DWT_data_in_ram' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_in.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_in.v:22]
INFO: [Synth 8-3876] $readmem data file './DWT_data_in_ram.dat' is read successfully [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_in.v:25]
INFO: [Synth 8-6155] done synthesizing module 'DWT_data_in_ram' (1#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_in.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DWT_data_in' (2#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_in.v:46]
INFO: [Synth 8-6157] synthesizing module 'DWT_filter_g' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_filter_g.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DWT_filter_g_rom' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_filter_g.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DWT_filter_g_rom.dat' is read successfully [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_filter_g.v:24]
INFO: [Synth 8-6155] done synthesizing module 'DWT_filter_g_rom' (3#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_filter_g.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DWT_filter_g' (4#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_filter_g.v:42]
INFO: [Synth 8-6157] synthesizing module 'DWT_filter_h' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_filter_h.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DWT_filter_h_rom' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_filter_h.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-3876] $readmem data file './DWT_filter_h_rom.dat' is read successfully [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_filter_h.v:24]
INFO: [Synth 8-6155] done synthesizing module 'DWT_filter_h_rom' (5#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_filter_h.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DWT_filter_h' (6#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_filter_h.v:42]
INFO: [Synth 8-6157] synthesizing module 'DWT_data_input' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_input.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DWT_data_input_ram' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_input.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_input.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DWT_data_input_ram' (7#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_input.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DWT_data_input' (8#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_input.v:43]
INFO: [Synth 8-6157] synthesizing module 'DWT_data_output' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_output.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10240 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DWT_data_output_ram' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_output.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10240 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_output.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DWT_data_output_ram' (9#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_output.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DWT_data_output' (10#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_data_output.v:43]
INFO: [Synth 8-6157] synthesizing module 'DWT_fadd_32ns_32nbkb' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_fadd_32ns_32nbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DWT_ap_fadd_2_full_dsp_32' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/ip/DWT_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/ip/DWT_ap_fadd_2_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'DWT_ap_fadd_2_full_dsp_32' (28#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/ip/DWT_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'DWT_fadd_32ns_32nbkb' (29#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_fadd_32ns_32nbkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'DWT_fmul_32ns_32ncud' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_fmul_32ns_32ncud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DWT_ap_fmul_1_max_dsp_32' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/ip/DWT_ap_fmul_1_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/ip/DWT_ap_fmul_1_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'DWT_ap_fmul_1_max_dsp_32' (37#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/ip/DWT_ap_fmul_1_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'DWT_fmul_32ns_32ncud' (38#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT_fmul_32ns_32ncud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT.v:1216]
INFO: [Synth 8-6155] done synthesizing module 'DWT' (39#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT.v:12]
INFO: [Synth 8-6155] done synthesizing module 'DWT_0' (40#1) [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/synth/DWT_0.v:58]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 606.461 ; gain = 233.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 606.461 ; gain = 233.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 606.461 ; gain = 233.422
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/constraints/DWT_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/constraints/DWT_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.runs/DWT_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.runs/DWT_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 894.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  FDE => FDRE: 22 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 895.047 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 896.613 ; gain = 2.180
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 896.613 ; gain = 523.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 896.613 ; gain = 523.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.runs/DWT_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 896.613 ; gain = 523.574
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_42_reg_1287_reg[0:0]' into 'tmp_16_reg_1244_reg[0:0]' [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT.v:1284]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1244_reg' and it is trimmed from '6' to '5' bits. [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT.v:687]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_55_reg_1422_reg' and it is trimmed from '15' to '14' bits. [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT.v:714]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_load_1_reg_551_reg' and it is trimmed from '32' to '3' bits. [e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/hdl/verilog/DWT.v:507]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_3_i_fu_620_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_591_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_6_fu_653_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_s_fu_690_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_9_fu_684_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_11_fu_800_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond4_fu_730_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_1114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_13_fu_810_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_3_i_fu_620_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_591_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_6_fu_653_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_s_fu_690_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_9_fu_684_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_11_fu_800_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond4_fu_730_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_1114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_13_fu_810_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 896.613 ; gain = 523.574
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'DWT_fadd_32ns_32nbkb:/DWT_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'DWT_fadd_32ns_32nbkb:/DWT_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_fadd_32ns_32nbkb:/DWT_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'DWT_fadd_32ns_32nbkb:/DWT_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_fadd_32ns_32nbkb:/DWT_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'DWT_fadd_32ns_32nbkb:/DWT_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'DWT_fmul_32ns_32ncud:/DWT_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'DWT_fmul_32ns_32ncud:/DWT_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'DWT_fmul_32ns_32ncud:/DWT_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'DWT_fmul_32ns_32ncud:/DWT_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_s_fu_690_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_730_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_i_fu_591_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_3_i_fu_620_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_6_fu_653_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_684_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_13_fu_810_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_11_fu_800_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[31]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[29]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[30]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[28]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[27]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[26]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[25]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[24]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[23]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[5]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[0]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[1]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[2]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[3]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[4]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[11]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[6]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[7]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[8]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[9]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[10]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[17]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[12]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[13]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[14]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[15]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[16]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[18]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[19]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[20]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[21]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DWT_fmul_32ns_32ncud_U3/din0_buf1_reg[22]' (FDE) to 'inst/DWT_fmul_32ns_32ncud_U4/din0_buf1_reg[22]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\DWT_fmul_32ns_32ncud_U3/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\DWT_fadd_32ns_32nbkb_U1/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/data_store_addr_1_reg_1298_reg[0]' (FDE) to 'inst/tmp_42_reg_1287_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/data_store_addr_1_reg_1298_reg[1]' (FDE) to 'inst/tmp_42_reg_1287_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/data_store_addr_1_reg_1298_reg[2]' (FDE) to 'inst/tmp_42_reg_1287_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/data_store_addr_1_reg_1298_reg[3]' (FDE) to 'inst/tmp_42_reg_1287_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/data_store_addr_1_reg_1298_reg[4]' (FDE) to 'inst/tmp_42_reg_1287_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/data_store_addr_1_reg_1298_reg[5]' (FDE) to 'inst/tmp_42_reg_1287_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/data_store_addr_1_reg_1298_reg[6]' (FDE) to 'inst/tmp_42_reg_1287_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/data_store_addr_1_reg_1298_reg[7]' (FDE) to 'inst/tmp_42_reg_1287_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/data_store_addr_1_reg_1298_reg[8]' (FDE) to 'inst/tmp_42_reg_1287_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/data_store_addr_1_reg_1298_reg[9]' (FDE) to 'inst/tmp_42_reg_1287_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/data_store_addr_1_reg_1298_reg[10]' (FDE) to 'inst/tmp_42_reg_1287_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_16_reg_1244_reg[1]' (FDE) to 'inst/tmp_50_cast_reg_1249_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_16_reg_1244_reg[2]' (FDE) to 'inst/tmp_50_cast_reg_1249_reg[12]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\DWT_fmul_32ns_32ncud_U4/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_16_reg_1244_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\DWT_fadd_32ns_32nbkb_U2/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_cast_reg_1249_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_cast_reg_1249_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_cast_reg_1249_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_cast_reg_1249_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_cast_reg_1249_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_cast_reg_1249_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_cast_reg_1249_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_cast_reg_1249_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_cast_reg_1249_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_cast_reg_1249_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_50_cast_reg_1249_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1287_reg[2]' (FDE) to 'inst/data_output_addr_1_reg_1293_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1287_reg[3]' (FDE) to 'inst/data_output_addr_1_reg_1293_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1287_reg[4]' (FDE) to 'inst/data_output_addr_1_reg_1293_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1287_reg[5]' (FDE) to 'inst/data_output_addr_1_reg_1293_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1287_reg[6]' (FDE) to 'inst/data_output_addr_1_reg_1293_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1287_reg[7]' (FDE) to 'inst/data_output_addr_1_reg_1293_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1287_reg[8]' (FDE) to 'inst/data_output_addr_1_reg_1293_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1287_reg[9]' (FDE) to 'inst/data_output_addr_1_reg_1293_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1287_reg[10]' (FDE) to 'inst/data_output_addr_1_reg_1293_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1287_reg[11]' (FDE) to 'inst/data_output_addr_1_reg_1293_reg[10]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3886] merging instance 'inst/tmp_42_reg_1287_reg[1]' (FDE) to 'inst/data_output_addr_1_reg_1293_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 896.613 ; gain = 523.574
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_8_0/data_in_U/DWT_data_in_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_0/data_in_U/DWT_data_in_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_0/data_in_U/DWT_data_in_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_0/data_in_U/DWT_data_in_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_4/data_store_U/DWT_data_input_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_4/data_store_U/DWT_data_input_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/data_output_U/DWT_data_output_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_68/filter_h_U/DWT_filter_h_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_68/filter_h_U/DWT_filter_h_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_75/filter_g_U/DWT_filter_g_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_75/filter_g_U/DWT_filter_g_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 982.422 ; gain = 609.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1015.109 ; gain = 642.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/data_in_U/DWT_data_in_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_in_U/DWT_data_in_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_in_U/DWT_data_in_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_in_U/DWT_data_in_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_store_U/DWT_data_input_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_store_U/DWT_data_input_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/data_output_U/DWT_data_output_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 1020.453 ; gain = 647.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net data_output_we0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1020.453 ; gain = 647.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1020.453 ; gain = 647.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1020.453 ; gain = 647.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1020.453 ; gain = 647.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1020.453 ; gain = 647.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1020.453 ; gain = 647.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   139|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_2  |     2|
|5     |DSP48E1_3  |     2|
|6     |DSP48E1_4  |     2|
|7     |LUT1       |    42|
|8     |LUT2       |   192|
|9     |LUT3       |   240|
|10    |LUT4       |   434|
|11    |LUT5       |   197|
|12    |LUT6       |   287|
|13    |MUXCY      |   148|
|14    |RAMB18E1_2 |     1|
|15    |RAMB18E1_3 |     1|
|16    |RAMB36E1   |     4|
|17    |RAMB36E1_1 |     2|
|18    |RAMB36E1_2 |    16|
|19    |RAMB36E1_3 |     2|
|20    |XORCY      |    50|
|21    |FDE        |    22|
|22    |FDRE       |  1439|
|23    |FDSE       |     2|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1020.453 ; gain = 647.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 109 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1020.453 ; gain = 357.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 1020.453 ; gain = 647.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1020.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  FDE => FDRE: 22 instances

INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1020.453 ; gain = 658.918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1020.453 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.runs/DWT_0_synth_1/DWT_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP DWT_0, cache-ID = 229022a50f7cf0cf
INFO: [Coretcl 2-1174] Renamed 195 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1020.453 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.runs/DWT_0_synth_1/DWT_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DWT_0_utilization_synth.rpt -pb DWT_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 10:42:52 2024...
