\begin{table*}\centering
  \caption{\smmArch multisystolic array architectures integrated into a deep learning accelerator system compared with prior state-of-the-art deep learning accelerators.}
\label{smm:tab:8}
\label{smm:tab:second}
\scriptsize
\begin{threeparttable}
  \begin{tabular}{|>{\raggedleft}p{2.2cm}|AA|AA|AA||AAA|AAA|}\toprule
    \arrayrulecolor{black}
    &\multicolumn{2}{c|}{TNNLS '22 \cite{liu2022toward}} &\multicolumn{2}{c|}{TCAD '22 \cite{fan2022fpga}} &\multicolumn{2}{c||}{Entropy '22 \cite{an2022opencl}} &\multicolumn{3}{c|}{\alg.\SMM?1<{} 32\by32} &\multicolumn{3}{c|}{\alg.\SMM?2<{} 8\by8}                                                           \\
\toprule
DSPs                               &\multicolumn{2}{c|}{1473}                           &\multicolumn{2}{c|}{1473}                        &\multicolumn{2}{c||}{1503}                           &\multicolumn{3}{c|}{1518}               &\multicolumn{3}{c|}{1518}              \\
\arrayrulecolor{black!30}\midrule
\arrayrulecolor{black}
ALMs                               &\multicolumn{2}{c|}{304K}                           &\multicolumn{2}{c|}{304K}                        &\multicolumn{2}{c||}{303K}                           &\multicolumn{3}{c|}{306K}               &\multicolumn{3}{c|}{145K}              \\
\arrayrulecolor{black!30}\midrule
\arrayrulecolor{black}
Registers                          &\multicolumn{2}{c|}{889K}                           &\multicolumn{2}{c|}{890K}                        &\multicolumn{2}{c||}{-}                              &\multicolumn{3}{c|}{641K}               &\multicolumn{3}{c|}{386K}              \\
\arrayrulecolor{black!30}\midrule
\arrayrulecolor{black}
Memories                           &\multicolumn{2}{c|}{2334}                           &\multicolumn{2}{c|}{2334}                        &\multicolumn{2}{c||}{1953}                           &\multicolumn{3}{c|}{2713}               &\multicolumn{3}{c|}{2036}              \\
\arrayrulecolor{black!30}\midrule
\arrayrulecolor{black}
Frequency (MHz)                    &\multicolumn{2}{c|}{200}                            &\multicolumn{2}{c|}{220}                         &\multicolumn{2}{c||}{172}                            &\multicolumn{3}{c|}{293}                &\multicolumn{3}{c|}{295}               \\
\arrayrulecolor{black!30}\midrule
\arrayrulecolor{black}
Model                              &ResNet-50      &VGG 16                               &Bayes ResNet-18  &Bayes VGG 11                    &R-CNN (ResNet-50) &R-CNN (VGG 16)                     &ResNet-50 &ResNet-101 &ResNet-152       &ResNet-50 &ResNet-101 &ResNet-152                  \\
\arrayrulecolor{black}\midrule
\tabThpt                           &1519           &1295                                &1590             &534                            &719               &865                               &3750      &4116       &4276             &2024      &2115       &2158                       \\
\arrayrulecolor{black!30}\midrule
\arrayrulecolor{black}
\arrayrulecolor{black}
\smmMacUt                             &0.645          &0.550                               &0.639            &0.206                          &0.696             &0.837                             &0.877     &0.963      &1.002            &1.051     &1.098      &1.120         \\
\arrayrulecolor{black}
\bottomrule
\end{tabular}
\begin{tablenotes}
\item All designs are synthesized on Arria 10 GX 1150 FPGA for 8-bit fixed-point inputs.
\item[1] Throughput in giga operations per second, equal to the number of operations required to carry out an execution using conventional algebra divided by execution time.
\item[2] \smmMacUtExpl
\end{tablenotes}
\end{threeparttable}
\end{table*}
