// Generated by gen_regs.tcl
// DO NOT EDIT THIS FILE

#ifndef __IMAGE_SYS_REGS_H__
#define __IMAGE_SYS_REGS_H__

#include <stdio.h>
#include <stdint.h>
#include <string.h>
#include "systimer.h"

#define IMAGE_SYS_BASE                                  IMAGE_CFG_BASE
////////////////////////////////////////////////////////////////
// baisc reg info                                             //
////////////////////////////////////////////////////////////////

#define IMAGE_SYS_RX_PHY0_POWER_READY_ADDR              (IMAGE_SYS_BASE+0x000)
#define IMAGE_SYS_RX_PHY0_POWER_READY_LSB               0
#define IMAGE_SYS_RX_PHY0_POWER_READY_MASK              0x00000001

#define IMAGE_SYS_RX_PHY0_L012_SUBLVDS_EN_ADDR          (IMAGE_SYS_BASE+0x000)
#define IMAGE_SYS_RX_PHY0_L012_SUBLVDS_EN_LSB           1
#define IMAGE_SYS_RX_PHY0_L012_SUBLVDS_EN_MASK          0x00000002

#define IMAGE_SYS_RX_PHY0_L345_SUBLVDS_EN_ADDR          (IMAGE_SYS_BASE+0x000)
#define IMAGE_SYS_RX_PHY0_L345_SUBLVDS_EN_LSB           2
#define IMAGE_SYS_RX_PHY0_L345_SUBLVDS_EN_MASK          0x00000004

#define IMAGE_SYS_RX_PHY0_L012_HSRT_CTRL_ADDR           (IMAGE_SYS_BASE+0x000)
#define IMAGE_SYS_RX_PHY0_L012_HSRT_CTRL_LSB            3
#define IMAGE_SYS_RX_PHY0_L012_HSRT_CTRL_MASK           0x000001f8

#define IMAGE_SYS_RX_PHY0_L345_HRST_CTRL_ADDR           (IMAGE_SYS_BASE+0x000)
#define IMAGE_SYS_RX_PHY0_L345_HRST_CTRL_LSB            9
#define IMAGE_SYS_RX_PHY0_L345_HRST_CTRL_MASK           0x00007e00

#define IMAGE_SYS_RX_PHY0_1US_CNT_ADDR                  (IMAGE_SYS_BASE+0x000)
#define IMAGE_SYS_RX_PHY0_1US_CNT_LSB                   15
#define IMAGE_SYS_RX_PHY0_1US_CNT_MASK                  0x007f8000

#define IMAGE_SYS_RX_PHY0_VCONTROL_ADDR                 (IMAGE_SYS_BASE+0x000)
#define IMAGE_SYS_RX_PHY0_VCONTROL_LSB                  23
#define IMAGE_SYS_RX_PHY0_VCONTROL_MASK                 0x0f800000

#define IMAGE_SYS_RX_PHY0_2D1C_ENABLE_ADDR              (IMAGE_SYS_BASE+0x000)
#define IMAGE_SYS_RX_PHY0_2D1C_ENABLE_LSB               28
#define IMAGE_SYS_RX_PHY0_2D1C_ENABLE_MASK              0x10000000

#define IMAGE_SYS_RX_PHY0_CLK0_ENABLE_ADDR              (IMAGE_SYS_BASE+0x000)
#define IMAGE_SYS_RX_PHY0_CLK0_ENABLE_LSB               29
#define IMAGE_SYS_RX_PHY0_CLK0_ENABLE_MASK              0x20000000

#define IMAGE_SYS_RX_PHY0_CLK1_ENABLE_ADDR              (IMAGE_SYS_BASE+0x000)
#define IMAGE_SYS_RX_PHY0_CLK1_ENABLE_LSB               30
#define IMAGE_SYS_RX_PHY0_CLK1_ENABLE_MASK              0x40000000

#define IMAGE_SYS_RX_PHY0_CLK_PRE_TIME_GRP0_ADDR        (IMAGE_SYS_BASE+0x004)
#define IMAGE_SYS_RX_PHY0_CLK_PRE_TIME_GRP0_LSB         0
#define IMAGE_SYS_RX_PHY0_CLK_PRE_TIME_GRP0_MASK        0x000000ff

#define IMAGE_SYS_RX_PHY0_CLK_PRE_TIME_GRP1_ADDR        (IMAGE_SYS_BASE+0x004)
#define IMAGE_SYS_RX_PHY0_CLK_PRE_TIME_GRP1_LSB         8
#define IMAGE_SYS_RX_PHY0_CLK_PRE_TIME_GRP1_MASK        0x0000ff00

#define IMAGE_SYS_RX_PHY0_DATA_PRE_TIME_GRP0_ADDR       (IMAGE_SYS_BASE+0x004)
#define IMAGE_SYS_RX_PHY0_DATA_PRE_TIME_GRP0_LSB        16
#define IMAGE_SYS_RX_PHY0_DATA_PRE_TIME_GRP0_MASK       0x00ff0000

#define IMAGE_SYS_RX_PHY0_DATA_PRE_TIME_GRP1_ADDR       (IMAGE_SYS_BASE+0x004)
#define IMAGE_SYS_RX_PHY0_DATA_PRE_TIME_GRP1_LSB        24
#define IMAGE_SYS_RX_PHY0_DATA_PRE_TIME_GRP1_MASK       0xff000000

#define IMAGE_SYS_RX_PHY0_LANE_SWAP_CLK0_ADDR           (IMAGE_SYS_BASE+0x008)
#define IMAGE_SYS_RX_PHY0_LANE_SWAP_CLK0_LSB            0
#define IMAGE_SYS_RX_PHY0_LANE_SWAP_CLK0_MASK           0x00000007

#define IMAGE_SYS_RX_PHY0_LANE_SWAP_CLK1_ADDR           (IMAGE_SYS_BASE+0x008)
#define IMAGE_SYS_RX_PHY0_LANE_SWAP_CLK1_LSB            4
#define IMAGE_SYS_RX_PHY0_LANE_SWAP_CLK1_MASK           0x00000070

#define IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE0_ADDR          (IMAGE_SYS_BASE+0x008)
#define IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE0_LSB           8
#define IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE0_MASK          0x00000700

#define IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE1_ADDR          (IMAGE_SYS_BASE+0x008)
#define IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE1_LSB           12
#define IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE1_MASK          0x00007000

#define IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE2_ADDR          (IMAGE_SYS_BASE+0x008)
#define IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE2_LSB           16
#define IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE2_MASK          0x00070000

#define IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE3_ADDR          (IMAGE_SYS_BASE+0x008)
#define IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE3_LSB           20
#define IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE3_MASK          0x00700000

#define IMAGE_SYS_RX_PHY0_DPDN_SWAP_ADDR                (IMAGE_SYS_BASE+0x008)
#define IMAGE_SYS_RX_PHY0_DPDN_SWAP_LSB                 24
#define IMAGE_SYS_RX_PHY0_DPDN_SWAP_MASK                0x3f000000

#define IMAGE_SYS_RX_PHY0_BIST_PLL_FBK_INT_ADDR         (IMAGE_SYS_BASE+0x00c)
#define IMAGE_SYS_RX_PHY0_BIST_PLL_FBK_INT_LSB          0
#define IMAGE_SYS_RX_PHY0_BIST_PLL_FBK_INT_MASK         0x000001ff

#define IMAGE_SYS_RX_PHY0_BIST_PLL_PRE_DIV2_ADDR        (IMAGE_SYS_BASE+0x00c)
#define IMAGE_SYS_RX_PHY0_BIST_PLL_PRE_DIV2_LSB         9
#define IMAGE_SYS_RX_PHY0_BIST_PLL_PRE_DIV2_MASK        0x00000200

#define IMAGE_SYS_RX_PHY0_BIST_PLL_EN_ADDR              (IMAGE_SYS_BASE+0x00c)
#define IMAGE_SYS_RX_PHY0_BIST_PLL_EN_LSB               10
#define IMAGE_SYS_RX_PHY0_BIST_PLL_EN_MASK              0x00000400

#define IMAGE_SYS_RX_PHY0_RESET_DESKEW_ADDR             (IMAGE_SYS_BASE+0x00c)
#define IMAGE_SYS_RX_PHY0_RESET_DESKEW_LSB              11
#define IMAGE_SYS_RX_PHY0_RESET_DESKEW_MASK             0x00007800

#define IMAGE_SYS_RX_PHY0_DBG1_MUX_SEL_ADDR             (IMAGE_SYS_BASE+0x00c)
#define IMAGE_SYS_RX_PHY0_DBG1_MUX_SEL_LSB              16
#define IMAGE_SYS_RX_PHY0_DBG1_MUX_SEL_MASK             0x001f0000

#define IMAGE_SYS_RX_PHY0_DBG2_MUX_SEL_ADDR             (IMAGE_SYS_BASE+0x00c)
#define IMAGE_SYS_RX_PHY0_DBG2_MUX_SEL_LSB              24
#define IMAGE_SYS_RX_PHY0_DBG2_MUX_SEL_MASK             0x1f000000

#define IMAGE_SYS_RX_PHY0_XCFGI_DW00_ADDR               (IMAGE_SYS_BASE+0x010)

#define IMAGE_SYS_RX_PHY0_XCFGI_DW01_ADDR               (IMAGE_SYS_BASE+0x014)

#define IMAGE_SYS_RX_PHY0_XCFGI_DW02_ADDR               (IMAGE_SYS_BASE+0x018)

#define IMAGE_SYS_RX_PHY0_XCFGI_DW03_ADDR               (IMAGE_SYS_BASE+0x01c)

#define IMAGE_SYS_RX_PHY0_XCFGI_DW04_ADDR               (IMAGE_SYS_BASE+0x020)

#define IMAGE_SYS_RX_PHY0_XCFGI_DW05_ADDR               (IMAGE_SYS_BASE+0x024)

#define IMAGE_SYS_RX_PHY0_XCFGI_DW06_ADDR               (IMAGE_SYS_BASE+0x028)

#define IMAGE_SYS_RX_PHY0_XCFGI_DW07_ADDR               (IMAGE_SYS_BASE+0x02c)

#define IMAGE_SYS_RX_PHY0_XCFGI_DW08_ADDR               (IMAGE_SYS_BASE+0x030)

#define IMAGE_SYS_RX_PHY0_XCFGI_DW09_ADDR               (IMAGE_SYS_BASE+0x034)

#define IMAGE_SYS_RX_PHY0_XCFGI_DW0A_ADDR               (IMAGE_SYS_BASE+0x038)

#define IMAGE_SYS_RX_PHY0_XCFGI_DW0B_ADDR               (IMAGE_SYS_BASE+0x03c)

#define IMAGE_SYS_RX_PHY0_XCFGI_DW0C_ADDR               (IMAGE_SYS_BASE+0x040)

#define IMAGE_SYS_STA_RX_PHY0_DBG1_MUX_DOUT_ADDR        (IMAGE_SYS_BASE+0x044)
#define IMAGE_SYS_STA_RX_PHY0_DBG1_MUX_DOUT_LSB         0
#define IMAGE_SYS_STA_RX_PHY0_DBG1_MUX_DOUT_MASK        0x000000ff

#define IMAGE_SYS_STA_RX_PHY0_DBG2_MUX_DOUT_ADDR        (IMAGE_SYS_BASE+0x044)
#define IMAGE_SYS_STA_RX_PHY0_DBG2_MUX_DOUT_LSB         8
#define IMAGE_SYS_STA_RX_PHY0_DBG2_MUX_DOUT_MASK        0x0000ff00

#define IMAGE_SYS_STA_RX_PHY0_PMA_RDY_ADDR              (IMAGE_SYS_BASE+0x044)
#define IMAGE_SYS_STA_RX_PHY0_PMA_RDY_LSB               16
#define IMAGE_SYS_STA_RX_PHY0_PMA_RDY_MASK              0x00010000

#define IMAGE_SYS_STA_RX_PHY0_MPOSV_0_ADDR              (IMAGE_SYS_BASE+0x048)

#define IMAGE_SYS_STA_RX_PHY0_MPOSV_1_ADDR              (IMAGE_SYS_BASE+0x04c)

#define IMAGE_SYS_STA_RX_PHY0_MPOSV_2_ADDR              (IMAGE_SYS_BASE+0x050)

#define IMAGE_SYS_RX_PHY1_POWER_READY_ADDR              (IMAGE_SYS_BASE+0x100)
#define IMAGE_SYS_RX_PHY1_POWER_READY_LSB               0
#define IMAGE_SYS_RX_PHY1_POWER_READY_MASK              0x00000001

#define IMAGE_SYS_RX_PHY1_L012_SUBLVDS_EN_ADDR          (IMAGE_SYS_BASE+0x100)
#define IMAGE_SYS_RX_PHY1_L012_SUBLVDS_EN_LSB           1
#define IMAGE_SYS_RX_PHY1_L012_SUBLVDS_EN_MASK          0x00000002

#define IMAGE_SYS_RX_PHY1_L345_SUBLVDS_EN_ADDR          (IMAGE_SYS_BASE+0x100)
#define IMAGE_SYS_RX_PHY1_L345_SUBLVDS_EN_LSB           2
#define IMAGE_SYS_RX_PHY1_L345_SUBLVDS_EN_MASK          0x00000004

#define IMAGE_SYS_RX_PHY1_L012_HSRT_CTRL_ADDR           (IMAGE_SYS_BASE+0x100)
#define IMAGE_SYS_RX_PHY1_L012_HSRT_CTRL_LSB            3
#define IMAGE_SYS_RX_PHY1_L012_HSRT_CTRL_MASK           0x000001f8

#define IMAGE_SYS_RX_PHY1_L345_HRST_CTRL_ADDR           (IMAGE_SYS_BASE+0x100)
#define IMAGE_SYS_RX_PHY1_L345_HRST_CTRL_LSB            9
#define IMAGE_SYS_RX_PHY1_L345_HRST_CTRL_MASK           0x00007e00

#define IMAGE_SYS_RX_PHY1_1US_CNT_ADDR                  (IMAGE_SYS_BASE+0x100)
#define IMAGE_SYS_RX_PHY1_1US_CNT_LSB                   15
#define IMAGE_SYS_RX_PHY1_1US_CNT_MASK                  0x007f8000

#define IMAGE_SYS_RX_PHY1_VCONTROL_ADDR                 (IMAGE_SYS_BASE+0x100)
#define IMAGE_SYS_RX_PHY1_VCONTROL_LSB                  23
#define IMAGE_SYS_RX_PHY1_VCONTROL_MASK                 0x0f800000

#define IMAGE_SYS_RX_PHY1_2D1C_ENABLE_ADDR              (IMAGE_SYS_BASE+0x100)
#define IMAGE_SYS_RX_PHY1_2D1C_ENABLE_LSB               28
#define IMAGE_SYS_RX_PHY1_2D1C_ENABLE_MASK              0x10000000

#define IMAGE_SYS_RX_PHY1_CLK0_ENABLE_ADDR              (IMAGE_SYS_BASE+0x100)
#define IMAGE_SYS_RX_PHY1_CLK0_ENABLE_LSB               29
#define IMAGE_SYS_RX_PHY1_CLK0_ENABLE_MASK              0x20000000

#define IMAGE_SYS_RX_PHY1_CLK1_ENABLE_ADDR              (IMAGE_SYS_BASE+0x100)
#define IMAGE_SYS_RX_PHY1_CLK1_ENABLE_LSB               30
#define IMAGE_SYS_RX_PHY1_CLK1_ENABLE_MASK              0x40000000

#define IMAGE_SYS_RX_PHY1_CLK_PRE_TIME_GRP0_ADDR        (IMAGE_SYS_BASE+0x104)
#define IMAGE_SYS_RX_PHY1_CLK_PRE_TIME_GRP0_LSB         0
#define IMAGE_SYS_RX_PHY1_CLK_PRE_TIME_GRP0_MASK        0x000000ff

#define IMAGE_SYS_RX_PHY1_CLK_PRE_TIME_GRP1_ADDR        (IMAGE_SYS_BASE+0x104)
#define IMAGE_SYS_RX_PHY1_CLK_PRE_TIME_GRP1_LSB         8
#define IMAGE_SYS_RX_PHY1_CLK_PRE_TIME_GRP1_MASK        0x0000ff00

#define IMAGE_SYS_RX_PHY1_DATA_PRE_TIME_GRP0_ADDR       (IMAGE_SYS_BASE+0x104)
#define IMAGE_SYS_RX_PHY1_DATA_PRE_TIME_GRP0_LSB        16
#define IMAGE_SYS_RX_PHY1_DATA_PRE_TIME_GRP0_MASK       0x00ff0000

#define IMAGE_SYS_RX_PHY1_DATA_PRE_TIME_GRP1_ADDR       (IMAGE_SYS_BASE+0x104)
#define IMAGE_SYS_RX_PHY1_DATA_PRE_TIME_GRP1_LSB        24
#define IMAGE_SYS_RX_PHY1_DATA_PRE_TIME_GRP1_MASK       0xff000000

#define IMAGE_SYS_RX_PHY1_LANE_SWAP_CLK0_ADDR           (IMAGE_SYS_BASE+0x108)
#define IMAGE_SYS_RX_PHY1_LANE_SWAP_CLK0_LSB            0
#define IMAGE_SYS_RX_PHY1_LANE_SWAP_CLK0_MASK           0x00000007

#define IMAGE_SYS_RX_PHY1_LANE_SWAP_CLK1_ADDR           (IMAGE_SYS_BASE+0x108)
#define IMAGE_SYS_RX_PHY1_LANE_SWAP_CLK1_LSB            4
#define IMAGE_SYS_RX_PHY1_LANE_SWAP_CLK1_MASK           0x00000070

#define IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE0_ADDR          (IMAGE_SYS_BASE+0x108)
#define IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE0_LSB           8
#define IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE0_MASK          0x00000700

#define IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE1_ADDR          (IMAGE_SYS_BASE+0x108)
#define IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE1_LSB           12
#define IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE1_MASK          0x00007000

#define IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE2_ADDR          (IMAGE_SYS_BASE+0x108)
#define IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE2_LSB           16
#define IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE2_MASK          0x00070000

#define IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE3_ADDR          (IMAGE_SYS_BASE+0x108)
#define IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE3_LSB           20
#define IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE3_MASK          0x00700000

#define IMAGE_SYS_RX_PHY1_DPDN_SWAP_ADDR                (IMAGE_SYS_BASE+0x108)
#define IMAGE_SYS_RX_PHY1_DPDN_SWAP_LSB                 24
#define IMAGE_SYS_RX_PHY1_DPDN_SWAP_MASK                0x3f000000

#define IMAGE_SYS_RX_PHY1_BIST_PLL_FBK_INT_ADDR         (IMAGE_SYS_BASE+0x10c)
#define IMAGE_SYS_RX_PHY1_BIST_PLL_FBK_INT_LSB          0
#define IMAGE_SYS_RX_PHY1_BIST_PLL_FBK_INT_MASK         0x000001ff

#define IMAGE_SYS_RX_PHY1_BIST_PLL_PRE_DIV2_ADDR        (IMAGE_SYS_BASE+0x10c)
#define IMAGE_SYS_RX_PHY1_BIST_PLL_PRE_DIV2_LSB         9
#define IMAGE_SYS_RX_PHY1_BIST_PLL_PRE_DIV2_MASK        0x00000200

#define IMAGE_SYS_RX_PHY1_BIST_PLL_EN_ADDR              (IMAGE_SYS_BASE+0x10c)
#define IMAGE_SYS_RX_PHY1_BIST_PLL_EN_LSB               10
#define IMAGE_SYS_RX_PHY1_BIST_PLL_EN_MASK              0x00000400

#define IMAGE_SYS_RX_PHY1_RESET_DESKEW_ADDR             (IMAGE_SYS_BASE+0x10c)
#define IMAGE_SYS_RX_PHY1_RESET_DESKEW_LSB              11
#define IMAGE_SYS_RX_PHY1_RESET_DESKEW_MASK             0x00007800

#define IMAGE_SYS_RX_PHY1_DBG1_MUX_SEL_ADDR             (IMAGE_SYS_BASE+0x10c)
#define IMAGE_SYS_RX_PHY1_DBG1_MUX_SEL_LSB              16
#define IMAGE_SYS_RX_PHY1_DBG1_MUX_SEL_MASK             0x001f0000

#define IMAGE_SYS_RX_PHY1_DBG2_MUX_SEL_ADDR             (IMAGE_SYS_BASE+0x10c)
#define IMAGE_SYS_RX_PHY1_DBG2_MUX_SEL_LSB              24
#define IMAGE_SYS_RX_PHY1_DBG2_MUX_SEL_MASK             0x1f000000

#define IMAGE_SYS_RX_PHY1_XCFGI_DW00_ADDR               (IMAGE_SYS_BASE+0x110)

#define IMAGE_SYS_RX_PHY1_XCFGI_DW01_ADDR               (IMAGE_SYS_BASE+0x114)

#define IMAGE_SYS_RX_PHY1_XCFGI_DW02_ADDR               (IMAGE_SYS_BASE+0x118)

#define IMAGE_SYS_RX_PHY1_XCFGI_DW03_ADDR               (IMAGE_SYS_BASE+0x11c)

#define IMAGE_SYS_RX_PHY1_XCFGI_DW04_ADDR               (IMAGE_SYS_BASE+0x120)

#define IMAGE_SYS_RX_PHY1_XCFGI_DW05_ADDR               (IMAGE_SYS_BASE+0x124)

#define IMAGE_SYS_RX_PHY1_XCFGI_DW06_ADDR               (IMAGE_SYS_BASE+0x128)

#define IMAGE_SYS_RX_PHY1_XCFGI_DW07_ADDR               (IMAGE_SYS_BASE+0x12c)

#define IMAGE_SYS_RX_PHY1_XCFGI_DW08_ADDR               (IMAGE_SYS_BASE+0x130)

#define IMAGE_SYS_RX_PHY1_XCFGI_DW09_ADDR               (IMAGE_SYS_BASE+0x134)

#define IMAGE_SYS_RX_PHY1_XCFGI_DW0A_ADDR               (IMAGE_SYS_BASE+0x138)

#define IMAGE_SYS_RX_PHY1_XCFGI_DW0B_ADDR               (IMAGE_SYS_BASE+0x13c)

#define IMAGE_SYS_RX_PHY1_XCFGI_DW0C_ADDR               (IMAGE_SYS_BASE+0x140)

#define IMAGE_SYS_STA_RX_PHY1_DBG1_MUX_DOUT_ADDR        (IMAGE_SYS_BASE+0x144)
#define IMAGE_SYS_STA_RX_PHY1_DBG1_MUX_DOUT_LSB         0
#define IMAGE_SYS_STA_RX_PHY1_DBG1_MUX_DOUT_MASK        0x000000ff

#define IMAGE_SYS_STA_RX_PHY1_DBG2_MUX_DOUT_ADDR        (IMAGE_SYS_BASE+0x144)
#define IMAGE_SYS_STA_RX_PHY1_DBG2_MUX_DOUT_LSB         8
#define IMAGE_SYS_STA_RX_PHY1_DBG2_MUX_DOUT_MASK        0x0000ff00

#define IMAGE_SYS_STA_RX_PHY1_PMA_RDY_ADDR              (IMAGE_SYS_BASE+0x144)
#define IMAGE_SYS_STA_RX_PHY1_PMA_RDY_LSB               16
#define IMAGE_SYS_STA_RX_PHY1_PMA_RDY_MASK              0x00010000

#define IMAGE_SYS_STA_RX_PHY1_MPOSV_0_ADDR              (IMAGE_SYS_BASE+0x148)

#define IMAGE_SYS_STA_RX_PHY1_MPOSV_1_ADDR              (IMAGE_SYS_BASE+0x14c)

#define IMAGE_SYS_STA_RX_PHY1_MPOSV_2_ADDR              (IMAGE_SYS_BASE+0x150)

#define IMAGE_SYS_TX_PHY_REFCLK_SEL_ADDR                (IMAGE_SYS_BASE+0x200)
#define IMAGE_SYS_TX_PHY_REFCLK_SEL_LSB                 0
#define IMAGE_SYS_TX_PHY_REFCLK_SEL_MASK                0x00000007

#define IMAGE_SYS_TX_PHY_POWER_READY_ADDR               (IMAGE_SYS_BASE+0x200)
#define IMAGE_SYS_TX_PHY_POWER_READY_LSB                3
#define IMAGE_SYS_TX_PHY_POWER_READY_MASK               0x00000008

#define IMAGE_SYS_TX_PHY_VCONTROL_ADDR                  (IMAGE_SYS_BASE+0x200)
#define IMAGE_SYS_TX_PHY_VCONTROL_LSB                   4
#define IMAGE_SYS_TX_PHY_VCONTROL_MASK                  0x000001f0

#define IMAGE_SYS_TX_PHY_PLL_PRE_DIV_ADDR               (IMAGE_SYS_BASE+0x204)
#define IMAGE_SYS_TX_PHY_PLL_PRE_DIV_LSB                0
#define IMAGE_SYS_TX_PHY_PLL_PRE_DIV_MASK               0x00000003

#define IMAGE_SYS_TX_PHY_PLL_FBK_INT_ADDR               (IMAGE_SYS_BASE+0x204)
#define IMAGE_SYS_TX_PHY_PLL_FBK_INT_LSB                2
#define IMAGE_SYS_TX_PHY_PLL_FBK_INT_MASK               0x000007fc

#define IMAGE_SYS_TX_PHY_EXTD_CYCLE_SEL_ADDR            (IMAGE_SYS_BASE+0x204)
#define IMAGE_SYS_TX_PHY_EXTD_CYCLE_SEL_LSB             11
#define IMAGE_SYS_TX_PHY_EXTD_CYCLE_SEL_MASK            0x00003800

#define IMAGE_SYS_TX_PHY_PLL_FBK_FRA_ADDR               (IMAGE_SYS_BASE+0x208)

#define IMAGE_SYS_TX_PHY_DLANE_HS_PRE_TIME_ADDR         (IMAGE_SYS_BASE+0x20c)
#define IMAGE_SYS_TX_PHY_DLANE_HS_PRE_TIME_LSB          0
#define IMAGE_SYS_TX_PHY_DLANE_HS_PRE_TIME_MASK         0x000000ff

#define IMAGE_SYS_TX_PHY_DLANE_HS_ZERO_TIME_ADDR        (IMAGE_SYS_BASE+0x20c)
#define IMAGE_SYS_TX_PHY_DLANE_HS_ZERO_TIME_LSB         8
#define IMAGE_SYS_TX_PHY_DLANE_HS_ZERO_TIME_MASK        0x0000ff00

#define IMAGE_SYS_TX_PHY_DLANE_HS_TRAIL_TIME_ADDR       (IMAGE_SYS_BASE+0x20c)
#define IMAGE_SYS_TX_PHY_DLANE_HS_TRAIL_TIME_LSB        16
#define IMAGE_SYS_TX_PHY_DLANE_HS_TRAIL_TIME_MASK       0x00ff0000

#define IMAGE_SYS_TX_PHY_CLANE_HS_PRE_TIME_ADDR         (IMAGE_SYS_BASE+0x20c)
#define IMAGE_SYS_TX_PHY_CLANE_HS_PRE_TIME_LSB          24
#define IMAGE_SYS_TX_PHY_CLANE_HS_PRE_TIME_MASK         0xff000000

#define IMAGE_SYS_TX_PHY_CLANE_HS_ZERO_TIME_ADDR        (IMAGE_SYS_BASE+0x210)
#define IMAGE_SYS_TX_PHY_CLANE_HS_ZERO_TIME_LSB         0
#define IMAGE_SYS_TX_PHY_CLANE_HS_ZERO_TIME_MASK        0x000000ff

#define IMAGE_SYS_TX_PHY_CLANE_HS_TRAIL_TIME_ADDR       (IMAGE_SYS_BASE+0x210)
#define IMAGE_SYS_TX_PHY_CLANE_HS_TRAIL_TIME_LSB        8
#define IMAGE_SYS_TX_PHY_CLANE_HS_TRAIL_TIME_MASK       0x0000ff00

#define IMAGE_SYS_TX_PHY_CLANE_HS_CLK_PRE_TIME_ADDR     (IMAGE_SYS_BASE+0x210)
#define IMAGE_SYS_TX_PHY_CLANE_HS_CLK_PRE_TIME_LSB      16
#define IMAGE_SYS_TX_PHY_CLANE_HS_CLK_PRE_TIME_MASK     0x00ff0000

#define IMAGE_SYS_TX_PHY_CLANE_HS_CLK_POST_TIME_ADDR    (IMAGE_SYS_BASE+0x210)
#define IMAGE_SYS_TX_PHY_CLANE_HS_CLK_POST_TIME_LSB     24
#define IMAGE_SYS_TX_PHY_CLANE_HS_CLK_POST_TIME_MASK    0xff000000

#define IMAGE_SYS_TX_PHY_PLL_SSC_DELTA_ADDR             (IMAGE_SYS_BASE+0x214)
#define IMAGE_SYS_TX_PHY_PLL_SSC_DELTA_LSB              0
#define IMAGE_SYS_TX_PHY_PLL_SSC_DELTA_MASK             0x0003ffff

#define IMAGE_SYS_TX_PHY_PLL_SSC_PRD_ADDR               (IMAGE_SYS_BASE+0x214)
#define IMAGE_SYS_TX_PHY_PLL_SSC_PRD_LSB                18
#define IMAGE_SYS_TX_PHY_PLL_SSC_PRD_MASK               0x0ffc0000

#define IMAGE_SYS_TX_PHY_PLL_SSC_DELTA_INIT_ADDR        (IMAGE_SYS_BASE+0x218)
#define IMAGE_SYS_TX_PHY_PLL_SSC_DELTA_INIT_LSB         0
#define IMAGE_SYS_TX_PHY_PLL_SSC_DELTA_INIT_MASK        0x0003ffff

#define IMAGE_SYS_TX_PHY_PLL_SSC_EN_ADDR                (IMAGE_SYS_BASE+0x218)
#define IMAGE_SYS_TX_PHY_PLL_SSC_EN_LSB                 18
#define IMAGE_SYS_TX_PHY_PLL_SSC_EN_MASK                0x00040000

#define IMAGE_SYS_TX_PHY_PLL_FM_EN_ADDR                 (IMAGE_SYS_BASE+0x218)
#define IMAGE_SYS_TX_PHY_PLL_FM_EN_LSB                  19
#define IMAGE_SYS_TX_PHY_PLL_FM_EN_MASK                 0x00080000

#define IMAGE_SYS_TX_PHY_PLL_LDO_STB_X2_EN_ADDR         (IMAGE_SYS_BASE+0x218)
#define IMAGE_SYS_TX_PHY_PLL_LDO_STB_X2_EN_LSB          20
#define IMAGE_SYS_TX_PHY_PLL_LDO_STB_X2_EN_MASK         0x00100000

#define IMAGE_SYS_TX_PHY_L0P_HSTX_RES_ADDR              (IMAGE_SYS_BASE+0x21c)
#define IMAGE_SYS_TX_PHY_L0P_HSTX_RES_LSB               0
#define IMAGE_SYS_TX_PHY_L0P_HSTX_RES_MASK              0x0000001f

#define IMAGE_SYS_TX_PHY_L0N_HSTX_RES_ADDR              (IMAGE_SYS_BASE+0x21c)
#define IMAGE_SYS_TX_PHY_L0N_HSTX_RES_LSB               5
#define IMAGE_SYS_TX_PHY_L0N_HSTX_RES_MASK              0x000003e0

#define IMAGE_SYS_TX_PHY_L1P_HSTX_RES_ADDR              (IMAGE_SYS_BASE+0x21c)
#define IMAGE_SYS_TX_PHY_L1P_HSTX_RES_LSB               10
#define IMAGE_SYS_TX_PHY_L1P_HSTX_RES_MASK              0x00007c00

#define IMAGE_SYS_TX_PHY_L1N_HSTX_RES_ADDR              (IMAGE_SYS_BASE+0x21c)
#define IMAGE_SYS_TX_PHY_L1N_HSTX_RES_LSB               15
#define IMAGE_SYS_TX_PHY_L1N_HSTX_RES_MASK              0x000f8000

#define IMAGE_SYS_TX_PHY_L2P_HSTX_RES_ADDR              (IMAGE_SYS_BASE+0x21c)
#define IMAGE_SYS_TX_PHY_L2P_HSTX_RES_LSB               20
#define IMAGE_SYS_TX_PHY_L2P_HSTX_RES_MASK              0x01f00000

#define IMAGE_SYS_TX_PHY_L2N_HSTX_RES_ADDR              (IMAGE_SYS_BASE+0x21c)
#define IMAGE_SYS_TX_PHY_L2N_HSTX_RES_LSB               25
#define IMAGE_SYS_TX_PHY_L2N_HSTX_RES_MASK              0x3e000000

#define IMAGE_SYS_TX_PHY_L3P_HSTX_RES_ADDR              (IMAGE_SYS_BASE+0x220)
#define IMAGE_SYS_TX_PHY_L3P_HSTX_RES_LSB               0
#define IMAGE_SYS_TX_PHY_L3P_HSTX_RES_MASK              0x0000001f

#define IMAGE_SYS_TX_PHY_L3N_HSTX_RES_ADDR              (IMAGE_SYS_BASE+0x220)
#define IMAGE_SYS_TX_PHY_L3N_HSTX_RES_LSB               5
#define IMAGE_SYS_TX_PHY_L3N_HSTX_RES_MASK              0x000003e0

#define IMAGE_SYS_TX_PHY_L4P_HSTX_RES_ADDR              (IMAGE_SYS_BASE+0x220)
#define IMAGE_SYS_TX_PHY_L4P_HSTX_RES_LSB               10
#define IMAGE_SYS_TX_PHY_L4P_HSTX_RES_MASK              0x00007c00

#define IMAGE_SYS_TX_PHY_L4N_HSTX_RES_ADDR              (IMAGE_SYS_BASE+0x220)
#define IMAGE_SYS_TX_PHY_L4N_HSTX_RES_LSB               15
#define IMAGE_SYS_TX_PHY_L4N_HSTX_RES_MASK              0x000f8000

#define IMAGE_SYS_TX_PHY_XCFGI_DW00_ADDR                (IMAGE_SYS_BASE+0x224)

#define IMAGE_SYS_TX_PHY_XCFGI_DW01_ADDR                (IMAGE_SYS_BASE+0x228)

#define IMAGE_SYS_TX_PHY_XCFGI_DW02_ADDR                (IMAGE_SYS_BASE+0x22c)

#define IMAGE_SYS_TX_PHY_XCFGI_DW03_ADDR                (IMAGE_SYS_BASE+0x230)

#define IMAGE_SYS_TX_PHY_XCFGI_DW04_ADDR                (IMAGE_SYS_BASE+0x234)

#define IMAGE_SYS_TX_PHY_XCFGI_DW05_ADDR                (IMAGE_SYS_BASE+0x238)

#define IMAGE_SYS_TX_PHY_XCFGI_DW06_ADDR                (IMAGE_SYS_BASE+0x23c)

#define IMAGE_SYS_TX_PHY_XCFGI_DW07_ADDR                (IMAGE_SYS_BASE+0x240)

#define IMAGE_SYS_TX_PHY_XCFGI_DW08_ADDR                (IMAGE_SYS_BASE+0x244)

#define IMAGE_SYS_TX_PHY_XCFGI_DW09_ADDR                (IMAGE_SYS_BASE+0x248)

#define IMAGE_SYS_TX_PHY_XCFGI_DW0A_ADDR                (IMAGE_SYS_BASE+0x24c)

#define IMAGE_SYS_TX_PHY_XCFGI_DW0B_ADDR                (IMAGE_SYS_BASE+0x250)

#define IMAGE_SYS_TX_PHY_FORCERXMODE_L0_ADDR            (IMAGE_SYS_BASE+0x254)
#define IMAGE_SYS_TX_PHY_FORCERXMODE_L0_LSB             0
#define IMAGE_SYS_TX_PHY_FORCERXMODE_L0_MASK            0x00000001

#define IMAGE_SYS_TX_PHY_FORCESTOPMODE_ADDR             (IMAGE_SYS_BASE+0x254)
#define IMAGE_SYS_TX_PHY_FORCESTOPMODE_LSB              1
#define IMAGE_SYS_TX_PHY_FORCESTOPMODE_MASK             0x0000001e

#define IMAGE_SYS_TX_PHY_TURNDISABLE_L0_ADDR            (IMAGE_SYS_BASE+0x254)
#define IMAGE_SYS_TX_PHY_TURNDISABLE_L0_LSB             5
#define IMAGE_SYS_TX_PHY_TURNDISABLE_L0_MASK            0x00000020

#define IMAGE_SYS_TX_PHY_DBG1_MUX_SEL_ADDR              (IMAGE_SYS_BASE+0x254)
#define IMAGE_SYS_TX_PHY_DBG1_MUX_SEL_LSB               8
#define IMAGE_SYS_TX_PHY_DBG1_MUX_SEL_MASK              0x00001f00

#define IMAGE_SYS_TX_PHY_DBG2_MUX_SEL_ADDR              (IMAGE_SYS_BASE+0x254)
#define IMAGE_SYS_TX_PHY_DBG2_MUX_SEL_LSB               16
#define IMAGE_SYS_TX_PHY_DBG2_MUX_SEL_MASK              0x001f0000

#define IMAGE_SYS_STA_TX_PHY_DBG1_MUX_DOUT_ADDR         (IMAGE_SYS_BASE+0x258)
#define IMAGE_SYS_STA_TX_PHY_DBG1_MUX_DOUT_LSB          0
#define IMAGE_SYS_STA_TX_PHY_DBG1_MUX_DOUT_MASK         0x000000ff

#define IMAGE_SYS_STA_TX_PHY_DBG2_MUX_DOUT_ADDR         (IMAGE_SYS_BASE+0x258)
#define IMAGE_SYS_STA_TX_PHY_DBG2_MUX_DOUT_LSB          8
#define IMAGE_SYS_STA_TX_PHY_DBG2_MUX_DOUT_MASK         0x0000ff00

#define IMAGE_SYS_STA_TX_PHY_PLL_UNLOCK_ADDR            (IMAGE_SYS_BASE+0x258)
#define IMAGE_SYS_STA_TX_PHY_PLL_UNLOCK_LSB             16
#define IMAGE_SYS_STA_TX_PHY_PLL_UNLOCK_MASK            0x00010000

#define IMAGE_SYS_STA_TX_PHY_PLL_FM_UNDER_ADDR          (IMAGE_SYS_BASE+0x258)
#define IMAGE_SYS_STA_TX_PHY_PLL_FM_UNDER_LSB           17
#define IMAGE_SYS_STA_TX_PHY_PLL_FM_UNDER_MASK          0x00020000

#define IMAGE_SYS_STA_TX_PHY_PLL_FM_OVER_ADDR           (IMAGE_SYS_BASE+0x258)
#define IMAGE_SYS_STA_TX_PHY_PLL_FM_OVER_LSB            18
#define IMAGE_SYS_STA_TX_PHY_PLL_FM_OVER_MASK           0x00040000

#define IMAGE_SYS_STA_TX_PHY_PLL_FM_CPLT_ADDR           (IMAGE_SYS_BASE+0x258)
#define IMAGE_SYS_STA_TX_PHY_PLL_FM_CPLT_LSB            19
#define IMAGE_SYS_STA_TX_PHY_PLL_FM_CPLT_MASK           0x00080000

#define IMAGE_SYS_STA_TX_PHY_MPOSV0_ADDR                (IMAGE_SYS_BASE+0x25c)

#define IMAGE_SYS_STA_TX_PHY_MPOSV1_ADDR                (IMAGE_SYS_BASE+0x260)

#define IMAGE_SYS_TX_PHY_L0_SWAP_ADDR                   (IMAGE_SYS_BASE+0x264)
#define IMAGE_SYS_TX_PHY_L0_SWAP_LSB                    0
#define IMAGE_SYS_TX_PHY_L0_SWAP_MASK                   0x00000007

#define IMAGE_SYS_TX_PHY_L1_SWAP_ADDR                   (IMAGE_SYS_BASE+0x264)
#define IMAGE_SYS_TX_PHY_L1_SWAP_LSB                    4
#define IMAGE_SYS_TX_PHY_L1_SWAP_MASK                   0x00000070

#define IMAGE_SYS_TX_PHY_L2_SWAP_ADDR                   (IMAGE_SYS_BASE+0x264)
#define IMAGE_SYS_TX_PHY_L2_SWAP_LSB                    8
#define IMAGE_SYS_TX_PHY_L2_SWAP_MASK                   0x00000700

#define IMAGE_SYS_TX_PHY_L3_SWAP_ADDR                   (IMAGE_SYS_BASE+0x264)
#define IMAGE_SYS_TX_PHY_L3_SWAP_LSB                    12
#define IMAGE_SYS_TX_PHY_L3_SWAP_MASK                   0x00007000

#define IMAGE_SYS_TX_PHY_L4_SWAP_ADDR                   (IMAGE_SYS_BASE+0x264)
#define IMAGE_SYS_TX_PHY_L4_SWAP_LSB                    16
#define IMAGE_SYS_TX_PHY_L4_SWAP_MASK                   0x00070000

#define IMAGE_SYS_TX_PHY_DPDN_SWAP_ADDR                 (IMAGE_SYS_BASE+0x264)
#define IMAGE_SYS_TX_PHY_DPDN_SWAP_LSB                  20
#define IMAGE_SYS_TX_PHY_DPDN_SWAP_MASK                 0x01f00000

#define IMAGE_SYS_IMAGE_DPHY_DBG_SEL_ADDR               (IMAGE_SYS_BASE+0x300)

#define IMAGE_SYS_SF_TX_DPHY_SEL_ADDR                   (IMAGE_SYS_BASE+0x304)
#define IMAGE_SYS_SF_TX_DPHY_SEL_LSB                    0
#define IMAGE_SYS_SF_TX_DPHY_SEL_MASK                   0x00000001

#define IMAGE_SYS_ISP_DISABLE_ADDR                      (IMAGE_SYS_BASE+0x304)
#define IMAGE_SYS_ISP_DISABLE_LSB                       1
#define IMAGE_SYS_ISP_DISABLE_MASK                      0x00000002

#define IMAGE_SYS_SF_DSI_LCD_SEL_ADDR                   (IMAGE_SYS_BASE+0x304)
#define IMAGE_SYS_SF_DSI_LCD_SEL_LSB                    2
#define IMAGE_SYS_SF_DSI_LCD_SEL_MASK                   0x00000004

#define IMAGE_SYS_SF_ISP_GATE_EN_ADDR                   (IMAGE_SYS_BASE+0x308)
#define IMAGE_SYS_SF_ISP_GATE_EN_LSB                    0
#define IMAGE_SYS_SF_ISP_GATE_EN_MASK                   0x00000001

#define IMAGE_SYS_SF_DWP_GATE_EN_ADDR                   (IMAGE_SYS_BASE+0x308)
#define IMAGE_SYS_SF_DWP_GATE_EN_LSB                    1
#define IMAGE_SYS_SF_DWP_GATE_EN_MASK                   0x00000002

#define IMAGE_SYS_SF_LCDC_GATE_EN_ADDR                  (IMAGE_SYS_BASE+0x308)
#define IMAGE_SYS_SF_LCDC_GATE_EN_LSB                   2
#define IMAGE_SYS_SF_LCDC_GATE_EN_MASK                  0x00000004

#define IMAGE_SYS_SF_IDI_GATE_EN_ADDR                   (IMAGE_SYS_BASE+0x308)
#define IMAGE_SYS_SF_IDI_GATE_EN_LSB                    3
#define IMAGE_SYS_SF_IDI_GATE_EN_MASK                   0x00000008

#define IMAGE_SYS_SF_DSI_GATE_EN_ADDR                   (IMAGE_SYS_BASE+0x308)
#define IMAGE_SYS_SF_DSI_GATE_EN_LSB                    4
#define IMAGE_SYS_SF_DSI_GATE_EN_MASK                   0x00000010

#define IMAGE_SYS_SF_IDMA_GATE_EN_ADDR                  (IMAGE_SYS_BASE+0x308)
#define IMAGE_SYS_SF_IDMA_GATE_EN_LSB                   5
#define IMAGE_SYS_SF_IDMA_GATE_EN_MASK                  0x00000020

#define IMAGE_SYS_SF_CSI2_0_GATE_EN_ADDR                (IMAGE_SYS_BASE+0x308)
#define IMAGE_SYS_SF_CSI2_0_GATE_EN_LSB                 6
#define IMAGE_SYS_SF_CSI2_0_GATE_EN_MASK                0x00000040

#define IMAGE_SYS_SF_CSI2_1_GATE_EN_ADDR                (IMAGE_SYS_BASE+0x308)
#define IMAGE_SYS_SF_CSI2_1_GATE_EN_LSB                 7
#define IMAGE_SYS_SF_CSI2_1_GATE_EN_MASK                0x00000080

#define IMAGE_SYS_SF_CSI2_2_GATE_EN_ADDR                (IMAGE_SYS_BASE+0x308)
#define IMAGE_SYS_SF_CSI2_2_GATE_EN_LSB                 8
#define IMAGE_SYS_SF_CSI2_2_GATE_EN_MASK                0x00000100

#define IMAGE_SYS_SF_CSI2_3_GATE_EN_ADDR                (IMAGE_SYS_BASE+0x308)
#define IMAGE_SYS_SF_CSI2_3_GATE_EN_LSB                 9
#define IMAGE_SYS_SF_CSI2_3_GATE_EN_MASK                0x00000200

#define IMAGE_SYS_SF_CSI2_TX_GATE_EN_ADDR               (IMAGE_SYS_BASE+0x308)
#define IMAGE_SYS_SF_CSI2_TX_GATE_EN_LSB                10
#define IMAGE_SYS_SF_CSI2_TX_GATE_EN_MASK               0x00000400

#define IMAGE_SYS_SF_ROT_RAW_GATE_EN_ADDR               (IMAGE_SYS_BASE+0x308)
#define IMAGE_SYS_SF_ROT_RAW_GATE_EN_LSB                11
#define IMAGE_SYS_SF_ROT_RAW_GATE_EN_MASK               0x00000800

#define IMAGE_SYS_SF_ROT_YUV_GATE_EN_ADDR               (IMAGE_SYS_BASE+0x308)
#define IMAGE_SYS_SF_ROT_YUV_GATE_EN_LSB                12
#define IMAGE_SYS_SF_ROT_YUV_GATE_EN_MASK               0x00001000

#define IMAGE_SYS_SF_ISP_ADDR_HIGH_ADDR                 (IMAGE_SYS_BASE+0x310)
#define IMAGE_SYS_SF_ISP_ADDR_HIGH_LSB                  0
#define IMAGE_SYS_SF_ISP_ADDR_HIGH_MASK                 0x00000007

#define IMAGE_SYS_SF_DWP_ADDR_HIGH_ADDR                 (IMAGE_SYS_BASE+0x310)
#define IMAGE_SYS_SF_DWP_ADDR_HIGH_LSB                  4
#define IMAGE_SYS_SF_DWP_ADDR_HIGH_MASK                 0x00000070

#define IMAGE_SYS_SF_IDI0_ADDR_HIGH_ADDR                (IMAGE_SYS_BASE+0x310)
#define IMAGE_SYS_SF_IDI0_ADDR_HIGH_LSB                 8
#define IMAGE_SYS_SF_IDI0_ADDR_HIGH_MASK                0x00000700

#define IMAGE_SYS_SF_IDI1_ADDR_HIGH_ADDR                (IMAGE_SYS_BASE+0x310)
#define IMAGE_SYS_SF_IDI1_ADDR_HIGH_LSB                 12
#define IMAGE_SYS_SF_IDI1_ADDR_HIGH_MASK                0x00007000

#define IMAGE_SYS_SF_IDI2_ADDR_HIGH_ADDR                (IMAGE_SYS_BASE+0x310)
#define IMAGE_SYS_SF_IDI2_ADDR_HIGH_LSB                 16
#define IMAGE_SYS_SF_IDI2_ADDR_HIGH_MASK                0x00070000

#define IMAGE_SYS_SF_IDI3_ADDR_HIGH_ADDR                (IMAGE_SYS_BASE+0x310)
#define IMAGE_SYS_SF_IDI3_ADDR_HIGH_LSB                 20
#define IMAGE_SYS_SF_IDI3_ADDR_HIGH_MASK                0x00700000

#define IMAGE_SYS_SF_IDMA_ADDR_HIGH_ADDR                (IMAGE_SYS_BASE+0x310)
#define IMAGE_SYS_SF_IDMA_ADDR_HIGH_LSB                 24
#define IMAGE_SYS_SF_IDMA_ADDR_HIGH_MASK                0x07000000

#define IMAGE_SYS_SF_ROT_RAW_ADDR_HIGH_ADDR             (IMAGE_SYS_BASE+0x310)
#define IMAGE_SYS_SF_ROT_RAW_ADDR_HIGH_LSB              28
#define IMAGE_SYS_SF_ROT_RAW_ADDR_HIGH_MASK             0x70000000

#define IMAGE_SYS_SF_ROT_YUV_ADDR_HIGH_ADDR             (IMAGE_SYS_BASE+0x314)

////////////////////////////////////////////////////////////////
// reg access                                                 //
////////////////////////////////////////////////////////////////
#define readl(a) (*(volatile unsigned int *)(a))
#define writel(d, a) *(volatile unsigned int *)(a) = (d)

#define IMAGE_SYS_REG32(name)                       (readl((void*)name##_ADDR))
#define IMAGE_SYS_WEG32(name,x)                       (writel(x,(void*)name##_ADDR))

#define IMAGE_SYS_GET_RX_PHY0_XCFGI_DW00                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY0_XCFGI_DW00)
#define IMAGE_SYS_SET_RX_PHY0_XCFGI_DW00(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY0_XCFGI_DW00, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY0_XCFGI_DW01                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY0_XCFGI_DW01)
#define IMAGE_SYS_SET_RX_PHY0_XCFGI_DW01(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY0_XCFGI_DW01, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY0_XCFGI_DW02                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY0_XCFGI_DW02)
#define IMAGE_SYS_SET_RX_PHY0_XCFGI_DW02(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY0_XCFGI_DW02, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY0_XCFGI_DW03                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY0_XCFGI_DW03)
#define IMAGE_SYS_SET_RX_PHY0_XCFGI_DW03(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY0_XCFGI_DW03, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY0_XCFGI_DW04                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY0_XCFGI_DW04)
#define IMAGE_SYS_SET_RX_PHY0_XCFGI_DW04(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY0_XCFGI_DW04, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY0_XCFGI_DW05                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY0_XCFGI_DW05)
#define IMAGE_SYS_SET_RX_PHY0_XCFGI_DW05(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY0_XCFGI_DW05, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY0_XCFGI_DW06                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY0_XCFGI_DW06)
#define IMAGE_SYS_SET_RX_PHY0_XCFGI_DW06(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY0_XCFGI_DW06, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY0_XCFGI_DW07                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY0_XCFGI_DW07)
#define IMAGE_SYS_SET_RX_PHY0_XCFGI_DW07(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY0_XCFGI_DW07, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY0_XCFGI_DW08                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY0_XCFGI_DW08)
#define IMAGE_SYS_SET_RX_PHY0_XCFGI_DW08(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY0_XCFGI_DW08, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY0_XCFGI_DW09                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY0_XCFGI_DW09)
#define IMAGE_SYS_SET_RX_PHY0_XCFGI_DW09(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY0_XCFGI_DW09, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY0_XCFGI_DW0A                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY0_XCFGI_DW0A)
#define IMAGE_SYS_SET_RX_PHY0_XCFGI_DW0A(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY0_XCFGI_DW0A, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY0_XCFGI_DW0B                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY0_XCFGI_DW0B)
#define IMAGE_SYS_SET_RX_PHY0_XCFGI_DW0B(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY0_XCFGI_DW0B, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY0_XCFGI_DW0C                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY0_XCFGI_DW0C)
#define IMAGE_SYS_SET_RX_PHY0_XCFGI_DW0C(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY0_XCFGI_DW0C, (uint64_t)(x))
#define IMAGE_SYS_GET_STA_RX_PHY0_MPOSV_0               IMAGE_SYS_REG32(IMAGE_SYS_STA_RX_PHY0_MPOSV_0)
#define IMAGE_SYS_GET_STA_RX_PHY0_MPOSV_1               IMAGE_SYS_REG32(IMAGE_SYS_STA_RX_PHY0_MPOSV_1)
#define IMAGE_SYS_GET_STA_RX_PHY0_MPOSV_2               IMAGE_SYS_REG32(IMAGE_SYS_STA_RX_PHY0_MPOSV_2)
#define IMAGE_SYS_GET_RX_PHY1_XCFGI_DW00                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY1_XCFGI_DW00)
#define IMAGE_SYS_SET_RX_PHY1_XCFGI_DW00(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY1_XCFGI_DW00, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY1_XCFGI_DW01                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY1_XCFGI_DW01)
#define IMAGE_SYS_SET_RX_PHY1_XCFGI_DW01(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY1_XCFGI_DW01, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY1_XCFGI_DW02                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY1_XCFGI_DW02)
#define IMAGE_SYS_SET_RX_PHY1_XCFGI_DW02(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY1_XCFGI_DW02, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY1_XCFGI_DW03                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY1_XCFGI_DW03)
#define IMAGE_SYS_SET_RX_PHY1_XCFGI_DW03(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY1_XCFGI_DW03, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY1_XCFGI_DW04                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY1_XCFGI_DW04)
#define IMAGE_SYS_SET_RX_PHY1_XCFGI_DW04(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY1_XCFGI_DW04, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY1_XCFGI_DW05                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY1_XCFGI_DW05)
#define IMAGE_SYS_SET_RX_PHY1_XCFGI_DW05(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY1_XCFGI_DW05, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY1_XCFGI_DW06                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY1_XCFGI_DW06)
#define IMAGE_SYS_SET_RX_PHY1_XCFGI_DW06(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY1_XCFGI_DW06, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY1_XCFGI_DW07                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY1_XCFGI_DW07)
#define IMAGE_SYS_SET_RX_PHY1_XCFGI_DW07(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY1_XCFGI_DW07, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY1_XCFGI_DW08                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY1_XCFGI_DW08)
#define IMAGE_SYS_SET_RX_PHY1_XCFGI_DW08(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY1_XCFGI_DW08, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY1_XCFGI_DW09                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY1_XCFGI_DW09)
#define IMAGE_SYS_SET_RX_PHY1_XCFGI_DW09(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY1_XCFGI_DW09, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY1_XCFGI_DW0A                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY1_XCFGI_DW0A)
#define IMAGE_SYS_SET_RX_PHY1_XCFGI_DW0A(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY1_XCFGI_DW0A, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY1_XCFGI_DW0B                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY1_XCFGI_DW0B)
#define IMAGE_SYS_SET_RX_PHY1_XCFGI_DW0B(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY1_XCFGI_DW0B, (uint64_t)(x))
#define IMAGE_SYS_GET_RX_PHY1_XCFGI_DW0C                IMAGE_SYS_REG32(IMAGE_SYS_RX_PHY1_XCFGI_DW0C)
#define IMAGE_SYS_SET_RX_PHY1_XCFGI_DW0C(x)             IMAGE_SYS_WEG32(IMAGE_SYS_RX_PHY1_XCFGI_DW0C, (uint64_t)(x))
#define IMAGE_SYS_GET_STA_RX_PHY1_MPOSV_0               IMAGE_SYS_REG32(IMAGE_SYS_STA_RX_PHY1_MPOSV_0)
#define IMAGE_SYS_GET_STA_RX_PHY1_MPOSV_1               IMAGE_SYS_REG32(IMAGE_SYS_STA_RX_PHY1_MPOSV_1)
#define IMAGE_SYS_GET_STA_RX_PHY1_MPOSV_2               IMAGE_SYS_REG32(IMAGE_SYS_STA_RX_PHY1_MPOSV_2)
#define IMAGE_SYS_GET_TX_PHY_PLL_FBK_FRA                IMAGE_SYS_REG32(IMAGE_SYS_TX_PHY_PLL_FBK_FRA)
#define IMAGE_SYS_SET_TX_PHY_PLL_FBK_FRA(x)             IMAGE_SYS_WEG32(IMAGE_SYS_TX_PHY_PLL_FBK_FRA, (uint64_t)(x))
#define IMAGE_SYS_GET_TX_PHY_XCFGI_DW00                 IMAGE_SYS_REG32(IMAGE_SYS_TX_PHY_XCFGI_DW00)
#define IMAGE_SYS_SET_TX_PHY_XCFGI_DW00(x)              IMAGE_SYS_WEG32(IMAGE_SYS_TX_PHY_XCFGI_DW00, (uint64_t)(x))
#define IMAGE_SYS_GET_TX_PHY_XCFGI_DW01                 IMAGE_SYS_REG32(IMAGE_SYS_TX_PHY_XCFGI_DW01)
#define IMAGE_SYS_SET_TX_PHY_XCFGI_DW01(x)              IMAGE_SYS_WEG32(IMAGE_SYS_TX_PHY_XCFGI_DW01, (uint64_t)(x))
#define IMAGE_SYS_GET_TX_PHY_XCFGI_DW02                 IMAGE_SYS_REG32(IMAGE_SYS_TX_PHY_XCFGI_DW02)
#define IMAGE_SYS_SET_TX_PHY_XCFGI_DW02(x)              IMAGE_SYS_WEG32(IMAGE_SYS_TX_PHY_XCFGI_DW02, (uint64_t)(x))
#define IMAGE_SYS_GET_TX_PHY_XCFGI_DW03                 IMAGE_SYS_REG32(IMAGE_SYS_TX_PHY_XCFGI_DW03)
#define IMAGE_SYS_SET_TX_PHY_XCFGI_DW03(x)              IMAGE_SYS_WEG32(IMAGE_SYS_TX_PHY_XCFGI_DW03, (uint64_t)(x))
#define IMAGE_SYS_GET_TX_PHY_XCFGI_DW04                 IMAGE_SYS_REG32(IMAGE_SYS_TX_PHY_XCFGI_DW04)
#define IMAGE_SYS_SET_TX_PHY_XCFGI_DW04(x)              IMAGE_SYS_WEG32(IMAGE_SYS_TX_PHY_XCFGI_DW04, (uint64_t)(x))
#define IMAGE_SYS_GET_TX_PHY_XCFGI_DW05                 IMAGE_SYS_REG32(IMAGE_SYS_TX_PHY_XCFGI_DW05)
#define IMAGE_SYS_SET_TX_PHY_XCFGI_DW05(x)              IMAGE_SYS_WEG32(IMAGE_SYS_TX_PHY_XCFGI_DW05, (uint64_t)(x))
#define IMAGE_SYS_GET_TX_PHY_XCFGI_DW06                 IMAGE_SYS_REG32(IMAGE_SYS_TX_PHY_XCFGI_DW06)
#define IMAGE_SYS_SET_TX_PHY_XCFGI_DW06(x)              IMAGE_SYS_WEG32(IMAGE_SYS_TX_PHY_XCFGI_DW06, (uint64_t)(x))
#define IMAGE_SYS_GET_TX_PHY_XCFGI_DW07                 IMAGE_SYS_REG32(IMAGE_SYS_TX_PHY_XCFGI_DW07)
#define IMAGE_SYS_SET_TX_PHY_XCFGI_DW07(x)              IMAGE_SYS_WEG32(IMAGE_SYS_TX_PHY_XCFGI_DW07, (uint64_t)(x))
#define IMAGE_SYS_GET_TX_PHY_XCFGI_DW08                 IMAGE_SYS_REG32(IMAGE_SYS_TX_PHY_XCFGI_DW08)
#define IMAGE_SYS_SET_TX_PHY_XCFGI_DW08(x)              IMAGE_SYS_WEG32(IMAGE_SYS_TX_PHY_XCFGI_DW08, (uint64_t)(x))
#define IMAGE_SYS_GET_TX_PHY_XCFGI_DW09                 IMAGE_SYS_REG32(IMAGE_SYS_TX_PHY_XCFGI_DW09)
#define IMAGE_SYS_SET_TX_PHY_XCFGI_DW09(x)              IMAGE_SYS_WEG32(IMAGE_SYS_TX_PHY_XCFGI_DW09, (uint64_t)(x))
#define IMAGE_SYS_GET_TX_PHY_XCFGI_DW0A                 IMAGE_SYS_REG32(IMAGE_SYS_TX_PHY_XCFGI_DW0A)
#define IMAGE_SYS_SET_TX_PHY_XCFGI_DW0A(x)              IMAGE_SYS_WEG32(IMAGE_SYS_TX_PHY_XCFGI_DW0A, (uint64_t)(x))
#define IMAGE_SYS_GET_TX_PHY_XCFGI_DW0B                 IMAGE_SYS_REG32(IMAGE_SYS_TX_PHY_XCFGI_DW0B)
#define IMAGE_SYS_SET_TX_PHY_XCFGI_DW0B(x)              IMAGE_SYS_WEG32(IMAGE_SYS_TX_PHY_XCFGI_DW0B, (uint64_t)(x))
#define IMAGE_SYS_GET_STA_TX_PHY_MPOSV0                 IMAGE_SYS_REG32(IMAGE_SYS_STA_TX_PHY_MPOSV0)
#define IMAGE_SYS_GET_STA_TX_PHY_MPOSV1                 IMAGE_SYS_REG32(IMAGE_SYS_STA_TX_PHY_MPOSV1)
#define IMAGE_SYS_GET_IMAGE_DPHY_DBG_SEL                IMAGE_SYS_REG32(IMAGE_SYS_IMAGE_DPHY_DBG_SEL)
#define IMAGE_SYS_SET_IMAGE_DPHY_DBG_SEL(x)             IMAGE_SYS_WEG32(IMAGE_SYS_IMAGE_DPHY_DBG_SEL, (uint64_t)(x))
#define IMAGE_SYS_GET_SF_ROT_YUV_ADDR_HIGH              IMAGE_SYS_REG32(IMAGE_SYS_SF_ROT_YUV_ADDR_HIGH)
#define IMAGE_SYS_SET_SF_ROT_YUV_ADDR_HIGH(x)           IMAGE_SYS_WEG32(IMAGE_SYS_SF_ROT_YUV_ADDR_HIGH, (uint64_t)(x))

////////////////////////////////////////////////////////////////
// reg bits access                                            //
////////////////////////////////////////////////////////////////
#define IMAGE_SYS_GET_REG32_BITS(name)                  ((IMAGE_SYS_REG32(name) & name##_MASK) >> name##_LSB)
#define IMAGE_SYS_SET_REG32_BITS(name,x)                do { \
    uint64_t val = IMAGE_SYS_REG32(name); \
    val &= ~name##_MASK; \
    val |= ((x) << name##_LSB) & name##_MASK; \
    IMAGE_SYS_WEG32(name, val); \
} while(0)

#define IMAGE_SYS_GET_RX_PHY0_POWER_READY               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_POWER_READY)
#define IMAGE_SYS_SET_RX_PHY0_POWER_READY(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_POWER_READY,x)
#define IMAGE_SYS_GET_RX_PHY0_L012_SUBLVDS_EN           IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_L012_SUBLVDS_EN)
#define IMAGE_SYS_SET_RX_PHY0_L012_SUBLVDS_EN(x)        IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_L012_SUBLVDS_EN,x)
#define IMAGE_SYS_GET_RX_PHY0_L345_SUBLVDS_EN           IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_L345_SUBLVDS_EN)
#define IMAGE_SYS_SET_RX_PHY0_L345_SUBLVDS_EN(x)        IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_L345_SUBLVDS_EN,x)
#define IMAGE_SYS_GET_RX_PHY0_L012_HSRT_CTRL            IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_L012_HSRT_CTRL)
#define IMAGE_SYS_SET_RX_PHY0_L012_HSRT_CTRL(x)         IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_L012_HSRT_CTRL,x)
#define IMAGE_SYS_GET_RX_PHY0_L345_HRST_CTRL            IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_L345_HRST_CTRL)
#define IMAGE_SYS_SET_RX_PHY0_L345_HRST_CTRL(x)         IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_L345_HRST_CTRL,x)
#define IMAGE_SYS_GET_RX_PHY0_1US_CNT                   IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_1US_CNT)
#define IMAGE_SYS_SET_RX_PHY0_1US_CNT(x)                IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_1US_CNT,x)
#define IMAGE_SYS_GET_RX_PHY0_VCONTROL                  IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_VCONTROL)
#define IMAGE_SYS_SET_RX_PHY0_VCONTROL(x)               IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_VCONTROL,x)
#define IMAGE_SYS_GET_RX_PHY0_2D1C_ENABLE               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_2D1C_ENABLE)
#define IMAGE_SYS_SET_RX_PHY0_2D1C_ENABLE(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_2D1C_ENABLE,x)
#define IMAGE_SYS_GET_RX_PHY0_CLK0_ENABLE               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_CLK0_ENABLE)
#define IMAGE_SYS_SET_RX_PHY0_CLK0_ENABLE(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_CLK0_ENABLE,x)
#define IMAGE_SYS_GET_RX_PHY0_CLK1_ENABLE               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_CLK1_ENABLE)
#define IMAGE_SYS_SET_RX_PHY0_CLK1_ENABLE(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_CLK1_ENABLE,x)
#define IMAGE_SYS_GET_RX_PHY0_CLK_PRE_TIME_GRP0         IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_CLK_PRE_TIME_GRP0)
#define IMAGE_SYS_SET_RX_PHY0_CLK_PRE_TIME_GRP0(x)      IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_CLK_PRE_TIME_GRP0,x)
#define IMAGE_SYS_GET_RX_PHY0_CLK_PRE_TIME_GRP1         IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_CLK_PRE_TIME_GRP1)
#define IMAGE_SYS_SET_RX_PHY0_CLK_PRE_TIME_GRP1(x)      IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_CLK_PRE_TIME_GRP1,x)
#define IMAGE_SYS_GET_RX_PHY0_DATA_PRE_TIME_GRP0        IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_DATA_PRE_TIME_GRP0)
#define IMAGE_SYS_SET_RX_PHY0_DATA_PRE_TIME_GRP0(x)     IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_DATA_PRE_TIME_GRP0,x)
#define IMAGE_SYS_GET_RX_PHY0_DATA_PRE_TIME_GRP1        IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_DATA_PRE_TIME_GRP1)
#define IMAGE_SYS_SET_RX_PHY0_DATA_PRE_TIME_GRP1(x)     IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_DATA_PRE_TIME_GRP1,x)
#define IMAGE_SYS_GET_RX_PHY0_LANE_SWAP_CLK0            IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_LANE_SWAP_CLK0)
#define IMAGE_SYS_SET_RX_PHY0_LANE_SWAP_CLK0(x)         IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_LANE_SWAP_CLK0,x)
#define IMAGE_SYS_GET_RX_PHY0_LANE_SWAP_CLK1            IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_LANE_SWAP_CLK1)
#define IMAGE_SYS_SET_RX_PHY0_LANE_SWAP_CLK1(x)         IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_LANE_SWAP_CLK1,x)
#define IMAGE_SYS_GET_RX_PHY0_LANE_SWAP_LANE0           IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE0)
#define IMAGE_SYS_SET_RX_PHY0_LANE_SWAP_LANE0(x)        IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE0,x)
#define IMAGE_SYS_GET_RX_PHY0_LANE_SWAP_LANE1           IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE1)
#define IMAGE_SYS_SET_RX_PHY0_LANE_SWAP_LANE1(x)        IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE1,x)
#define IMAGE_SYS_GET_RX_PHY0_LANE_SWAP_LANE2           IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE2)
#define IMAGE_SYS_SET_RX_PHY0_LANE_SWAP_LANE2(x)        IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE2,x)
#define IMAGE_SYS_GET_RX_PHY0_LANE_SWAP_LANE3           IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE3)
#define IMAGE_SYS_SET_RX_PHY0_LANE_SWAP_LANE3(x)        IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_LANE_SWAP_LANE3,x)
#define IMAGE_SYS_GET_RX_PHY0_DPDN_SWAP                 IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_DPDN_SWAP)
#define IMAGE_SYS_SET_RX_PHY0_DPDN_SWAP(x)              IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_DPDN_SWAP,x)
#define IMAGE_SYS_GET_RX_PHY0_BIST_PLL_FBK_INT          IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_BIST_PLL_FBK_INT)
#define IMAGE_SYS_SET_RX_PHY0_BIST_PLL_FBK_INT(x)       IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_BIST_PLL_FBK_INT,x)
#define IMAGE_SYS_GET_RX_PHY0_BIST_PLL_PRE_DIV2         IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_BIST_PLL_PRE_DIV2)
#define IMAGE_SYS_SET_RX_PHY0_BIST_PLL_PRE_DIV2(x)      IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_BIST_PLL_PRE_DIV2,x)
#define IMAGE_SYS_GET_RX_PHY0_BIST_PLL_EN               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_BIST_PLL_EN)
#define IMAGE_SYS_SET_RX_PHY0_BIST_PLL_EN(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_BIST_PLL_EN,x)
#define IMAGE_SYS_GET_RX_PHY0_RESET_DESKEW              IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_RESET_DESKEW)
#define IMAGE_SYS_SET_RX_PHY0_RESET_DESKEW(x)           IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_RESET_DESKEW,x)
#define IMAGE_SYS_GET_RX_PHY0_DBG1_MUX_SEL              IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_DBG1_MUX_SEL)
#define IMAGE_SYS_SET_RX_PHY0_DBG1_MUX_SEL(x)           IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_DBG1_MUX_SEL,x)
#define IMAGE_SYS_GET_RX_PHY0_DBG2_MUX_SEL              IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY0_DBG2_MUX_SEL)
#define IMAGE_SYS_SET_RX_PHY0_DBG2_MUX_SEL(x)           IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY0_DBG2_MUX_SEL,x)
#define IMAGE_SYS_GET_STA_RX_PHY0_DBG1_MUX_DOUT         IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_STA_RX_PHY0_DBG1_MUX_DOUT)
#define IMAGE_SYS_GET_STA_RX_PHY0_DBG2_MUX_DOUT         IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_STA_RX_PHY0_DBG2_MUX_DOUT)
#define IMAGE_SYS_GET_STA_RX_PHY0_PMA_RDY               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_STA_RX_PHY0_PMA_RDY)
#define IMAGE_SYS_GET_RX_PHY1_POWER_READY               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_POWER_READY)
#define IMAGE_SYS_SET_RX_PHY1_POWER_READY(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_POWER_READY,x)
#define IMAGE_SYS_GET_RX_PHY1_L012_SUBLVDS_EN           IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_L012_SUBLVDS_EN)
#define IMAGE_SYS_SET_RX_PHY1_L012_SUBLVDS_EN(x)        IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_L012_SUBLVDS_EN,x)
#define IMAGE_SYS_GET_RX_PHY1_L345_SUBLVDS_EN           IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_L345_SUBLVDS_EN)
#define IMAGE_SYS_SET_RX_PHY1_L345_SUBLVDS_EN(x)        IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_L345_SUBLVDS_EN,x)
#define IMAGE_SYS_GET_RX_PHY1_L012_HSRT_CTRL            IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_L012_HSRT_CTRL)
#define IMAGE_SYS_SET_RX_PHY1_L012_HSRT_CTRL(x)         IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_L012_HSRT_CTRL,x)
#define IMAGE_SYS_GET_RX_PHY1_L345_HRST_CTRL            IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_L345_HRST_CTRL)
#define IMAGE_SYS_SET_RX_PHY1_L345_HRST_CTRL(x)         IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_L345_HRST_CTRL,x)
#define IMAGE_SYS_GET_RX_PHY1_1US_CNT                   IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_1US_CNT)
#define IMAGE_SYS_SET_RX_PHY1_1US_CNT(x)                IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_1US_CNT,x)
#define IMAGE_SYS_GET_RX_PHY1_VCONTROL                  IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_VCONTROL)
#define IMAGE_SYS_SET_RX_PHY1_VCONTROL(x)               IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_VCONTROL,x)
#define IMAGE_SYS_GET_RX_PHY1_2D1C_ENABLE               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_2D1C_ENABLE)
#define IMAGE_SYS_SET_RX_PHY1_2D1C_ENABLE(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_2D1C_ENABLE,x)
#define IMAGE_SYS_GET_RX_PHY1_CLK0_ENABLE               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_CLK0_ENABLE)
#define IMAGE_SYS_SET_RX_PHY1_CLK0_ENABLE(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_CLK0_ENABLE,x)
#define IMAGE_SYS_GET_RX_PHY1_CLK1_ENABLE               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_CLK1_ENABLE)
#define IMAGE_SYS_SET_RX_PHY1_CLK1_ENABLE(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_CLK1_ENABLE,x)
#define IMAGE_SYS_GET_RX_PHY1_CLK_PRE_TIME_GRP0         IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_CLK_PRE_TIME_GRP0)
#define IMAGE_SYS_SET_RX_PHY1_CLK_PRE_TIME_GRP0(x)      IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_CLK_PRE_TIME_GRP0,x)
#define IMAGE_SYS_GET_RX_PHY1_CLK_PRE_TIME_GRP1         IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_CLK_PRE_TIME_GRP1)
#define IMAGE_SYS_SET_RX_PHY1_CLK_PRE_TIME_GRP1(x)      IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_CLK_PRE_TIME_GRP1,x)
#define IMAGE_SYS_GET_RX_PHY1_DATA_PRE_TIME_GRP0        IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_DATA_PRE_TIME_GRP0)
#define IMAGE_SYS_SET_RX_PHY1_DATA_PRE_TIME_GRP0(x)     IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_DATA_PRE_TIME_GRP0,x)
#define IMAGE_SYS_GET_RX_PHY1_DATA_PRE_TIME_GRP1        IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_DATA_PRE_TIME_GRP1)
#define IMAGE_SYS_SET_RX_PHY1_DATA_PRE_TIME_GRP1(x)     IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_DATA_PRE_TIME_GRP1,x)
#define IMAGE_SYS_GET_RX_PHY1_LANE_SWAP_CLK0            IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_LANE_SWAP_CLK0)
#define IMAGE_SYS_SET_RX_PHY1_LANE_SWAP_CLK0(x)         IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_LANE_SWAP_CLK0,x)
#define IMAGE_SYS_GET_RX_PHY1_LANE_SWAP_CLK1            IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_LANE_SWAP_CLK1)
#define IMAGE_SYS_SET_RX_PHY1_LANE_SWAP_CLK1(x)         IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_LANE_SWAP_CLK1,x)
#define IMAGE_SYS_GET_RX_PHY1_LANE_SWAP_LANE0           IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE0)
#define IMAGE_SYS_SET_RX_PHY1_LANE_SWAP_LANE0(x)        IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE0,x)
#define IMAGE_SYS_GET_RX_PHY1_LANE_SWAP_LANE1           IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE1)
#define IMAGE_SYS_SET_RX_PHY1_LANE_SWAP_LANE1(x)        IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE1,x)
#define IMAGE_SYS_GET_RX_PHY1_LANE_SWAP_LANE2           IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE2)
#define IMAGE_SYS_SET_RX_PHY1_LANE_SWAP_LANE2(x)        IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE2,x)
#define IMAGE_SYS_GET_RX_PHY1_LANE_SWAP_LANE3           IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE3)
#define IMAGE_SYS_SET_RX_PHY1_LANE_SWAP_LANE3(x)        IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_LANE_SWAP_LANE3,x)
#define IMAGE_SYS_GET_RX_PHY1_DPDN_SWAP                 IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_DPDN_SWAP)
#define IMAGE_SYS_SET_RX_PHY1_DPDN_SWAP(x)              IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_DPDN_SWAP,x)
#define IMAGE_SYS_GET_RX_PHY1_BIST_PLL_FBK_INT          IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_BIST_PLL_FBK_INT)
#define IMAGE_SYS_SET_RX_PHY1_BIST_PLL_FBK_INT(x)       IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_BIST_PLL_FBK_INT,x)
#define IMAGE_SYS_GET_RX_PHY1_BIST_PLL_PRE_DIV2         IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_BIST_PLL_PRE_DIV2)
#define IMAGE_SYS_SET_RX_PHY1_BIST_PLL_PRE_DIV2(x)      IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_BIST_PLL_PRE_DIV2,x)
#define IMAGE_SYS_GET_RX_PHY1_BIST_PLL_EN               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_BIST_PLL_EN)
#define IMAGE_SYS_SET_RX_PHY1_BIST_PLL_EN(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_BIST_PLL_EN,x)
#define IMAGE_SYS_GET_RX_PHY1_RESET_DESKEW              IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_RESET_DESKEW)
#define IMAGE_SYS_SET_RX_PHY1_RESET_DESKEW(x)           IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_RESET_DESKEW,x)
#define IMAGE_SYS_GET_RX_PHY1_DBG1_MUX_SEL              IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_DBG1_MUX_SEL)
#define IMAGE_SYS_SET_RX_PHY1_DBG1_MUX_SEL(x)           IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_DBG1_MUX_SEL,x)
#define IMAGE_SYS_GET_RX_PHY1_DBG2_MUX_SEL              IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_RX_PHY1_DBG2_MUX_SEL)
#define IMAGE_SYS_SET_RX_PHY1_DBG2_MUX_SEL(x)           IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_RX_PHY1_DBG2_MUX_SEL,x)
#define IMAGE_SYS_GET_STA_RX_PHY1_DBG1_MUX_DOUT         IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_STA_RX_PHY1_DBG1_MUX_DOUT)
#define IMAGE_SYS_GET_STA_RX_PHY1_DBG2_MUX_DOUT         IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_STA_RX_PHY1_DBG2_MUX_DOUT)
#define IMAGE_SYS_GET_STA_RX_PHY1_PMA_RDY               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_STA_RX_PHY1_PMA_RDY)
#define IMAGE_SYS_GET_TX_PHY_REFCLK_SEL                 IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_REFCLK_SEL)
#define IMAGE_SYS_SET_TX_PHY_REFCLK_SEL(x)              IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_REFCLK_SEL,x)
#define IMAGE_SYS_GET_TX_PHY_POWER_READY                IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_POWER_READY)
#define IMAGE_SYS_SET_TX_PHY_POWER_READY(x)             IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_POWER_READY,x)
#define IMAGE_SYS_GET_TX_PHY_VCONTROL                   IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_VCONTROL)
#define IMAGE_SYS_SET_TX_PHY_VCONTROL(x)                IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_VCONTROL,x)
#define IMAGE_SYS_GET_TX_PHY_PLL_PRE_DIV                IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_PRE_DIV)
#define IMAGE_SYS_SET_TX_PHY_PLL_PRE_DIV(x)             IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_PRE_DIV,x)
#define IMAGE_SYS_GET_TX_PHY_PLL_FBK_INT                IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_FBK_INT)
#define IMAGE_SYS_SET_TX_PHY_PLL_FBK_INT(x)             IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_FBK_INT,x)
#define IMAGE_SYS_GET_TX_PHY_EXTD_CYCLE_SEL             IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_EXTD_CYCLE_SEL)
#define IMAGE_SYS_SET_TX_PHY_EXTD_CYCLE_SEL(x)          IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_EXTD_CYCLE_SEL,x)
#define IMAGE_SYS_GET_TX_PHY_DLANE_HS_PRE_TIME          IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_DLANE_HS_PRE_TIME)
#define IMAGE_SYS_SET_TX_PHY_DLANE_HS_PRE_TIME(x)       IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_DLANE_HS_PRE_TIME,x)
#define IMAGE_SYS_GET_TX_PHY_DLANE_HS_ZERO_TIME         IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_DLANE_HS_ZERO_TIME)
#define IMAGE_SYS_SET_TX_PHY_DLANE_HS_ZERO_TIME(x)      IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_DLANE_HS_ZERO_TIME,x)
#define IMAGE_SYS_GET_TX_PHY_DLANE_HS_TRAIL_TIME        IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_DLANE_HS_TRAIL_TIME)
#define IMAGE_SYS_SET_TX_PHY_DLANE_HS_TRAIL_TIME(x)     IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_DLANE_HS_TRAIL_TIME,x)
#define IMAGE_SYS_GET_TX_PHY_CLANE_HS_PRE_TIME          IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_CLANE_HS_PRE_TIME)
#define IMAGE_SYS_SET_TX_PHY_CLANE_HS_PRE_TIME(x)       IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_CLANE_HS_PRE_TIME,x)
#define IMAGE_SYS_GET_TX_PHY_CLANE_HS_ZERO_TIME         IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_CLANE_HS_ZERO_TIME)
#define IMAGE_SYS_SET_TX_PHY_CLANE_HS_ZERO_TIME(x)      IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_CLANE_HS_ZERO_TIME,x)
#define IMAGE_SYS_GET_TX_PHY_CLANE_HS_TRAIL_TIME        IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_CLANE_HS_TRAIL_TIME)
#define IMAGE_SYS_SET_TX_PHY_CLANE_HS_TRAIL_TIME(x)     IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_CLANE_HS_TRAIL_TIME,x)
#define IMAGE_SYS_GET_TX_PHY_CLANE_HS_CLK_PRE_TIME      IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_CLANE_HS_CLK_PRE_TIME)
#define IMAGE_SYS_SET_TX_PHY_CLANE_HS_CLK_PRE_TIME(x)   IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_CLANE_HS_CLK_PRE_TIME,x)
#define IMAGE_SYS_GET_TX_PHY_CLANE_HS_CLK_POST_TIME     IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_CLANE_HS_CLK_POST_TIME)
#define IMAGE_SYS_SET_TX_PHY_CLANE_HS_CLK_POST_TIME(x)  IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_CLANE_HS_CLK_POST_TIME,x)
#define IMAGE_SYS_GET_TX_PHY_PLL_SSC_DELTA              IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_SSC_DELTA)
#define IMAGE_SYS_SET_TX_PHY_PLL_SSC_DELTA(x)           IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_SSC_DELTA,x)
#define IMAGE_SYS_GET_TX_PHY_PLL_SSC_PRD                IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_SSC_PRD)
#define IMAGE_SYS_SET_TX_PHY_PLL_SSC_PRD(x)             IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_SSC_PRD,x)
#define IMAGE_SYS_GET_TX_PHY_PLL_SSC_DELTA_INIT         IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_SSC_DELTA_INIT)
#define IMAGE_SYS_SET_TX_PHY_PLL_SSC_DELTA_INIT(x)      IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_SSC_DELTA_INIT,x)
#define IMAGE_SYS_GET_TX_PHY_PLL_SSC_EN                 IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_SSC_EN)
#define IMAGE_SYS_SET_TX_PHY_PLL_SSC_EN(x)              IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_SSC_EN,x)
#define IMAGE_SYS_GET_TX_PHY_PLL_FM_EN                  IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_FM_EN)
#define IMAGE_SYS_SET_TX_PHY_PLL_FM_EN(x)               IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_FM_EN,x)
#define IMAGE_SYS_GET_TX_PHY_PLL_LDO_STB_X2_EN          IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_LDO_STB_X2_EN)
#define IMAGE_SYS_SET_TX_PHY_PLL_LDO_STB_X2_EN(x)       IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_PLL_LDO_STB_X2_EN,x)
#define IMAGE_SYS_GET_TX_PHY_L0P_HSTX_RES               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L0P_HSTX_RES)
#define IMAGE_SYS_SET_TX_PHY_L0P_HSTX_RES(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L0P_HSTX_RES,x)
#define IMAGE_SYS_GET_TX_PHY_L0N_HSTX_RES               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L0N_HSTX_RES)
#define IMAGE_SYS_SET_TX_PHY_L0N_HSTX_RES(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L0N_HSTX_RES,x)
#define IMAGE_SYS_GET_TX_PHY_L1P_HSTX_RES               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L1P_HSTX_RES)
#define IMAGE_SYS_SET_TX_PHY_L1P_HSTX_RES(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L1P_HSTX_RES,x)
#define IMAGE_SYS_GET_TX_PHY_L1N_HSTX_RES               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L1N_HSTX_RES)
#define IMAGE_SYS_SET_TX_PHY_L1N_HSTX_RES(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L1N_HSTX_RES,x)
#define IMAGE_SYS_GET_TX_PHY_L2P_HSTX_RES               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L2P_HSTX_RES)
#define IMAGE_SYS_SET_TX_PHY_L2P_HSTX_RES(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L2P_HSTX_RES,x)
#define IMAGE_SYS_GET_TX_PHY_L2N_HSTX_RES               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L2N_HSTX_RES)
#define IMAGE_SYS_SET_TX_PHY_L2N_HSTX_RES(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L2N_HSTX_RES,x)
#define IMAGE_SYS_GET_TX_PHY_L3P_HSTX_RES               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L3P_HSTX_RES)
#define IMAGE_SYS_SET_TX_PHY_L3P_HSTX_RES(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L3P_HSTX_RES,x)
#define IMAGE_SYS_GET_TX_PHY_L3N_HSTX_RES               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L3N_HSTX_RES)
#define IMAGE_SYS_SET_TX_PHY_L3N_HSTX_RES(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L3N_HSTX_RES,x)
#define IMAGE_SYS_GET_TX_PHY_L4P_HSTX_RES               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L4P_HSTX_RES)
#define IMAGE_SYS_SET_TX_PHY_L4P_HSTX_RES(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L4P_HSTX_RES,x)
#define IMAGE_SYS_GET_TX_PHY_L4N_HSTX_RES               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L4N_HSTX_RES)
#define IMAGE_SYS_SET_TX_PHY_L4N_HSTX_RES(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L4N_HSTX_RES,x)
#define IMAGE_SYS_GET_TX_PHY_FORCERXMODE_L0             IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_FORCERXMODE_L0)
#define IMAGE_SYS_SET_TX_PHY_FORCERXMODE_L0(x)          IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_FORCERXMODE_L0,x)
#define IMAGE_SYS_GET_TX_PHY_FORCESTOPMODE              IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_FORCESTOPMODE)
#define IMAGE_SYS_SET_TX_PHY_FORCESTOPMODE(x)           IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_FORCESTOPMODE,x)
#define IMAGE_SYS_GET_TX_PHY_TURNDISABLE_L0             IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_TURNDISABLE_L0)
#define IMAGE_SYS_SET_TX_PHY_TURNDISABLE_L0(x)          IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_TURNDISABLE_L0,x)
#define IMAGE_SYS_GET_TX_PHY_DBG1_MUX_SEL               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_DBG1_MUX_SEL)
#define IMAGE_SYS_SET_TX_PHY_DBG1_MUX_SEL(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_DBG1_MUX_SEL,x)
#define IMAGE_SYS_GET_TX_PHY_DBG2_MUX_SEL               IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_DBG2_MUX_SEL)
#define IMAGE_SYS_SET_TX_PHY_DBG2_MUX_SEL(x)            IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_DBG2_MUX_SEL,x)
#define IMAGE_SYS_GET_STA_TX_PHY_DBG1_MUX_DOUT          IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_STA_TX_PHY_DBG1_MUX_DOUT)
#define IMAGE_SYS_GET_STA_TX_PHY_DBG2_MUX_DOUT          IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_STA_TX_PHY_DBG2_MUX_DOUT)
#define IMAGE_SYS_GET_STA_TX_PHY_PLL_UNLOCK             IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_STA_TX_PHY_PLL_UNLOCK)
#define IMAGE_SYS_GET_STA_TX_PHY_PLL_FM_UNDER           IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_STA_TX_PHY_PLL_FM_UNDER)
#define IMAGE_SYS_GET_STA_TX_PHY_PLL_FM_OVER            IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_STA_TX_PHY_PLL_FM_OVER)
#define IMAGE_SYS_GET_STA_TX_PHY_PLL_FM_CPLT            IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_STA_TX_PHY_PLL_FM_CPLT)
#define IMAGE_SYS_GET_TX_PHY_L0_SWAP                    IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L0_SWAP)
#define IMAGE_SYS_SET_TX_PHY_L0_SWAP(x)                 IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L0_SWAP,x)
#define IMAGE_SYS_GET_TX_PHY_L1_SWAP                    IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L1_SWAP)
#define IMAGE_SYS_SET_TX_PHY_L1_SWAP(x)                 IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L1_SWAP,x)
#define IMAGE_SYS_GET_TX_PHY_L2_SWAP                    IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L2_SWAP)
#define IMAGE_SYS_SET_TX_PHY_L2_SWAP(x)                 IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L2_SWAP,x)
#define IMAGE_SYS_GET_TX_PHY_L3_SWAP                    IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L3_SWAP)
#define IMAGE_SYS_SET_TX_PHY_L3_SWAP(x)                 IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L3_SWAP,x)
#define IMAGE_SYS_GET_TX_PHY_L4_SWAP                    IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_L4_SWAP)
#define IMAGE_SYS_SET_TX_PHY_L4_SWAP(x)                 IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_L4_SWAP,x)
#define IMAGE_SYS_GET_TX_PHY_DPDN_SWAP                  IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_TX_PHY_DPDN_SWAP)
#define IMAGE_SYS_SET_TX_PHY_DPDN_SWAP(x)               IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_TX_PHY_DPDN_SWAP,x)
#define IMAGE_SYS_GET_SF_TX_DPHY_SEL                    IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_TX_DPHY_SEL)
#define IMAGE_SYS_SET_SF_TX_DPHY_SEL(x)                 IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_TX_DPHY_SEL,x)
#define IMAGE_SYS_GET_ISP_DISABLE                       IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_ISP_DISABLE)
#define IMAGE_SYS_SET_ISP_DISABLE(x)                    IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_ISP_DISABLE,x)
#define IMAGE_SYS_GET_SF_DSI_LCD_SEL                    IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_DSI_LCD_SEL)
#define IMAGE_SYS_SET_SF_DSI_LCD_SEL(x)                 IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_DSI_LCD_SEL,x)
#define IMAGE_SYS_GET_SF_ISP_GATE_EN                    IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_ISP_GATE_EN)
#define IMAGE_SYS_SET_SF_ISP_GATE_EN(x)                 IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_ISP_GATE_EN,x)
#define IMAGE_SYS_GET_SF_DWP_GATE_EN                    IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_DWP_GATE_EN)
#define IMAGE_SYS_SET_SF_DWP_GATE_EN(x)                 IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_DWP_GATE_EN,x)
#define IMAGE_SYS_GET_SF_LCDC_GATE_EN                   IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_LCDC_GATE_EN)
#define IMAGE_SYS_SET_SF_LCDC_GATE_EN(x)                IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_LCDC_GATE_EN,x)
#define IMAGE_SYS_GET_SF_IDI_GATE_EN                    IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_IDI_GATE_EN)
#define IMAGE_SYS_SET_SF_IDI_GATE_EN(x)                 IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_IDI_GATE_EN,x)
#define IMAGE_SYS_GET_SF_DSI_GATE_EN                    IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_DSI_GATE_EN)
#define IMAGE_SYS_SET_SF_DSI_GATE_EN(x)                 IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_DSI_GATE_EN,x)
#define IMAGE_SYS_GET_SF_IDMA_GATE_EN                   IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_IDMA_GATE_EN)
#define IMAGE_SYS_SET_SF_IDMA_GATE_EN(x)                IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_IDMA_GATE_EN,x)
#define IMAGE_SYS_GET_SF_CSI2_0_GATE_EN                 IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_CSI2_0_GATE_EN)
#define IMAGE_SYS_SET_SF_CSI2_0_GATE_EN(x)              IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_CSI2_0_GATE_EN,x)
#define IMAGE_SYS_GET_SF_CSI2_1_GATE_EN                 IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_CSI2_1_GATE_EN)
#define IMAGE_SYS_SET_SF_CSI2_1_GATE_EN(x)              IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_CSI2_1_GATE_EN,x)
#define IMAGE_SYS_GET_SF_CSI2_2_GATE_EN                 IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_CSI2_2_GATE_EN)
#define IMAGE_SYS_SET_SF_CSI2_2_GATE_EN(x)              IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_CSI2_2_GATE_EN,x)
#define IMAGE_SYS_GET_SF_CSI2_3_GATE_EN                 IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_CSI2_3_GATE_EN)
#define IMAGE_SYS_SET_SF_CSI2_3_GATE_EN(x)              IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_CSI2_3_GATE_EN,x)
#define IMAGE_SYS_GET_SF_CSI2_TX_GATE_EN                IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_CSI2_TX_GATE_EN)
#define IMAGE_SYS_SET_SF_CSI2_TX_GATE_EN(x)             IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_CSI2_TX_GATE_EN,x)
#define IMAGE_SYS_GET_SF_ROT_RAW_GATE_EN                IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_ROT_RAW_GATE_EN)
#define IMAGE_SYS_SET_SF_ROT_RAW_GATE_EN(x)             IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_ROT_RAW_GATE_EN,x)
#define IMAGE_SYS_GET_SF_ROT_YUV_GATE_EN                IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_ROT_YUV_GATE_EN)
#define IMAGE_SYS_SET_SF_ROT_YUV_GATE_EN(x)             IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_ROT_YUV_GATE_EN,x)
#define IMAGE_SYS_GET_SF_ISP_ADDR_HIGH                  IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_ISP_ADDR_HIGH)
#define IMAGE_SYS_SET_SF_ISP_ADDR_HIGH(x)               IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_ISP_ADDR_HIGH,x)
#define IMAGE_SYS_GET_SF_DWP_ADDR_HIGH                  IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_DWP_ADDR_HIGH)
#define IMAGE_SYS_SET_SF_DWP_ADDR_HIGH(x)               IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_DWP_ADDR_HIGH,x)
#define IMAGE_SYS_GET_SF_IDI0_ADDR_HIGH                 IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_IDI0_ADDR_HIGH)
#define IMAGE_SYS_SET_SF_IDI0_ADDR_HIGH(x)              IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_IDI0_ADDR_HIGH,x)
#define IMAGE_SYS_GET_SF_IDI1_ADDR_HIGH                 IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_IDI1_ADDR_HIGH)
#define IMAGE_SYS_SET_SF_IDI1_ADDR_HIGH(x)              IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_IDI1_ADDR_HIGH,x)
#define IMAGE_SYS_GET_SF_IDI2_ADDR_HIGH                 IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_IDI2_ADDR_HIGH)
#define IMAGE_SYS_SET_SF_IDI2_ADDR_HIGH(x)              IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_IDI2_ADDR_HIGH,x)
#define IMAGE_SYS_GET_SF_IDI3_ADDR_HIGH                 IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_IDI3_ADDR_HIGH)
#define IMAGE_SYS_SET_SF_IDI3_ADDR_HIGH(x)              IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_IDI3_ADDR_HIGH,x)
#define IMAGE_SYS_GET_SF_IDMA_ADDR_HIGH                 IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_IDMA_ADDR_HIGH)
#define IMAGE_SYS_SET_SF_IDMA_ADDR_HIGH(x)              IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_IDMA_ADDR_HIGH,x)
#define IMAGE_SYS_GET_SF_ROT_RAW_ADDR_HIGH              IMAGE_SYS_GET_REG32_BITS(IMAGE_SYS_SF_ROT_RAW_ADDR_HIGH)
#define IMAGE_SYS_SET_SF_ROT_RAW_ADDR_HIGH(x)           IMAGE_SYS_SET_REG32_BITS(IMAGE_SYS_SF_ROT_RAW_ADDR_HIGH,x)

////////////////////////////////////////////////////////////////
// reg group                                                  //
////////////////////////////////////////////////////////////////
#define IMAGE_SYS_REGS_ADDR (IMAGE_SYS_BASE+0x000)

typedef struct {
    // 0x000
    uint32_t rx_phy0_power_ready           :  1;  //  0 :  0
    uint32_t rx_phy0_l012_sublvds_en       :  1;  //  1 :  1
    uint32_t rx_phy0_l345_sublvds_en       :  1;  //  2 :  2
    uint32_t rx_phy0_l012_hsrt_ctrl        :  6;  //  8 :  3
    uint32_t rx_phy0_l345_hrst_ctrl        :  6;  // 14 :  9
    uint32_t rx_phy0_1us_cnt               :  8;  // 22 : 15
    uint32_t rx_phy0_vcontrol              :  5;  // 27 : 23
    uint32_t rx_phy0_2d1c_enable           :  1;  // 28 : 28
    uint32_t rx_phy0_clk0_enable           :  1;  // 29 : 29
    uint32_t rx_phy0_clk1_enable           :  1;  // 30 : 30
    uint32_t _reserved0                    :  1;  // 31 : 31
    // 0x004
    uint32_t rx_phy0_clk_pre_time_grp0     :  8;  //  7 :  0
    uint32_t rx_phy0_clk_pre_time_grp1     :  8;  // 15 :  8
    uint32_t rx_phy0_data_pre_time_grp0    :  8;  // 23 : 16
    uint32_t rx_phy0_data_pre_time_grp1    :  8;  // 31 : 24
    // 0x008
    uint32_t rx_phy0_lane_swap_clk0        :  3;  //  2 :  0
    uint32_t _reserved1                    :  1;  //  3 :  3
    uint32_t rx_phy0_lane_swap_clk1        :  3;  //  6 :  4
    uint32_t _reserved2                    :  1;  //  7 :  7
    uint32_t rx_phy0_lane_swap_lane0       :  3;  // 10 :  8
    uint32_t _reserved3                    :  1;  // 11 : 11
    uint32_t rx_phy0_lane_swap_lane1       :  3;  // 14 : 12
    uint32_t _reserved4                    :  1;  // 15 : 15
    uint32_t rx_phy0_lane_swap_lane2       :  3;  // 18 : 16
    uint32_t _reserved5                    :  1;  // 19 : 19
    uint32_t rx_phy0_lane_swap_lane3       :  3;  // 22 : 20
    uint32_t _reserved6                    :  1;  // 23 : 23
    uint32_t rx_phy0_dpdn_swap             :  6;  // 29 : 24
    uint32_t _reserved7                    :  2;  // 31 : 30
    // 0x00c
    uint32_t rx_phy0_bist_pll_fbk_int      :  9;  //  8 :  0
    uint32_t rx_phy0_bist_pll_pre_div2     :  1;  //  9 :  9
    uint32_t rx_phy0_bist_pll_en           :  1;  // 10 : 10
    uint32_t rx_phy0_reset_deskew          :  4;  // 14 : 11
    uint32_t _reserved8                    :  1;  // 15 : 15
    uint32_t rx_phy0_dbg1_mux_sel          :  5;  // 20 : 16
    uint32_t _reserved9                    :  3;  // 23 : 21
    uint32_t rx_phy0_dbg2_mux_sel          :  5;  // 28 : 24
    uint32_t _reserved10                   :  3;  // 31 : 29
    // 0x010
    uint32_t rx_phy0_xcfgi_dw00;
    // 0x014
    uint32_t rx_phy0_xcfgi_dw01;
    // 0x018
    uint32_t rx_phy0_xcfgi_dw02;
    // 0x01c
    uint32_t rx_phy0_xcfgi_dw03;
    // 0x020
    uint32_t rx_phy0_xcfgi_dw04;
    // 0x024
    uint32_t rx_phy0_xcfgi_dw05;
    // 0x028
    uint32_t rx_phy0_xcfgi_dw06;
    // 0x02c
    uint32_t rx_phy0_xcfgi_dw07;
    // 0x030
    uint32_t rx_phy0_xcfgi_dw08;
    // 0x034
    uint32_t rx_phy0_xcfgi_dw09;
    // 0x038
    uint32_t rx_phy0_xcfgi_dw0a;
    // 0x03c
    uint32_t rx_phy0_xcfgi_dw0b;
    // 0x040
    uint32_t rx_phy0_xcfgi_dw0c;
    // 0x044
    uint32_t sta_rx_phy0_dbg1_mux_dout     :  8;  //  7 :  0
    uint32_t sta_rx_phy0_dbg2_mux_dout     :  8;  // 15 :  8
    uint32_t sta_rx_phy0_pma_rdy           :  1;  // 16 : 16
    uint32_t _reserved11                   : 15;  // 31 : 17
    // 0x048
    uint32_t sta_rx_phy0_mposv_0;
    // 0x04c
    uint32_t sta_rx_phy0_mposv_1;
    // 0x050
    uint32_t sta_rx_phy0_mposv_2;
    // 0x054
    uint32_t _reserved12;
    // 0x058
    uint32_t _reserved13;
    // 0x05c
    uint32_t _reserved14;
    // 0x060
    uint32_t _reserved15;
    // 0x064
    uint32_t _reserved16;
    // 0x068
    uint32_t _reserved17;
    // 0x06c
    uint32_t _reserved18;
    // 0x070
    uint32_t _reserved19;
    // 0x074
    uint32_t _reserved20;
    // 0x078
    uint32_t _reserved21;
    // 0x07c
    uint32_t _reserved22;
    // 0x080
    uint32_t _reserved23;
    // 0x084
    uint32_t _reserved24;
    // 0x088
    uint32_t _reserved25;
    // 0x08c
    uint32_t _reserved26;
    // 0x090
    uint32_t _reserved27;
    // 0x094
    uint32_t _reserved28;
    // 0x098
    uint32_t _reserved29;
    // 0x09c
    uint32_t _reserved30;
    // 0x0a0
    uint32_t _reserved31;
    // 0x0a4
    uint32_t _reserved32;
    // 0x0a8
    uint32_t _reserved33;
    // 0x0ac
    uint32_t _reserved34;
    // 0x0b0
    uint32_t _reserved35;
    // 0x0b4
    uint32_t _reserved36;
    // 0x0b8
    uint32_t _reserved37;
    // 0x0bc
    uint32_t _reserved38;
    // 0x0c0
    uint32_t _reserved39;
    // 0x0c4
    uint32_t _reserved40;
    // 0x0c8
    uint32_t _reserved41;
    // 0x0cc
    uint32_t _reserved42;
    // 0x0d0
    uint32_t _reserved43;
    // 0x0d4
    uint32_t _reserved44;
    // 0x0d8
    uint32_t _reserved45;
    // 0x0dc
    uint32_t _reserved46;
    // 0x0e0
    uint32_t _reserved47;
    // 0x0e4
    uint32_t _reserved48;
    // 0x0e8
    uint32_t _reserved49;
    // 0x0ec
    uint32_t _reserved50;
    // 0x0f0
    uint32_t _reserved51;
    // 0x0f4
    uint32_t _reserved52;
    // 0x0f8
    uint32_t _reserved53;
    // 0x0fc
    uint32_t _reserved54;
    // 0x100
    uint32_t rx_phy1_power_ready           :  1;  //  0 :  0
    uint32_t rx_phy1_l012_sublvds_en       :  1;  //  1 :  1
    uint32_t rx_phy1_l345_sublvds_en       :  1;  //  2 :  2
    uint32_t rx_phy1_l012_hsrt_ctrl        :  6;  //  8 :  3
    uint32_t rx_phy1_l345_hrst_ctrl        :  6;  // 14 :  9
    uint32_t rx_phy1_1us_cnt               :  8;  // 22 : 15
    uint32_t rx_phy1_vcontrol              :  5;  // 27 : 23
    uint32_t rx_phy1_2d1c_enable           :  1;  // 28 : 28
    uint32_t rx_phy1_clk0_enable           :  1;  // 29 : 29
    uint32_t rx_phy1_clk1_enable           :  1;  // 30 : 30
    uint32_t _reserved55                   :  1;  // 31 : 31
    // 0x104
    uint32_t rx_phy1_clk_pre_time_grp0     :  8;  //  7 :  0
    uint32_t rx_phy1_clk_pre_time_grp1     :  8;  // 15 :  8
    uint32_t rx_phy1_data_pre_time_grp0    :  8;  // 23 : 16
    uint32_t rx_phy1_data_pre_time_grp1    :  8;  // 31 : 24
    // 0x108
    uint32_t rx_phy1_lane_swap_clk0        :  3;  //  2 :  0
    uint32_t _reserved56                   :  1;  //  3 :  3
    uint32_t rx_phy1_lane_swap_clk1        :  3;  //  6 :  4
    uint32_t _reserved57                   :  1;  //  7 :  7
    uint32_t rx_phy1_lane_swap_lane0       :  3;  // 10 :  8
    uint32_t _reserved58                   :  1;  // 11 : 11
    uint32_t rx_phy1_lane_swap_lane1       :  3;  // 14 : 12
    uint32_t _reserved59                   :  1;  // 15 : 15
    uint32_t rx_phy1_lane_swap_lane2       :  3;  // 18 : 16
    uint32_t _reserved60                   :  1;  // 19 : 19
    uint32_t rx_phy1_lane_swap_lane3       :  3;  // 22 : 20
    uint32_t _reserved61                   :  1;  // 23 : 23
    uint32_t rx_phy1_dpdn_swap             :  6;  // 29 : 24
    uint32_t _reserved62                   :  2;  // 31 : 30
    // 0x10c
    uint32_t rx_phy1_bist_pll_fbk_int      :  9;  //  8 :  0
    uint32_t rx_phy1_bist_pll_pre_div2     :  1;  //  9 :  9
    uint32_t rx_phy1_bist_pll_en           :  1;  // 10 : 10
    uint32_t rx_phy1_reset_deskew          :  4;  // 14 : 11
    uint32_t _reserved63                   :  1;  // 15 : 15
    uint32_t rx_phy1_dbg1_mux_sel          :  5;  // 20 : 16
    uint32_t _reserved64                   :  3;  // 23 : 21
    uint32_t rx_phy1_dbg2_mux_sel          :  5;  // 28 : 24
    uint32_t _reserved65                   :  3;  // 31 : 29
    // 0x110
    uint32_t rx_phy1_xcfgi_dw00;
    // 0x114
    uint32_t rx_phy1_xcfgi_dw01;
    // 0x118
    uint32_t rx_phy1_xcfgi_dw02;
    // 0x11c
    uint32_t rx_phy1_xcfgi_dw03;
    // 0x120
    uint32_t rx_phy1_xcfgi_dw04;
    // 0x124
    uint32_t rx_phy1_xcfgi_dw05;
    // 0x128
    uint32_t rx_phy1_xcfgi_dw06;
    // 0x12c
    uint32_t rx_phy1_xcfgi_dw07;
    // 0x130
    uint32_t rx_phy1_xcfgi_dw08;
    // 0x134
    uint32_t rx_phy1_xcfgi_dw09;
    // 0x138
    uint32_t rx_phy1_xcfgi_dw0a;
    // 0x13c
    uint32_t rx_phy1_xcfgi_dw0b;
    // 0x140
    uint32_t rx_phy1_xcfgi_dw0c;
    // 0x144
    uint32_t sta_rx_phy1_dbg1_mux_dout     :  8;  //  7 :  0
    uint32_t sta_rx_phy1_dbg2_mux_dout     :  8;  // 15 :  8
    uint32_t sta_rx_phy1_pma_rdy           :  1;  // 16 : 16
    uint32_t _reserved66                   : 15;  // 31 : 17
    // 0x148
    uint32_t sta_rx_phy1_mposv_0;
    // 0x14c
    uint32_t sta_rx_phy1_mposv_1;
    // 0x150
    uint32_t sta_rx_phy1_mposv_2;
    // 0x154
    uint32_t _reserved67;
    // 0x158
    uint32_t _reserved68;
    // 0x15c
    uint32_t _reserved69;
    // 0x160
    uint32_t _reserved70;
    // 0x164
    uint32_t _reserved71;
    // 0x168
    uint32_t _reserved72;
    // 0x16c
    uint32_t _reserved73;
    // 0x170
    uint32_t _reserved74;
    // 0x174
    uint32_t _reserved75;
    // 0x178
    uint32_t _reserved76;
    // 0x17c
    uint32_t _reserved77;
    // 0x180
    uint32_t _reserved78;
    // 0x184
    uint32_t _reserved79;
    // 0x188
    uint32_t _reserved80;
    // 0x18c
    uint32_t _reserved81;
    // 0x190
    uint32_t _reserved82;
    // 0x194
    uint32_t _reserved83;
    // 0x198
    uint32_t _reserved84;
    // 0x19c
    uint32_t _reserved85;
    // 0x1a0
    uint32_t _reserved86;
    // 0x1a4
    uint32_t _reserved87;
    // 0x1a8
    uint32_t _reserved88;
    // 0x1ac
    uint32_t _reserved89;
    // 0x1b0
    uint32_t _reserved90;
    // 0x1b4
    uint32_t _reserved91;
    // 0x1b8
    uint32_t _reserved92;
    // 0x1bc
    uint32_t _reserved93;
    // 0x1c0
    uint32_t _reserved94;
    // 0x1c4
    uint32_t _reserved95;
    // 0x1c8
    uint32_t _reserved96;
    // 0x1cc
    uint32_t _reserved97;
    // 0x1d0
    uint32_t _reserved98;
    // 0x1d4
    uint32_t _reserved99;
    // 0x1d8
    uint32_t _reserved100;
    // 0x1dc
    uint32_t _reserved101;
    // 0x1e0
    uint32_t _reserved102;
    // 0x1e4
    uint32_t _reserved103;
    // 0x1e8
    uint32_t _reserved104;
    // 0x1ec
    uint32_t _reserved105;
    // 0x1f0
    uint32_t _reserved106;
    // 0x1f4
    uint32_t _reserved107;
    // 0x1f8
    uint32_t _reserved108;
    // 0x1fc
    uint32_t _reserved109;
    // 0x200
    uint32_t tx_phy_refclk_sel             :  3;  //  2 :  0
    uint32_t tx_phy_power_ready            :  1;  //  3 :  3
    uint32_t tx_phy_vcontrol               :  5;  //  8 :  4
    uint32_t _reserved110                  : 23;  // 31 :  9
    // 0x204
    uint32_t tx_phy_pll_pre_div            :  2;  //  1 :  0
    uint32_t tx_phy_pll_fbk_int            :  9;  // 10 :  2
    uint32_t tx_phy_extd_cycle_sel         :  3;  // 13 : 11
    uint32_t _reserved111                  : 18;  // 31 : 14
    // 0x208
    uint32_t tx_phy_pll_fbk_fra;
    // 0x20c
    uint32_t tx_phy_dlane_hs_pre_time      :  8;  //  7 :  0
    uint32_t tx_phy_dlane_hs_zero_time     :  8;  // 15 :  8
    uint32_t tx_phy_dlane_hs_trail_time    :  8;  // 23 : 16
    uint32_t tx_phy_clane_hs_pre_time      :  8;  // 31 : 24
    // 0x210
    uint32_t tx_phy_clane_hs_zero_time     :  8;  //  7 :  0
    uint32_t tx_phy_clane_hs_trail_time    :  8;  // 15 :  8
    uint32_t tx_phy_clane_hs_clk_pre_time  :  8;  // 23 : 16
    uint32_t tx_phy_clane_hs_clk_post_time :  8;  // 31 : 24
    // 0x214
    uint32_t tx_phy_pll_ssc_delta          : 18;  // 17 :  0
    uint32_t tx_phy_pll_ssc_prd            : 10;  // 27 : 18
    uint32_t _reserved112                  :  4;  // 31 : 28
    // 0x218
    uint32_t tx_phy_pll_ssc_delta_init     : 18;  // 17 :  0
    uint32_t tx_phy_pll_ssc_en             :  1;  // 18 : 18
    uint32_t tx_phy_pll_fm_en              :  1;  // 19 : 19
    uint32_t tx_phy_pll_ldo_stb_x2_en      :  1;  // 20 : 20
    uint32_t _reserved113                  : 11;  // 31 : 21
    // 0x21c
    uint32_t tx_phy_l0p_hstx_res           :  5;  //  4 :  0
    uint32_t tx_phy_l0n_hstx_res           :  5;  //  9 :  5
    uint32_t tx_phy_l1p_hstx_res           :  5;  // 14 : 10
    uint32_t tx_phy_l1n_hstx_res           :  5;  // 19 : 15
    uint32_t tx_phy_l2p_hstx_res           :  5;  // 24 : 20
    uint32_t tx_phy_l2n_hstx_res           :  5;  // 29 : 25
    uint32_t _reserved114                  :  2;  // 31 : 30
    // 0x220
    uint32_t tx_phy_l3p_hstx_res           :  5;  //  4 :  0
    uint32_t tx_phy_l3n_hstx_res           :  5;  //  9 :  5
    uint32_t tx_phy_l4p_hstx_res           :  5;  // 14 : 10
    uint32_t tx_phy_l4n_hstx_res           :  5;  // 19 : 15
    uint32_t _reserved115                  : 12;  // 31 : 20
    // 0x224
    uint32_t tx_phy_xcfgi_dw00;
    // 0x228
    uint32_t tx_phy_xcfgi_dw01;
    // 0x22c
    uint32_t tx_phy_xcfgi_dw02;
    // 0x230
    uint32_t tx_phy_xcfgi_dw03;
    // 0x234
    uint32_t tx_phy_xcfgi_dw04;
    // 0x238
    uint32_t tx_phy_xcfgi_dw05;
    // 0x23c
    uint32_t tx_phy_xcfgi_dw06;
    // 0x240
    uint32_t tx_phy_xcfgi_dw07;
    // 0x244
    uint32_t tx_phy_xcfgi_dw08;
    // 0x248
    uint32_t tx_phy_xcfgi_dw09;
    // 0x24c
    uint32_t tx_phy_xcfgi_dw0a;
    // 0x250
    uint32_t tx_phy_xcfgi_dw0b;
    // 0x254
    uint32_t tx_phy_forcerxmode_l0         :  1;  //  0 :  0
    uint32_t tx_phy_forcestopmode          :  4;  //  4 :  1
    uint32_t tx_phy_turndisable_l0         :  1;  //  5 :  5
    uint32_t _reserved116                  :  2;  //  7 :  6
    uint32_t tx_phy_dbg1_mux_sel           :  5;  // 12 :  8
    uint32_t _reserved117                  :  3;  // 15 : 13
    uint32_t tx_phy_dbg2_mux_sel           :  5;  // 20 : 16
    uint32_t _reserved118                  : 11;  // 31 : 21
    // 0x258
    uint32_t sta_tx_phy_dbg1_mux_dout      :  8;  //  7 :  0
    uint32_t sta_tx_phy_dbg2_mux_dout      :  8;  // 15 :  8
    uint32_t sta_tx_phy_pll_unlock         :  1;  // 16 : 16
    uint32_t sta_tx_phy_pll_fm_under       :  1;  // 17 : 17
    uint32_t sta_tx_phy_pll_fm_over        :  1;  // 18 : 18
    uint32_t sta_tx_phy_pll_fm_cplt        :  1;  // 19 : 19
    uint32_t _reserved119                  : 12;  // 31 : 20
    // 0x25c
    uint32_t sta_tx_phy_mposv0;
    // 0x260
    uint32_t sta_tx_phy_mposv1;
    // 0x264
    uint32_t tx_phy_l0_swap                :  3;  //  2 :  0
    uint32_t _reserved120                  :  1;  //  3 :  3
    uint32_t tx_phy_l1_swap                :  3;  //  6 :  4
    uint32_t _reserved121                  :  1;  //  7 :  7
    uint32_t tx_phy_l2_swap                :  3;  // 10 :  8
    uint32_t _reserved122                  :  1;  // 11 : 11
    uint32_t tx_phy_l3_swap                :  3;  // 14 : 12
    uint32_t _reserved123                  :  1;  // 15 : 15
    uint32_t tx_phy_l4_swap                :  3;  // 18 : 16
    uint32_t _reserved124                  :  1;  // 19 : 19
    uint32_t tx_phy_dpdn_swap              :  5;  // 24 : 20
    uint32_t _reserved125                  :  7;  // 31 : 25
    // 0x268
    uint32_t _reserved126;
    // 0x26c
    uint32_t _reserved127;
    // 0x270
    uint32_t _reserved128;
    // 0x274
    uint32_t _reserved129;
    // 0x278
    uint32_t _reserved130;
    // 0x27c
    uint32_t _reserved131;
    // 0x280
    uint32_t _reserved132;
    // 0x284
    uint32_t _reserved133;
    // 0x288
    uint32_t _reserved134;
    // 0x28c
    uint32_t _reserved135;
    // 0x290
    uint32_t _reserved136;
    // 0x294
    uint32_t _reserved137;
    // 0x298
    uint32_t _reserved138;
    // 0x29c
    uint32_t _reserved139;
    // 0x2a0
    uint32_t _reserved140;
    // 0x2a4
    uint32_t _reserved141;
    // 0x2a8
    uint32_t _reserved142;
    // 0x2ac
    uint32_t _reserved143;
    // 0x2b0
    uint32_t _reserved144;
    // 0x2b4
    uint32_t _reserved145;
    // 0x2b8
    uint32_t _reserved146;
    // 0x2bc
    uint32_t _reserved147;
    // 0x2c0
    uint32_t _reserved148;
    // 0x2c4
    uint32_t _reserved149;
    // 0x2c8
    uint32_t _reserved150;
    // 0x2cc
    uint32_t _reserved151;
    // 0x2d0
    uint32_t _reserved152;
    // 0x2d4
    uint32_t _reserved153;
    // 0x2d8
    uint32_t _reserved154;
    // 0x2dc
    uint32_t _reserved155;
    // 0x2e0
    uint32_t _reserved156;
    // 0x2e4
    uint32_t _reserved157;
    // 0x2e8
    uint32_t _reserved158;
    // 0x2ec
    uint32_t _reserved159;
    // 0x2f0
    uint32_t _reserved160;
    // 0x2f4
    uint32_t _reserved161;
    // 0x2f8
    uint32_t _reserved162;
    // 0x2fc
    uint32_t _reserved163;
    // 0x300
    uint32_t image_dphy_dbg_sel;
    // 0x304
    uint32_t sf_tx_dphy_sel                :  1;  //  0 :  0
    uint32_t isp_disable                   :  1;  //  1 :  1
    uint32_t sf_dsi_lcd_sel                :  1;  //  2 :  2
    uint32_t _reserved164                  : 29;  // 31 :  3
    // 0x308
    uint32_t sf_isp_gate_en                :  1;  //  0 :  0
    uint32_t sf_dwp_gate_en                :  1;  //  1 :  1
    uint32_t sf_lcdc_gate_en               :  1;  //  2 :  2
    uint32_t sf_idi_gate_en                :  1;  //  3 :  3
    uint32_t sf_dsi_gate_en                :  1;  //  4 :  4
    uint32_t sf_idma_gate_en               :  1;  //  5 :  5
    uint32_t sf_csi2_0_gate_en             :  1;  //  6 :  6
    uint32_t sf_csi2_1_gate_en             :  1;  //  7 :  7
    uint32_t sf_csi2_2_gate_en             :  1;  //  8 :  8
    uint32_t sf_csi2_3_gate_en             :  1;  //  9 :  9
    uint32_t sf_csi2_tx_gate_en            :  1;  // 10 : 10
    uint32_t sf_rot_raw_gate_en            :  1;  // 11 : 11
    uint32_t sf_rot_yuv_gate_en            :  1;  // 12 : 12
    uint32_t _reserved165                  : 19;  // 31 : 13
    // 0x30c
    uint32_t _reserved166;
    // 0x310
    uint32_t sf_isp_addr_high              :  3;  //  2 :  0
    uint32_t _reserved167                  :  1;  //  3 :  3
    uint32_t sf_dwp_addr_high              :  3;  //  6 :  4
    uint32_t _reserved168                  :  1;  //  7 :  7
    uint32_t sf_idi0_addr_high             :  3;  // 10 :  8
    uint32_t _reserved169                  :  1;  // 11 : 11
    uint32_t sf_idi1_addr_high             :  3;  // 14 : 12
    uint32_t _reserved170                  :  1;  // 15 : 15
    uint32_t sf_idi2_addr_high             :  3;  // 18 : 16
    uint32_t _reserved171                  :  1;  // 19 : 19
    uint32_t sf_idi3_addr_high             :  3;  // 22 : 20
    uint32_t _reserved172                  :  1;  // 23 : 23
    uint32_t sf_idma_addr_high             :  3;  // 26 : 24
    uint32_t _reserved173                  :  1;  // 27 : 27
    uint32_t sf_rot_raw_addr_high          :  3;  // 30 : 28
    uint32_t _reserved174                  :  1;  // 31 : 31
    // 0x314
    uint32_t sf_rot_yuv_addr_high;
} image_sys_regs;

#define IMAGE_SYS_REGS ((volatile image_sys_regs*)IMAGE_SYS_REGS_ADDR)

#endif // __IMAGE_SYS_REGS_H__

// vim:set ts=4 sw=4 et fenc=utf-8 fdm=marker:
