-- Copyright (C) 2024  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

-- DATE "12/02/2025 07:11:47"

-- 
-- Device: Altera EP2AGX45DF25I3 Package FBGA572
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY ARRIAII;
LIBRARY IEEE;
USE ARRIAII.ARRIAII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ExecUnit IS
    PORT (
	A : IN std_logic_vector(63 DOWNTO 0);
	B : IN std_logic_vector(63 DOWNTO 0);
	FuncClass : IN std_logic_vector(1 DOWNTO 0);
	LogicFN : IN std_logic_vector(1 DOWNTO 0);
	ShiftFN : IN std_logic_vector(1 DOWNTO 0);
	AddnSub : IN std_logic;
	ExtWord : IN std_logic;
	Y : OUT std_logic_vector(63 DOWNTO 0);
	Zero : OUT std_logic;
	AltB : OUT std_logic;
	AltBu : OUT std_logic
	);
END ExecUnit;

-- Design Ports Information
-- Y[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[3]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[4]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[5]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[7]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[8]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[9]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[10]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[11]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[12]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[13]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[14]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[15]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[16]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[17]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[18]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[19]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[20]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[21]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[22]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[23]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[24]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[25]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[26]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[27]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[28]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[29]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[30]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[31]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[32]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[33]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[34]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[35]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[36]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[37]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[38]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[39]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[40]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[41]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[42]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[43]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[44]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[45]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[46]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[47]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[48]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[49]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[50]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[51]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[52]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[53]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[54]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[55]	=>  Location: PIN_AC6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[56]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[57]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[58]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[59]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[60]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[61]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[62]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Y[63]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Zero	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AltB	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AltBu	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[0]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[0]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ShiftFN[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ShiftFN[1]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[2]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[3]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[1]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[26]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[37]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[27]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[36]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[25]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[38]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[24]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[39]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[30]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[33]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[31]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[32]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[29]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[34]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[28]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[35]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[22]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[41]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[23]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[40]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[21]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[42]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[20]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[43]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[18]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[45]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[19]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[44]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[17]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[46]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[16]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[47]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[4]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[5]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ExtWord	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[5]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[58]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[4]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[59]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[6]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[57]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[56]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[62]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[63]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[2]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[61]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[60]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[9]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[54]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[8]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[55]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[10]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[53]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[11]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[52]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[13]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[50]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[12]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[51]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[14]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[49]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[15]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[48]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AddnSub	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[62]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[61]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[60]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[59]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[58]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[57]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[56]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[55]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[54]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[53]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[52]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[51]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[50]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[48]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[49]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[63]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[47]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[46]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[45]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[44]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[43]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[42]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[41]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[40]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[39]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[38]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[37]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[36]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[35]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[34]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[32]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[33]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[31]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[30]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[29]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[28]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[27]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[26]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[25]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[24]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[23]	=>  Location: PIN_AC13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[22]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[21]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[20]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[19]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[18]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[16]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[17]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[15]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[14]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[13]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[12]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[11]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[10]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[9]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[8]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[7]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[6]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LogicFN[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LogicFN[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FuncClass[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FuncClass[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ExecUnit IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_A : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_B : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_FuncClass : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_LogicFN : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ShiftFN : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_AddnSub : std_logic;
SIGNAL ww_ExtWord : std_logic;
SIGNAL ww_Y : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_Zero : std_logic;
SIGNAL ww_AltB : std_logic;
SIGNAL ww_AltBu : std_logic;
SIGNAL \Y[0]~output_o\ : std_logic;
SIGNAL \Y[1]~output_o\ : std_logic;
SIGNAL \Y[2]~output_o\ : std_logic;
SIGNAL \Y[3]~output_o\ : std_logic;
SIGNAL \Y[4]~output_o\ : std_logic;
SIGNAL \Y[5]~output_o\ : std_logic;
SIGNAL \Y[6]~output_o\ : std_logic;
SIGNAL \Y[7]~output_o\ : std_logic;
SIGNAL \Y[8]~output_o\ : std_logic;
SIGNAL \Y[9]~output_o\ : std_logic;
SIGNAL \Y[10]~output_o\ : std_logic;
SIGNAL \Y[11]~output_o\ : std_logic;
SIGNAL \Y[12]~output_o\ : std_logic;
SIGNAL \Y[13]~output_o\ : std_logic;
SIGNAL \Y[14]~output_o\ : std_logic;
SIGNAL \Y[15]~output_o\ : std_logic;
SIGNAL \Y[16]~output_o\ : std_logic;
SIGNAL \Y[17]~output_o\ : std_logic;
SIGNAL \Y[18]~output_o\ : std_logic;
SIGNAL \Y[19]~output_o\ : std_logic;
SIGNAL \Y[20]~output_o\ : std_logic;
SIGNAL \Y[21]~output_o\ : std_logic;
SIGNAL \Y[22]~output_o\ : std_logic;
SIGNAL \Y[23]~output_o\ : std_logic;
SIGNAL \Y[24]~output_o\ : std_logic;
SIGNAL \Y[25]~output_o\ : std_logic;
SIGNAL \Y[26]~output_o\ : std_logic;
SIGNAL \Y[27]~output_o\ : std_logic;
SIGNAL \Y[28]~output_o\ : std_logic;
SIGNAL \Y[29]~output_o\ : std_logic;
SIGNAL \Y[30]~output_o\ : std_logic;
SIGNAL \Y[31]~output_o\ : std_logic;
SIGNAL \Y[32]~output_o\ : std_logic;
SIGNAL \Y[33]~output_o\ : std_logic;
SIGNAL \Y[34]~output_o\ : std_logic;
SIGNAL \Y[35]~output_o\ : std_logic;
SIGNAL \Y[36]~output_o\ : std_logic;
SIGNAL \Y[37]~output_o\ : std_logic;
SIGNAL \Y[38]~output_o\ : std_logic;
SIGNAL \Y[39]~output_o\ : std_logic;
SIGNAL \Y[40]~output_o\ : std_logic;
SIGNAL \Y[41]~output_o\ : std_logic;
SIGNAL \Y[42]~output_o\ : std_logic;
SIGNAL \Y[43]~output_o\ : std_logic;
SIGNAL \Y[44]~output_o\ : std_logic;
SIGNAL \Y[45]~output_o\ : std_logic;
SIGNAL \Y[46]~output_o\ : std_logic;
SIGNAL \Y[47]~output_o\ : std_logic;
SIGNAL \Y[48]~output_o\ : std_logic;
SIGNAL \Y[49]~output_o\ : std_logic;
SIGNAL \Y[50]~output_o\ : std_logic;
SIGNAL \Y[51]~output_o\ : std_logic;
SIGNAL \Y[52]~output_o\ : std_logic;
SIGNAL \Y[53]~output_o\ : std_logic;
SIGNAL \Y[54]~output_o\ : std_logic;
SIGNAL \Y[55]~output_o\ : std_logic;
SIGNAL \Y[56]~output_o\ : std_logic;
SIGNAL \Y[57]~output_o\ : std_logic;
SIGNAL \Y[58]~output_o\ : std_logic;
SIGNAL \Y[59]~output_o\ : std_logic;
SIGNAL \Y[60]~output_o\ : std_logic;
SIGNAL \Y[61]~output_o\ : std_logic;
SIGNAL \Y[62]~output_o\ : std_logic;
SIGNAL \Y[63]~output_o\ : std_logic;
SIGNAL \Zero~output_o\ : std_logic;
SIGNAL \AltB~output_o\ : std_logic;
SIGNAL \AltBu~output_o\ : std_logic;
SIGNAL \ShiftFN[0]~input_o\ : std_logic;
SIGNAL \ShiftFN[1]~input_o\ : std_logic;
SIGNAL \Y_internal~0_combout\ : std_logic;
SIGNAL \A[0]~input_o\ : std_logic;
SIGNAL \B[0]~input_o\ : std_logic;
SIGNAL \Shifter|Equal2~0_combout\ : std_logic;
SIGNAL \B[3]~input_o\ : std_logic;
SIGNAL \B[2]~input_o\ : std_logic;
SIGNAL \B[1]~input_o\ : std_logic;
SIGNAL \Shifter|stage[2][63]~21_combout\ : std_logic;
SIGNAL \A[63]~input_o\ : std_logic;
SIGNAL \A[31]~input_o\ : std_logic;
SIGNAL \ExtWord~input_o\ : std_logic;
SIGNAL \Shifter|InputExtended[60]~0_combout\ : std_logic;
SIGNAL \Shifter|InputExtended[63]~1_combout\ : std_logic;
SIGNAL \Shifter|InputExtended[63]~2_combout\ : std_logic;
SIGNAL \Shifter|stage[2][63]~22_combout\ : std_logic;
SIGNAL \B[5]~input_o\ : std_logic;
SIGNAL \B[4]~input_o\ : std_logic;
SIGNAL \Shifter|Equal11~0_combout\ : std_logic;
SIGNAL \A[5]~input_o\ : std_logic;
SIGNAL \A[58]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[5]~58_combout\ : std_logic;
SIGNAL \A[6]~input_o\ : std_logic;
SIGNAL \A[57]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[6]~56_combout\ : std_logic;
SIGNAL \A[56]~input_o\ : std_logic;
SIGNAL \A[7]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[7]~57_combout\ : std_logic;
SIGNAL \A[4]~input_o\ : std_logic;
SIGNAL \A[59]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[4]~59_combout\ : std_logic;
SIGNAL \Shifter|stage[1][4]~18_combout\ : std_logic;
SIGNAL \A[50]~input_o\ : std_logic;
SIGNAL \A[13]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[13]~62_combout\ : std_logic;
SIGNAL \A[49]~input_o\ : std_logic;
SIGNAL \A[14]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[14]~60_combout\ : std_logic;
SIGNAL \A[51]~input_o\ : std_logic;
SIGNAL \A[12]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[12]~63_combout\ : std_logic;
SIGNAL \A[15]~input_o\ : std_logic;
SIGNAL \A[48]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[15]~61_combout\ : std_logic;
SIGNAL \Shifter|stage[1][12]~19_combout\ : std_logic;
SIGNAL \A[55]~input_o\ : std_logic;
SIGNAL \A[8]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[8]~55_combout\ : std_logic;
SIGNAL \A[11]~input_o\ : std_logic;
SIGNAL \A[52]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[11]~53_combout\ : std_logic;
SIGNAL \A[54]~input_o\ : std_logic;
SIGNAL \A[9]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[9]~54_combout\ : std_logic;
SIGNAL \A[10]~input_o\ : std_logic;
SIGNAL \A[53]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[10]~52_combout\ : std_logic;
SIGNAL \Shifter|stage[1][8]~17_combout\ : std_logic;
SIGNAL \A[1]~input_o\ : std_logic;
SIGNAL \A[62]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[1]~50_combout\ : std_logic;
SIGNAL \Shifter|stage_in[0]~48_combout\ : std_logic;
SIGNAL \A[3]~input_o\ : std_logic;
SIGNAL \A[60]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[3]~51_combout\ : std_logic;
SIGNAL \A[2]~input_o\ : std_logic;
SIGNAL \A[61]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[2]~49_combout\ : std_logic;
SIGNAL \Shifter|stage[1][0]~16_combout\ : std_logic;
SIGNAL \Shifter|stage[2][0]~20_combout\ : std_logic;
SIGNAL \Shifter|Equal9~0_combout\ : std_logic;
SIGNAL \A[28]~input_o\ : std_logic;
SIGNAL \A[35]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[35]~29_combout\ : std_logic;
SIGNAL \A[29]~input_o\ : std_logic;
SIGNAL \A[34]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[34]~28_combout\ : std_logic;
SIGNAL \A[33]~input_o\ : std_logic;
SIGNAL \A[30]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[33]~30_combout\ : std_logic;
SIGNAL \A[32]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[32]~31_combout\ : std_logic;
SIGNAL \Shifter|stage[1][32]~8_combout\ : std_logic;
SIGNAL \A[44]~input_o\ : std_logic;
SIGNAL \A[19]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[44]~23_combout\ : std_logic;
SIGNAL \A[45]~input_o\ : std_logic;
SIGNAL \A[18]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[45]~22_combout\ : std_logic;
SIGNAL \A[16]~input_o\ : std_logic;
SIGNAL \A[47]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[47]~21_combout\ : std_logic;
SIGNAL \A[17]~input_o\ : std_logic;
SIGNAL \A[46]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[46]~20_combout\ : std_logic;
SIGNAL \Shifter|stage[1][44]~6_combout\ : std_logic;
SIGNAL \A[26]~input_o\ : std_logic;
SIGNAL \A[37]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[37]~26_combout\ : std_logic;
SIGNAL \A[36]~input_o\ : std_logic;
SIGNAL \A[27]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[36]~27_combout\ : std_logic;
SIGNAL \A[39]~input_o\ : std_logic;
SIGNAL \A[24]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[39]~25_combout\ : std_logic;
SIGNAL \A[38]~input_o\ : std_logic;
SIGNAL \A[25]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[38]~24_combout\ : std_logic;
SIGNAL \Shifter|stage[1][36]~7_combout\ : std_logic;
SIGNAL \A[21]~input_o\ : std_logic;
SIGNAL \A[42]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[42]~16_combout\ : std_logic;
SIGNAL \A[22]~input_o\ : std_logic;
SIGNAL \A[41]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[41]~18_combout\ : std_logic;
SIGNAL \A[23]~input_o\ : std_logic;
SIGNAL \A[40]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[40]~19_combout\ : std_logic;
SIGNAL \A[43]~input_o\ : std_logic;
SIGNAL \A[20]~input_o\ : std_logic;
SIGNAL \Shifter|stage_in[43]~17_combout\ : std_logic;
SIGNAL \Shifter|stage[1][40]~5_combout\ : std_logic;
SIGNAL \Shifter|stage[2][32]~9_combout\ : std_logic;
SIGNAL \Shifter|stage_in[63]~37_combout\ : std_logic;
SIGNAL \Shifter|stage_in[61]~38_combout\ : std_logic;
SIGNAL \Shifter|stage_in[62]~36_combout\ : std_logic;
SIGNAL \Shifter|stage_in[60]~39_combout\ : std_logic;
SIGNAL \Shifter|stage[1][60]~11_combout\ : std_logic;
SIGNAL \Shifter|stage_in[50]~44_combout\ : std_logic;
SIGNAL \Shifter|stage_in[49]~46_combout\ : std_logic;
SIGNAL \Shifter|stage_in[51]~45_combout\ : std_logic;
SIGNAL \Shifter|stage_in[48]~47_combout\ : std_logic;
SIGNAL \Shifter|stage[1][48]~13_combout\ : std_logic;
SIGNAL \Shifter|stage_in[55]~41_combout\ : std_logic;
SIGNAL \Shifter|stage_in[52]~43_combout\ : std_logic;
SIGNAL \Shifter|stage_in[53]~42_combout\ : std_logic;
SIGNAL \Shifter|stage_in[54]~40_combout\ : std_logic;
SIGNAL \Shifter|stage[1][52]~12_combout\ : std_logic;
SIGNAL \Shifter|stage_in[57]~34_combout\ : std_logic;
SIGNAL \Shifter|stage_in[59]~33_combout\ : std_logic;
SIGNAL \Shifter|stage_in[56]~35_combout\ : std_logic;
SIGNAL \Shifter|stage_in[58]~32_combout\ : std_logic;
SIGNAL \Shifter|stage[1][56]~10_combout\ : std_logic;
SIGNAL \Shifter|stage[2][48]~14_combout\ : std_logic;
SIGNAL \Shifter|stage_in[17]~14_combout\ : std_logic;
SIGNAL \Shifter|stage_in[19]~13_combout\ : std_logic;
SIGNAL \Shifter|stage_in[16]~15_combout\ : std_logic;
SIGNAL \Shifter|stage_in[18]~12_combout\ : std_logic;
SIGNAL \Shifter|stage[1][16]~3_combout\ : std_logic;
SIGNAL \Shifter|stage_in[28]~7_combout\ : std_logic;
SIGNAL \Shifter|stage_in[30]~4_combout\ : std_logic;
SIGNAL \Shifter|stage_in[31]~5_combout\ : std_logic;
SIGNAL \Shifter|stage_in[29]~6_combout\ : std_logic;
SIGNAL \Shifter|stage[1][28]~1_combout\ : std_logic;
SIGNAL \Shifter|stage_in[24]~3_combout\ : std_logic;
SIGNAL \Shifter|stage_in[26]~0_combout\ : std_logic;
SIGNAL \Shifter|stage_in[25]~2_combout\ : std_logic;
SIGNAL \Shifter|stage_in[27]~1_combout\ : std_logic;
SIGNAL \Shifter|stage[1][24]~0_combout\ : std_logic;
SIGNAL \Shifter|stage_in[21]~10_combout\ : std_logic;
SIGNAL \Shifter|stage_in[20]~11_combout\ : std_logic;
SIGNAL \Shifter|stage_in[23]~9_combout\ : std_logic;
SIGNAL \Shifter|stage_in[22]~8_combout\ : std_logic;
SIGNAL \Shifter|stage[1][20]~2_combout\ : std_logic;
SIGNAL \Shifter|stage[2][16]~4_combout\ : std_logic;
SIGNAL \Shifter|Equal10~0_combout\ : std_logic;
SIGNAL \Shifter|stage~15_combout\ : std_logic;
SIGNAL \Shifter|Output[0]~0_combout\ : std_logic;
SIGNAL \Shifter|Output[0]~1_combout\ : std_logic;
SIGNAL \FuncClass[0]~input_o\ : std_logic;
SIGNAL \AddnSub~input_o\ : std_logic;
SIGNAL \B[61]~input_o\ : std_logic;
SIGNAL \B[60]~input_o\ : std_logic;
SIGNAL \B[59]~input_o\ : std_logic;
SIGNAL \B[58]~input_o\ : std_logic;
SIGNAL \B[55]~input_o\ : std_logic;
SIGNAL \B[54]~input_o\ : std_logic;
SIGNAL \B[53]~input_o\ : std_logic;
SIGNAL \B[52]~input_o\ : std_logic;
SIGNAL \B[51]~input_o\ : std_logic;
SIGNAL \B[50]~input_o\ : std_logic;
SIGNAL \B[48]~input_o\ : std_logic;
SIGNAL \B_In[48]~0_combout\ : std_logic;
SIGNAL \B[49]~input_o\ : std_logic;
SIGNAL \B_In[49]~1_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[56]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[57]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[62]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[63]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[47]~input_o\ : std_logic;
SIGNAL \B[46]~input_o\ : std_logic;
SIGNAL \B[45]~input_o\ : std_logic;
SIGNAL \B[44]~input_o\ : std_logic;
SIGNAL \B[43]~input_o\ : std_logic;
SIGNAL \B[41]~input_o\ : std_logic;
SIGNAL \B[40]~input_o\ : std_logic;
SIGNAL \B[38]~input_o\ : std_logic;
SIGNAL \B[36]~input_o\ : std_logic;
SIGNAL \B[35]~input_o\ : std_logic;
SIGNAL \B[34]~input_o\ : std_logic;
SIGNAL \B[32]~input_o\ : std_logic;
SIGNAL \B_In[32]~2_combout\ : std_logic;
SIGNAL \B[33]~input_o\ : std_logic;
SIGNAL \B_In[33]~3_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[37]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[39]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[42]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[31]~input_o\ : std_logic;
SIGNAL \B[30]~input_o\ : std_logic;
SIGNAL \B[29]~input_o\ : std_logic;
SIGNAL \B[28]~input_o\ : std_logic;
SIGNAL \B[23]~input_o\ : std_logic;
SIGNAL \B[21]~input_o\ : std_logic;
SIGNAL \B[18]~input_o\ : std_logic;
SIGNAL \B[16]~input_o\ : std_logic;
SIGNAL \B[17]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[19]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[20]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[22]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[24]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[25]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[26]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[27]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B_In[16]~4_combout\ : std_logic;
SIGNAL \B_In[17]~5_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[13]~input_o\ : std_logic;
SIGNAL \B[12]~input_o\ : std_logic;
SIGNAL \B[11]~input_o\ : std_logic;
SIGNAL \B[9]~input_o\ : std_logic;
SIGNAL \B[7]~input_o\ : std_logic;
SIGNAL \B[6]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[8]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[10]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[14]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \B[15]~input_o\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|S[63]~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \AltB_sig~0_combout\ : std_logic;
SIGNAL \LogicFN[1]~input_o\ : std_logic;
SIGNAL \LogicFN[0]~input_o\ : std_logic;
SIGNAL \LogicUnit|Mux63~0_combout\ : std_logic;
SIGNAL \FuncClass[1]~input_o\ : std_logic;
SIGNAL \Adder|Cout~0_combout\ : std_logic;
SIGNAL \Y_internal~1_combout\ : std_logic;
SIGNAL \Y_internal~5_combout\ : std_logic;
SIGNAL \Shifter|sign_bit~0_combout\ : std_logic;
SIGNAL \Shifter|stage[1][62]~44_combout\ : std_logic;
SIGNAL \Shifter|stage[2][62]~45_combout\ : std_logic;
SIGNAL \Shifter|stage[1][45]~29_combout\ : std_logic;
SIGNAL \Shifter|stage[1][37]~30_combout\ : std_logic;
SIGNAL \Shifter|stage[1][41]~28_combout\ : std_logic;
SIGNAL \Shifter|stage[1][33]~31_combout\ : std_logic;
SIGNAL \Shifter|stage[2][33]~32_combout\ : std_logic;
SIGNAL \Shifter|stage[1][29]~24_combout\ : std_logic;
SIGNAL \Shifter|stage[1][21]~25_combout\ : std_logic;
SIGNAL \Shifter|stage[1][17]~26_combout\ : std_logic;
SIGNAL \Shifter|stage[1][25]~23_combout\ : std_logic;
SIGNAL \Shifter|stage[2][17]~27_combout\ : std_logic;
SIGNAL \Shifter|stage[1][49]~36_combout\ : std_logic;
SIGNAL \Shifter|stage[1][53]~35_combout\ : std_logic;
SIGNAL \Shifter|stage[1][61]~34_combout\ : std_logic;
SIGNAL \Shifter|stage[1][57]~33_combout\ : std_logic;
SIGNAL \Shifter|stage[2][49]~37_combout\ : std_logic;
SIGNAL \Shifter|stage~38_combout\ : std_logic;
SIGNAL \Shifter|stage[1][5]~41_combout\ : std_logic;
SIGNAL \Shifter|stage[1][9]~39_combout\ : std_logic;
SIGNAL \Shifter|stage[1][13]~40_combout\ : std_logic;
SIGNAL \Shifter|stage[2][1]~42_combout\ : std_logic;
SIGNAL \Shifter|stage[2][1]~43_combout\ : std_logic;
SIGNAL \Y_internal~6_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~3_combout\ : std_logic;
SIGNAL \Y_internal~2_combout\ : std_logic;
SIGNAL \Y_internal~4_combout\ : std_logic;
SIGNAL \Y_internal~7_combout\ : std_logic;
SIGNAL \Y_internal~8_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\ : std_logic;
SIGNAL \Shifter|stage[1][10]~61_combout\ : std_logic;
SIGNAL \Shifter|stage[1][14]~62_combout\ : std_logic;
SIGNAL \Shifter|stage[2][2]~64_combout\ : std_logic;
SIGNAL \Shifter|stage[1][6]~63_combout\ : std_logic;
SIGNAL \Shifter|stage[2][2]~65_combout\ : std_logic;
SIGNAL \Shifter|stage[1][38]~53_combout\ : std_logic;
SIGNAL \Shifter|stage[1][46]~52_combout\ : std_logic;
SIGNAL \Shifter|stage[1][34]~54_combout\ : std_logic;
SIGNAL \Shifter|stage[1][42]~51_combout\ : std_logic;
SIGNAL \Shifter|stage[2][34]~55_combout\ : std_logic;
SIGNAL \Shifter|stage[1][26]~46_combout\ : std_logic;
SIGNAL \Shifter|stage[1][18]~49_combout\ : std_logic;
SIGNAL \Shifter|stage[1][22]~48_combout\ : std_logic;
SIGNAL \Shifter|stage[1][30]~47_combout\ : std_logic;
SIGNAL \Shifter|stage[2][18]~50_combout\ : std_logic;
SIGNAL \Shifter|stage[1][54]~57_combout\ : std_logic;
SIGNAL \Shifter|stage[1][50]~58_combout\ : std_logic;
SIGNAL \Shifter|stage[1][58]~56_combout\ : std_logic;
SIGNAL \Shifter|stage[2][50]~59_combout\ : std_logic;
SIGNAL \Shifter|stage~60_combout\ : std_logic;
SIGNAL \Shifter|stage[2][61]~66_combout\ : std_logic;
SIGNAL \Y_internal~9_combout\ : std_logic;
SIGNAL \Y_internal~10_combout\ : std_logic;
SIGNAL \Shifter|stage[2][3]~86_combout\ : std_logic;
SIGNAL \Shifter|stage[1][7]~85_combout\ : std_logic;
SIGNAL \Shifter|stage[1][15]~84_combout\ : std_logic;
SIGNAL \Shifter|stage[1][11]~83_combout\ : std_logic;
SIGNAL \Shifter|stage[2][3]~87_combout\ : std_logic;
SIGNAL \Shifter|stage[1][35]~75_combout\ : std_logic;
SIGNAL \Shifter|stage[1][39]~74_combout\ : std_logic;
SIGNAL \Shifter|stage[1][43]~72_combout\ : std_logic;
SIGNAL \Shifter|stage[1][47]~73_combout\ : std_logic;
SIGNAL \Shifter|stage[2][35]~76_combout\ : std_logic;
SIGNAL \Shifter|stage[1][55]~79_combout\ : std_logic;
SIGNAL \Shifter|stage[1][59]~77_combout\ : std_logic;
SIGNAL \Shifter|stage[1][63]~78_combout\ : std_logic;
SIGNAL \Shifter|stage[1][51]~80_combout\ : std_logic;
SIGNAL \Shifter|stage[2][51]~81_combout\ : std_logic;
SIGNAL \Shifter|stage[1][27]~67_combout\ : std_logic;
SIGNAL \Shifter|stage[1][23]~69_combout\ : std_logic;
SIGNAL \Shifter|stage[1][31]~68_combout\ : std_logic;
SIGNAL \Shifter|stage[1][19]~70_combout\ : std_logic;
SIGNAL \Shifter|stage[2][19]~71_combout\ : std_logic;
SIGNAL \Shifter|stage~82_combout\ : std_logic;
SIGNAL \Shifter|stage[2][60]~88_combout\ : std_logic;
SIGNAL \Y_internal~12_combout\ : std_logic;
SIGNAL \Y_internal~11_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~13_combout\ : std_logic;
SIGNAL \Y_internal~14_combout\ : std_logic;
SIGNAL \Shifter|stage[2][52]~91_combout\ : std_logic;
SIGNAL \Shifter|stage[2][36]~90_combout\ : std_logic;
SIGNAL \Shifter|stage[2][20]~89_combout\ : std_logic;
SIGNAL \Shifter|stage~92_combout\ : std_logic;
SIGNAL \Shifter|stage[2][59]~94_combout\ : std_logic;
SIGNAL \Shifter|stage[2][4]~93_combout\ : std_logic;
SIGNAL \Y_internal~15_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~16_combout\ : std_logic;
SIGNAL \Shifter|stage[2][58]~100_combout\ : std_logic;
SIGNAL \Shifter|stage[2][5]~99_combout\ : std_logic;
SIGNAL \Shifter|stage[2][37]~96_combout\ : std_logic;
SIGNAL \Shifter|stage[2][21]~95_combout\ : std_logic;
SIGNAL \Shifter|stage[2][53]~97_combout\ : std_logic;
SIGNAL \Shifter|stage~98_combout\ : std_logic;
SIGNAL \Y_internal~18_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~17_combout\ : std_logic;
SIGNAL \Y_internal~19_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~20_combout\ : std_logic;
SIGNAL \Shifter|stage[2][6]~105_combout\ : std_logic;
SIGNAL \Shifter|stage[2][38]~102_combout\ : std_logic;
SIGNAL \Shifter|stage[2][22]~101_combout\ : std_logic;
SIGNAL \Shifter|stage[2][54]~103_combout\ : std_logic;
SIGNAL \Shifter|stage~104_combout\ : std_logic;
SIGNAL \Shifter|stage[2][57]~106_combout\ : std_logic;
SIGNAL \Y_internal~21_combout\ : std_logic;
SIGNAL \Y_internal~22_combout\ : std_logic;
SIGNAL \Y_internal~23_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~combout\ : std_logic;
SIGNAL \Shifter|stage[2][56]~112_combout\ : std_logic;
SIGNAL \Shifter|stage[2][39]~108_combout\ : std_logic;
SIGNAL \Shifter|stage[2][55]~109_combout\ : std_logic;
SIGNAL \Shifter|stage[2][23]~107_combout\ : std_logic;
SIGNAL \Shifter|stage~110_combout\ : std_logic;
SIGNAL \Shifter|stage[2][7]~111_combout\ : std_logic;
SIGNAL \Y_internal~24_combout\ : std_logic;
SIGNAL \Y_internal~25_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~26_combout\ : std_logic;
SIGNAL \Shifter|stage[2][8]~116_combout\ : std_logic;
SIGNAL \Shifter|stage[2][24]~113_combout\ : std_logic;
SIGNAL \Shifter|stage[2][40]~114_combout\ : std_logic;
SIGNAL \Shifter|stage~115_combout\ : std_logic;
SIGNAL \Y_internal~27_combout\ : std_logic;
SIGNAL \Y_internal~28_combout\ : std_logic;
SIGNAL \Y_internal~29_combout\ : std_logic;
SIGNAL \Shifter|stage[2][9]~120_combout\ : std_logic;
SIGNAL \Shifter|stage[2][25]~117_combout\ : std_logic;
SIGNAL \Shifter|stage[2][41]~118_combout\ : std_logic;
SIGNAL \Shifter|stage~119_combout\ : std_logic;
SIGNAL \Y_internal~30_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~31_combout\ : std_logic;
SIGNAL \Shifter|stage[2][26]~121_combout\ : std_logic;
SIGNAL \Shifter|stage[2][42]~122_combout\ : std_logic;
SIGNAL \Shifter|stage~123_combout\ : std_logic;
SIGNAL \Shifter|stage[2][10]~124_combout\ : std_logic;
SIGNAL \Y_internal~33_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~32_combout\ : std_logic;
SIGNAL \Y_internal~34_combout\ : std_logic;
SIGNAL \Shifter|stage[2][43]~126_combout\ : std_logic;
SIGNAL \Shifter|stage[2][27]~125_combout\ : std_logic;
SIGNAL \Shifter|stage~127_combout\ : std_logic;
SIGNAL \Shifter|stage[2][11]~128_combout\ : std_logic;
SIGNAL \Y_internal~36_combout\ : std_logic;
SIGNAL \Y_internal~35_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~37_combout\ : std_logic;
SIGNAL \Shifter|stage[2][12]~132_combout\ : std_logic;
SIGNAL \Shifter|stage[2][44]~130_combout\ : std_logic;
SIGNAL \Shifter|stage[2][28]~129_combout\ : std_logic;
SIGNAL \Shifter|stage~131_combout\ : std_logic;
SIGNAL \Y_internal~41_combout\ : std_logic;
SIGNAL \Y_internal~38_combout\ : std_logic;
SIGNAL \Y_internal~40_combout\ : std_logic;
SIGNAL \Y_internal~39_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Y_internal~42_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~43_combout\ : std_logic;
SIGNAL \Shifter|stage[2][45]~134_combout\ : std_logic;
SIGNAL \Shifter|stage[2][29]~133_combout\ : std_logic;
SIGNAL \Shifter|stage~135_combout\ : std_logic;
SIGNAL \Shifter|stage[2][13]~136_combout\ : std_logic;
SIGNAL \Y_internal~44_combout\ : std_logic;
SIGNAL \Y_internal~45_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~combout\ : std_logic;
SIGNAL \Shifter|stage[2][46]~138_combout\ : std_logic;
SIGNAL \Shifter|stage[2][30]~137_combout\ : std_logic;
SIGNAL \Shifter|stage~139_combout\ : std_logic;
SIGNAL \Shifter|stage[2][14]~140_combout\ : std_logic;
SIGNAL \Y_internal~47_combout\ : std_logic;
SIGNAL \Y_internal~46_combout\ : std_logic;
SIGNAL \Y_internal~48_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Y_internal~49_combout\ : std_logic;
SIGNAL \Shifter|stage[2][47]~142_combout\ : std_logic;
SIGNAL \Shifter|stage[2][31]~141_combout\ : std_logic;
SIGNAL \Shifter|stage~143_combout\ : std_logic;
SIGNAL \Shifter|stage[2][15]~144_combout\ : std_logic;
SIGNAL \Y_internal~50_combout\ : std_logic;
SIGNAL \Y_internal~51_combout\ : std_logic;
SIGNAL \Shifter|stage~145_combout\ : std_logic;
SIGNAL \Shifter|stage~146_combout\ : std_logic;
SIGNAL \Y_internal~54_combout\ : std_logic;
SIGNAL \Y_internal~53_combout\ : std_logic;
SIGNAL \Y_internal~291_combout\ : std_logic;
SIGNAL \Y_internal~52_combout\ : std_logic;
SIGNAL \Shifter|stage~147_combout\ : std_logic;
SIGNAL \Shifter|stage~148_combout\ : std_logic;
SIGNAL \Y_internal~56_combout\ : std_logic;
SIGNAL \Y_internal~55_combout\ : std_logic;
SIGNAL \Y_internal~57_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Y_internal~58_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\ : std_logic;
SIGNAL \Shifter|stage~149_combout\ : std_logic;
SIGNAL \Shifter|stage~150_combout\ : std_logic;
SIGNAL \Y_internal~60_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~59_combout\ : std_logic;
SIGNAL \Y_internal~287_combout\ : std_logic;
SIGNAL \Shifter|stage~151_combout\ : std_logic;
SIGNAL \Shifter|stage~152_combout\ : std_logic;
SIGNAL \Y_internal~62_combout\ : std_logic;
SIGNAL \Y_internal~61_combout\ : std_logic;
SIGNAL \Y_internal~63_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Y_internal~64_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\ : std_logic;
SIGNAL \Shifter|stage~153_combout\ : std_logic;
SIGNAL \Shifter|stage~154_combout\ : std_logic;
SIGNAL \Y_internal~66_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~65_combout\ : std_logic;
SIGNAL \Y_internal~283_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Y_internal~67_combout\ : std_logic;
SIGNAL \Shifter|stage~156_combout\ : std_logic;
SIGNAL \Shifter|stage~155_combout\ : std_logic;
SIGNAL \Y_internal~68_combout\ : std_logic;
SIGNAL \Y_internal~69_combout\ : std_logic;
SIGNAL \Y_internal~70_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Shifter|stage~157_combout\ : std_logic;
SIGNAL \Shifter|stage~158_combout\ : std_logic;
SIGNAL \Y_internal~72_combout\ : std_logic;
SIGNAL \Y_internal~71_combout\ : std_logic;
SIGNAL \Y_internal~73_combout\ : std_logic;
SIGNAL \Y_internal~74_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Shifter|stage~159_combout\ : std_logic;
SIGNAL \Shifter|stage~160_combout\ : std_logic;
SIGNAL \Y_internal~76_combout\ : std_logic;
SIGNAL \Y_internal~75_combout\ : std_logic;
SIGNAL \Y_internal~77_combout\ : std_logic;
SIGNAL \Y_internal~78_combout\ : std_logic;
SIGNAL \Shifter|stage~161_combout\ : std_logic;
SIGNAL \Shifter|stage~162_combout\ : std_logic;
SIGNAL \Y_internal~80_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~79_combout\ : std_logic;
SIGNAL \Y_internal~279_combout\ : std_logic;
SIGNAL \Shifter|stage~164_combout\ : std_logic;
SIGNAL \Shifter|stage~163_combout\ : std_logic;
SIGNAL \Y_internal~82_combout\ : std_logic;
SIGNAL \Y_internal~81_combout\ : std_logic;
SIGNAL \Y_internal~83_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Y_internal~84_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ : std_logic;
SIGNAL \Shifter|stage~165_combout\ : std_logic;
SIGNAL \Shifter|stage~166_combout\ : std_logic;
SIGNAL \Y_internal~86_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ : std_logic;
SIGNAL \Y_internal~85_combout\ : std_logic;
SIGNAL \Y_internal~275_combout\ : std_logic;
SIGNAL \Shifter|stage~168_combout\ : std_logic;
SIGNAL \Shifter|stage~167_combout\ : std_logic;
SIGNAL \Y_internal~88_combout\ : std_logic;
SIGNAL \Y_internal~87_combout\ : std_logic;
SIGNAL \Y_internal~89_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Y_internal~90_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Y_internal~91_combout\ : std_logic;
SIGNAL \Shifter|stage~170_combout\ : std_logic;
SIGNAL \Shifter|stage~169_combout\ : std_logic;
SIGNAL \Y_internal~92_combout\ : std_logic;
SIGNAL \Y_internal~93_combout\ : std_logic;
SIGNAL \Y_internal~94_combout\ : std_logic;
SIGNAL \Shifter|stage~171_combout\ : std_logic;
SIGNAL \Shifter|stage~172_combout\ : std_logic;
SIGNAL \Y_internal~96_combout\ : std_logic;
SIGNAL \Y_internal~95_combout\ : std_logic;
SIGNAL \Y_internal~97_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Y_internal~98_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Shifter|stage~173_combout\ : std_logic;
SIGNAL \Shifter|stage~174_combout\ : std_logic;
SIGNAL \Y_internal~100_combout\ : std_logic;
SIGNAL \Y_internal~99_combout\ : std_logic;
SIGNAL \Y_internal~101_combout\ : std_logic;
SIGNAL \Y_internal~102_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ : std_logic;
SIGNAL \LogicUnit|Mux32~0_combout\ : std_logic;
SIGNAL \Shifter|stage~175_combout\ : std_logic;
SIGNAL \Shifter|stage~176_combout\ : std_logic;
SIGNAL \Shifter|stage_out[31]~0_combout\ : std_logic;
SIGNAL \Y_internal~103_combout\ : std_logic;
SIGNAL \Y_internal~105_combout\ : std_logic;
SIGNAL \Y_internal~106_combout\ : std_logic;
SIGNAL \Y_internal~107_combout\ : std_logic;
SIGNAL \Y_internal~104_combout\ : std_logic;
SIGNAL \Adder|S[32]~1_combout\ : std_logic;
SIGNAL \Y_internal~108_combout\ : std_logic;
SIGNAL \Y_internal~109_combout\ : std_logic;
SIGNAL \Y_internal~110_combout\ : std_logic;
SIGNAL \Y_internal~112_combout\ : std_logic;
SIGNAL \Y_internal~111_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[33]~2_combout\ : std_logic;
SIGNAL \Y_internal~113_combout\ : std_logic;
SIGNAL \Y_internal~114_combout\ : std_logic;
SIGNAL \Y_internal~115_combout\ : std_logic;
SIGNAL \Y_internal~116_combout\ : std_logic;
SIGNAL \Y_internal~117_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[34]~3_combout\ : std_logic;
SIGNAL \Y_internal~118_combout\ : std_logic;
SIGNAL \Y_internal~119_combout\ : std_logic;
SIGNAL \Y_internal~120_combout\ : std_logic;
SIGNAL \Y_internal~122_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[35]~4_combout\ : std_logic;
SIGNAL \Y_internal~123_combout\ : std_logic;
SIGNAL \Y_internal~124_combout\ : std_logic;
SIGNAL \Y_internal~121_combout\ : std_logic;
SIGNAL \Y_internal~125_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[36]~5_combout\ : std_logic;
SIGNAL \Y_internal~128_combout\ : std_logic;
SIGNAL \Y_internal~129_combout\ : std_logic;
SIGNAL \Y_internal~126_combout\ : std_logic;
SIGNAL \Y_internal~127_combout\ : std_logic;
SIGNAL \Y_internal~130_combout\ : std_logic;
SIGNAL \Y_internal~131_combout\ : std_logic;
SIGNAL \Y_internal~132_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[37]~6_combout\ : std_logic;
SIGNAL \Y_internal~133_combout\ : std_logic;
SIGNAL \Y_internal~134_combout\ : std_logic;
SIGNAL \Y_internal~135_combout\ : std_logic;
SIGNAL \Y_internal~137_combout\ : std_logic;
SIGNAL \Y_internal~136_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[38]~7_combout\ : std_logic;
SIGNAL \Y_internal~138_combout\ : std_logic;
SIGNAL \Y_internal~139_combout\ : std_logic;
SIGNAL \Y_internal~140_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[39]~8_combout\ : std_logic;
SIGNAL \Y_internal~143_combout\ : std_logic;
SIGNAL \Y_internal~144_combout\ : std_logic;
SIGNAL \Y_internal~142_combout\ : std_logic;
SIGNAL \Y_internal~141_combout\ : std_logic;
SIGNAL \Y_internal~145_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[40]~9_combout\ : std_logic;
SIGNAL \Y_internal~148_combout\ : std_logic;
SIGNAL \Y_internal~149_combout\ : std_logic;
SIGNAL \Y_internal~147_combout\ : std_logic;
SIGNAL \Y_internal~146_combout\ : std_logic;
SIGNAL \Y_internal~150_combout\ : std_logic;
SIGNAL \Y_internal~151_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[41]~10_combout\ : std_logic;
SIGNAL \Y_internal~153_combout\ : std_logic;
SIGNAL \Y_internal~154_combout\ : std_logic;
SIGNAL \Y_internal~152_combout\ : std_logic;
SIGNAL \Y_internal~155_combout\ : std_logic;
SIGNAL \Y_internal~157_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[42]~11_combout\ : std_logic;
SIGNAL \Y_internal~158_combout\ : std_logic;
SIGNAL \Y_internal~159_combout\ : std_logic;
SIGNAL \Y_internal~156_combout\ : std_logic;
SIGNAL \Y_internal~160_combout\ : std_logic;
SIGNAL \Y_internal~162_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[43]~12_combout\ : std_logic;
SIGNAL \Y_internal~163_combout\ : std_logic;
SIGNAL \Y_internal~164_combout\ : std_logic;
SIGNAL \Y_internal~161_combout\ : std_logic;
SIGNAL \Y_internal~165_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[44]~13_combout\ : std_logic;
SIGNAL \Y_internal~168_combout\ : std_logic;
SIGNAL \Y_internal~169_combout\ : std_logic;
SIGNAL \Y_internal~166_combout\ : std_logic;
SIGNAL \Y_internal~167_combout\ : std_logic;
SIGNAL \Y_internal~170_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[45]~14_combout\ : std_logic;
SIGNAL \Y_internal~173_combout\ : std_logic;
SIGNAL \Y_internal~174_combout\ : std_logic;
SIGNAL \Y_internal~172_combout\ : std_logic;
SIGNAL \Y_internal~171_combout\ : std_logic;
SIGNAL \Y_internal~175_combout\ : std_logic;
SIGNAL \Y_internal~176_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[46]~15_combout\ : std_logic;
SIGNAL \Y_internal~178_combout\ : std_logic;
SIGNAL \Y_internal~179_combout\ : std_logic;
SIGNAL \Y_internal~177_combout\ : std_logic;
SIGNAL \Y_internal~180_combout\ : std_logic;
SIGNAL \Y_internal~182_combout\ : std_logic;
SIGNAL \Y_internal~181_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[47]~16_combout\ : std_logic;
SIGNAL \Y_internal~183_combout\ : std_logic;
SIGNAL \Y_internal~184_combout\ : std_logic;
SIGNAL \Y_internal~185_combout\ : std_logic;
SIGNAL \Adder|S[48]~35_combout\ : std_logic;
SIGNAL \Y_internal~188_combout\ : std_logic;
SIGNAL \Y_internal~189_combout\ : std_logic;
SIGNAL \Y_internal~187_combout\ : std_logic;
SIGNAL \Y_internal~186_combout\ : std_logic;
SIGNAL \Y_internal~190_combout\ : std_logic;
SIGNAL \Y_internal~192_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|S[49]~17_combout\ : std_logic;
SIGNAL \Y_internal~193_combout\ : std_logic;
SIGNAL \Y_internal~194_combout\ : std_logic;
SIGNAL \Y_internal~191_combout\ : std_logic;
SIGNAL \Y_internal~195_combout\ : std_logic;
SIGNAL \Adder|S[50]~18_combout\ : std_logic;
SIGNAL \Y_internal~198_combout\ : std_logic;
SIGNAL \Y_internal~199_combout\ : std_logic;
SIGNAL \Y_internal~197_combout\ : std_logic;
SIGNAL \Y_internal~196_combout\ : std_logic;
SIGNAL \Y_internal~200_combout\ : std_logic;
SIGNAL \Y_internal~201_combout\ : std_logic;
SIGNAL \Y_internal~202_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|S[51]~19_combout\ : std_logic;
SIGNAL \Y_internal~203_combout\ : std_logic;
SIGNAL \Y_internal~204_combout\ : std_logic;
SIGNAL \Y_internal~205_combout\ : std_logic;
SIGNAL \Y_internal~206_combout\ : std_logic;
SIGNAL \Y_internal~207_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[52]~20_combout\ : std_logic;
SIGNAL \Y_internal~208_combout\ : std_logic;
SIGNAL \Y_internal~209_combout\ : std_logic;
SIGNAL \Y_internal~210_combout\ : std_logic;
SIGNAL \Y_internal~211_combout\ : std_logic;
SIGNAL \Y_internal~212_combout\ : std_logic;
SIGNAL \Adder|S[53]~21_combout\ : std_logic;
SIGNAL \Y_internal~213_combout\ : std_logic;
SIGNAL \Y_internal~214_combout\ : std_logic;
SIGNAL \Y_internal~215_combout\ : std_logic;
SIGNAL \Y_internal~217_combout\ : std_logic;
SIGNAL \Y_internal~216_combout\ : std_logic;
SIGNAL \Adder|S[54]~22_combout\ : std_logic;
SIGNAL \Y_internal~218_combout\ : std_logic;
SIGNAL \Y_internal~219_combout\ : std_logic;
SIGNAL \Y_internal~220_combout\ : std_logic;
SIGNAL \Y_internal~221_combout\ : std_logic;
SIGNAL \Y_internal~222_combout\ : std_logic;
SIGNAL \Adder|S[55]~23_combout\ : std_logic;
SIGNAL \Y_internal~223_combout\ : std_logic;
SIGNAL \Y_internal~224_combout\ : std_logic;
SIGNAL \Y_internal~225_combout\ : std_logic;
SIGNAL \Y_internal~227_combout\ : std_logic;
SIGNAL \Adder|S[56]~24_combout\ : std_logic;
SIGNAL \Y_internal~228_combout\ : std_logic;
SIGNAL \Y_internal~229_combout\ : std_logic;
SIGNAL \Y_internal~226_combout\ : std_logic;
SIGNAL \Y_internal~230_combout\ : std_logic;
SIGNAL \Y_internal~231_combout\ : std_logic;
SIGNAL \Y_internal~232_combout\ : std_logic;
SIGNAL \Y_internal~233_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|S[57]~26_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|S[57]~25_combout\ : std_logic;
SIGNAL \Y_internal~271_combout\ : std_logic;
SIGNAL \Y_internal~234_combout\ : std_logic;
SIGNAL \Y_internal~236_combout\ : std_logic;
SIGNAL \Y_internal~237_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|S[58]~28_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|S[58]~27_combout\ : std_logic;
SIGNAL \Y_internal~267_combout\ : std_logic;
SIGNAL \Y_internal~235_combout\ : std_logic;
SIGNAL \Y_internal~238_combout\ : std_logic;
SIGNAL \Y_internal~241_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|S[59]~30_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|S[59]~29_combout\ : std_logic;
SIGNAL \Y_internal~263_combout\ : std_logic;
SIGNAL \Y_internal~240_combout\ : std_logic;
SIGNAL \Y_internal~239_combout\ : std_logic;
SIGNAL \Y_internal~242_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|S[60]~31_combout\ : std_logic;
SIGNAL \Y_internal~245_combout\ : std_logic;
SIGNAL \Y_internal~246_combout\ : std_logic;
SIGNAL \Y_internal~244_combout\ : std_logic;
SIGNAL \Y_internal~243_combout\ : std_logic;
SIGNAL \Y_internal~247_combout\ : std_logic;
SIGNAL \Y_internal~248_combout\ : std_logic;
SIGNAL \Y_internal~249_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ : std_logic;
SIGNAL \Adder|S[61]~32_combout\ : std_logic;
SIGNAL \Y_internal~250_combout\ : std_logic;
SIGNAL \Y_internal~251_combout\ : std_logic;
SIGNAL \Y_internal~252_combout\ : std_logic;
SIGNAL \Adder|S[62]~33_combout\ : std_logic;
SIGNAL \Y_internal~255_combout\ : std_logic;
SIGNAL \Y_internal~256_combout\ : std_logic;
SIGNAL \Y_internal~254_combout\ : std_logic;
SIGNAL \Y_internal~253_combout\ : std_logic;
SIGNAL \Y_internal~257_combout\ : std_logic;
SIGNAL \Y_internal~259_combout\ : std_logic;
SIGNAL \Y_internal~258_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\ : std_logic;
SIGNAL \Adder|S[63]~34_combout\ : std_logic;
SIGNAL \Y_internal~260_combout\ : std_logic;
SIGNAL \Y_internal~261_combout\ : std_logic;
SIGNAL \Y_internal~262_combout\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \Equal3~1_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[29]~4_combout\ : std_logic;
SIGNAL \Equal3~17_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[30]~5_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[28]~3_combout\ : std_logic;
SIGNAL \Equal3~18_combout\ : std_logic;
SIGNAL \Equal3~19_combout\ : std_logic;
SIGNAL \Equal3~14_combout\ : std_logic;
SIGNAL \Equal3~15_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[23]~2_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[22]~1_combout\ : std_logic;
SIGNAL \Equal3~16_combout\ : std_logic;
SIGNAL \Equal3~20_combout\ : std_logic;
SIGNAL \Equal3~4_combout\ : std_logic;
SIGNAL \Equal3~5_combout\ : std_logic;
SIGNAL \Equal3~6_combout\ : std_logic;
SIGNAL \Equal3~7_combout\ : std_logic;
SIGNAL \Equal3~8_combout\ : std_logic;
SIGNAL \Equal3~9_combout\ : std_logic;
SIGNAL \Equal3~10_combout\ : std_logic;
SIGNAL \Equal3~11_combout\ : std_logic;
SIGNAL \Equal3~12_combout\ : std_logic;
SIGNAL \Equal3~13_combout\ : std_logic;
SIGNAL \Equal3~2_combout\ : std_logic;
SIGNAL \Equal3~3_combout\ : std_logic;
SIGNAL \Equal3~21_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|inter_sig\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Shifter|ALT_INV_stage[2][16]~4_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][56]~10_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[54]~40_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_InputExtended[60]~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[38]~24_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[37]~26_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[53]~42_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[52]~43_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[55]~41_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][40]~5_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[31]~5_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[27]~1_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[17]~14_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[24]~3_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][20]~2_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[45]~22_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][32]~9_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[30]~4_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[47]~21_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[26]~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[18]~12_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][24]~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[58]~32_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[56]~35_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][44]~6_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[63]~37_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[19]~13_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[61]~38_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[60]~39_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[23]~9_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_InputExtended[63]~2_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[57]~34_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[62]~36_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][60]~11_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][52]~12_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[50]~44_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[51]~45_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][16]~3_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[41]~18_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[40]~19_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[25]~2_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[28]~7_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][28]~1_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_InputExtended[63]~1_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[42]~16_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[43]~17_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[39]~25_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[21]~10_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][36]~7_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[34]~28_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[35]~29_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[29]~6_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[44]~23_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[36]~27_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[20]~11_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[16]~15_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[22]~8_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[32]~31_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][32]~8_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[33]~30_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[46]~20_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[59]~33_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[11]~53_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][8]~17_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[5]~58_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ALT_INV_B_In[32]~2_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[10]~52_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~15_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[7]~57_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][0]~20_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ALT_INV_B_In[33]~3_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][63]~22_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[4]~59_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][12]~19_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[2]~49_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[49]~46_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[1]~50_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][48]~14_combout\ : std_logic;
SIGNAL \ALT_INV_B_In[49]~1_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[15]~61_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[12]~63_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][48]~13_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[0]~48_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[9]~54_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[6]~56_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][4]~18_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][0]~16_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[13]~62_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][63]~21_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_Output[0]~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[48]~47_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[14]~60_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ALT_INV_B_In[48]~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[3]~51_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_Output[0]~1_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_in[8]~55_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[63]~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|ALT_INV_inter_sig\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ALT_INV_B_In[16]~4_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ALT_INV_B_In[17]~5_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~38_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \LogicUnit|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][22]~48_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~2_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][61]~34_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][34]~55_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][17]~27_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_sign_bit~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ALT_INV_AltB_sig~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][29]~24_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][33]~31_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][53]~35_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~3_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][45]~29_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][13]~40_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][1]~43_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~5_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][62]~45_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][30]~47_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][18]~49_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][25]~23_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_Cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][21]~25_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][33]~32_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][37]~30_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][49]~37_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][1]~42_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][62]~44_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~6_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~8_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~4_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][42]~51_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][18]~50_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][17]~26_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][41]~28_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][57]~33_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][49]~36_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][5]~41_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][26]~46_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][46]~52_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][9]~39_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][38]~53_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][34]~54_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~98_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][5]~99_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][36]~90_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][20]~89_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~18_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][51]~81_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][55]~79_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][51]~80_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][63]~78_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][61]~66_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][7]~85_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~60_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][35]~75_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][52]~91_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~92_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][27]~67_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~12_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][21]~95_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][58]~100_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~20_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][50]~58_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~14_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][60]~88_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][22]~101_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][38]~102_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][3]~87_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][54]~103_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][54]~57_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][19]~71_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][39]~74_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][59]~77_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~17_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][37]~96_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][23]~69_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][10]~61_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~9_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][2]~65_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][31]~68_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][19]~70_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][35]~76_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][50]~59_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~82_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][43]~72_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][3]~86_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][11]~83_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][4]~93_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][58]~56_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][14]~62_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][47]~73_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~11_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][2]~64_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][59]~94_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~15_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][53]~97_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][6]~63_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[1][15]~84_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~27_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~119_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][45]~134_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~127_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~104_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][40]~114_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~32_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~39_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][12]~132_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~43_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][8]~116_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~24_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][13]~136_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][6]~105_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][27]~125_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~135_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~44_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~115_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][43]~126_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][55]~109_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~21_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][56]~112_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][23]~107_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~36_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][9]~120_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][57]~106_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~23_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~26_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][39]~108_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~110_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][7]~111_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][24]~113_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][10]~124_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][26]~121_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~35_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][11]~128_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~38_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~29_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][28]~129_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][44]~130_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][25]~117_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~33_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~123_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~40_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][42]~122_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~131_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~30_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~41_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][41]~118_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][29]~133_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~146_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~68_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][31]~141_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~147_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~148_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~46_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~149_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~151_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~145_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~152_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~73_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~56_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][15]~144_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~47_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~63_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~59_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][14]~140_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~143_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~49_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~61_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~62_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~55_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~154_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~54_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~66_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][30]~137_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~150_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~53_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~60_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~153_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~67_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~155_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][47]~142_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage[2][46]~138_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~52_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~156_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~69_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~71_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~157_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~158_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~65_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~139_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~57_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~72_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~50_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~169_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~92_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~75_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~83_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~159_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~168_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~166_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~100_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~96_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~91_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~95_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~87_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~104_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~160_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~105_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~97_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~165_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~167_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~77_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~162_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~170_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~76_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~173_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~163_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~99_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~171_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~82_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~79_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~81_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~89_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~93_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~172_combout\ : std_logic;
SIGNAL \LogicUnit|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~101_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~176_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~88_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~174_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~175_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~86_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~85_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~161_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage_out[31]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~80_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_stage~164_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~112_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~114_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~124_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[37]~6_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[32]~1_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~111_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~133_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~151_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~107_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[33]~2_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~128_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~134_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~146_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[34]~3_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~141_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~152_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~129_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~143_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~113_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~108_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~118_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~131_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~121_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~139_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~142_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~119_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[39]~8_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~144_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~132_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~123_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~109_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~136_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~147_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~149_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[36]~5_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~116_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~122_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[35]~4_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~126_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~137_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[38]~7_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~138_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~148_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[40]~9_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~106_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~117_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~127_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~169_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~189_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~176_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~191_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~168_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~192_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~156_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~187_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[49]~17_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~193_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~186_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~196_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~197_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~194_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~181_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[50]~18_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~198_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~163_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[43]~12_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~153_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~158_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~154_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~167_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[42]~11_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[44]~13_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~161_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~171_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~157_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~166_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[45]~14_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~177_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~159_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[46]~15_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[41]~10_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~173_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~179_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[47]~16_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~183_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~162_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~164_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~172_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~178_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~184_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~188_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~174_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~182_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~201_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~202_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[59]~29_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[58]~28_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~239_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~223_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~207_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~227_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~224_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[54]~22_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~216_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[57]~25_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~236_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[59]~30_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~209_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~241_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~211_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~218_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~229_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~219_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~214_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[51]~19_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~221_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~228_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~212_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~231_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~217_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~222_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~233_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[58]~27_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~237_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~206_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~226_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[55]~23_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~199_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~203_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~208_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[53]~21_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~213_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[56]~24_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~232_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[57]~26_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~235_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~240_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[52]~20_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~204_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~255_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~256_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~260_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~261_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~4_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~243_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~6_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~10_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~258_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~5_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[30]~5_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[60]~31_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~19_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~7_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~248_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[61]~32_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~246_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~12_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[29]~4_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~14_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~244_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~11_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[22]~1_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[23]~2_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~251_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~253_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~254_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[63]~34_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~9_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~15_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~249_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~13_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[28]~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~17_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~8_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~16_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~18_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~20_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~250_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~259_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~245_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[62]~33_combout\ : std_logic;
SIGNAL \ALT_INV_A[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[36]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[32]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[53]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_ShiftFN[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_ShiftFN[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[34]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[41]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[42]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[52]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[47]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[57]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[45]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[44]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[46]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[59]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[56]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[37]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[62]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[38]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[39]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[33]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_ExtWord~input_o\ : std_logic;
SIGNAL \ALT_INV_A[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[40]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[58]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[63]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[61]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[60]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[54]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[43]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[55]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[35]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[36]~input_o\ : std_logic;
SIGNAL \ALT_INV_AddnSub~input_o\ : std_logic;
SIGNAL \ALT_INV_B[55]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[49]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[35]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[51]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[39]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[34]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[58]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[50]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[33]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[38]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[51]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[32]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[52]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[63]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[43]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[56]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[61]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[53]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[57]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[44]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[47]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[59]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[46]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[45]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[40]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[48]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[49]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[41]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[42]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[62]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[60]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[54]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[37]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[50]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[48]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_FuncClass[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_LogicFN[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_FuncClass[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_LogicFN[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_Y_internal~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~271_combout\ : std_logic;
SIGNAL \Shifter|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~263_combout\ : std_logic;
SIGNAL \ALT_INV_Y_internal~267_combout\ : std_logic;
SIGNAL \Adder|ALT_INV_S[48]~35_combout\ : std_logic;

BEGIN

ww_A <= A;
ww_B <= B;
ww_FuncClass <= FuncClass;
ww_LogicFN <= LogicFN;
ww_ShiftFN <= ShiftFN;
ww_AddnSub <= AddnSub;
ww_ExtWord <= ExtWord;
Y <= ww_Y;
Zero <= ww_Zero;
AltB <= ww_AltB;
AltBu <= ww_AltBu;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\Shifter|ALT_INV_stage[2][16]~4_combout\ <= NOT \Shifter|stage[2][16]~4_combout\;
\Shifter|ALT_INV_stage[1][56]~10_combout\ <= NOT \Shifter|stage[1][56]~10_combout\;
\Shifter|ALT_INV_Equal9~0_combout\ <= NOT \Shifter|Equal9~0_combout\;
\Shifter|ALT_INV_stage_in[54]~40_combout\ <= NOT \Shifter|stage_in[54]~40_combout\;
\Shifter|ALT_INV_InputExtended[60]~0_combout\ <= NOT \Shifter|InputExtended[60]~0_combout\;
\Shifter|ALT_INV_stage_in[38]~24_combout\ <= NOT \Shifter|stage_in[38]~24_combout\;
\Shifter|ALT_INV_stage_in[37]~26_combout\ <= NOT \Shifter|stage_in[37]~26_combout\;
\Shifter|ALT_INV_stage_in[53]~42_combout\ <= NOT \Shifter|stage_in[53]~42_combout\;
\Shifter|ALT_INV_stage_in[52]~43_combout\ <= NOT \Shifter|stage_in[52]~43_combout\;
\Shifter|ALT_INV_stage_in[55]~41_combout\ <= NOT \Shifter|stage_in[55]~41_combout\;
\Shifter|ALT_INV_stage[1][40]~5_combout\ <= NOT \Shifter|stage[1][40]~5_combout\;
\Shifter|ALT_INV_stage_in[31]~5_combout\ <= NOT \Shifter|stage_in[31]~5_combout\;
\Shifter|ALT_INV_stage_in[27]~1_combout\ <= NOT \Shifter|stage_in[27]~1_combout\;
\Shifter|ALT_INV_stage_in[17]~14_combout\ <= NOT \Shifter|stage_in[17]~14_combout\;
\Shifter|ALT_INV_stage_in[24]~3_combout\ <= NOT \Shifter|stage_in[24]~3_combout\;
\Shifter|ALT_INV_stage[1][20]~2_combout\ <= NOT \Shifter|stage[1][20]~2_combout\;
\Shifter|ALT_INV_stage_in[45]~22_combout\ <= NOT \Shifter|stage_in[45]~22_combout\;
\Shifter|ALT_INV_stage[2][32]~9_combout\ <= NOT \Shifter|stage[2][32]~9_combout\;
\Shifter|ALT_INV_stage_in[30]~4_combout\ <= NOT \Shifter|stage_in[30]~4_combout\;
\Shifter|ALT_INV_stage_in[47]~21_combout\ <= NOT \Shifter|stage_in[47]~21_combout\;
\Shifter|ALT_INV_stage_in[26]~0_combout\ <= NOT \Shifter|stage_in[26]~0_combout\;
\Shifter|ALT_INV_stage_in[18]~12_combout\ <= NOT \Shifter|stage_in[18]~12_combout\;
\Shifter|ALT_INV_stage[1][24]~0_combout\ <= NOT \Shifter|stage[1][24]~0_combout\;
\Shifter|ALT_INV_stage_in[58]~32_combout\ <= NOT \Shifter|stage_in[58]~32_combout\;
\Shifter|ALT_INV_stage_in[56]~35_combout\ <= NOT \Shifter|stage_in[56]~35_combout\;
\Shifter|ALT_INV_stage[1][44]~6_combout\ <= NOT \Shifter|stage[1][44]~6_combout\;
\Shifter|ALT_INV_stage_in[63]~37_combout\ <= NOT \Shifter|stage_in[63]~37_combout\;
\Shifter|ALT_INV_stage_in[19]~13_combout\ <= NOT \Shifter|stage_in[19]~13_combout\;
\Shifter|ALT_INV_stage_in[61]~38_combout\ <= NOT \Shifter|stage_in[61]~38_combout\;
\Shifter|ALT_INV_stage_in[60]~39_combout\ <= NOT \Shifter|stage_in[60]~39_combout\;
\Shifter|ALT_INV_stage_in[23]~9_combout\ <= NOT \Shifter|stage_in[23]~9_combout\;
\Shifter|ALT_INV_InputExtended[63]~2_combout\ <= NOT \Shifter|InputExtended[63]~2_combout\;
\Shifter|ALT_INV_stage_in[57]~34_combout\ <= NOT \Shifter|stage_in[57]~34_combout\;
\Shifter|ALT_INV_stage_in[62]~36_combout\ <= NOT \Shifter|stage_in[62]~36_combout\;
\Shifter|ALT_INV_stage[1][60]~11_combout\ <= NOT \Shifter|stage[1][60]~11_combout\;
\Shifter|ALT_INV_stage[1][52]~12_combout\ <= NOT \Shifter|stage[1][52]~12_combout\;
\Shifter|ALT_INV_stage_in[50]~44_combout\ <= NOT \Shifter|stage_in[50]~44_combout\;
\Shifter|ALT_INV_stage_in[51]~45_combout\ <= NOT \Shifter|stage_in[51]~45_combout\;
\Shifter|ALT_INV_stage[1][16]~3_combout\ <= NOT \Shifter|stage[1][16]~3_combout\;
\Shifter|ALT_INV_stage_in[41]~18_combout\ <= NOT \Shifter|stage_in[41]~18_combout\;
\Shifter|ALT_INV_stage_in[40]~19_combout\ <= NOT \Shifter|stage_in[40]~19_combout\;
\Shifter|ALT_INV_Equal10~0_combout\ <= NOT \Shifter|Equal10~0_combout\;
\Shifter|ALT_INV_stage_in[25]~2_combout\ <= NOT \Shifter|stage_in[25]~2_combout\;
\Shifter|ALT_INV_stage_in[28]~7_combout\ <= NOT \Shifter|stage_in[28]~7_combout\;
\Shifter|ALT_INV_stage[1][28]~1_combout\ <= NOT \Shifter|stage[1][28]~1_combout\;
\Shifter|ALT_INV_InputExtended[63]~1_combout\ <= NOT \Shifter|InputExtended[63]~1_combout\;
\Shifter|ALT_INV_stage_in[42]~16_combout\ <= NOT \Shifter|stage_in[42]~16_combout\;
\Shifter|ALT_INV_stage_in[43]~17_combout\ <= NOT \Shifter|stage_in[43]~17_combout\;
\Shifter|ALT_INV_stage_in[39]~25_combout\ <= NOT \Shifter|stage_in[39]~25_combout\;
\Shifter|ALT_INV_stage_in[21]~10_combout\ <= NOT \Shifter|stage_in[21]~10_combout\;
\Shifter|ALT_INV_stage[1][36]~7_combout\ <= NOT \Shifter|stage[1][36]~7_combout\;
\Shifter|ALT_INV_stage_in[34]~28_combout\ <= NOT \Shifter|stage_in[34]~28_combout\;
\Shifter|ALT_INV_stage_in[35]~29_combout\ <= NOT \Shifter|stage_in[35]~29_combout\;
\Shifter|ALT_INV_stage_in[29]~6_combout\ <= NOT \Shifter|stage_in[29]~6_combout\;
\Shifter|ALT_INV_stage_in[44]~23_combout\ <= NOT \Shifter|stage_in[44]~23_combout\;
\Shifter|ALT_INV_stage_in[36]~27_combout\ <= NOT \Shifter|stage_in[36]~27_combout\;
\Shifter|ALT_INV_stage_in[20]~11_combout\ <= NOT \Shifter|stage_in[20]~11_combout\;
\Shifter|ALT_INV_stage_in[16]~15_combout\ <= NOT \Shifter|stage_in[16]~15_combout\;
\Shifter|ALT_INV_stage_in[22]~8_combout\ <= NOT \Shifter|stage_in[22]~8_combout\;
\Shifter|ALT_INV_stage_in[32]~31_combout\ <= NOT \Shifter|stage_in[32]~31_combout\;
\Shifter|ALT_INV_stage[1][32]~8_combout\ <= NOT \Shifter|stage[1][32]~8_combout\;
\Shifter|ALT_INV_stage_in[33]~30_combout\ <= NOT \Shifter|stage_in[33]~30_combout\;
\Shifter|ALT_INV_stage_in[46]~20_combout\ <= NOT \Shifter|stage_in[46]~20_combout\;
\Shifter|ALT_INV_stage_in[59]~33_combout\ <= NOT \Shifter|stage_in[59]~33_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage_in[11]~53_combout\ <= NOT \Shifter|stage_in[11]~53_combout\;
\Shifter|ALT_INV_stage[1][8]~17_combout\ <= NOT \Shifter|stage[1][8]~17_combout\;
\Shifter|ALT_INV_stage_in[5]~58_combout\ <= NOT \Shifter|stage_in[5]~58_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\;
\ALT_INV_B_In[32]~2_combout\ <= NOT \B_In[32]~2_combout\;
\Shifter|ALT_INV_stage_in[10]~52_combout\ <= NOT \Shifter|stage_in[10]~52_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage~15_combout\ <= NOT \Shifter|stage~15_combout\;
\Shifter|ALT_INV_stage_in[7]~57_combout\ <= NOT \Shifter|stage_in[7]~57_combout\;
\Shifter|ALT_INV_stage[2][0]~20_combout\ <= NOT \Shifter|stage[2][0]~20_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\;
\ALT_INV_B_In[33]~3_combout\ <= NOT \B_In[33]~3_combout\;
\Shifter|ALT_INV_Equal11~0_combout\ <= NOT \Shifter|Equal11~0_combout\;
\Shifter|ALT_INV_stage[2][63]~22_combout\ <= NOT \Shifter|stage[2][63]~22_combout\;
\Shifter|ALT_INV_stage_in[4]~59_combout\ <= NOT \Shifter|stage_in[4]~59_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage[1][12]~19_combout\ <= NOT \Shifter|stage[1][12]~19_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage_in[2]~49_combout\ <= NOT \Shifter|stage_in[2]~49_combout\;
\Shifter|ALT_INV_stage_in[49]~46_combout\ <= NOT \Shifter|stage_in[49]~46_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage_in[1]~50_combout\ <= NOT \Shifter|stage_in[1]~50_combout\;
\Shifter|ALT_INV_stage[2][48]~14_combout\ <= NOT \Shifter|stage[2][48]~14_combout\;
\ALT_INV_B_In[49]~1_combout\ <= NOT \B_In[49]~1_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage_in[15]~61_combout\ <= NOT \Shifter|stage_in[15]~61_combout\;
\Shifter|ALT_INV_stage_in[12]~63_combout\ <= NOT \Shifter|stage_in[12]~63_combout\;
\Shifter|ALT_INV_stage[1][48]~13_combout\ <= NOT \Shifter|stage[1][48]~13_combout\;
\Shifter|ALT_INV_stage_in[0]~48_combout\ <= NOT \Shifter|stage_in[0]~48_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage_in[9]~54_combout\ <= NOT \Shifter|stage_in[9]~54_combout\;
\Shifter|ALT_INV_stage_in[6]~56_combout\ <= NOT \Shifter|stage_in[6]~56_combout\;
\Shifter|ALT_INV_stage[1][4]~18_combout\ <= NOT \Shifter|stage[1][4]~18_combout\;
\Shifter|ALT_INV_stage[1][0]~16_combout\ <= NOT \Shifter|stage[1][0]~16_combout\;
\Shifter|ALT_INV_stage_in[13]~62_combout\ <= NOT \Shifter|stage_in[13]~62_combout\;
\Shifter|ALT_INV_stage[2][63]~21_combout\ <= NOT \Shifter|stage[2][63]~21_combout\;
\Shifter|ALT_INV_Output[0]~0_combout\ <= NOT \Shifter|Output[0]~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage_in[48]~47_combout\ <= NOT \Shifter|stage_in[48]~47_combout\;
\Shifter|ALT_INV_stage_in[14]~60_combout\ <= NOT \Shifter|stage_in[14]~60_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\;
\ALT_INV_B_In[48]~0_combout\ <= NOT \B_In[48]~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage_in[3]~51_combout\ <= NOT \Shifter|stage_in[3]~51_combout\;
\Shifter|ALT_INV_Output[0]~1_combout\ <= NOT \Shifter|Output[0]~1_combout\;
\Shifter|ALT_INV_stage_in[8]~55_combout\ <= NOT \Shifter|stage_in[8]~55_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\;
\Adder|ALT_INV_S[63]~0_combout\ <= NOT \Adder|S[63]~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|ALT_INV_inter_sig\(2) <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|inter_sig\(2);
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\;
\ALT_INV_B_In[16]~4_combout\ <= NOT \B_In[16]~4_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\;
\ALT_INV_B_In[17]~5_combout\ <= NOT \B_In[17]~5_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage~38_combout\ <= NOT \Shifter|stage~38_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\;
\LogicUnit|ALT_INV_Mux63~0_combout\ <= NOT \LogicUnit|Mux63~0_combout\;
\Shifter|ALT_INV_stage[1][22]~48_combout\ <= NOT \Shifter|stage[1][22]~48_combout\;
\ALT_INV_Y_internal~2_combout\ <= NOT \Y_internal~2_combout\;
\Shifter|ALT_INV_stage[1][61]~34_combout\ <= NOT \Shifter|stage[1][61]~34_combout\;
\Shifter|ALT_INV_stage[2][34]~55_combout\ <= NOT \Shifter|stage[2][34]~55_combout\;
\Shifter|ALT_INV_stage[2][17]~27_combout\ <= NOT \Shifter|stage[2][17]~27_combout\;
\Shifter|ALT_INV_sign_bit~0_combout\ <= NOT \Shifter|sign_bit~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\;
\ALT_INV_AltB_sig~0_combout\ <= NOT \AltB_sig~0_combout\;
\Shifter|ALT_INV_stage[1][29]~24_combout\ <= NOT \Shifter|stage[1][29]~24_combout\;
\Shifter|ALT_INV_stage[1][33]~31_combout\ <= NOT \Shifter|stage[1][33]~31_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage[1][53]~35_combout\ <= NOT \Shifter|stage[1][53]~35_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\;
\ALT_INV_Y_internal~3_combout\ <= NOT \Y_internal~3_combout\;
\Shifter|ALT_INV_stage[1][45]~29_combout\ <= NOT \Shifter|stage[1][45]~29_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage[1][13]~40_combout\ <= NOT \Shifter|stage[1][13]~40_combout\;
\Shifter|ALT_INV_stage[2][1]~43_combout\ <= NOT \Shifter|stage[2][1]~43_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\;
\ALT_INV_Y_internal~5_combout\ <= NOT \Y_internal~5_combout\;
\Shifter|ALT_INV_stage[2][62]~45_combout\ <= NOT \Shifter|stage[2][62]~45_combout\;
\Shifter|ALT_INV_stage[1][30]~47_combout\ <= NOT \Shifter|stage[1][30]~47_combout\;
\Shifter|ALT_INV_stage[1][18]~49_combout\ <= NOT \Shifter|stage[1][18]~49_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage[1][25]~23_combout\ <= NOT \Shifter|stage[1][25]~23_combout\;
\Adder|ALT_INV_Cout~0_combout\ <= NOT \Adder|Cout~0_combout\;
\Shifter|ALT_INV_stage[1][21]~25_combout\ <= NOT \Shifter|stage[1][21]~25_combout\;
\Shifter|ALT_INV_stage[2][33]~32_combout\ <= NOT \Shifter|stage[2][33]~32_combout\;
\Shifter|ALT_INV_stage[1][37]~30_combout\ <= NOT \Shifter|stage[1][37]~30_combout\;
\Shifter|ALT_INV_stage[2][49]~37_combout\ <= NOT \Shifter|stage[2][49]~37_combout\;
\Shifter|ALT_INV_stage[2][1]~42_combout\ <= NOT \Shifter|stage[2][1]~42_combout\;
\Shifter|ALT_INV_stage[1][62]~44_combout\ <= NOT \Shifter|stage[1][62]~44_combout\;
\ALT_INV_Y_internal~6_combout\ <= NOT \Y_internal~6_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\;
\ALT_INV_Y_internal~8_combout\ <= NOT \Y_internal~8_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\;
\ALT_INV_Y_internal~4_combout\ <= NOT \Y_internal~4_combout\;
\Shifter|ALT_INV_stage[1][42]~51_combout\ <= NOT \Shifter|stage[1][42]~51_combout\;
\Shifter|ALT_INV_stage[2][18]~50_combout\ <= NOT \Shifter|stage[2][18]~50_combout\;
\Shifter|ALT_INV_stage[1][17]~26_combout\ <= NOT \Shifter|stage[1][17]~26_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage[1][41]~28_combout\ <= NOT \Shifter|stage[1][41]~28_combout\;
\Shifter|ALT_INV_stage[1][57]~33_combout\ <= NOT \Shifter|stage[1][57]~33_combout\;
\Shifter|ALT_INV_stage[1][49]~36_combout\ <= NOT \Shifter|stage[1][49]~36_combout\;
\Shifter|ALT_INV_stage[1][5]~41_combout\ <= NOT \Shifter|stage[1][5]~41_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\;
\Shifter|ALT_INV_stage[1][26]~46_combout\ <= NOT \Shifter|stage[1][26]~46_combout\;
\Shifter|ALT_INV_stage[1][46]~52_combout\ <= NOT \Shifter|stage[1][46]~52_combout\;
\Shifter|ALT_INV_stage[1][9]~39_combout\ <= NOT \Shifter|stage[1][9]~39_combout\;
\Shifter|ALT_INV_stage[1][38]~53_combout\ <= NOT \Shifter|stage[1][38]~53_combout\;
\Shifter|ALT_INV_stage[1][34]~54_combout\ <= NOT \Shifter|stage[1][34]~54_combout\;
\Shifter|ALT_INV_stage~98_combout\ <= NOT \Shifter|stage~98_combout\;
\Shifter|ALT_INV_stage[2][5]~99_combout\ <= NOT \Shifter|stage[2][5]~99_combout\;
\Shifter|ALT_INV_stage[2][36]~90_combout\ <= NOT \Shifter|stage[2][36]~90_combout\;
\Shifter|ALT_INV_stage[2][20]~89_combout\ <= NOT \Shifter|stage[2][20]~89_combout\;
\ALT_INV_Y_internal~18_combout\ <= NOT \Y_internal~18_combout\;
\Shifter|ALT_INV_stage[2][51]~81_combout\ <= NOT \Shifter|stage[2][51]~81_combout\;
\Shifter|ALT_INV_stage[1][55]~79_combout\ <= NOT \Shifter|stage[1][55]~79_combout\;
\Shifter|ALT_INV_stage[1][51]~80_combout\ <= NOT \Shifter|stage[1][51]~80_combout\;
\Shifter|ALT_INV_stage[1][63]~78_combout\ <= NOT \Shifter|stage[1][63]~78_combout\;
\Shifter|ALT_INV_stage[2][61]~66_combout\ <= NOT \Shifter|stage[2][61]~66_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage[1][7]~85_combout\ <= NOT \Shifter|stage[1][7]~85_combout\;
\Shifter|ALT_INV_stage~60_combout\ <= NOT \Shifter|stage~60_combout\;
\Shifter|ALT_INV_stage[1][35]~75_combout\ <= NOT \Shifter|stage[1][35]~75_combout\;
\Shifter|ALT_INV_stage[2][52]~91_combout\ <= NOT \Shifter|stage[2][52]~91_combout\;
\Shifter|ALT_INV_stage~92_combout\ <= NOT \Shifter|stage~92_combout\;
\Shifter|ALT_INV_stage[1][27]~67_combout\ <= NOT \Shifter|stage[1][27]~67_combout\;
\ALT_INV_Y_internal~12_combout\ <= NOT \Y_internal~12_combout\;
\Shifter|ALT_INV_stage[2][21]~95_combout\ <= NOT \Shifter|stage[2][21]~95_combout\;
\Shifter|ALT_INV_stage[2][58]~100_combout\ <= NOT \Shifter|stage[2][58]~100_combout\;
\ALT_INV_Y_internal~20_combout\ <= NOT \Y_internal~20_combout\;
\Shifter|ALT_INV_stage[1][50]~58_combout\ <= NOT \Shifter|stage[1][50]~58_combout\;
\ALT_INV_Y_internal~14_combout\ <= NOT \Y_internal~14_combout\;
\Shifter|ALT_INV_stage[2][60]~88_combout\ <= NOT \Shifter|stage[2][60]~88_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage[2][22]~101_combout\ <= NOT \Shifter|stage[2][22]~101_combout\;
\Shifter|ALT_INV_stage[2][38]~102_combout\ <= NOT \Shifter|stage[2][38]~102_combout\;
\Shifter|ALT_INV_stage[2][3]~87_combout\ <= NOT \Shifter|stage[2][3]~87_combout\;
\Shifter|ALT_INV_stage[2][54]~103_combout\ <= NOT \Shifter|stage[2][54]~103_combout\;
\Shifter|ALT_INV_stage[1][54]~57_combout\ <= NOT \Shifter|stage[1][54]~57_combout\;
\Shifter|ALT_INV_stage[2][19]~71_combout\ <= NOT \Shifter|stage[2][19]~71_combout\;
\Shifter|ALT_INV_stage[1][39]~74_combout\ <= NOT \Shifter|stage[1][39]~74_combout\;
\Shifter|ALT_INV_stage[1][59]~77_combout\ <= NOT \Shifter|stage[1][59]~77_combout\;
\ALT_INV_Y_internal~17_combout\ <= NOT \Y_internal~17_combout\;
\Shifter|ALT_INV_stage[2][37]~96_combout\ <= NOT \Shifter|stage[2][37]~96_combout\;
\Shifter|ALT_INV_stage[1][23]~69_combout\ <= NOT \Shifter|stage[1][23]~69_combout\;
\Shifter|ALT_INV_stage[1][10]~61_combout\ <= NOT \Shifter|stage[1][10]~61_combout\;
\ALT_INV_Y_internal~9_combout\ <= NOT \Y_internal~9_combout\;
\Shifter|ALT_INV_stage[2][2]~65_combout\ <= NOT \Shifter|stage[2][2]~65_combout\;
\Shifter|ALT_INV_stage[1][31]~68_combout\ <= NOT \Shifter|stage[1][31]~68_combout\;
\Shifter|ALT_INV_stage[1][19]~70_combout\ <= NOT \Shifter|stage[1][19]~70_combout\;
\Shifter|ALT_INV_stage[2][35]~76_combout\ <= NOT \Shifter|stage[2][35]~76_combout\;
\Shifter|ALT_INV_stage[2][50]~59_combout\ <= NOT \Shifter|stage[2][50]~59_combout\;
\Shifter|ALT_INV_stage~82_combout\ <= NOT \Shifter|stage~82_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage[1][43]~72_combout\ <= NOT \Shifter|stage[1][43]~72_combout\;
\Shifter|ALT_INV_stage[2][3]~86_combout\ <= NOT \Shifter|stage[2][3]~86_combout\;
\Shifter|ALT_INV_stage[1][11]~83_combout\ <= NOT \Shifter|stage[1][11]~83_combout\;
\Shifter|ALT_INV_stage[2][4]~93_combout\ <= NOT \Shifter|stage[2][4]~93_combout\;
\Shifter|ALT_INV_stage[1][58]~56_combout\ <= NOT \Shifter|stage[1][58]~56_combout\;
\Shifter|ALT_INV_stage[1][14]~62_combout\ <= NOT \Shifter|stage[1][14]~62_combout\;
\Shifter|ALT_INV_stage[1][47]~73_combout\ <= NOT \Shifter|stage[1][47]~73_combout\;
\ALT_INV_Y_internal~11_combout\ <= NOT \Y_internal~11_combout\;
\Shifter|ALT_INV_stage[2][2]~64_combout\ <= NOT \Shifter|stage[2][2]~64_combout\;
\Shifter|ALT_INV_stage[2][59]~94_combout\ <= NOT \Shifter|stage[2][59]~94_combout\;
\ALT_INV_Y_internal~15_combout\ <= NOT \Y_internal~15_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage[2][53]~97_combout\ <= NOT \Shifter|stage[2][53]~97_combout\;
\Shifter|ALT_INV_stage[1][6]~63_combout\ <= NOT \Shifter|stage[1][6]~63_combout\;
\Shifter|ALT_INV_stage[1][15]~84_combout\ <= NOT \Shifter|stage[1][15]~84_combout\;
\ALT_INV_Y_internal~27_combout\ <= NOT \Y_internal~27_combout\;
\Shifter|ALT_INV_stage~119_combout\ <= NOT \Shifter|stage~119_combout\;
\Shifter|ALT_INV_stage[2][45]~134_combout\ <= NOT \Shifter|stage[2][45]~134_combout\;
\Shifter|ALT_INV_stage~127_combout\ <= NOT \Shifter|stage~127_combout\;
\Shifter|ALT_INV_stage~104_combout\ <= NOT \Shifter|stage~104_combout\;
\Shifter|ALT_INV_stage[2][40]~114_combout\ <= NOT \Shifter|stage[2][40]~114_combout\;
\ALT_INV_Y_internal~32_combout\ <= NOT \Y_internal~32_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\;
\ALT_INV_Y_internal~39_combout\ <= NOT \Y_internal~39_combout\;
\Shifter|ALT_INV_stage[2][12]~132_combout\ <= NOT \Shifter|stage[2][12]~132_combout\;
\ALT_INV_Y_internal~43_combout\ <= NOT \Y_internal~43_combout\;
\Shifter|ALT_INV_stage[2][8]~116_combout\ <= NOT \Shifter|stage[2][8]~116_combout\;
\ALT_INV_Y_internal~24_combout\ <= NOT \Y_internal~24_combout\;
\Shifter|ALT_INV_stage[2][13]~136_combout\ <= NOT \Shifter|stage[2][13]~136_combout\;
\Shifter|ALT_INV_stage[2][6]~105_combout\ <= NOT \Shifter|stage[2][6]~105_combout\;
\Shifter|ALT_INV_stage[2][27]~125_combout\ <= NOT \Shifter|stage[2][27]~125_combout\;
\Shifter|ALT_INV_stage~135_combout\ <= NOT \Shifter|stage~135_combout\;
\ALT_INV_Y_internal~44_combout\ <= NOT \Y_internal~44_combout\;
\Shifter|ALT_INV_stage~115_combout\ <= NOT \Shifter|stage~115_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage[2][43]~126_combout\ <= NOT \Shifter|stage[2][43]~126_combout\;
\Shifter|ALT_INV_stage[2][55]~109_combout\ <= NOT \Shifter|stage[2][55]~109_combout\;
\ALT_INV_Y_internal~21_combout\ <= NOT \Y_internal~21_combout\;
\Shifter|ALT_INV_stage[2][56]~112_combout\ <= NOT \Shifter|stage[2][56]~112_combout\;
\Shifter|ALT_INV_stage[2][23]~107_combout\ <= NOT \Shifter|stage[2][23]~107_combout\;
\ALT_INV_Y_internal~36_combout\ <= NOT \Y_internal~36_combout\;
\Shifter|ALT_INV_stage[2][9]~120_combout\ <= NOT \Shifter|stage[2][9]~120_combout\;
\Shifter|ALT_INV_stage[2][57]~106_combout\ <= NOT \Shifter|stage[2][57]~106_combout\;
\ALT_INV_Y_internal~23_combout\ <= NOT \Y_internal~23_combout\;
\ALT_INV_Y_internal~26_combout\ <= NOT \Y_internal~26_combout\;
\Shifter|ALT_INV_stage[2][39]~108_combout\ <= NOT \Shifter|stage[2][39]~108_combout\;
\Shifter|ALT_INV_stage~110_combout\ <= NOT \Shifter|stage~110_combout\;
\Shifter|ALT_INV_stage[2][7]~111_combout\ <= NOT \Shifter|stage[2][7]~111_combout\;
\Shifter|ALT_INV_stage[2][24]~113_combout\ <= NOT \Shifter|stage[2][24]~113_combout\;
\Shifter|ALT_INV_stage[2][10]~124_combout\ <= NOT \Shifter|stage[2][10]~124_combout\;
\Shifter|ALT_INV_stage[2][26]~121_combout\ <= NOT \Shifter|stage[2][26]~121_combout\;
\ALT_INV_Y_internal~35_combout\ <= NOT \Y_internal~35_combout\;
\Shifter|ALT_INV_stage[2][11]~128_combout\ <= NOT \Shifter|stage[2][11]~128_combout\;
\ALT_INV_Y_internal~38_combout\ <= NOT \Y_internal~38_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\;
\ALT_INV_Y_internal~29_combout\ <= NOT \Y_internal~29_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage[2][28]~129_combout\ <= NOT \Shifter|stage[2][28]~129_combout\;
\Shifter|ALT_INV_stage[2][44]~130_combout\ <= NOT \Shifter|stage[2][44]~130_combout\;
\Shifter|ALT_INV_stage[2][25]~117_combout\ <= NOT \Shifter|stage[2][25]~117_combout\;
\ALT_INV_Y_internal~33_combout\ <= NOT \Y_internal~33_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage~123_combout\ <= NOT \Shifter|stage~123_combout\;
\ALT_INV_Y_internal~40_combout\ <= NOT \Y_internal~40_combout\;
\Shifter|ALT_INV_stage[2][42]~122_combout\ <= NOT \Shifter|stage[2][42]~122_combout\;
\Shifter|ALT_INV_stage~131_combout\ <= NOT \Shifter|stage~131_combout\;
\ALT_INV_Y_internal~30_combout\ <= NOT \Y_internal~30_combout\;
\ALT_INV_Y_internal~41_combout\ <= NOT \Y_internal~41_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage[2][41]~118_combout\ <= NOT \Shifter|stage[2][41]~118_combout\;
\Shifter|ALT_INV_stage[2][29]~133_combout\ <= NOT \Shifter|stage[2][29]~133_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\;
\Shifter|ALT_INV_stage~146_combout\ <= NOT \Shifter|stage~146_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~68_combout\ <= NOT \Y_internal~68_combout\;
\Shifter|ALT_INV_stage[2][31]~141_combout\ <= NOT \Shifter|stage[2][31]~141_combout\;
\Shifter|ALT_INV_stage~147_combout\ <= NOT \Shifter|stage~147_combout\;
\Shifter|ALT_INV_stage~148_combout\ <= NOT \Shifter|stage~148_combout\;
\ALT_INV_Y_internal~46_combout\ <= NOT \Y_internal~46_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\;
\Shifter|ALT_INV_stage~149_combout\ <= NOT \Shifter|stage~149_combout\;
\Shifter|ALT_INV_stage~151_combout\ <= NOT \Shifter|stage~151_combout\;
\Shifter|ALT_INV_stage~145_combout\ <= NOT \Shifter|stage~145_combout\;
\Shifter|ALT_INV_stage~152_combout\ <= NOT \Shifter|stage~152_combout\;
\ALT_INV_Y_internal~73_combout\ <= NOT \Y_internal~73_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~56_combout\ <= NOT \Y_internal~56_combout\;
\Shifter|ALT_INV_stage[2][15]~144_combout\ <= NOT \Shifter|stage[2][15]~144_combout\;
\ALT_INV_Y_internal~47_combout\ <= NOT \Y_internal~47_combout\;
\ALT_INV_Y_internal~63_combout\ <= NOT \Y_internal~63_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\;
\ALT_INV_Y_internal~59_combout\ <= NOT \Y_internal~59_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage[2][14]~140_combout\ <= NOT \Shifter|stage[2][14]~140_combout\;
\Shifter|ALT_INV_stage~143_combout\ <= NOT \Shifter|stage~143_combout\;
\ALT_INV_Y_internal~49_combout\ <= NOT \Y_internal~49_combout\;
\ALT_INV_Y_internal~61_combout\ <= NOT \Y_internal~61_combout\;
\ALT_INV_Y_internal~62_combout\ <= NOT \Y_internal~62_combout\;
\ALT_INV_Y_internal~55_combout\ <= NOT \Y_internal~55_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage~154_combout\ <= NOT \Shifter|stage~154_combout\;
\ALT_INV_Y_internal~54_combout\ <= NOT \Y_internal~54_combout\;
\ALT_INV_Y_internal~66_combout\ <= NOT \Y_internal~66_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\;
\Shifter|ALT_INV_stage[2][30]~137_combout\ <= NOT \Shifter|stage[2][30]~137_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage~150_combout\ <= NOT \Shifter|stage~150_combout\;
\ALT_INV_Y_internal~53_combout\ <= NOT \Y_internal~53_combout\;
\ALT_INV_Y_internal~60_combout\ <= NOT \Y_internal~60_combout\;
\Shifter|ALT_INV_stage~153_combout\ <= NOT \Shifter|stage~153_combout\;
\ALT_INV_Y_internal~67_combout\ <= NOT \Y_internal~67_combout\;
\Shifter|ALT_INV_stage~155_combout\ <= NOT \Shifter|stage~155_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\;
\Shifter|ALT_INV_stage[2][47]~142_combout\ <= NOT \Shifter|stage[2][47]~142_combout\;
\Shifter|ALT_INV_stage[2][46]~138_combout\ <= NOT \Shifter|stage[2][46]~138_combout\;
\ALT_INV_Y_internal~52_combout\ <= NOT \Y_internal~52_combout\;
\Shifter|ALT_INV_stage~156_combout\ <= NOT \Shifter|stage~156_combout\;
\ALT_INV_Y_internal~69_combout\ <= NOT \Y_internal~69_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~71_combout\ <= NOT \Y_internal~71_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage~157_combout\ <= NOT \Shifter|stage~157_combout\;
\Shifter|ALT_INV_stage~158_combout\ <= NOT \Shifter|stage~158_combout\;
\ALT_INV_Y_internal~65_combout\ <= NOT \Y_internal~65_combout\;
\Shifter|ALT_INV_stage~139_combout\ <= NOT \Shifter|stage~139_combout\;
\ALT_INV_Y_internal~57_combout\ <= NOT \Y_internal~57_combout\;
\ALT_INV_Y_internal~72_combout\ <= NOT \Y_internal~72_combout\;
\ALT_INV_Y_internal~50_combout\ <= NOT \Y_internal~50_combout\;
\Shifter|ALT_INV_stage~169_combout\ <= NOT \Shifter|stage~169_combout\;
\ALT_INV_Y_internal~92_combout\ <= NOT \Y_internal~92_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~75_combout\ <= NOT \Y_internal~75_combout\;
\ALT_INV_Y_internal~83_combout\ <= NOT \Y_internal~83_combout\;
\Shifter|ALT_INV_stage~159_combout\ <= NOT \Shifter|stage~159_combout\;
\Shifter|ALT_INV_stage~168_combout\ <= NOT \Shifter|stage~168_combout\;
\Shifter|ALT_INV_stage~166_combout\ <= NOT \Shifter|stage~166_combout\;
\ALT_INV_Y_internal~100_combout\ <= NOT \Y_internal~100_combout\;
\ALT_INV_Y_internal~96_combout\ <= NOT \Y_internal~96_combout\;
\ALT_INV_Y_internal~91_combout\ <= NOT \Y_internal~91_combout\;
\ALT_INV_Y_internal~95_combout\ <= NOT \Y_internal~95_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\;
\ALT_INV_Y_internal~87_combout\ <= NOT \Y_internal~87_combout\;
\ALT_INV_Y_internal~104_combout\ <= NOT \Y_internal~104_combout\;
\Shifter|ALT_INV_stage~160_combout\ <= NOT \Shifter|stage~160_combout\;
\ALT_INV_Y_internal~105_combout\ <= NOT \Y_internal~105_combout\;
\ALT_INV_Y_internal~97_combout\ <= NOT \Y_internal~97_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\;
\Shifter|ALT_INV_stage~165_combout\ <= NOT \Shifter|stage~165_combout\;
\Shifter|ALT_INV_stage~167_combout\ <= NOT \Shifter|stage~167_combout\;
\ALT_INV_Y_internal~77_combout\ <= NOT \Y_internal~77_combout\;
\Shifter|ALT_INV_stage~162_combout\ <= NOT \Shifter|stage~162_combout\;
\Shifter|ALT_INV_stage~170_combout\ <= NOT \Shifter|stage~170_combout\;
\ALT_INV_Y_internal~76_combout\ <= NOT \Y_internal~76_combout\;
\Shifter|ALT_INV_stage~173_combout\ <= NOT \Shifter|stage~173_combout\;
\Shifter|ALT_INV_stage~163_combout\ <= NOT \Shifter|stage~163_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~99_combout\ <= NOT \Y_internal~99_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\;
\Shifter|ALT_INV_stage~171_combout\ <= NOT \Shifter|stage~171_combout\;
\ALT_INV_Y_internal~82_combout\ <= NOT \Y_internal~82_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\;
\ALT_INV_Y_internal~79_combout\ <= NOT \Y_internal~79_combout\;
\ALT_INV_Y_internal~81_combout\ <= NOT \Y_internal~81_combout\;
\ALT_INV_Y_internal~89_combout\ <= NOT \Y_internal~89_combout\;
\ALT_INV_Y_internal~93_combout\ <= NOT \Y_internal~93_combout\;
\Shifter|ALT_INV_stage~172_combout\ <= NOT \Shifter|stage~172_combout\;
\LogicUnit|ALT_INV_Mux32~0_combout\ <= NOT \LogicUnit|Mux32~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~101_combout\ <= NOT \Y_internal~101_combout\;
\Shifter|ALT_INV_stage~176_combout\ <= NOT \Shifter|stage~176_combout\;
\ALT_INV_Y_internal~88_combout\ <= NOT \Y_internal~88_combout\;
\Shifter|ALT_INV_stage~174_combout\ <= NOT \Shifter|stage~174_combout\;
\Shifter|ALT_INV_stage~175_combout\ <= NOT \Shifter|stage~175_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\;
\ALT_INV_Y_internal~86_combout\ <= NOT \Y_internal~86_combout\;
\ALT_INV_Y_internal~85_combout\ <= NOT \Y_internal~85_combout\;
\Shifter|ALT_INV_stage~161_combout\ <= NOT \Shifter|stage~161_combout\;
\Shifter|ALT_INV_stage_out[31]~0_combout\ <= NOT \Shifter|stage_out[31]~0_combout\;
\ALT_INV_Y_internal~80_combout\ <= NOT \Y_internal~80_combout\;
\Shifter|ALT_INV_stage~164_combout\ <= NOT \Shifter|stage~164_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\;
\ALT_INV_Y_internal~112_combout\ <= NOT \Y_internal~112_combout\;
\ALT_INV_Y_internal~114_combout\ <= NOT \Y_internal~114_combout\;
\ALT_INV_Y_internal~124_combout\ <= NOT \Y_internal~124_combout\;
\Adder|ALT_INV_S[37]~6_combout\ <= NOT \Adder|S[37]~6_combout\;
\Adder|ALT_INV_S[32]~1_combout\ <= NOT \Adder|S[32]~1_combout\;
\ALT_INV_Y_internal~111_combout\ <= NOT \Y_internal~111_combout\;
\ALT_INV_Y_internal~133_combout\ <= NOT \Y_internal~133_combout\;
\ALT_INV_Y_internal~151_combout\ <= NOT \Y_internal~151_combout\;
\ALT_INV_Y_internal~107_combout\ <= NOT \Y_internal~107_combout\;
\Adder|ALT_INV_S[33]~2_combout\ <= NOT \Adder|S[33]~2_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~128_combout\ <= NOT \Y_internal~128_combout\;
\ALT_INV_Y_internal~134_combout\ <= NOT \Y_internal~134_combout\;
\ALT_INV_Y_internal~146_combout\ <= NOT \Y_internal~146_combout\;
\Adder|ALT_INV_S[34]~3_combout\ <= NOT \Adder|S[34]~3_combout\;
\ALT_INV_Y_internal~141_combout\ <= NOT \Y_internal~141_combout\;
\ALT_INV_Y_internal~152_combout\ <= NOT \Y_internal~152_combout\;
\ALT_INV_Y_internal~129_combout\ <= NOT \Y_internal~129_combout\;
\ALT_INV_Y_internal~143_combout\ <= NOT \Y_internal~143_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~113_combout\ <= NOT \Y_internal~113_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~108_combout\ <= NOT \Y_internal~108_combout\;
\ALT_INV_Y_internal~118_combout\ <= NOT \Y_internal~118_combout\;
\ALT_INV_Y_internal~131_combout\ <= NOT \Y_internal~131_combout\;
\ALT_INV_Y_internal~121_combout\ <= NOT \Y_internal~121_combout\;
\ALT_INV_Y_internal~139_combout\ <= NOT \Y_internal~139_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~142_combout\ <= NOT \Y_internal~142_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~119_combout\ <= NOT \Y_internal~119_combout\;
\Adder|ALT_INV_S[39]~8_combout\ <= NOT \Adder|S[39]~8_combout\;
\ALT_INV_Y_internal~144_combout\ <= NOT \Y_internal~144_combout\;
\ALT_INV_Y_internal~132_combout\ <= NOT \Y_internal~132_combout\;
\ALT_INV_Y_internal~123_combout\ <= NOT \Y_internal~123_combout\;
\ALT_INV_Y_internal~109_combout\ <= NOT \Y_internal~109_combout\;
\ALT_INV_Y_internal~136_combout\ <= NOT \Y_internal~136_combout\;
\ALT_INV_Y_internal~147_combout\ <= NOT \Y_internal~147_combout\;
\ALT_INV_Y_internal~149_combout\ <= NOT \Y_internal~149_combout\;
\Adder|ALT_INV_S[36]~5_combout\ <= NOT \Adder|S[36]~5_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~116_combout\ <= NOT \Y_internal~116_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~122_combout\ <= NOT \Y_internal~122_combout\;
\Adder|ALT_INV_S[35]~4_combout\ <= NOT \Adder|S[35]~4_combout\;
\ALT_INV_Y_internal~126_combout\ <= NOT \Y_internal~126_combout\;
\ALT_INV_Y_internal~137_combout\ <= NOT \Y_internal~137_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\;
\Adder|ALT_INV_S[38]~7_combout\ <= NOT \Adder|S[38]~7_combout\;
\ALT_INV_Y_internal~138_combout\ <= NOT \Y_internal~138_combout\;
\ALT_INV_Y_internal~148_combout\ <= NOT \Y_internal~148_combout\;
\Adder|ALT_INV_S[40]~9_combout\ <= NOT \Adder|S[40]~9_combout\;
\ALT_INV_Y_internal~106_combout\ <= NOT \Y_internal~106_combout\;
\ALT_INV_Y_internal~117_combout\ <= NOT \Y_internal~117_combout\;
\ALT_INV_Y_internal~127_combout\ <= NOT \Y_internal~127_combout\;
\ALT_INV_Y_internal~169_combout\ <= NOT \Y_internal~169_combout\;
\ALT_INV_Y_internal~189_combout\ <= NOT \Y_internal~189_combout\;
\ALT_INV_Y_internal~176_combout\ <= NOT \Y_internal~176_combout\;
\ALT_INV_Y_internal~191_combout\ <= NOT \Y_internal~191_combout\;
\ALT_INV_Y_internal~168_combout\ <= NOT \Y_internal~168_combout\;
\ALT_INV_Y_internal~192_combout\ <= NOT \Y_internal~192_combout\;
\ALT_INV_Y_internal~156_combout\ <= NOT \Y_internal~156_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\;
\ALT_INV_Y_internal~187_combout\ <= NOT \Y_internal~187_combout\;
\Adder|ALT_INV_S[49]~17_combout\ <= NOT \Adder|S[49]~17_combout\;
\ALT_INV_Y_internal~193_combout\ <= NOT \Y_internal~193_combout\;
\ALT_INV_Y_internal~186_combout\ <= NOT \Y_internal~186_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\;
\ALT_INV_Y_internal~196_combout\ <= NOT \Y_internal~196_combout\;
\ALT_INV_Y_internal~197_combout\ <= NOT \Y_internal~197_combout\;
\ALT_INV_Y_internal~194_combout\ <= NOT \Y_internal~194_combout\;
\ALT_INV_Y_internal~181_combout\ <= NOT \Y_internal~181_combout\;
\Adder|ALT_INV_S[50]~18_combout\ <= NOT \Adder|S[50]~18_combout\;
\ALT_INV_Y_internal~198_combout\ <= NOT \Y_internal~198_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~163_combout\ <= NOT \Y_internal~163_combout\;
\Adder|ALT_INV_S[43]~12_combout\ <= NOT \Adder|S[43]~12_combout\;
\ALT_INV_Y_internal~153_combout\ <= NOT \Y_internal~153_combout\;
\ALT_INV_Y_internal~158_combout\ <= NOT \Y_internal~158_combout\;
\ALT_INV_Y_internal~154_combout\ <= NOT \Y_internal~154_combout\;
\ALT_INV_Y_internal~167_combout\ <= NOT \Y_internal~167_combout\;
\Adder|ALT_INV_S[42]~11_combout\ <= NOT \Adder|S[42]~11_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\;
\Adder|ALT_INV_S[44]~13_combout\ <= NOT \Adder|S[44]~13_combout\;
\ALT_INV_Y_internal~161_combout\ <= NOT \Y_internal~161_combout\;
\ALT_INV_Y_internal~171_combout\ <= NOT \Y_internal~171_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~157_combout\ <= NOT \Y_internal~157_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~166_combout\ <= NOT \Y_internal~166_combout\;
\Adder|ALT_INV_S[45]~14_combout\ <= NOT \Adder|S[45]~14_combout\;
\ALT_INV_Y_internal~177_combout\ <= NOT \Y_internal~177_combout\;
\ALT_INV_Y_internal~159_combout\ <= NOT \Y_internal~159_combout\;
\Adder|ALT_INV_S[46]~15_combout\ <= NOT \Adder|S[46]~15_combout\;
\Adder|ALT_INV_S[41]~10_combout\ <= NOT \Adder|S[41]~10_combout\;
\ALT_INV_Y_internal~173_combout\ <= NOT \Y_internal~173_combout\;
\ALT_INV_Y_internal~179_combout\ <= NOT \Y_internal~179_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\;
\Adder|ALT_INV_S[47]~16_combout\ <= NOT \Adder|S[47]~16_combout\;
\ALT_INV_Y_internal~183_combout\ <= NOT \Y_internal~183_combout\;
\ALT_INV_Y_internal~162_combout\ <= NOT \Y_internal~162_combout\;
\ALT_INV_Y_internal~164_combout\ <= NOT \Y_internal~164_combout\;
\ALT_INV_Y_internal~172_combout\ <= NOT \Y_internal~172_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~178_combout\ <= NOT \Y_internal~178_combout\;
\ALT_INV_Y_internal~184_combout\ <= NOT \Y_internal~184_combout\;
\ALT_INV_Y_internal~188_combout\ <= NOT \Y_internal~188_combout\;
\ALT_INV_Y_internal~174_combout\ <= NOT \Y_internal~174_combout\;
\ALT_INV_Y_internal~182_combout\ <= NOT \Y_internal~182_combout\;
\ALT_INV_Y_internal~201_combout\ <= NOT \Y_internal~201_combout\;
\ALT_INV_Y_internal~202_combout\ <= NOT \Y_internal~202_combout\;
\Adder|ALT_INV_S[59]~29_combout\ <= NOT \Adder|S[59]~29_combout\;
\Adder|ALT_INV_S[58]~28_combout\ <= NOT \Adder|S[58]~28_combout\;
\ALT_INV_Y_internal~239_combout\ <= NOT \Y_internal~239_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\;
\ALT_INV_Y_internal~223_combout\ <= NOT \Y_internal~223_combout\;
\ALT_INV_Y_internal~207_combout\ <= NOT \Y_internal~207_combout\;
\ALT_INV_Y_internal~227_combout\ <= NOT \Y_internal~227_combout\;
\ALT_INV_Y_internal~224_combout\ <= NOT \Y_internal~224_combout\;
\Adder|ALT_INV_S[54]~22_combout\ <= NOT \Adder|S[54]~22_combout\;
\ALT_INV_Y_internal~216_combout\ <= NOT \Y_internal~216_combout\;
\Adder|ALT_INV_S[57]~25_combout\ <= NOT \Adder|S[57]~25_combout\;
\ALT_INV_Y_internal~236_combout\ <= NOT \Y_internal~236_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\;
\Adder|ALT_INV_S[59]~30_combout\ <= NOT \Adder|S[59]~30_combout\;
\ALT_INV_Y_internal~209_combout\ <= NOT \Y_internal~209_combout\;
\ALT_INV_Y_internal~241_combout\ <= NOT \Y_internal~241_combout\;
\ALT_INV_Y_internal~211_combout\ <= NOT \Y_internal~211_combout\;
\ALT_INV_Y_internal~218_combout\ <= NOT \Y_internal~218_combout\;
\ALT_INV_Y_internal~229_combout\ <= NOT \Y_internal~229_combout\;
\ALT_INV_Y_internal~219_combout\ <= NOT \Y_internal~219_combout\;
\ALT_INV_Y_internal~214_combout\ <= NOT \Y_internal~214_combout\;
\Adder|ALT_INV_S[51]~19_combout\ <= NOT \Adder|S[51]~19_combout\;
\ALT_INV_Y_internal~221_combout\ <= NOT \Y_internal~221_combout\;
\ALT_INV_Y_internal~228_combout\ <= NOT \Y_internal~228_combout\;
\ALT_INV_Y_internal~212_combout\ <= NOT \Y_internal~212_combout\;
\ALT_INV_Y_internal~231_combout\ <= NOT \Y_internal~231_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\;
\ALT_INV_Y_internal~217_combout\ <= NOT \Y_internal~217_combout\;
\ALT_INV_Y_internal~222_combout\ <= NOT \Y_internal~222_combout\;
\ALT_INV_Y_internal~233_combout\ <= NOT \Y_internal~233_combout\;
\Adder|ALT_INV_S[58]~27_combout\ <= NOT \Adder|S[58]~27_combout\;
\ALT_INV_Y_internal~237_combout\ <= NOT \Y_internal~237_combout\;
\ALT_INV_Y_internal~206_combout\ <= NOT \Y_internal~206_combout\;
\ALT_INV_Y_internal~226_combout\ <= NOT \Y_internal~226_combout\;
\Adder|ALT_INV_S[55]~23_combout\ <= NOT \Adder|S[55]~23_combout\;
\ALT_INV_Y_internal~199_combout\ <= NOT \Y_internal~199_combout\;
\ALT_INV_Y_internal~203_combout\ <= NOT \Y_internal~203_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\;
\ALT_INV_Y_internal~208_combout\ <= NOT \Y_internal~208_combout\;
\Adder|ALT_INV_S[53]~21_combout\ <= NOT \Adder|S[53]~21_combout\;
\ALT_INV_Y_internal~213_combout\ <= NOT \Y_internal~213_combout\;
\Adder|ALT_INV_S[56]~24_combout\ <= NOT \Adder|S[56]~24_combout\;
\ALT_INV_Y_internal~232_combout\ <= NOT \Y_internal~232_combout\;
\Adder|ALT_INV_S[57]~26_combout\ <= NOT \Adder|S[57]~26_combout\;
\ALT_INV_Y_internal~235_combout\ <= NOT \Y_internal~235_combout\;
\ALT_INV_Y_internal~240_combout\ <= NOT \Y_internal~240_combout\;
\Adder|ALT_INV_S[52]~20_combout\ <= NOT \Adder|S[52]~20_combout\;
\ALT_INV_Y_internal~204_combout\ <= NOT \Y_internal~204_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\;
\ALT_INV_Y_internal~255_combout\ <= NOT \Y_internal~255_combout\;
\ALT_INV_Y_internal~256_combout\ <= NOT \Y_internal~256_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\;
\ALT_INV_Y_internal~260_combout\ <= NOT \Y_internal~260_combout\;
\ALT_INV_Y_internal~261_combout\ <= NOT \Y_internal~261_combout\;
\ALT_INV_Equal3~4_combout\ <= NOT \Equal3~4_combout\;
\ALT_INV_Y_internal~243_combout\ <= NOT \Y_internal~243_combout\;
\ALT_INV_Equal3~3_combout\ <= NOT \Equal3~3_combout\;
\ALT_INV_Equal3~6_combout\ <= NOT \Equal3~6_combout\;
\ALT_INV_Equal3~10_combout\ <= NOT \Equal3~10_combout\;
\ALT_INV_Y_internal~258_combout\ <= NOT \Y_internal~258_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\;
\ALT_INV_Equal3~5_combout\ <= NOT \Equal3~5_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[30]~5_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[30]~5_combout\;
\Adder|ALT_INV_S[60]~31_combout\ <= NOT \Adder|S[60]~31_combout\;
\ALT_INV_Equal3~19_combout\ <= NOT \Equal3~19_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\;
\ALT_INV_Equal3~7_combout\ <= NOT \Equal3~7_combout\;
\ALT_INV_Y_internal~248_combout\ <= NOT \Y_internal~248_combout\;
\Adder|ALT_INV_S[61]~32_combout\ <= NOT \Adder|S[61]~32_combout\;
\ALT_INV_Y_internal~246_combout\ <= NOT \Y_internal~246_combout\;
\ALT_INV_Equal3~12_combout\ <= NOT \Equal3~12_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[29]~4_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[29]~4_combout\;
\ALT_INV_Equal3~14_combout\ <= NOT \Equal3~14_combout\;
\ALT_INV_Y_internal~244_combout\ <= NOT \Y_internal~244_combout\;
\ALT_INV_Equal3~11_combout\ <= NOT \Equal3~11_combout\;
\ALT_INV_Equal3~0_combout\ <= NOT \Equal3~0_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[22]~1_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[22]~1_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[23]~2_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[23]~2_combout\;
\ALT_INV_Y_internal~251_combout\ <= NOT \Y_internal~251_combout\;
\ALT_INV_Y_internal~253_combout\ <= NOT \Y_internal~253_combout\;
\ALT_INV_Y_internal~254_combout\ <= NOT \Y_internal~254_combout\;
\Adder|ALT_INV_S[63]~34_combout\ <= NOT \Adder|S[63]~34_combout\;
\ALT_INV_Equal3~1_combout\ <= NOT \Equal3~1_combout\;
\ALT_INV_Equal3~9_combout\ <= NOT \Equal3~9_combout\;
\ALT_INV_Equal3~15_combout\ <= NOT \Equal3~15_combout\;
\ALT_INV_Y_internal~249_combout\ <= NOT \Y_internal~249_combout\;
\ALT_INV_Equal3~13_combout\ <= NOT \Equal3~13_combout\;
\Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[28]~3_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[28]~3_combout\;
\ALT_INV_Equal3~17_combout\ <= NOT \Equal3~17_combout\;
\ALT_INV_Equal3~8_combout\ <= NOT \Equal3~8_combout\;
\ALT_INV_Equal3~16_combout\ <= NOT \Equal3~16_combout\;
\ALT_INV_Equal3~18_combout\ <= NOT \Equal3~18_combout\;
\ALT_INV_Equal3~20_combout\ <= NOT \Equal3~20_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\;
\ALT_INV_Y_internal~250_combout\ <= NOT \Y_internal~250_combout\;
\ALT_INV_Equal3~2_combout\ <= NOT \Equal3~2_combout\;
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~combout\ <= NOT \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\;
\ALT_INV_Y_internal~259_combout\ <= NOT \Y_internal~259_combout\;
\ALT_INV_Y_internal~245_combout\ <= NOT \Y_internal~245_combout\;
\Adder|ALT_INV_S[62]~33_combout\ <= NOT \Adder|S[62]~33_combout\;
\ALT_INV_A[0]~input_o\ <= NOT \A[0]~input_o\;
\ALT_INV_B[0]~input_o\ <= NOT \B[0]~input_o\;
\ALT_INV_A[36]~input_o\ <= NOT \A[36]~input_o\;
\ALT_INV_A[20]~input_o\ <= NOT \A[20]~input_o\;
\ALT_INV_A[5]~input_o\ <= NOT \A[5]~input_o\;
\ALT_INV_A[6]~input_o\ <= NOT \A[6]~input_o\;
\ALT_INV_A[32]~input_o\ <= NOT \A[32]~input_o\;
\ALT_INV_A[16]~input_o\ <= NOT \A[16]~input_o\;
\ALT_INV_A[7]~input_o\ <= NOT \A[7]~input_o\;
\ALT_INV_A[53]~input_o\ <= NOT \A[53]~input_o\;
\ALT_INV_A[11]~input_o\ <= NOT \A[11]~input_o\;
\ALT_INV_ShiftFN[0]~input_o\ <= NOT \ShiftFN[0]~input_o\;
\ALT_INV_ShiftFN[1]~input_o\ <= NOT \ShiftFN[1]~input_o\;
\ALT_INV_A[34]~input_o\ <= NOT \A[34]~input_o\;
\ALT_INV_A[29]~input_o\ <= NOT \A[29]~input_o\;
\ALT_INV_A[41]~input_o\ <= NOT \A[41]~input_o\;
\ALT_INV_A[23]~input_o\ <= NOT \A[23]~input_o\;
\ALT_INV_A[42]~input_o\ <= NOT \A[42]~input_o\;
\ALT_INV_A[18]~input_o\ <= NOT \A[18]~input_o\;
\ALT_INV_B[3]~input_o\ <= NOT \B[3]~input_o\;
\ALT_INV_A[17]~input_o\ <= NOT \A[17]~input_o\;
\ALT_INV_A[52]~input_o\ <= NOT \A[52]~input_o\;
\ALT_INV_A[13]~input_o\ <= NOT \A[13]~input_o\;
\ALT_INV_A[47]~input_o\ <= NOT \A[47]~input_o\;
\ALT_INV_A[57]~input_o\ <= NOT \A[57]~input_o\;
\ALT_INV_A[25]~input_o\ <= NOT \A[25]~input_o\;
\ALT_INV_A[27]~input_o\ <= NOT \A[27]~input_o\;
\ALT_INV_A[45]~input_o\ <= NOT \A[45]~input_o\;
\ALT_INV_A[44]~input_o\ <= NOT \A[44]~input_o\;
\ALT_INV_A[46]~input_o\ <= NOT \A[46]~input_o\;
\ALT_INV_B[4]~input_o\ <= NOT \B[4]~input_o\;
\ALT_INV_A[19]~input_o\ <= NOT \A[19]~input_o\;
\ALT_INV_B[5]~input_o\ <= NOT \B[5]~input_o\;
\ALT_INV_A[28]~input_o\ <= NOT \A[28]~input_o\;
\ALT_INV_A[59]~input_o\ <= NOT \A[59]~input_o\;
\ALT_INV_A[4]~input_o\ <= NOT \A[4]~input_o\;
\ALT_INV_A[31]~input_o\ <= NOT \A[31]~input_o\;
\ALT_INV_A[56]~input_o\ <= NOT \A[56]~input_o\;
\ALT_INV_A[30]~input_o\ <= NOT \A[30]~input_o\;
\ALT_INV_A[1]~input_o\ <= NOT \A[1]~input_o\;
\ALT_INV_B[2]~input_o\ <= NOT \B[2]~input_o\;
\ALT_INV_A[37]~input_o\ <= NOT \A[37]~input_o\;
\ALT_INV_A[62]~input_o\ <= NOT \A[62]~input_o\;
\ALT_INV_A[38]~input_o\ <= NOT \A[38]~input_o\;
\ALT_INV_A[39]~input_o\ <= NOT \A[39]~input_o\;
\ALT_INV_A[33]~input_o\ <= NOT \A[33]~input_o\;
\ALT_INV_A[21]~input_o\ <= NOT \A[21]~input_o\;
\ALT_INV_A[22]~input_o\ <= NOT \A[22]~input_o\;
\ALT_INV_ExtWord~input_o\ <= NOT \ExtWord~input_o\;
\ALT_INV_A[26]~input_o\ <= NOT \A[26]~input_o\;
\ALT_INV_A[40]~input_o\ <= NOT \A[40]~input_o\;
\ALT_INV_A[58]~input_o\ <= NOT \A[58]~input_o\;
\ALT_INV_A[63]~input_o\ <= NOT \A[63]~input_o\;
\ALT_INV_A[2]~input_o\ <= NOT \A[2]~input_o\;
\ALT_INV_A[61]~input_o\ <= NOT \A[61]~input_o\;
\ALT_INV_A[3]~input_o\ <= NOT \A[3]~input_o\;
\ALT_INV_A[60]~input_o\ <= NOT \A[60]~input_o\;
\ALT_INV_A[9]~input_o\ <= NOT \A[9]~input_o\;
\ALT_INV_A[54]~input_o\ <= NOT \A[54]~input_o\;
\ALT_INV_A[8]~input_o\ <= NOT \A[8]~input_o\;
\ALT_INV_A[43]~input_o\ <= NOT \A[43]~input_o\;
\ALT_INV_A[55]~input_o\ <= NOT \A[55]~input_o\;
\ALT_INV_A[10]~input_o\ <= NOT \A[10]~input_o\;
\ALT_INV_B[1]~input_o\ <= NOT \B[1]~input_o\;
\ALT_INV_A[35]~input_o\ <= NOT \A[35]~input_o\;
\ALT_INV_A[24]~input_o\ <= NOT \A[24]~input_o\;
\ALT_INV_B[36]~input_o\ <= NOT \B[36]~input_o\;
\ALT_INV_AddnSub~input_o\ <= NOT \AddnSub~input_o\;
\ALT_INV_B[55]~input_o\ <= NOT \B[55]~input_o\;
\ALT_INV_B[49]~input_o\ <= NOT \B[49]~input_o\;
\ALT_INV_B[35]~input_o\ <= NOT \B[35]~input_o\;
\ALT_INV_B[51]~input_o\ <= NOT \B[51]~input_o\;
\ALT_INV_B[39]~input_o\ <= NOT \B[39]~input_o\;
\ALT_INV_B[34]~input_o\ <= NOT \B[34]~input_o\;
\ALT_INV_B[58]~input_o\ <= NOT \B[58]~input_o\;
\ALT_INV_A[50]~input_o\ <= NOT \A[50]~input_o\;
\ALT_INV_B[33]~input_o\ <= NOT \B[33]~input_o\;
\ALT_INV_B[38]~input_o\ <= NOT \B[38]~input_o\;
\ALT_INV_A[51]~input_o\ <= NOT \A[51]~input_o\;
\ALT_INV_A[15]~input_o\ <= NOT \A[15]~input_o\;
\ALT_INV_B[32]~input_o\ <= NOT \B[32]~input_o\;
\ALT_INV_B[31]~input_o\ <= NOT \B[31]~input_o\;
\ALT_INV_B[29]~input_o\ <= NOT \B[29]~input_o\;
\ALT_INV_B[27]~input_o\ <= NOT \B[27]~input_o\;
\ALT_INV_B[52]~input_o\ <= NOT \B[52]~input_o\;
\ALT_INV_B[24]~input_o\ <= NOT \B[24]~input_o\;
\ALT_INV_B[18]~input_o\ <= NOT \B[18]~input_o\;
\ALT_INV_B[15]~input_o\ <= NOT \B[15]~input_o\;
\ALT_INV_B[63]~input_o\ <= NOT \B[63]~input_o\;
\ALT_INV_B[43]~input_o\ <= NOT \B[43]~input_o\;
\ALT_INV_B[26]~input_o\ <= NOT \B[26]~input_o\;
\ALT_INV_B[56]~input_o\ <= NOT \B[56]~input_o\;
\ALT_INV_B[21]~input_o\ <= NOT \B[21]~input_o\;
\ALT_INV_B[61]~input_o\ <= NOT \B[61]~input_o\;
\ALT_INV_B[53]~input_o\ <= NOT \B[53]~input_o\;
\ALT_INV_B[13]~input_o\ <= NOT \B[13]~input_o\;
\ALT_INV_B[12]~input_o\ <= NOT \B[12]~input_o\;
\ALT_INV_B[11]~input_o\ <= NOT \B[11]~input_o\;
\ALT_INV_B[57]~input_o\ <= NOT \B[57]~input_o\;
\ALT_INV_B[44]~input_o\ <= NOT \B[44]~input_o\;
\ALT_INV_B[10]~input_o\ <= NOT \B[10]~input_o\;
\ALT_INV_B[47]~input_o\ <= NOT \B[47]~input_o\;
\ALT_INV_B[28]~input_o\ <= NOT \B[28]~input_o\;
\ALT_INV_B[30]~input_o\ <= NOT \B[30]~input_o\;
\ALT_INV_B[59]~input_o\ <= NOT \B[59]~input_o\;
\ALT_INV_B[46]~input_o\ <= NOT \B[46]~input_o\;
\ALT_INV_B[45]~input_o\ <= NOT \B[45]~input_o\;
\ALT_INV_B[40]~input_o\ <= NOT \B[40]~input_o\;
\ALT_INV_B[25]~input_o\ <= NOT \B[25]~input_o\;
\ALT_INV_B[22]~input_o\ <= NOT \B[22]~input_o\;
\ALT_INV_B[20]~input_o\ <= NOT \B[20]~input_o\;
\ALT_INV_B[16]~input_o\ <= NOT \B[16]~input_o\;
\ALT_INV_B[17]~input_o\ <= NOT \B[17]~input_o\;
\ALT_INV_A[48]~input_o\ <= NOT \A[48]~input_o\;
\ALT_INV_A[14]~input_o\ <= NOT \A[14]~input_o\;
\ALT_INV_B[23]~input_o\ <= NOT \B[23]~input_o\;
\ALT_INV_A[49]~input_o\ <= NOT \A[49]~input_o\;
\ALT_INV_B[41]~input_o\ <= NOT \B[41]~input_o\;
\ALT_INV_B[42]~input_o\ <= NOT \B[42]~input_o\;
\ALT_INV_B[62]~input_o\ <= NOT \B[62]~input_o\;
\ALT_INV_B[19]~input_o\ <= NOT \B[19]~input_o\;
\ALT_INV_B[60]~input_o\ <= NOT \B[60]~input_o\;
\ALT_INV_B[54]~input_o\ <= NOT \B[54]~input_o\;
\ALT_INV_B[14]~input_o\ <= NOT \B[14]~input_o\;
\ALT_INV_B[9]~input_o\ <= NOT \B[9]~input_o\;
\ALT_INV_B[8]~input_o\ <= NOT \B[8]~input_o\;
\ALT_INV_B[37]~input_o\ <= NOT \B[37]~input_o\;
\ALT_INV_B[50]~input_o\ <= NOT \B[50]~input_o\;
\ALT_INV_B[48]~input_o\ <= NOT \B[48]~input_o\;
\ALT_INV_A[12]~input_o\ <= NOT \A[12]~input_o\;
\ALT_INV_B[7]~input_o\ <= NOT \B[7]~input_o\;
\ALT_INV_FuncClass[1]~input_o\ <= NOT \FuncClass[1]~input_o\;
\ALT_INV_B[6]~input_o\ <= NOT \B[6]~input_o\;
\ALT_INV_LogicFN[1]~input_o\ <= NOT \LogicFN[1]~input_o\;
\ALT_INV_FuncClass[0]~input_o\ <= NOT \FuncClass[0]~input_o\;
\ALT_INV_LogicFN[0]~input_o\ <= NOT \LogicFN[0]~input_o\;
\ALT_INV_Y_internal~0_combout\ <= NOT \Y_internal~0_combout\;
\ALT_INV_Y_internal~271_combout\ <= NOT \Y_internal~271_combout\;
\Shifter|ALT_INV_Equal2~0_combout\ <= NOT \Shifter|Equal2~0_combout\;
\ALT_INV_Y_internal~263_combout\ <= NOT \Y_internal~263_combout\;
\ALT_INV_Y_internal~267_combout\ <= NOT \Y_internal~267_combout\;
\Adder|ALT_INV_S[48]~35_combout\ <= NOT \Adder|S[48]~35_combout\;

-- Location: IOOBUF_X7_Y56_N67
\Y[0]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~1_combout\,
	devoe => ww_devoe,
	o => \Y[0]~output_o\);

-- Location: IOOBUF_X46_Y56_N67
\Y[1]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~7_combout\,
	devoe => ww_devoe,
	o => \Y[1]~output_o\);

-- Location: IOOBUF_X43_Y0_N36
\Y[2]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~10_combout\,
	devoe => ww_devoe,
	o => \Y[2]~output_o\);

-- Location: IOOBUF_X59_Y7_N2
\Y[3]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~13_combout\,
	devoe => ww_devoe,
	o => \Y[3]~output_o\);

-- Location: IOOBUF_X59_Y51_N98
\Y[4]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~16_combout\,
	devoe => ww_devoe,
	o => \Y[4]~output_o\);

-- Location: IOOBUF_X59_Y25_N36
\Y[5]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~19_combout\,
	devoe => ww_devoe,
	o => \Y[5]~output_o\);

-- Location: IOOBUF_X8_Y56_N67
\Y[6]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~22_combout\,
	devoe => ww_devoe,
	o => \Y[6]~output_o\);

-- Location: IOOBUF_X25_Y56_N5
\Y[7]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~25_combout\,
	devoe => ww_devoe,
	o => \Y[7]~output_o\);

-- Location: IOOBUF_X25_Y56_N33
\Y[8]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~28_combout\,
	devoe => ww_devoe,
	o => \Y[8]~output_o\);

-- Location: IOOBUF_X21_Y56_N36
\Y[9]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~31_combout\,
	devoe => ww_devoe,
	o => \Y[9]~output_o\);

-- Location: IOOBUF_X33_Y0_N5
\Y[10]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~34_combout\,
	devoe => ww_devoe,
	o => \Y[10]~output_o\);

-- Location: IOOBUF_X59_Y4_N67
\Y[11]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~37_combout\,
	devoe => ww_devoe,
	o => \Y[11]~output_o\);

-- Location: IOOBUF_X28_Y56_N98
\Y[12]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~42_combout\,
	devoe => ww_devoe,
	o => \Y[12]~output_o\);

-- Location: IOOBUF_X22_Y0_N36
\Y[13]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~45_combout\,
	devoe => ww_devoe,
	o => \Y[13]~output_o\);

-- Location: IOOBUF_X25_Y0_N67
\Y[14]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~48_combout\,
	devoe => ww_devoe,
	o => \Y[14]~output_o\);

-- Location: IOOBUF_X23_Y56_N36
\Y[15]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~51_combout\,
	devoe => ww_devoe,
	o => \Y[15]~output_o\);

-- Location: IOOBUF_X30_Y0_N67
\Y[16]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~291_combout\,
	devoe => ww_devoe,
	o => \Y[16]~output_o\);

-- Location: IOOBUF_X47_Y0_N67
\Y[17]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~58_combout\,
	devoe => ww_devoe,
	o => \Y[17]~output_o\);

-- Location: IOOBUF_X32_Y0_N67
\Y[18]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~287_combout\,
	devoe => ww_devoe,
	o => \Y[18]~output_o\);

-- Location: IOOBUF_X59_Y9_N5
\Y[19]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~64_combout\,
	devoe => ww_devoe,
	o => \Y[19]~output_o\);

-- Location: IOOBUF_X22_Y0_N67
\Y[20]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~283_combout\,
	devoe => ww_devoe,
	o => \Y[20]~output_o\);

-- Location: IOOBUF_X29_Y0_N67
\Y[21]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~70_combout\,
	devoe => ww_devoe,
	o => \Y[21]~output_o\);

-- Location: IOOBUF_X59_Y26_N98
\Y[22]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~74_combout\,
	devoe => ww_devoe,
	o => \Y[22]~output_o\);

-- Location: IOOBUF_X32_Y0_N36
\Y[23]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~78_combout\,
	devoe => ww_devoe,
	o => \Y[23]~output_o\);

-- Location: IOOBUF_X59_Y6_N2
\Y[24]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~279_combout\,
	devoe => ww_devoe,
	o => \Y[24]~output_o\);

-- Location: IOOBUF_X56_Y0_N64
\Y[25]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~84_combout\,
	devoe => ww_devoe,
	o => \Y[25]~output_o\);

-- Location: IOOBUF_X48_Y0_N98
\Y[26]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~275_combout\,
	devoe => ww_devoe,
	o => \Y[26]~output_o\);

-- Location: IOOBUF_X59_Y4_N2
\Y[27]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~90_combout\,
	devoe => ww_devoe,
	o => \Y[27]~output_o\);

-- Location: IOOBUF_X30_Y0_N98
\Y[28]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~94_combout\,
	devoe => ww_devoe,
	o => \Y[28]~output_o\);

-- Location: IOOBUF_X33_Y0_N67
\Y[29]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~98_combout\,
	devoe => ww_devoe,
	o => \Y[29]~output_o\);

-- Location: IOOBUF_X48_Y56_N98
\Y[30]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~102_combout\,
	devoe => ww_devoe,
	o => \Y[30]~output_o\);

-- Location: IOOBUF_X8_Y56_N2
\Y[31]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~103_combout\,
	devoe => ww_devoe,
	o => \Y[31]~output_o\);

-- Location: IOOBUF_X7_Y56_N2
\Y[32]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~110_combout\,
	devoe => ww_devoe,
	o => \Y[32]~output_o\);

-- Location: IOOBUF_X33_Y56_N98
\Y[33]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~115_combout\,
	devoe => ww_devoe,
	o => \Y[33]~output_o\);

-- Location: IOOBUF_X10_Y56_N5
\Y[34]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~120_combout\,
	devoe => ww_devoe,
	o => \Y[34]~output_o\);

-- Location: IOOBUF_X23_Y56_N98
\Y[35]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~125_combout\,
	devoe => ww_devoe,
	o => \Y[35]~output_o\);

-- Location: IOOBUF_X21_Y56_N2
\Y[36]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~130_combout\,
	devoe => ww_devoe,
	o => \Y[36]~output_o\);

-- Location: IOOBUF_X30_Y56_N36
\Y[37]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~135_combout\,
	devoe => ww_devoe,
	o => \Y[37]~output_o\);

-- Location: IOOBUF_X7_Y56_N98
\Y[38]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~140_combout\,
	devoe => ww_devoe,
	o => \Y[38]~output_o\);

-- Location: IOOBUF_X19_Y56_N2
\Y[39]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~145_combout\,
	devoe => ww_devoe,
	o => \Y[39]~output_o\);

-- Location: IOOBUF_X59_Y36_N36
\Y[40]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~150_combout\,
	devoe => ww_devoe,
	o => \Y[40]~output_o\);

-- Location: IOOBUF_X44_Y56_N98
\Y[41]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~155_combout\,
	devoe => ww_devoe,
	o => \Y[41]~output_o\);

-- Location: IOOBUF_X59_Y48_N67
\Y[42]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~160_combout\,
	devoe => ww_devoe,
	o => \Y[42]~output_o\);

-- Location: IOOBUF_X59_Y49_N67
\Y[43]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~165_combout\,
	devoe => ww_devoe,
	o => \Y[43]~output_o\);

-- Location: IOOBUF_X59_Y6_N36
\Y[44]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~170_combout\,
	devoe => ww_devoe,
	o => \Y[44]~output_o\);

-- Location: IOOBUF_X28_Y56_N2
\Y[45]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~175_combout\,
	devoe => ww_devoe,
	o => \Y[45]~output_o\);

-- Location: IOOBUF_X19_Y56_N98
\Y[46]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~180_combout\,
	devoe => ww_devoe,
	o => \Y[46]~output_o\);

-- Location: IOOBUF_X59_Y26_N5
\Y[47]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~185_combout\,
	devoe => ww_devoe,
	o => \Y[47]~output_o\);

-- Location: IOOBUF_X44_Y56_N67
\Y[48]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~190_combout\,
	devoe => ww_devoe,
	o => \Y[48]~output_o\);

-- Location: IOOBUF_X56_Y56_N95
\Y[49]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~195_combout\,
	devoe => ww_devoe,
	o => \Y[49]~output_o\);

-- Location: IOOBUF_X59_Y23_N98
\Y[50]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~200_combout\,
	devoe => ww_devoe,
	o => \Y[50]~output_o\);

-- Location: IOOBUF_X44_Y56_N36
\Y[51]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~205_combout\,
	devoe => ww_devoe,
	o => \Y[51]~output_o\);

-- Location: IOOBUF_X47_Y0_N98
\Y[52]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~210_combout\,
	devoe => ww_devoe,
	o => \Y[52]~output_o\);

-- Location: IOOBUF_X59_Y37_N98
\Y[53]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~215_combout\,
	devoe => ww_devoe,
	o => \Y[53]~output_o\);

-- Location: IOOBUF_X47_Y0_N36
\Y[54]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~220_combout\,
	devoe => ww_devoe,
	o => \Y[54]~output_o\);

-- Location: IOOBUF_X48_Y0_N5
\Y[55]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~225_combout\,
	devoe => ww_devoe,
	o => \Y[55]~output_o\);

-- Location: IOOBUF_X43_Y0_N2
\Y[56]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~230_combout\,
	devoe => ww_devoe,
	o => \Y[56]~output_o\);

-- Location: IOOBUF_X45_Y0_N98
\Y[57]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~234_combout\,
	devoe => ww_devoe,
	o => \Y[57]~output_o\);

-- Location: IOOBUF_X48_Y0_N67
\Y[58]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~238_combout\,
	devoe => ww_devoe,
	o => \Y[58]~output_o\);

-- Location: IOOBUF_X48_Y0_N33
\Y[59]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~242_combout\,
	devoe => ww_devoe,
	o => \Y[59]~output_o\);

-- Location: IOOBUF_X59_Y18_N98
\Y[60]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~247_combout\,
	devoe => ww_devoe,
	o => \Y[60]~output_o\);

-- Location: IOOBUF_X25_Y56_N67
\Y[61]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~252_combout\,
	devoe => ww_devoe,
	o => \Y[61]~output_o\);

-- Location: IOOBUF_X7_Y56_N36
\Y[62]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~257_combout\,
	devoe => ww_devoe,
	o => \Y[62]~output_o\);

-- Location: IOOBUF_X30_Y56_N2
\Y[63]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Y_internal~262_combout\,
	devoe => ww_devoe,
	o => \Y[63]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\Zero~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Equal3~21_combout\,
	devoe => ww_devoe,
	o => \Zero~output_o\);

-- Location: IOOBUF_X29_Y0_N36
\AltB~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \AltB_sig~0_combout\,
	devoe => ww_devoe,
	o => \AltB~output_o\);

-- Location: IOOBUF_X5_Y56_N36
\AltBu~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Adder|ALT_INV_Cout~0_combout\,
	devoe => ww_devoe,
	o => \AltBu~output_o\);

-- Location: IOIBUF_X8_Y56_N94
\ShiftFN[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ShiftFN(0),
	o => \ShiftFN[0]~input_o\);

-- Location: IOIBUF_X25_Y0_N94
\ShiftFN[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ShiftFN(1),
	o => \ShiftFN[1]~input_o\);

-- Location: LABCELL_X35_Y32_N20
\Y_internal~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~0_combout\ = (!\ShiftFN[0]~input_o\ & !\ShiftFN[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Y_internal~0_combout\);

-- Location: IOIBUF_X42_Y56_N63
\A[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(0),
	o => \A[0]~input_o\);

-- Location: IOIBUF_X59_Y33_N63
\B[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(0),
	o => \B[0]~input_o\);

-- Location: LABCELL_X35_Y32_N22
\Shifter|Equal2~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|Equal2~0_combout\ = (\ShiftFN[0]~input_o\ & !\ShiftFN[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Shifter|Equal2~0_combout\);

-- Location: IOIBUF_X59_Y31_N94
\B[3]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(3),
	o => \B[3]~input_o\);

-- Location: IOIBUF_X59_Y33_N1
\B[2]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(2),
	o => \B[2]~input_o\);

-- Location: IOIBUF_X59_Y31_N1
\B[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(1),
	o => \B[1]~input_o\);

-- Location: MLABCELL_X39_Y31_N26
\Shifter|stage[2][63]~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][63]~21_combout\ = ( !\B[0]~input_o\ & ( (!\B[3]~input_o\ & (!\B[2]~input_o\ & !\B[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[3]~input_o\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[2][63]~21_combout\);

-- Location: IOIBUF_X23_Y56_N1
\A[63]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(63),
	o => \A[63]~input_o\);

-- Location: IOIBUF_X31_Y56_N1
\A[31]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(31),
	o => \A[31]~input_o\);

-- Location: IOIBUF_X59_Y26_N32
\ExtWord~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ExtWord,
	o => \ExtWord~input_o\);

-- Location: LABCELL_X35_Y32_N24
\Shifter|InputExtended[60]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|InputExtended[60]~0_combout\ = ( \ShiftFN[1]~input_o\ & ( \ExtWord~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ExtWord~input_o\,
	dataf => \ALT_INV_ShiftFN[1]~input_o\,
	combout => \Shifter|InputExtended[60]~0_combout\);

-- Location: LABCELL_X35_Y32_N28
\Shifter|InputExtended[63]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|InputExtended[63]~1_combout\ = ( \Shifter|InputExtended[60]~0_combout\ & ( (\A[31]~input_o\ & \ShiftFN[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[31]~input_o\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	dataf => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	combout => \Shifter|InputExtended[63]~1_combout\);

-- Location: LABCELL_X40_Y35_N4
\Shifter|InputExtended[63]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|InputExtended[63]~2_combout\ = ( \Shifter|InputExtended[60]~0_combout\ & ( !\Shifter|InputExtended[63]~1_combout\ ) ) # ( !\Shifter|InputExtended[60]~0_combout\ & ( (!\A[63]~input_o\ & !\Shifter|InputExtended[63]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	dataf => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	combout => \Shifter|InputExtended[63]~2_combout\);

-- Location: LABCELL_X35_Y32_N18
\Shifter|stage[2][63]~22\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][63]~22_combout\ = ( \A[0]~input_o\ & ( (!\ShiftFN[0]~input_o\ & (((\Shifter|stage[2][63]~21_combout\ & !\Shifter|InputExtended[63]~2_combout\)))) # (\ShiftFN[0]~input_o\ & ((!\ShiftFN[1]~input_o\ & (\Shifter|stage[2][63]~21_combout\)) # 
-- (\ShiftFN[1]~input_o\ & ((!\Shifter|InputExtended[63]~2_combout\))))) ) ) # ( !\A[0]~input_o\ & ( (!\Shifter|InputExtended[63]~2_combout\ & ((!\ShiftFN[0]~input_o\ & ((\Shifter|stage[2][63]~21_combout\))) # (\ShiftFN[0]~input_o\ & 
-- (\ShiftFN[1]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011111000001000001111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ShiftFN[0]~input_o\,
	datab => \ALT_INV_ShiftFN[1]~input_o\,
	datac => \Shifter|ALT_INV_stage[2][63]~21_combout\,
	datad => \Shifter|ALT_INV_InputExtended[63]~2_combout\,
	dataf => \ALT_INV_A[0]~input_o\,
	combout => \Shifter|stage[2][63]~22_combout\);

-- Location: IOIBUF_X59_Y16_N63
\B[5]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(5),
	o => \B[5]~input_o\);

-- Location: IOIBUF_X59_Y19_N1
\B[4]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(4),
	o => \B[4]~input_o\);

-- Location: MLABCELL_X42_Y32_N2
\Shifter|Equal11~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|Equal11~0_combout\ = ( !\B[4]~input_o\ & ( (!\B[5]~input_o\) # (\ExtWord~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \ALT_INV_B[5]~input_o\,
	dataf => \ALT_INV_B[4]~input_o\,
	combout => \Shifter|Equal11~0_combout\);

-- Location: IOIBUF_X59_Y7_N63
\A[5]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(5),
	o => \A[5]~input_o\);

-- Location: IOIBUF_X59_Y30_N94
\A[58]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(58),
	o => \A[58]~input_o\);

-- Location: MLABCELL_X42_Y31_N36
\Shifter|stage_in[5]~58\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[5]~58_combout\ = ( \A[58]~input_o\ & ( (\A[5]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[58]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[5]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[5]~input_o\,
	dataf => \ALT_INV_A[58]~input_o\,
	combout => \Shifter|stage_in[5]~58_combout\);

-- Location: IOIBUF_X59_Y22_N1
\A[6]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(6),
	o => \A[6]~input_o\);

-- Location: IOIBUF_X59_Y28_N1
\A[57]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(57),
	o => \A[57]~input_o\);

-- Location: MLABCELL_X42_Y33_N24
\Shifter|stage_in[6]~56\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[6]~56_combout\ = ( \A[57]~input_o\ & ( (\A[6]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[57]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[6]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[6]~input_o\,
	dataf => \ALT_INV_A[57]~input_o\,
	combout => \Shifter|stage_in[6]~56_combout\);

-- Location: IOIBUF_X59_Y23_N32
\A[56]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(56),
	o => \A[56]~input_o\);

-- Location: IOIBUF_X59_Y49_N94
\A[7]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(7),
	o => \A[7]~input_o\);

-- Location: MLABCELL_X42_Y33_N22
\Shifter|stage_in[7]~57\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[7]~57_combout\ = ( \A[7]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[56]~input_o\) ) ) # ( !\A[7]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[56]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[56]~input_o\,
	dataf => \ALT_INV_A[7]~input_o\,
	combout => \Shifter|stage_in[7]~57_combout\);

-- Location: IOIBUF_X59_Y18_N32
\A[4]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(4),
	o => \A[4]~input_o\);

-- Location: IOIBUF_X59_Y31_N32
\A[59]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(59),
	o => \A[59]~input_o\);

-- Location: MLABCELL_X42_Y31_N38
\Shifter|stage_in[4]~59\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[4]~59_combout\ = ( \A[59]~input_o\ & ( (\A[4]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[59]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[4]~input_o\,
	dataf => \ALT_INV_A[59]~input_o\,
	combout => \Shifter|stage_in[4]~59_combout\);

-- Location: MLABCELL_X42_Y31_N22
\Shifter|stage[1][4]~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][4]~18_combout\ = ( \Shifter|stage_in[7]~57_combout\ & ( \Shifter|stage_in[4]~59_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\) # ((\Shifter|stage_in[6]~56_combout\)))) # (\B[0]~input_o\ & (((\Shifter|stage_in[5]~58_combout\)) # 
-- (\B[1]~input_o\))) ) ) ) # ( !\Shifter|stage_in[7]~57_combout\ & ( \Shifter|stage_in[4]~59_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\) # ((\Shifter|stage_in[6]~56_combout\)))) # (\B[0]~input_o\ & (!\B[1]~input_o\ & 
-- (\Shifter|stage_in[5]~58_combout\))) ) ) ) # ( \Shifter|stage_in[7]~57_combout\ & ( !\Shifter|stage_in[4]~59_combout\ & ( (!\B[0]~input_o\ & (\B[1]~input_o\ & ((\Shifter|stage_in[6]~56_combout\)))) # (\B[0]~input_o\ & (((\Shifter|stage_in[5]~58_combout\)) 
-- # (\B[1]~input_o\))) ) ) ) # ( !\Shifter|stage_in[7]~57_combout\ & ( !\Shifter|stage_in[4]~59_combout\ & ( (!\B[0]~input_o\ & (\B[1]~input_o\ & ((\Shifter|stage_in[6]~56_combout\)))) # (\B[0]~input_o\ & (!\B[1]~input_o\ & 
-- (\Shifter|stage_in[5]~58_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[5]~58_combout\,
	datad => \Shifter|ALT_INV_stage_in[6]~56_combout\,
	datae => \Shifter|ALT_INV_stage_in[7]~57_combout\,
	dataf => \Shifter|ALT_INV_stage_in[4]~59_combout\,
	combout => \Shifter|stage[1][4]~18_combout\);

-- Location: IOIBUF_X59_Y33_N32
\A[50]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(50),
	o => \A[50]~input_o\);

-- Location: IOIBUF_X59_Y36_N94
\A[13]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(13),
	o => \A[13]~input_o\);

-- Location: MLABCELL_X42_Y33_N16
\Shifter|stage_in[13]~62\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[13]~62_combout\ = (!\Shifter|Equal2~0_combout\ & ((\A[13]~input_o\))) # (\Shifter|Equal2~0_combout\ & (\A[50]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[50]~input_o\,
	datad => \ALT_INV_A[13]~input_o\,
	combout => \Shifter|stage_in[13]~62_combout\);

-- Location: IOIBUF_X59_Y39_N32
\A[49]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(49),
	o => \A[49]~input_o\);

-- Location: IOIBUF_X59_Y49_N32
\A[14]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(14),
	o => \A[14]~input_o\);

-- Location: MLABCELL_X42_Y33_N18
\Shifter|stage_in[14]~60\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[14]~60_combout\ = ( \A[14]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[49]~input_o\) ) ) # ( !\A[14]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[49]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[49]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \Shifter|stage_in[14]~60_combout\);

-- Location: IOIBUF_X59_Y19_N63
\A[51]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(51),
	o => \A[51]~input_o\);

-- Location: IOIBUF_X59_Y23_N1
\A[12]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(12),
	o => \A[12]~input_o\);

-- Location: LABCELL_X43_Y31_N24
\Shifter|stage_in[12]~63\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[12]~63_combout\ = ( \A[12]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[51]~input_o\) ) ) # ( !\A[12]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[51]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[51]~input_o\,
	dataf => \ALT_INV_A[12]~input_o\,
	combout => \Shifter|stage_in[12]~63_combout\);

-- Location: IOIBUF_X10_Y56_N32
\A[15]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(15),
	o => \A[15]~input_o\);

-- Location: IOIBUF_X59_Y39_N1
\A[48]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(48),
	o => \A[48]~input_o\);

-- Location: MLABCELL_X42_Y35_N24
\Shifter|stage_in[15]~61\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[15]~61_combout\ = ( \A[48]~input_o\ & ( (\A[15]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[48]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[15]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[15]~input_o\,
	dataf => \ALT_INV_A[48]~input_o\,
	combout => \Shifter|stage_in[15]~61_combout\);

-- Location: MLABCELL_X42_Y35_N0
\Shifter|stage[1][12]~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][12]~19_combout\ = ( \Shifter|stage_in[12]~63_combout\ & ( \Shifter|stage_in[15]~61_combout\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\) # (\Shifter|stage_in[14]~60_combout\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)) # 
-- (\Shifter|stage_in[13]~62_combout\))) ) ) ) # ( !\Shifter|stage_in[12]~63_combout\ & ( \Shifter|stage_in[15]~61_combout\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\ & \Shifter|stage_in[14]~60_combout\)))) # (\B[0]~input_o\ & (((\B[1]~input_o\)) # 
-- (\Shifter|stage_in[13]~62_combout\))) ) ) ) # ( \Shifter|stage_in[12]~63_combout\ & ( !\Shifter|stage_in[15]~61_combout\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\) # (\Shifter|stage_in[14]~60_combout\)))) # (\B[0]~input_o\ & 
-- (\Shifter|stage_in[13]~62_combout\ & (!\B[1]~input_o\))) ) ) ) # ( !\Shifter|stage_in[12]~63_combout\ & ( !\Shifter|stage_in[15]~61_combout\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\ & \Shifter|stage_in[14]~60_combout\)))) # (\B[0]~input_o\ & 
-- (\Shifter|stage_in[13]~62_combout\ & (!\B[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[13]~62_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[14]~60_combout\,
	datae => \Shifter|ALT_INV_stage_in[12]~63_combout\,
	dataf => \Shifter|ALT_INV_stage_in[15]~61_combout\,
	combout => \Shifter|stage[1][12]~19_combout\);

-- Location: IOIBUF_X59_Y28_N63
\A[55]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(55),
	o => \A[55]~input_o\);

-- Location: IOIBUF_X59_Y36_N1
\A[8]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(8),
	o => \A[8]~input_o\);

-- Location: MLABCELL_X42_Y33_N28
\Shifter|stage_in[8]~55\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[8]~55_combout\ = (!\Shifter|Equal2~0_combout\ & ((\A[8]~input_o\))) # (\Shifter|Equal2~0_combout\ & (\A[55]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[55]~input_o\,
	datad => \ALT_INV_A[8]~input_o\,
	combout => \Shifter|stage_in[8]~55_combout\);

-- Location: IOIBUF_X59_Y19_N32
\A[11]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(11),
	o => \A[11]~input_o\);

-- Location: IOIBUF_X59_Y39_N63
\A[52]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(52),
	o => \A[52]~input_o\);

-- Location: MLABCELL_X42_Y33_N26
\Shifter|stage_in[11]~53\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[11]~53_combout\ = ( \A[52]~input_o\ & ( (\A[11]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[52]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[11]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[11]~input_o\,
	dataf => \ALT_INV_A[52]~input_o\,
	combout => \Shifter|stage_in[11]~53_combout\);

-- Location: IOIBUF_X59_Y34_N94
\A[54]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(54),
	o => \A[54]~input_o\);

-- Location: IOIBUF_X59_Y37_N63
\A[9]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(9),
	o => \A[9]~input_o\);

-- Location: MLABCELL_X42_Y33_N30
\Shifter|stage_in[9]~54\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[9]~54_combout\ = (!\Shifter|Equal2~0_combout\ & ((\A[9]~input_o\))) # (\Shifter|Equal2~0_combout\ & (\A[54]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[54]~input_o\,
	datad => \ALT_INV_A[9]~input_o\,
	combout => \Shifter|stage_in[9]~54_combout\);

-- Location: IOIBUF_X59_Y28_N94
\A[10]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(10),
	o => \A[10]~input_o\);

-- Location: IOIBUF_X59_Y34_N1
\A[53]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(53),
	o => \A[53]~input_o\);

-- Location: MLABCELL_X42_Y33_N20
\Shifter|stage_in[10]~52\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[10]~52_combout\ = ( \A[53]~input_o\ & ( (\A[10]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[53]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[10]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[10]~input_o\,
	dataf => \ALT_INV_A[53]~input_o\,
	combout => \Shifter|stage_in[10]~52_combout\);

-- Location: MLABCELL_X42_Y33_N34
\Shifter|stage[1][8]~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][8]~17_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[10]~52_combout\ & ( (!\B[0]~input_o\) # (\Shifter|stage_in[11]~53_combout\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[10]~52_combout\ & ( (!\B[0]~input_o\ & 
-- (\Shifter|stage_in[8]~55_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[9]~54_combout\))) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[10]~52_combout\ & ( (\Shifter|stage_in[11]~53_combout\ & \B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[10]~52_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[8]~55_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[9]~54_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[8]~55_combout\,
	datab => \Shifter|ALT_INV_stage_in[11]~53_combout\,
	datac => \Shifter|ALT_INV_stage_in[9]~54_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[10]~52_combout\,
	combout => \Shifter|stage[1][8]~17_combout\);

-- Location: IOIBUF_X48_Y56_N63
\A[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(1),
	o => \A[1]~input_o\);

-- Location: IOIBUF_X59_Y26_N63
\A[62]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(62),
	o => \A[62]~input_o\);

-- Location: MLABCELL_X42_Y31_N24
\Shifter|stage_in[1]~50\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[1]~50_combout\ = ( \A[62]~input_o\ & ( (\Shifter|Equal2~0_combout\) # (\A[1]~input_o\) ) ) # ( !\A[62]~input_o\ & ( (\A[1]~input_o\ & !\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[1]~input_o\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_A[62]~input_o\,
	combout => \Shifter|stage_in[1]~50_combout\);

-- Location: LABCELL_X35_Y32_N34
\Shifter|stage_in[0]~48\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[0]~48_combout\ = ( \A[0]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (!\Shifter|InputExtended[63]~2_combout\) ) ) # ( !\A[0]~input_o\ & ( (\Shifter|Equal2~0_combout\ & !\Shifter|InputExtended[63]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~2_combout\,
	dataf => \ALT_INV_A[0]~input_o\,
	combout => \Shifter|stage_in[0]~48_combout\);

-- Location: IOIBUF_X59_Y25_N1
\A[3]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(3),
	o => \A[3]~input_o\);

-- Location: IOIBUF_X59_Y16_N1
\A[60]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(60),
	o => \A[60]~input_o\);

-- Location: MLABCELL_X42_Y31_N30
\Shifter|stage_in[3]~51\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[3]~51_combout\ = ( \Shifter|Equal2~0_combout\ & ( \A[60]~input_o\ ) ) # ( !\Shifter|Equal2~0_combout\ & ( \A[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[3]~input_o\,
	datab => \ALT_INV_A[60]~input_o\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[3]~51_combout\);

-- Location: IOIBUF_X59_Y46_N32
\A[2]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(2),
	o => \A[2]~input_o\);

-- Location: IOIBUF_X28_Y56_N63
\A[61]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(61),
	o => \A[61]~input_o\);

-- Location: MLABCELL_X42_Y31_N2
\Shifter|stage_in[2]~49\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[2]~49_combout\ = ( \A[61]~input_o\ & ( (\A[2]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[61]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[2]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[2]~input_o\,
	dataf => \ALT_INV_A[61]~input_o\,
	combout => \Shifter|stage_in[2]~49_combout\);

-- Location: MLABCELL_X42_Y31_N32
\Shifter|stage[1][0]~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][0]~16_combout\ = ( \B[0]~input_o\ & ( \Shifter|stage_in[2]~49_combout\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[1]~50_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[3]~51_combout\))) ) ) ) # ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[2]~49_combout\ & ( (\Shifter|stage_in[0]~48_combout\) # (\B[1]~input_o\) ) ) ) # ( \B[0]~input_o\ & ( !\Shifter|stage_in[2]~49_combout\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[1]~50_combout\)) # (\B[1]~input_o\ & 
-- ((\Shifter|stage_in[3]~51_combout\))) ) ) ) # ( !\B[0]~input_o\ & ( !\Shifter|stage_in[2]~49_combout\ & ( (!\B[1]~input_o\ & \Shifter|stage_in[0]~48_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[1]~50_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[0]~48_combout\,
	datad => \Shifter|ALT_INV_stage_in[3]~51_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[2]~49_combout\,
	combout => \Shifter|stage[1][0]~16_combout\);

-- Location: LABCELL_X38_Y31_N30
\Shifter|stage[2][0]~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][0]~20_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][0]~16_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][4]~18_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][12]~19_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][0]~16_combout\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][8]~17_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][0]~16_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][4]~18_combout\)) # (\B[3]~input_o\ & 
-- ((\Shifter|stage[1][12]~19_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][0]~16_combout\ & ( (\B[3]~input_o\ & \Shifter|stage[1][8]~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][4]~18_combout\,
	datab => \Shifter|ALT_INV_stage[1][12]~19_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][8]~17_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][0]~16_combout\,
	combout => \Shifter|stage[2][0]~20_combout\);

-- Location: MLABCELL_X34_Y29_N6
\Shifter|Equal9~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|Equal9~0_combout\ = ( !\ExtWord~input_o\ & ( (\B[5]~input_o\ & !\B[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	dataf => \ALT_INV_ExtWord~input_o\,
	combout => \Shifter|Equal9~0_combout\);

-- Location: IOIBUF_X59_Y19_N94
\A[28]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(28),
	o => \A[28]~input_o\);

-- Location: IOIBUF_X31_Y56_N63
\A[35]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(35),
	o => \A[35]~input_o\);

-- Location: LABCELL_X38_Y36_N22
\Shifter|stage_in[35]~29\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[35]~29_combout\ = ( \A[35]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|InputExtended[60]~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[28]~input_o\)))) ) ) # ( !\A[35]~input_o\ & 
-- ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[28]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011110000110011001111000001000100111100000100010011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datac => \ALT_INV_A[28]~input_o\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_A[35]~input_o\,
	combout => \Shifter|stage_in[35]~29_combout\);

-- Location: IOIBUF_X24_Y0_N32
\A[29]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(29),
	o => \A[29]~input_o\);

-- Location: IOIBUF_X59_Y39_N94
\A[34]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(34),
	o => \A[34]~input_o\);

-- Location: LABCELL_X38_Y36_N6
\Shifter|stage_in[34]~28\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[34]~28_combout\ = ( \A[34]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|InputExtended[60]~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[29]~input_o\)))) ) ) # ( !\A[34]~input_o\ & 
-- ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[29]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011110000110011001111000001000100111100000100010011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datac => \ALT_INV_A[29]~input_o\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_A[34]~input_o\,
	combout => \Shifter|stage_in[34]~28_combout\);

-- Location: IOIBUF_X10_Y56_N63
\A[33]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(33),
	o => \A[33]~input_o\);

-- Location: IOIBUF_X59_Y9_N94
\A[30]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(30),
	o => \A[30]~input_o\);

-- Location: LABCELL_X38_Y36_N4
\Shifter|stage_in[33]~30\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[33]~30_combout\ = ( \A[30]~input_o\ & ( (!\Shifter|InputExtended[63]~1_combout\ & (!\Shifter|Equal2~0_combout\ & ((!\A[33]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) ) ) # ( !\A[30]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[33]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011111111110001001111111111000100000000001100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datac => \ALT_INV_A[33]~input_o\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_A[30]~input_o\,
	combout => \Shifter|stage_in[33]~30_combout\);

-- Location: IOIBUF_X10_Y56_N94
\A[32]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(32),
	o => \A[32]~input_o\);

-- Location: LABCELL_X35_Y32_N30
\Shifter|stage_in[32]~31\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[32]~31_combout\ = ( \ShiftFN[0]~input_o\ & ( (!\ShiftFN[1]~input_o\ & (\A[31]~input_o\)) # (\ShiftFN[1]~input_o\ & ((!\ExtWord~input_o\ & ((\A[32]~input_o\))) # (\ExtWord~input_o\ & (\A[31]~input_o\)))) ) ) # ( !\ShiftFN[0]~input_o\ & ( 
-- (\A[32]~input_o\ & ((!\ShiftFN[1]~input_o\) # (!\ExtWord~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000001010011010101010101001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[31]~input_o\,
	datab => \ALT_INV_A[32]~input_o\,
	datac => \ALT_INV_ShiftFN[1]~input_o\,
	datad => \ALT_INV_ExtWord~input_o\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	combout => \Shifter|stage_in[32]~31_combout\);

-- Location: LABCELL_X38_Y32_N6
\Shifter|stage[1][32]~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][32]~8_combout\ = ( \B[0]~input_o\ & ( \Shifter|stage_in[32]~31_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[33]~30_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[35]~29_combout\)) ) ) ) # ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[32]~31_combout\ & ( (!\Shifter|stage_in[34]~28_combout\) # (!\B[1]~input_o\) ) ) ) # ( \B[0]~input_o\ & ( !\Shifter|stage_in[32]~31_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[33]~30_combout\))) # (\B[1]~input_o\ & 
-- (!\Shifter|stage_in[35]~29_combout\)) ) ) ) # ( !\B[0]~input_o\ & ( !\Shifter|stage_in[32]~31_combout\ & ( (!\Shifter|stage_in[34]~28_combout\ & \B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100111110100000101011111100111111001111101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[35]~29_combout\,
	datab => \Shifter|ALT_INV_stage_in[34]~28_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[33]~30_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[32]~31_combout\,
	combout => \Shifter|stage[1][32]~8_combout\);

-- Location: IOIBUF_X59_Y46_N1
\A[44]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(44),
	o => \A[44]~input_o\);

-- Location: IOIBUF_X31_Y56_N94
\A[19]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(19),
	o => \A[19]~input_o\);

-- Location: LABCELL_X38_Y35_N0
\Shifter|stage_in[44]~23\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[44]~23_combout\ = ( \A[19]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[44]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) ) ) # ( !\A[19]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[44]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010111110101110101011111010110000000101000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \ALT_INV_A[44]~input_o\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Shifter|stage_in[44]~23_combout\);

-- Location: IOIBUF_X46_Y56_N1
\A[45]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(45),
	o => \A[45]~input_o\);

-- Location: IOIBUF_X59_Y16_N94
\A[18]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(18),
	o => \A[18]~input_o\);

-- Location: MLABCELL_X42_Y35_N16
\Shifter|stage_in[45]~22\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[45]~22_combout\ = ( \A[18]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[45]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) ) ) # ( !\A[18]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[45]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110011111100110111001111000000010000001100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \ALT_INV_A[45]~input_o\,
	dataf => \ALT_INV_A[18]~input_o\,
	combout => \Shifter|stage_in[45]~22_combout\);

-- Location: IOIBUF_X59_Y21_N32
\A[16]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(16),
	o => \A[16]~input_o\);

-- Location: IOIBUF_X59_Y37_N32
\A[47]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(47),
	o => \A[47]~input_o\);

-- Location: MLABCELL_X42_Y35_N32
\Shifter|stage_in[47]~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[47]~21_combout\ = ( \A[47]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|InputExtended[60]~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[16]~input_o\)))) ) ) # ( !\A[47]~input_o\ & 
-- ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[16]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111000000111100111100000001110011010000000111001101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \ALT_INV_A[16]~input_o\,
	dataf => \ALT_INV_A[47]~input_o\,
	combout => \Shifter|stage_in[47]~21_combout\);

-- Location: IOIBUF_X59_Y33_N94
\A[17]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(17),
	o => \A[17]~input_o\);

-- Location: IOIBUF_X59_Y34_N63
\A[46]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(46),
	o => \A[46]~input_o\);

-- Location: MLABCELL_X42_Y31_N0
\Shifter|stage_in[46]~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[46]~20_combout\ = ( \A[46]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|InputExtended[60]~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[17]~input_o\)))) ) ) # ( !\A[46]~input_o\ & 
-- ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[17]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010110100000111101011010000001110101001000000111010100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \ALT_INV_A[17]~input_o\,
	dataf => \ALT_INV_A[46]~input_o\,
	combout => \Shifter|stage_in[46]~20_combout\);

-- Location: MLABCELL_X39_Y35_N6
\Shifter|stage[1][44]~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][44]~6_combout\ = ( \Shifter|stage_in[47]~21_combout\ & ( \Shifter|stage_in[46]~20_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[45]~22_combout\))))) ) ) 
-- ) # ( !\Shifter|stage_in[47]~21_combout\ & ( \Shifter|stage_in[46]~20_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[45]~22_combout\))))) # (\B[1]~input_o\ & 
-- (((\B[0]~input_o\)))) ) ) ) # ( \Shifter|stage_in[47]~21_combout\ & ( !\Shifter|stage_in[46]~20_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[45]~22_combout\))))) # 
-- (\B[1]~input_o\ & (((!\B[0]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[47]~21_combout\ & ( !\Shifter|stage_in[46]~20_combout\ & ( ((!\B[0]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[45]~22_combout\)))) # 
-- (\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111001111101011111100000010100000110011111010000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[44]~23_combout\,
	datab => \Shifter|ALT_INV_stage_in[45]~22_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[47]~21_combout\,
	dataf => \Shifter|ALT_INV_stage_in[46]~20_combout\,
	combout => \Shifter|stage[1][44]~6_combout\);

-- Location: IOIBUF_X59_Y28_N32
\A[26]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(26),
	o => \A[26]~input_o\);

-- Location: IOIBUF_X59_Y37_N1
\A[37]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(37),
	o => \A[37]~input_o\);

-- Location: MLABCELL_X37_Y32_N20
\Shifter|stage_in[37]~26\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[37]~26_combout\ = ( \Shifter|InputExtended[63]~1_combout\ & ( (!\A[26]~input_o\ & \Shifter|Equal2~0_combout\) ) ) # ( !\Shifter|InputExtended[63]~1_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\A[37]~input_o\) # 
-- (\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (!\A[26]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110101010110011111010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[26]~input_o\,
	datab => \ALT_INV_A[37]~input_o\,
	datac => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	combout => \Shifter|stage_in[37]~26_combout\);

-- Location: IOIBUF_X48_Y56_N1
\A[36]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(36),
	o => \A[36]~input_o\);

-- Location: IOIBUF_X59_Y21_N63
\A[27]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(27),
	o => \A[27]~input_o\);

-- Location: LABCELL_X38_Y36_N20
\Shifter|stage_in[36]~27\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[36]~27_combout\ = ( \A[27]~input_o\ & ( (!\Shifter|InputExtended[63]~1_combout\ & (!\Shifter|Equal2~0_combout\ & ((!\A[36]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) ) ) # ( !\A[27]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[36]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011111111110001001111111111000100000000001100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datac => \ALT_INV_A[36]~input_o\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_A[27]~input_o\,
	combout => \Shifter|stage_in[36]~27_combout\);

-- Location: IOIBUF_X25_Y56_N94
\A[39]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(39),
	o => \A[39]~input_o\);

-- Location: IOIBUF_X24_Y0_N63
\A[24]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(24),
	o => \A[24]~input_o\);

-- Location: LABCELL_X35_Y33_N10
\Shifter|stage_in[39]~25\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[39]~25_combout\ = ( \A[24]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[39]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) ) ) # ( !\A[24]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[39]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110101011101110111010101110110001000000010001000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datac => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datad => \ALT_INV_A[39]~input_o\,
	dataf => \ALT_INV_A[24]~input_o\,
	combout => \Shifter|stage_in[39]~25_combout\);

-- Location: IOIBUF_X33_Y56_N32
\A[38]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(38),
	o => \A[38]~input_o\);

-- Location: IOIBUF_X5_Y56_N94
\A[25]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(25),
	o => \A[25]~input_o\);

-- Location: LABCELL_X35_Y33_N8
\Shifter|stage_in[38]~24\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[38]~24_combout\ = ( \A[25]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[38]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) ) ) # ( !\A[25]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[38]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010111011101110101011101110110000000100010001000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datac => \ALT_INV_A[38]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \Shifter|stage_in[38]~24_combout\);

-- Location: LABCELL_X38_Y32_N0
\Shifter|stage[1][36]~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][36]~7_combout\ = ( \B[0]~input_o\ & ( \Shifter|stage_in[38]~24_combout\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[37]~26_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[39]~25_combout\))) ) ) ) # ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[38]~24_combout\ & ( (!\Shifter|stage_in[36]~27_combout\ & !\B[1]~input_o\) ) ) ) # ( \B[0]~input_o\ & ( !\Shifter|stage_in[38]~24_combout\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[37]~26_combout\)) # (\B[1]~input_o\ & 
-- ((!\Shifter|stage_in[39]~25_combout\))) ) ) ) # ( !\B[0]~input_o\ & ( !\Shifter|stage_in[38]~24_combout\ & ( (!\Shifter|stage_in[36]~27_combout\) # (\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111101010101111000011001100000000001010101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[37]~26_combout\,
	datab => \Shifter|ALT_INV_stage_in[36]~27_combout\,
	datac => \Shifter|ALT_INV_stage_in[39]~25_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[38]~24_combout\,
	combout => \Shifter|stage[1][36]~7_combout\);

-- Location: IOIBUF_X59_Y48_N94
\A[21]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(21),
	o => \A[21]~input_o\);

-- Location: IOIBUF_X19_Y56_N63
\A[42]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(42),
	o => \A[42]~input_o\);

-- Location: LABCELL_X38_Y35_N10
\Shifter|stage_in[42]~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[42]~16_combout\ = ( \A[42]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (((!\Shifter|InputExtended[63]~1_combout\ & \Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (!\A[21]~input_o\)) ) ) # ( !\A[42]~input_o\ & ( 
-- (!\Shifter|Equal2~0_combout\ & ((!\Shifter|InputExtended[63]~1_combout\))) # (\Shifter|Equal2~0_combout\ & (!\A[21]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010001000100111001000100010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \ALT_INV_A[21]~input_o\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	dataf => \ALT_INV_A[42]~input_o\,
	combout => \Shifter|stage_in[42]~16_combout\);

-- Location: IOIBUF_X59_Y22_N32
\A[22]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(22),
	o => \A[22]~input_o\);

-- Location: IOIBUF_X59_Y51_N1
\A[41]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(41),
	o => \A[41]~input_o\);

-- Location: LABCELL_X38_Y35_N22
\Shifter|stage_in[41]~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[41]~18_combout\ = ( \Shifter|Equal2~0_combout\ & ( !\A[22]~input_o\ ) ) # ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[41]~input_o\) # (\Shifter|InputExtended[60]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000111100000011000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[22]~input_o\,
	datab => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \ALT_INV_A[41]~input_o\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[41]~18_combout\);

-- Location: IOIBUF_X59_Y48_N1
\A[23]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(23),
	o => \A[23]~input_o\);

-- Location: IOIBUF_X46_Y56_N94
\A[40]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(40),
	o => \A[40]~input_o\);

-- Location: LABCELL_X38_Y35_N4
\Shifter|stage_in[40]~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[40]~19_combout\ = ( \A[40]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (((!\Shifter|InputExtended[63]~1_combout\ & \Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (!\A[23]~input_o\)) ) ) # ( !\A[40]~input_o\ & ( 
-- (!\Shifter|Equal2~0_combout\ & ((!\Shifter|InputExtended[63]~1_combout\))) # (\Shifter|Equal2~0_combout\ & (!\A[23]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010001000100111001000100010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \ALT_INV_A[23]~input_o\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	dataf => \ALT_INV_A[40]~input_o\,
	combout => \Shifter|stage_in[40]~19_combout\);

-- Location: IOIBUF_X59_Y46_N63
\A[43]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(43),
	o => \A[43]~input_o\);

-- Location: IOIBUF_X59_Y4_N94
\A[20]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(20),
	o => \A[20]~input_o\);

-- Location: LABCELL_X38_Y35_N14
\Shifter|stage_in[43]~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[43]~17_combout\ = ( \Shifter|Equal2~0_combout\ & ( !\A[20]~input_o\ ) ) # ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[43]~input_o\) # (\Shifter|InputExtended[60]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110000101000001111000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[43]~input_o\,
	datab => \ALT_INV_A[20]~input_o\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[43]~17_combout\);

-- Location: MLABCELL_X39_Y35_N0
\Shifter|stage[1][40]~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][40]~5_combout\ = ( \Shifter|stage_in[40]~19_combout\ & ( \Shifter|stage_in[43]~17_combout\ & ( (!\B[0]~input_o\ & (!\Shifter|stage_in[42]~16_combout\ & ((\B[1]~input_o\)))) # (\B[0]~input_o\ & (((!\Shifter|stage_in[41]~18_combout\ & 
-- !\B[1]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[40]~19_combout\ & ( \Shifter|stage_in[43]~17_combout\ & ( (!\B[0]~input_o\ & ((!\Shifter|stage_in[42]~16_combout\) # ((!\B[1]~input_o\)))) # (\B[0]~input_o\ & (((!\Shifter|stage_in[41]~18_combout\ & 
-- !\B[1]~input_o\)))) ) ) ) # ( \Shifter|stage_in[40]~19_combout\ & ( !\Shifter|stage_in[43]~17_combout\ & ( (!\B[0]~input_o\ & (!\Shifter|stage_in[42]~16_combout\ & ((\B[1]~input_o\)))) # (\B[0]~input_o\ & (((!\Shifter|stage_in[41]~18_combout\) # 
-- (\B[1]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[40]~19_combout\ & ( !\Shifter|stage_in[43]~17_combout\ & ( (!\B[0]~input_o\ & ((!\Shifter|stage_in[42]~16_combout\) # ((!\B[1]~input_o\)))) # (\B[0]~input_o\ & (((!\Shifter|stage_in[41]~18_combout\) # 
-- (\B[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101111000011001010111111111100101000000000110010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[42]~16_combout\,
	datab => \Shifter|ALT_INV_stage_in[41]~18_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[40]~19_combout\,
	dataf => \Shifter|ALT_INV_stage_in[43]~17_combout\,
	combout => \Shifter|stage[1][40]~5_combout\);

-- Location: LABCELL_X38_Y31_N4
\Shifter|stage[2][32]~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][32]~9_combout\ = ( \B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][44]~6_combout\ ) ) ) # ( !\B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][40]~5_combout\ ) ) ) # ( \B[2]~input_o\ & ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][36]~7_combout\ ) ) ) # ( !\B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shifter|stage[1][32]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][32]~8_combout\,
	datab => \Shifter|ALT_INV_stage[1][44]~6_combout\,
	datac => \Shifter|ALT_INV_stage[1][36]~7_combout\,
	datad => \Shifter|ALT_INV_stage[1][40]~5_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][32]~9_combout\);

-- Location: LABCELL_X35_Y32_N32
\Shifter|stage_in[63]~37\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[63]~37_combout\ = ( \A[0]~input_o\ & ( (!\Shifter|InputExtended[63]~2_combout\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[0]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & !\Shifter|InputExtended[63]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100011011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[63]~2_combout\,
	dataf => \ALT_INV_A[0]~input_o\,
	combout => \Shifter|stage_in[63]~37_combout\);

-- Location: MLABCELL_X42_Y35_N18
\Shifter|stage_in[61]~38\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[61]~38_combout\ = ( \A[2]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[61]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) ) ) # ( !\A[2]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[61]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110011111101110011001111000100000000001100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[61]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	dataf => \ALT_INV_A[2]~input_o\,
	combout => \Shifter|stage_in[61]~38_combout\);

-- Location: MLABCELL_X42_Y31_N26
\Shifter|stage_in[62]~36\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[62]~36_combout\ = ( \Shifter|InputExtended[63]~1_combout\ & ( (!\A[1]~input_o\ & \Shifter|Equal2~0_combout\) ) ) # ( !\Shifter|InputExtended[63]~1_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\A[62]~input_o\) # 
-- (\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (!\A[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110101010110011111010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[1]~input_o\,
	datab => \ALT_INV_A[62]~input_o\,
	datac => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	combout => \Shifter|stage_in[62]~36_combout\);

-- Location: MLABCELL_X42_Y31_N28
\Shifter|stage_in[60]~39\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[60]~39_combout\ = ( \Shifter|Equal2~0_combout\ & ( !\A[3]~input_o\ ) ) # ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[60]~input_o\) # (\Shifter|InputExtended[60]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110000110000001111000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[3]~input_o\,
	datab => \ALT_INV_A[60]~input_o\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[60]~39_combout\);

-- Location: LABCELL_X43_Y31_N14
\Shifter|stage[1][60]~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][60]~11_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[60]~39_combout\ & ( (!\B[0]~input_o\ & ((!\Shifter|stage_in[62]~36_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[63]~37_combout\)) ) ) ) # ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[60]~39_combout\ & ( (!\Shifter|stage_in[61]~38_combout\ & \B[0]~input_o\) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[60]~39_combout\ & ( (!\B[0]~input_o\ & ((!\Shifter|stage_in[62]~36_combout\))) # (\B[0]~input_o\ & 
-- (\Shifter|stage_in[63]~37_combout\)) ) ) ) # ( !\B[1]~input_o\ & ( !\Shifter|stage_in[60]~39_combout\ & ( (!\Shifter|stage_in[61]~38_combout\) # (!\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111101010000010100001100000011001111010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[63]~37_combout\,
	datab => \Shifter|ALT_INV_stage_in[61]~38_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[62]~36_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[60]~39_combout\,
	combout => \Shifter|stage[1][60]~11_combout\);

-- Location: LABCELL_X40_Y35_N32
\Shifter|stage_in[50]~44\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[50]~44_combout\ = ( \A[13]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[50]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) ) ) # ( !\A[13]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[50]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110011111101110011001111000100000000001100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[50]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	dataf => \ALT_INV_A[13]~input_o\,
	combout => \Shifter|stage_in[50]~44_combout\);

-- Location: LABCELL_X40_Y35_N10
\Shifter|stage_in[49]~46\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[49]~46_combout\ = ( \Shifter|InputExtended[63]~1_combout\ & ( (\Shifter|Equal2~0_combout\ & !\A[14]~input_o\) ) ) # ( !\Shifter|InputExtended[63]~1_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\A[49]~input_o\)) # 
-- (\Shifter|InputExtended[60]~0_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[14]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111000100111101111100010000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[49]~input_o\,
	datad => \ALT_INV_A[14]~input_o\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	combout => \Shifter|stage_in[49]~46_combout\);

-- Location: LABCELL_X40_Y35_N38
\Shifter|stage_in[51]~45\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[51]~45_combout\ = ( \Shifter|InputExtended[63]~1_combout\ & ( (\Shifter|Equal2~0_combout\ & !\A[12]~input_o\) ) ) # ( !\Shifter|InputExtended[63]~1_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\A[51]~input_o\)) # 
-- (\Shifter|InputExtended[60]~0_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[12]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111000100111101111100010000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[51]~input_o\,
	datad => \ALT_INV_A[12]~input_o\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	combout => \Shifter|stage_in[51]~45_combout\);

-- Location: MLABCELL_X42_Y35_N34
\Shifter|stage_in[48]~47\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[48]~47_combout\ = ( \Shifter|InputExtended[63]~1_combout\ & ( (\Shifter|Equal2~0_combout\ & !\A[15]~input_o\) ) ) # ( !\Shifter|InputExtended[63]~1_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\A[48]~input_o\)) # 
-- (\Shifter|InputExtended[60]~0_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[15]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111000100111101111100010000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[48]~input_o\,
	datad => \ALT_INV_A[15]~input_o\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	combout => \Shifter|stage_in[48]~47_combout\);

-- Location: MLABCELL_X39_Y35_N10
\Shifter|stage[1][48]~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][48]~13_combout\ = ( \Shifter|stage_in[51]~45_combout\ & ( \Shifter|stage_in[48]~47_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[49]~46_combout\ & \B[0]~input_o\)))) # (\B[1]~input_o\ & (!\Shifter|stage_in[50]~44_combout\ & 
-- ((!\B[0]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[51]~45_combout\ & ( \Shifter|stage_in[48]~47_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[49]~46_combout\ & \B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\Shifter|stage_in[50]~44_combout\) # 
-- ((\B[0]~input_o\)))) ) ) ) # ( \Shifter|stage_in[51]~45_combout\ & ( !\Shifter|stage_in[48]~47_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[49]~46_combout\) # (!\B[0]~input_o\)))) # (\B[1]~input_o\ & (!\Shifter|stage_in[50]~44_combout\ & 
-- ((!\B[0]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[51]~45_combout\ & ( !\Shifter|stage_in[48]~47_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[49]~46_combout\) # (!\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\Shifter|stage_in[50]~44_combout\) # 
-- ((\B[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011110011111011101100000000100010111100110010001011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[50]~44_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[49]~46_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[51]~45_combout\,
	dataf => \Shifter|ALT_INV_stage_in[48]~47_combout\,
	combout => \Shifter|stage[1][48]~13_combout\);

-- Location: LABCELL_X40_Y35_N0
\Shifter|stage_in[55]~41\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[55]~41_combout\ = ( \Shifter|InputExtended[63]~1_combout\ & ( (\Shifter|Equal2~0_combout\ & !\A[8]~input_o\) ) ) # ( !\Shifter|InputExtended[63]~1_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\A[55]~input_o\)) # 
-- (\Shifter|InputExtended[60]~0_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110001110100111111000111010000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[8]~input_o\,
	datad => \ALT_INV_A[55]~input_o\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	combout => \Shifter|stage_in[55]~41_combout\);

-- Location: LABCELL_X40_Y35_N36
\Shifter|stage_in[52]~43\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[52]~43_combout\ = ( \A[52]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|InputExtended[60]~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[11]~input_o\)))) ) ) # ( !\A[52]~input_o\ & 
-- ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[11]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111000000111100111100000001110011010000000111001101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \ALT_INV_A[11]~input_o\,
	dataf => \ALT_INV_A[52]~input_o\,
	combout => \Shifter|stage_in[52]~43_combout\);

-- Location: LABCELL_X40_Y35_N34
\Shifter|stage_in[53]~42\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[53]~42_combout\ = ( \Shifter|InputExtended[63]~1_combout\ & ( (\Shifter|Equal2~0_combout\ & !\A[10]~input_o\) ) ) # ( !\Shifter|InputExtended[63]~1_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\A[53]~input_o\)) # 
-- (\Shifter|InputExtended[60]~0_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[10]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110001110100111111000111010000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[10]~input_o\,
	datad => \ALT_INV_A[53]~input_o\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	combout => \Shifter|stage_in[53]~42_combout\);

-- Location: LABCELL_X40_Y35_N8
\Shifter|stage_in[54]~40\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[54]~40_combout\ = ( \A[9]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((!\A[54]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) ) ) # ( !\A[9]~input_o\ & ( 
-- ((!\Shifter|InputExtended[63]~1_combout\ & ((!\A[54]~input_o\) # (\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110011111100110111001111000000010000001100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datad => \ALT_INV_A[54]~input_o\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Shifter|stage_in[54]~40_combout\);

-- Location: LABCELL_X40_Y35_N22
\Shifter|stage[1][52]~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][52]~12_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( !\Shifter|stage_in[55]~41_combout\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( !\Shifter|stage_in[54]~40_combout\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[53]~42_combout\ ) ) ) # ( !\B[0]~input_o\ & ( !\B[1]~input_o\ & ( !\Shifter|stage_in[52]~43_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[55]~41_combout\,
	datab => \Shifter|ALT_INV_stage_in[52]~43_combout\,
	datac => \Shifter|ALT_INV_stage_in[53]~42_combout\,
	datad => \Shifter|ALT_INV_stage_in[54]~40_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shifter|stage[1][52]~12_combout\);

-- Location: LABCELL_X43_Y31_N0
\Shifter|stage_in[57]~34\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[57]~34_combout\ = ( \A[57]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (((!\A[6]~input_o\)))) ) ) # ( !\A[57]~input_o\ 
-- & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[6]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100011011000110110001101100001010000110110000101000011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datac => \ALT_INV_A[6]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	dataf => \ALT_INV_A[57]~input_o\,
	combout => \Shifter|stage_in[57]~34_combout\);

-- Location: LABCELL_X43_Y31_N26
\Shifter|stage_in[59]~33\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[59]~33_combout\ = ( \A[59]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (((!\A[4]~input_o\)))) ) ) # ( !\A[59]~input_o\ 
-- & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[4]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011100010111000101110001011100000110000101110000011000010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[4]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	dataf => \ALT_INV_A[59]~input_o\,
	combout => \Shifter|stage_in[59]~33_combout\);

-- Location: LABCELL_X40_Y35_N2
\Shifter|stage_in[56]~35\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[56]~35_combout\ = ( \Shifter|InputExtended[63]~1_combout\ & ( (\Shifter|Equal2~0_combout\ & !\A[7]~input_o\) ) ) # ( !\Shifter|InputExtended[63]~1_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((!\A[56]~input_o\)) # 
-- (\Shifter|InputExtended[60]~0_combout\))) # (\Shifter|Equal2~0_combout\ & (((!\A[7]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110001110100111111000111010000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[7]~input_o\,
	datad => \ALT_INV_A[56]~input_o\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	combout => \Shifter|stage_in[56]~35_combout\);

-- Location: LABCELL_X43_Y31_N2
\Shifter|stage_in[58]~32\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[58]~32_combout\ = ( \A[58]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\ & ((\Shifter|InputExtended[60]~0_combout\)))) # (\Shifter|Equal2~0_combout\ & (((!\A[5]~input_o\)))) ) ) # ( !\A[58]~input_o\ 
-- & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|InputExtended[63]~1_combout\)) # (\Shifter|Equal2~0_combout\ & ((!\A[5]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100011011000110110001101100001010000110110000101000011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_InputExtended[63]~1_combout\,
	datac => \ALT_INV_A[5]~input_o\,
	datad => \Shifter|ALT_INV_InputExtended[60]~0_combout\,
	dataf => \ALT_INV_A[58]~input_o\,
	combout => \Shifter|stage_in[58]~32_combout\);

-- Location: LABCELL_X43_Y31_N10
\Shifter|stage[1][56]~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][56]~10_combout\ = ( \Shifter|stage_in[56]~35_combout\ & ( \Shifter|stage_in[58]~32_combout\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[57]~34_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[59]~33_combout\))))) ) ) 
-- ) # ( !\Shifter|stage_in[56]~35_combout\ & ( \Shifter|stage_in[58]~32_combout\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[57]~34_combout\)) # (\B[1]~input_o\ & 
-- ((!\Shifter|stage_in[59]~33_combout\))))) ) ) ) # ( \Shifter|stage_in[56]~35_combout\ & ( !\Shifter|stage_in[58]~32_combout\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[57]~34_combout\)) # 
-- (\B[1]~input_o\ & ((!\Shifter|stage_in[59]~33_combout\))))) ) ) ) # ( !\Shifter|stage_in[56]~35_combout\ & ( !\Shifter|stage_in[58]~32_combout\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & (!\Shifter|stage_in[57]~34_combout\)) # (\B[1]~input_o\ & 
-- ((!\Shifter|stage_in[59]~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011111100001000101111110011101110001100000010001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[57]~34_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[59]~33_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[56]~35_combout\,
	dataf => \Shifter|ALT_INV_stage_in[58]~32_combout\,
	combout => \Shifter|stage[1][56]~10_combout\);

-- Location: MLABCELL_X39_Y31_N22
\Shifter|stage[2][48]~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][48]~14_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][56]~10_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][52]~12_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][60]~11_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][56]~10_combout\ & ( (\B[3]~input_o\) # (\Shifter|stage[1][48]~13_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][56]~10_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][52]~12_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][60]~11_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][56]~10_combout\ & ( (\Shifter|stage[1][48]~13_combout\ & !\B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][60]~11_combout\,
	datab => \Shifter|ALT_INV_stage[1][48]~13_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][52]~12_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][56]~10_combout\,
	combout => \Shifter|stage[2][48]~14_combout\);

-- Location: MLABCELL_X42_Y35_N22
\Shifter|stage_in[17]~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[17]~14_combout\ = ( \A[17]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[46]~input_o\) ) ) # ( !\A[17]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[46]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[46]~input_o\,
	dataf => \ALT_INV_A[17]~input_o\,
	combout => \Shifter|stage_in[17]~14_combout\);

-- Location: LABCELL_X38_Y35_N2
\Shifter|stage_in[19]~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[19]~13_combout\ = ( \A[19]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[44]~input_o\) ) ) # ( !\A[19]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[44]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \ALT_INV_A[44]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Shifter|stage_in[19]~13_combout\);

-- Location: MLABCELL_X42_Y35_N26
\Shifter|stage_in[16]~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[16]~15_combout\ = ( \A[47]~input_o\ & ( (\A[16]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[47]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[16]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[16]~input_o\,
	dataf => \ALT_INV_A[47]~input_o\,
	combout => \Shifter|stage_in[16]~15_combout\);

-- Location: MLABCELL_X42_Y35_N20
\Shifter|stage_in[18]~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[18]~12_combout\ = ( \A[18]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[45]~input_o\) ) ) # ( !\A[18]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[45]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[45]~input_o\,
	dataf => \ALT_INV_A[18]~input_o\,
	combout => \Shifter|stage_in[18]~12_combout\);

-- Location: MLABCELL_X42_Y35_N10
\Shifter|stage[1][16]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][16]~3_combout\ = ( \Shifter|stage_in[16]~15_combout\ & ( \Shifter|stage_in[18]~12_combout\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & (\Shifter|stage_in[17]~14_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[19]~13_combout\)))) ) ) ) 
-- # ( !\Shifter|stage_in[16]~15_combout\ & ( \Shifter|stage_in[18]~12_combout\ & ( (!\B[1]~input_o\ & (\B[0]~input_o\ & (\Shifter|stage_in[17]~14_combout\))) # (\B[1]~input_o\ & ((!\B[0]~input_o\) # ((\Shifter|stage_in[19]~13_combout\)))) ) ) ) # ( 
-- \Shifter|stage_in[16]~15_combout\ & ( !\Shifter|stage_in[18]~12_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\) # ((\Shifter|stage_in[17]~14_combout\)))) # (\B[1]~input_o\ & (\B[0]~input_o\ & ((\Shifter|stage_in[19]~13_combout\)))) ) ) ) # ( 
-- !\Shifter|stage_in[16]~15_combout\ & ( !\Shifter|stage_in[18]~12_combout\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & (\Shifter|stage_in[17]~14_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[19]~13_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[17]~14_combout\,
	datad => \Shifter|ALT_INV_stage_in[19]~13_combout\,
	datae => \Shifter|ALT_INV_stage_in[16]~15_combout\,
	dataf => \Shifter|ALT_INV_stage_in[18]~12_combout\,
	combout => \Shifter|stage[1][16]~3_combout\);

-- Location: MLABCELL_X37_Y32_N4
\Shifter|stage_in[28]~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[28]~7_combout\ = ( \A[35]~input_o\ & ( (\A[28]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[35]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[28]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_A[28]~input_o\,
	dataf => \ALT_INV_A[35]~input_o\,
	combout => \Shifter|stage_in[28]~7_combout\);

-- Location: MLABCELL_X37_Y29_N22
\Shifter|stage_in[30]~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[30]~4_combout\ = ( \Shifter|Equal2~0_combout\ & ( \A[33]~input_o\ ) ) # ( !\Shifter|Equal2~0_combout\ & ( \A[30]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[33]~input_o\,
	datad => \ALT_INV_A[30]~input_o\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[30]~4_combout\);

-- Location: LABCELL_X35_Y32_N26
\Shifter|stage_in[31]~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[31]~5_combout\ = ( \A[32]~input_o\ & ( (\Shifter|Equal2~0_combout\) # (\A[31]~input_o\) ) ) # ( !\A[32]~input_o\ & ( (\A[31]~input_o\ & !\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[31]~input_o\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_A[32]~input_o\,
	combout => \Shifter|stage_in[31]~5_combout\);

-- Location: LABCELL_X35_Y31_N22
\Shifter|stage_in[29]~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[29]~6_combout\ = ( \Shifter|Equal2~0_combout\ & ( \A[34]~input_o\ ) ) # ( !\Shifter|Equal2~0_combout\ & ( \A[34]~input_o\ & ( \A[29]~input_o\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\A[34]~input_o\ & ( \A[29]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[29]~input_o\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \ALT_INV_A[34]~input_o\,
	combout => \Shifter|stage_in[29]~6_combout\);

-- Location: MLABCELL_X37_Y32_N12
\Shifter|stage[1][28]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][28]~1_combout\ = ( \Shifter|stage_in[29]~6_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\) # (\Shifter|stage_in[31]~5_combout\) ) ) ) # ( !\Shifter|stage_in[29]~6_combout\ & ( \B[0]~input_o\ & ( (\Shifter|stage_in[31]~5_combout\ & 
-- \B[1]~input_o\) ) ) ) # ( \Shifter|stage_in[29]~6_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[28]~7_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[30]~4_combout\))) ) ) ) # ( !\Shifter|stage_in[29]~6_combout\ & ( 
-- !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[28]~7_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[30]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[28]~7_combout\,
	datab => \Shifter|ALT_INV_stage_in[30]~4_combout\,
	datac => \Shifter|ALT_INV_stage_in[31]~5_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[29]~6_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][28]~1_combout\);

-- Location: LABCELL_X35_Y33_N24
\Shifter|stage_in[24]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[24]~3_combout\ = ( \Shifter|Equal2~0_combout\ & ( \A[39]~input_o\ ) ) # ( !\Shifter|Equal2~0_combout\ & ( \A[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[24]~input_o\,
	datad => \ALT_INV_A[39]~input_o\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[24]~3_combout\);

-- Location: MLABCELL_X37_Y32_N22
\Shifter|stage_in[26]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[26]~0_combout\ = (!\Shifter|Equal2~0_combout\ & (\A[26]~input_o\)) # (\Shifter|Equal2~0_combout\ & ((\A[37]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[26]~input_o\,
	datac => \ALT_INV_A[37]~input_o\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[26]~0_combout\);

-- Location: LABCELL_X35_Y33_N20
\Shifter|stage_in[25]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[25]~2_combout\ = ( \Shifter|Equal2~0_combout\ & ( \A[38]~input_o\ ) ) # ( !\Shifter|Equal2~0_combout\ & ( \A[25]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[38]~input_o\,
	datac => \ALT_INV_A[25]~input_o\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[25]~2_combout\);

-- Location: MLABCELL_X37_Y32_N6
\Shifter|stage_in[27]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[27]~1_combout\ = ( \A[27]~input_o\ & ( (!\Shifter|Equal2~0_combout\) # (\A[36]~input_o\) ) ) # ( !\A[27]~input_o\ & ( (\Shifter|Equal2~0_combout\ & \A[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_A[36]~input_o\,
	dataf => \ALT_INV_A[27]~input_o\,
	combout => \Shifter|stage_in[27]~1_combout\);

-- Location: MLABCELL_X37_Y32_N10
\Shifter|stage[1][24]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][24]~0_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[27]~1_combout\ & ( (\Shifter|stage_in[26]~0_combout\) # (\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[27]~1_combout\ & ( (!\B[0]~input_o\ & 
-- (\Shifter|stage_in[24]~3_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[25]~2_combout\))) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[27]~1_combout\ & ( (!\B[0]~input_o\ & \Shifter|stage_in[26]~0_combout\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[27]~1_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[24]~3_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[25]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[24]~3_combout\,
	datac => \Shifter|ALT_INV_stage_in[26]~0_combout\,
	datad => \Shifter|ALT_INV_stage_in[25]~2_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[27]~1_combout\,
	combout => \Shifter|stage[1][24]~0_combout\);

-- Location: LABCELL_X38_Y35_N8
\Shifter|stage_in[21]~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[21]~10_combout\ = ( \A[42]~input_o\ & ( (\A[21]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[42]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[21]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \ALT_INV_A[21]~input_o\,
	dataf => \ALT_INV_A[42]~input_o\,
	combout => \Shifter|stage_in[21]~10_combout\);

-- Location: LABCELL_X38_Y35_N12
\Shifter|stage_in[20]~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[20]~11_combout\ = ( \Shifter|Equal2~0_combout\ & ( \A[43]~input_o\ ) ) # ( !\Shifter|Equal2~0_combout\ & ( \A[20]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[43]~input_o\,
	datab => \ALT_INV_A[20]~input_o\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[20]~11_combout\);

-- Location: LABCELL_X38_Y35_N6
\Shifter|stage_in[23]~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[23]~9_combout\ = ( \A[40]~input_o\ & ( (\A[23]~input_o\) # (\Shifter|Equal2~0_combout\) ) ) # ( !\A[40]~input_o\ & ( (!\Shifter|Equal2~0_combout\ & \A[23]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \ALT_INV_A[23]~input_o\,
	dataf => \ALT_INV_A[40]~input_o\,
	combout => \Shifter|stage_in[23]~9_combout\);

-- Location: LABCELL_X38_Y35_N20
\Shifter|stage_in[22]~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_in[22]~8_combout\ = ( \Shifter|Equal2~0_combout\ & ( \A[41]~input_o\ ) ) # ( !\Shifter|Equal2~0_combout\ & ( \A[22]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[22]~input_o\,
	datac => \ALT_INV_A[41]~input_o\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Shifter|stage_in[22]~8_combout\);

-- Location: LABCELL_X38_Y35_N18
\Shifter|stage[1][20]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][20]~2_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[22]~8_combout\ & ( (!\B[0]~input_o\) # (\Shifter|stage_in[23]~9_combout\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[22]~8_combout\ & ( (!\B[0]~input_o\ & 
-- ((\Shifter|stage_in[20]~11_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[21]~10_combout\)) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[22]~8_combout\ & ( (\Shifter|stage_in[23]~9_combout\ & \B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[22]~8_combout\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[20]~11_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[21]~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[21]~10_combout\,
	datab => \Shifter|ALT_INV_stage_in[20]~11_combout\,
	datac => \Shifter|ALT_INV_stage_in[23]~9_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[22]~8_combout\,
	combout => \Shifter|stage[1][20]~2_combout\);

-- Location: LABCELL_X38_Y31_N22
\Shifter|stage[2][16]~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][16]~4_combout\ = ( \B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][28]~1_combout\ ) ) ) # ( !\B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][24]~0_combout\ ) ) ) # ( \B[2]~input_o\ & ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][20]~2_combout\ ) ) ) # ( !\B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shifter|stage[1][16]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][16]~3_combout\,
	datab => \Shifter|ALT_INV_stage[1][28]~1_combout\,
	datac => \Shifter|ALT_INV_stage[1][24]~0_combout\,
	datad => \Shifter|ALT_INV_stage[1][20]~2_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][16]~4_combout\);

-- Location: MLABCELL_X34_Y29_N4
\Shifter|Equal10~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|Equal10~0_combout\ = ( \ExtWord~input_o\ & ( \B[4]~input_o\ ) ) # ( !\ExtWord~input_o\ & ( (!\B[5]~input_o\ & \B[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	dataf => \ALT_INV_ExtWord~input_o\,
	combout => \Shifter|Equal10~0_combout\);

-- Location: LABCELL_X35_Y34_N2
\Shifter|stage~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~15_combout\ = ( \Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][16]~4_combout\ ) ) # ( !\Shifter|Equal10~0_combout\ & ( (!\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][48]~14_combout\))) # (\Shifter|Equal9~0_combout\ & 
-- (\Shifter|stage[2][32]~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal9~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][32]~9_combout\,
	datac => \Shifter|ALT_INV_stage[2][48]~14_combout\,
	datad => \Shifter|ALT_INV_stage[2][16]~4_combout\,
	dataf => \Shifter|ALT_INV_Equal10~0_combout\,
	combout => \Shifter|stage~15_combout\);

-- Location: LABCELL_X35_Y34_N6
\Shifter|Output[0]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|Output[0]~0_combout\ = ( \Shifter|stage[2][0]~20_combout\ & ( \Shifter|stage~15_combout\ & ( (!\Shifter|Equal2~0_combout\) # ((\Shifter|stage[2][63]~22_combout\ & \Shifter|Equal11~0_combout\)) ) ) ) # ( !\Shifter|stage[2][0]~20_combout\ & ( 
-- \Shifter|stage~15_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][63]~22_combout\ & \Shifter|Equal11~0_combout\)) ) ) ) # ( \Shifter|stage[2][0]~20_combout\ & ( 
-- !\Shifter|stage~15_combout\ & ( (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][63]~22_combout\))) ) ) ) # ( !\Shifter|stage[2][0]~20_combout\ & ( !\Shifter|stage~15_combout\ & ( (\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][63]~22_combout\ & \Shifter|Equal11~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000001100111111001100000000111100110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][63]~22_combout\,
	datad => \Shifter|ALT_INV_Equal11~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][0]~20_combout\,
	dataf => \Shifter|ALT_INV_stage~15_combout\,
	combout => \Shifter|Output[0]~0_combout\);

-- Location: MLABCELL_X34_Y34_N20
\Shifter|Output[0]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|Output[0]~1_combout\ = ( \Shifter|Output[0]~0_combout\ & ( (!\Y_internal~0_combout\) # (!\A[0]~input_o\ $ (!\B[0]~input_o\)) ) ) # ( !\Shifter|Output[0]~0_combout\ & ( (\Y_internal~0_combout\ & (!\A[0]~input_o\ $ (!\B[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000010101111111110101010111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_A[0]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_Output[0]~0_combout\,
	combout => \Shifter|Output[0]~1_combout\);

-- Location: IOIBUF_X30_Y56_N94
\FuncClass[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FuncClass(0),
	o => \FuncClass[0]~input_o\);

-- Location: IOIBUF_X59_Y30_N1
\AddnSub~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AddnSub,
	o => \AddnSub~input_o\);

-- Location: IOIBUF_X25_Y0_N1
\B[61]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(61),
	o => \B[61]~input_o\);

-- Location: IOIBUF_X33_Y0_N32
\B[60]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(60),
	o => \B[60]~input_o\);

-- Location: IOIBUF_X59_Y23_N63
\B[59]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(59),
	o => \B[59]~input_o\);

-- Location: IOIBUF_X59_Y22_N63
\B[58]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(58),
	o => \B[58]~input_o\);

-- Location: IOIBUF_X43_Y0_N63
\B[55]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(55),
	o => \B[55]~input_o\);

-- Location: IOIBUF_X59_Y46_N94
\B[54]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(54),
	o => \B[54]~input_o\);

-- Location: IOIBUF_X59_Y51_N32
\B[53]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(53),
	o => \B[53]~input_o\);

-- Location: IOIBUF_X59_Y25_N63
\B[52]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(52),
	o => \B[52]~input_o\);

-- Location: IOIBUF_X44_Y56_N1
\B[51]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(51),
	o => \B[51]~input_o\);

-- Location: IOIBUF_X59_Y21_N94
\B[50]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(50),
	o => \B[50]~input_o\);

-- Location: IOIBUF_X59_Y49_N1
\B[48]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(48),
	o => \B[48]~input_o\);

-- Location: MLABCELL_X37_Y33_N20
\B_In[48]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \B_In[48]~0_combout\ = ( !\AddnSub~input_o\ & ( \B[48]~input_o\ ) ) # ( \AddnSub~input_o\ & ( !\B[48]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[48]~input_o\,
	combout => \B_In[48]~0_combout\);

-- Location: IOIBUF_X59_Y48_N32
\B[49]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(49),
	o => \B[49]~input_o\);

-- Location: LABCELL_X38_Y33_N24
\B_In[49]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \B_In[49]~1_combout\ = ( \AddnSub~input_o\ & ( !\B[49]~input_o\ ) ) # ( !\AddnSub~input_o\ & ( \B[49]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[49]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \B_In[49]~1_combout\);

-- Location: LABCELL_X38_Y33_N28
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ = ( \B_In[49]~1_combout\ & ( (!\B_In[48]~0_combout\ & (!\A[49]~input_o\ & 
-- !\A[48]~input_o\)) ) ) # ( !\B_In[49]~1_combout\ & ( (!\A[49]~input_o\) # ((!\B_In[48]~0_combout\ & !\A[48]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011101100111011001110110010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B_In[48]~0_combout\,
	datab => \ALT_INV_A[49]~input_o\,
	datac => \ALT_INV_A[48]~input_o\,
	dataf => \ALT_INV_B_In[49]~1_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y33_N12
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ & ( (\A[50]~input_o\ & (!\AddnSub~input_o\ $ (!\B[50]~input_o\))) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[50]~input_o\)) # (\A[50]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011111011101011101111101110100010001010001000001000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[50]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[50]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\);

-- Location: LABCELL_X40_Y33_N2
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( (!\B[51]~input_o\ $ (!\AddnSub~input_o\)) # (\A[51]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( (\A[51]~input_o\ & (!\B[51]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001001111011011110110111101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[51]~input_o\,
	datab => \ALT_INV_A[51]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\);

-- Location: LABCELL_X40_Y33_N6
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (!\B[52]~input_o\ $ (!\AddnSub~input_o\)) # (\A[52]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (\A[52]~input_o\ & (!\B[52]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101001011111101011110101111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[52]~input_o\,
	datac => \ALT_INV_A[52]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X39_Y33_N20
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( (!\B[53]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\) # (\A[53]~input_o\))) # (\B[53]~input_o\ & (\A[53]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\)) ) ) # ( !\AddnSub~input_o\ & ( (!\B[53]~input_o\ & (\A[53]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\)) # (\B[53]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\) # (\A[53]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100101011001010110010101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[53]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X39_Y33_N6
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[54]~input_o\)) # (\A[54]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( (\A[54]~input_o\ & (!\AddnSub~input_o\ $ (!\B[54]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010001110111110111010111011111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[54]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[54]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X39_Y30_N20
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( (!\B[55]~input_o\ $ (!\AddnSub~input_o\)) # (\A[55]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( (\A[55]~input_o\ & (!\B[55]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000111111110011110011111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[55]~input_o\,
	datac => \ALT_INV_A[55]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X43_Y0_N94
\B[56]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(56),
	o => \B[56]~input_o\);

-- Location: MLABCELL_X39_Y30_N4
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ = ( \B[56]~input_o\ & ( (!\AddnSub~input_o\ & ((\A[56]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\))) # (\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & \A[56]~input_o\)) ) ) # ( !\B[56]~input_o\ & ( (!\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & \A[56]~input_o\)) # (\AddnSub~input_o\ & ((\A[56]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111100001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_A[56]~input_o\,
	dataf => \ALT_INV_B[56]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X59_Y18_N63
\B[57]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(57),
	o => \B[57]~input_o\);

-- Location: LABCELL_X38_Y30_N20
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ = ( \B[57]~input_o\ & ( (!\AddnSub~input_o\ & ((\A[57]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\))) # (\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & \A[57]~input_o\)) ) ) # ( !\B[57]~input_o\ & ( (!\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & \A[57]~input_o\)) # (\AddnSub~input_o\ & ((\A[57]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100101011001010110010101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	datac => \ALT_INV_A[57]~input_o\,
	dataf => \ALT_INV_B[57]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y30_N6
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[58]~input_o\)) # (\A[58]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( (\A[58]~input_o\ & (!\AddnSub~input_o\ $ (!\B[58]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101001011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[58]~input_o\,
	datad => \ALT_INV_A[58]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y30_N4
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[59]~input_o\)) # (\A[59]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( (\A[59]~input_o\ & (!\AddnSub~input_o\ $ (!\B[59]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101001011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[59]~input_o\,
	datad => \ALT_INV_A[59]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X34_Y31_N2
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( (!\B[60]~input_o\ & ((\A[60]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\))) # (\B[60]~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & \A[60]~input_o\)) ) ) # ( !\AddnSub~input_o\ & ( (!\B[60]~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & \A[60]~input_o\)) # (\B[60]~input_o\ & ((\A[60]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100101011001010110010101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[60]~input_o\,
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	datac => \ALT_INV_A[60]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X34_Y31_N26
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( (!\A[61]~input_o\ & (!\B[61]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\)) # (\A[61]~input_o\ & ((!\B[61]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\))) ) ) # ( !\AddnSub~input_o\ & ( (!\A[61]~input_o\ & (\B[61]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\)) # (\A[61]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\) # (\B[61]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011101001101010011010100110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[61]~input_o\,
	datab => \ALT_INV_B[61]~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X8_Y56_N32
\B[62]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(62),
	o => \B[62]~input_o\);

-- Location: MLABCELL_X34_Y34_N22
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( (!\A[62]~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & !\B[62]~input_o\)) # (\A[62]~input_o\ & ((!\B[62]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\))) ) ) # ( !\AddnSub~input_o\ & ( (!\A[62]~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & \B[62]~input_o\)) # (\A[62]~input_o\ & ((\B[62]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111100111111000000110011111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[62]~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_B[62]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X56_Y56_N63
\B[63]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(63),
	o => \B[63]~input_o\);

-- Location: MLABCELL_X34_Y34_N28
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ = ( \B[63]~input_o\ & ( (!\A[63]~input_o\ & (!\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\)) # (\A[63]~input_o\ & ((!\AddnSub~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\))) ) ) # ( !\B[63]~input_o\ & ( (!\A[63]~input_o\ & (\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\)) # (\A[63]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\) # (\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101110111000100010111011101000100110111010100010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B[63]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X59_Y16_N32
\B[47]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(47),
	o => \B[47]~input_o\);

-- Location: IOIBUF_X59_Y9_N32
\B[46]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(46),
	o => \B[46]~input_o\);

-- Location: IOIBUF_X21_Y56_N63
\B[45]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(45),
	o => \B[45]~input_o\);

-- Location: IOIBUF_X59_Y34_N32
\B[44]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(44),
	o => \B[44]~input_o\);

-- Location: IOIBUF_X59_Y51_N63
\B[43]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(43),
	o => \B[43]~input_o\);

-- Location: IOIBUF_X46_Y56_N32
\B[41]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(41),
	o => \B[41]~input_o\);

-- Location: IOIBUF_X42_Y56_N32
\B[40]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(40),
	o => \B[40]~input_o\);

-- Location: IOIBUF_X28_Y56_N32
\B[38]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(38),
	o => \B[38]~input_o\);

-- Location: IOIBUF_X42_Y56_N1
\B[36]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(36),
	o => \B[36]~input_o\);

-- Location: IOIBUF_X33_Y56_N63
\B[35]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(35),
	o => \B[35]~input_o\);

-- Location: IOIBUF_X33_Y56_N1
\B[34]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(34),
	o => \B[34]~input_o\);

-- Location: IOIBUF_X21_Y56_N94
\B[32]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(32),
	o => \B[32]~input_o\);

-- Location: MLABCELL_X34_Y36_N2
\B_In[32]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \B_In[32]~2_combout\ = !\AddnSub~input_o\ $ (!\B[32]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[32]~input_o\,
	combout => \B_In[32]~2_combout\);

-- Location: IOIBUF_X23_Y56_N63
\B[33]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(33),
	o => \B[33]~input_o\);

-- Location: MLABCELL_X34_Y36_N24
\B_In[33]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \B_In[33]~3_combout\ = ( \B[33]~input_o\ & ( !\AddnSub~input_o\ ) ) # ( !\B[33]~input_o\ & ( \AddnSub~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[33]~input_o\,
	combout => \B_In[33]~3_combout\);

-- Location: MLABCELL_X34_Y36_N10
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ = ( \B_In[33]~3_combout\ & ( (!\A[32]~input_o\ & (!\B_In[32]~2_combout\ & !\A[33]~input_o\)) ) ) 
-- # ( !\B_In[33]~3_combout\ & ( (!\A[33]~input_o\) # ((!\A[32]~input_o\ & !\B_In[32]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110001000111111111000100010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[32]~input_o\,
	datab => \ALT_INV_B_In[32]~2_combout\,
	datad => \ALT_INV_A[33]~input_o\,
	dataf => \ALT_INV_B_In[33]~3_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y36_N28
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ & ( (\A[34]~input_o\ & (!\AddnSub~input_o\ $ (!\B[34]~input_o\))) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[34]~input_o\)) # (\A[34]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111101101111011011110110111101100010010000100100001001000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[34]~input_o\,
	datac => \ALT_INV_B[34]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y36_N14
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( (!\B[35]~input_o\ $ (!\AddnSub~input_o\)) # (\A[35]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( (\A[35]~input_o\ & (!\B[35]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001111101011111010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[35]~input_o\,
	datab => \ALT_INV_B[35]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y36_N38
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[36]~input_o\)) # (\A[36]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (\A[36]~input_o\ & (!\AddnSub~input_o\ $ (!\B[36]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010001110111110111010111011111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[36]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[36]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X59_Y21_N1
\B[37]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(37),
	o => \B[37]~input_o\);

-- Location: MLABCELL_X37_Y37_N2
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ = ( \A[37]~input_o\ & ( (!\AddnSub~input_o\ $ (!\B[37]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\) ) ) # ( !\A[37]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & (!\AddnSub~input_o\ $ (!\B[37]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001111101011111010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[37]~input_o\,
	dataf => \ALT_INV_A[37]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y37_N24
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[38]~input_o\)) # (\A[38]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( (\A[38]~input_o\ & (!\AddnSub~input_o\ $ (!\B[38]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001111101011111010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[38]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[38]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X42_Y56_N94
\B[39]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(39),
	o => \B[39]~input_o\);

-- Location: MLABCELL_X37_Y37_N28
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ = ( \B[39]~input_o\ & ( (!\AddnSub~input_o\ & ((\A[39]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\))) # (\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & \A[39]~input_o\)) ) ) # ( !\B[39]~input_o\ & ( (!\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & \A[39]~input_o\)) # (\AddnSub~input_o\ & ((\A[39]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111100001100110011110000110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_A[39]~input_o\,
	dataf => \ALT_INV_B[39]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y37_N32
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ = ( \A[40]~input_o\ & ( (!\B[40]~input_o\ $ (!\AddnSub~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\) ) ) # ( !\A[40]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & (!\B[40]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001101111011011110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[40]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[40]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y36_N22
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[41]~input_o\)) # (\A[41]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( (\A[41]~input_o\ & (!\AddnSub~input_o\ $ (!\B[41]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001111101011111010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[41]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[41]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X56_Y56_N32
\B[42]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(42),
	o => \B[42]~input_o\);

-- Location: MLABCELL_X37_Y36_N6
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ = ( \B[42]~input_o\ & ( (!\AddnSub~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\) # (\A[42]~input_o\))) # (\AddnSub~input_o\ & (\A[42]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\)) ) ) # ( !\B[42]~input_o\ & ( (!\AddnSub~input_o\ & (\A[42]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\)) # (\AddnSub~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\) # (\A[42]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111100001100110011110000110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[42]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B[42]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X42_Y34_N20
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( (!\B[43]~input_o\ $ (!\AddnSub~input_o\)) # (\A[43]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( (\A[43]~input_o\ & (!\B[43]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001100110111111110110011011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[43]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[43]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X42_Y34_N24
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( (!\B[44]~input_o\ $ (!\AddnSub~input_o\)) # (\A[44]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( (\A[44]~input_o\ & (!\B[44]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001100110111111110110011011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[44]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[44]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X42_Y34_N28
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[45]~input_o\)) # (\A[45]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( (\A[45]~input_o\ & (!\AddnSub~input_o\ $ (!\B[45]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010001110111110111010111011111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[45]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[45]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X42_Y34_N14
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( (!\B[46]~input_o\ $ (!\AddnSub~input_o\)) # (\A[46]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( (\A[46]~input_o\ & (!\B[46]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001111101011111010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[46]~input_o\,
	datab => \ALT_INV_B[46]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\);

-- Location: LABCELL_X40_Y30_N0
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ = ( \A[47]~input_o\ & ( (!\AddnSub~input_o\ $ (!\B[47]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\) ) ) # ( !\A[47]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & (!\AddnSub~input_o\ $ (!\B[47]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001101111011011110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[47]~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[47]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X48_Y56_N32
\B[31]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(31),
	o => \B[31]~input_o\);

-- Location: IOIBUF_X45_Y0_N32
\B[30]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(30),
	o => \B[30]~input_o\);

-- Location: IOIBUF_X59_Y9_N63
\B[29]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(29),
	o => \B[29]~input_o\);

-- Location: IOIBUF_X45_Y0_N63
\B[28]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(28),
	o => \B[28]~input_o\);

-- Location: IOIBUF_X29_Y0_N94
\B[23]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(23),
	o => \B[23]~input_o\);

-- Location: IOIBUF_X24_Y0_N94
\B[21]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(21),
	o => \B[21]~input_o\);

-- Location: IOIBUF_X59_Y6_N63
\B[18]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(18),
	o => \B[18]~input_o\);

-- Location: IOIBUF_X32_Y0_N94
\B[16]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(16),
	o => \B[16]~input_o\);

-- Location: IOIBUF_X59_Y6_N94
\B[17]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(17),
	o => \B[17]~input_o\);

-- Location: MLABCELL_X39_Y29_N28
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ = ( \B[17]~input_o\ & ( (!\A[16]~input_o\ & (\A[17]~input_o\ & (!\AddnSub~input_o\))) # 
-- (\A[16]~input_o\ & ((!\B[16]~input_o\ & (\A[17]~input_o\)) # (\B[16]~input_o\ & ((!\AddnSub~input_o\))))) ) ) # ( !\B[17]~input_o\ & ( (!\A[16]~input_o\ & (\A[17]~input_o\ & (\AddnSub~input_o\))) # (\A[16]~input_o\ & ((!\B[16]~input_o\ & 
-- ((\AddnSub~input_o\))) # (\B[16]~input_o\ & (\A[17]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100010011000001110001001100110001011100000011000101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[16]~input_o\,
	datab => \ALT_INV_A[17]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[16]~input_o\,
	dataf => \ALT_INV_B[17]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X39_Y29_N36
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[18]~input_o\)) # (\A[18]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ & ( (\A[18]~input_o\ & (!\AddnSub~input_o\ $ (!\B[18]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000111111111100110011111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[18]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[18]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X59_Y30_N32
\B[19]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(19),
	o => \B[19]~input_o\);

-- Location: MLABCELL_X37_Y37_N18
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ = ( \A[19]~input_o\ & ( \B[19]~input_o\ & ( (!\AddnSub~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\) ) ) ) # ( !\A[19]~input_o\ & ( \B[19]~input_o\ & ( (!\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\) ) ) ) # ( \A[19]~input_o\ & ( !\B[19]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\) # (\AddnSub~input_o\) ) ) ) # ( !\A[19]~input_o\ & ( !\B[19]~input_o\ & ( (\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001100111111111100000000110011001100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	datae => \ALT_INV_A[19]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X33_Y0_N94
\B[20]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(20),
	o => \B[20]~input_o\);

-- Location: MLABCELL_X34_Y29_N38
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( (!\A[20]~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & !\B[20]~input_o\)) # (\A[20]~input_o\ & ((!\B[20]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\))) ) ) # ( !\AddnSub~input_o\ & ( (!\A[20]~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & \B[20]~input_o\)) # (\A[20]~input_o\ & ((\B[20]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111101011111000001010101111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[20]~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_B[20]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X34_Y29_N2
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( (!\A[21]~input_o\ & (!\B[21]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\)) # (\A[21]~input_o\ & ((!\B[21]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\))) ) ) # ( !\AddnSub~input_o\ & ( (!\A[21]~input_o\ & (\B[21]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\)) # (\A[21]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\) # (\B[21]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111101010000111101010101000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[21]~input_o\,
	datac => \ALT_INV_B[21]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X59_Y30_N63
\B[22]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(22),
	o => \B[22]~input_o\);

-- Location: LABCELL_X35_Y30_N30
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ = ( \A[22]~input_o\ & ( \B[22]~input_o\ & ( (!\AddnSub~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\) ) ) ) # ( !\A[22]~input_o\ & ( \B[22]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & !\AddnSub~input_o\) ) ) ) # ( \A[22]~input_o\ & ( !\B[22]~input_o\ & ( (\AddnSub~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\) ) ) ) # ( !\A[22]~input_o\ & ( !\B[22]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & \AddnSub~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001111110011111100110000001100001111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	datac => \ALT_INV_AddnSub~input_o\,
	datae => \ALT_INV_A[22]~input_o\,
	dataf => \ALT_INV_B[22]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\);

-- Location: LABCELL_X35_Y30_N12
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( (!\B[23]~input_o\ $ (!\AddnSub~input_o\)) # (\A[23]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( (\A[23]~input_o\ & (!\B[23]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000111111110011110011111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[23]~input_o\,
	datac => \ALT_INV_A[23]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X59_Y7_N94
\B[24]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(24),
	o => \B[24]~input_o\);

-- Location: LABCELL_X35_Y29_N34
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ = ( \B[24]~input_o\ & ( (!\A[24]~input_o\ & (!\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\)) # (\A[24]~input_o\ & ((!\AddnSub~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\))) ) ) # ( !\B[24]~input_o\ & ( (!\A[24]~input_o\ & (\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\)) # (\A[24]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\) # (\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011101001101010011010100110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[24]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B[24]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X30_Y0_N1
\B[25]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(25),
	o => \B[25]~input_o\);

-- Location: LABCELL_X35_Y29_N32
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ = ( \B[25]~input_o\ & ( (!\AddnSub~input_o\ & ((\A[25]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\))) # (\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & \A[25]~input_o\)) ) ) # ( !\B[25]~input_o\ & ( (!\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & \A[25]~input_o\)) # (\AddnSub~input_o\ & ((\A[25]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111100001100110011110000110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_A[25]~input_o\,
	dataf => \ALT_INV_B[25]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X56_Y0_N32
\B[26]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(26),
	o => \B[26]~input_o\);

-- Location: LABCELL_X40_Y29_N12
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ = ( \A[26]~input_o\ & ( \B[26]~input_o\ & ( (!\AddnSub~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\) ) ) ) # ( !\A[26]~input_o\ & ( \B[26]~input_o\ & ( (!\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\) ) ) ) # ( \A[26]~input_o\ & ( !\B[26]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\) # (\AddnSub~input_o\) ) ) ) # ( !\A[26]~input_o\ & ( !\B[26]~input_o\ & ( (\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001111110011111100001100000011001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	datae => \ALT_INV_A[26]~input_o\,
	dataf => \ALT_INV_B[26]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X45_Y0_N1
\B[27]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(27),
	o => \B[27]~input_o\);

-- Location: LABCELL_X40_Y29_N28
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ = ( \B[27]~input_o\ & ( (!\A[27]~input_o\ & (!\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\)) # (\A[27]~input_o\ & ((!\AddnSub~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\))) ) ) # ( !\B[27]~input_o\ & ( (!\A[27]~input_o\ & (\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\)) # (\A[27]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\) # (\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101110111000100010111011101000100110111010100010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[27]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B[27]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y29_N28
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[28]~input_o\)) # (\A[28]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( (\A[28]~input_o\ & (!\AddnSub~input_o\ $ (!\B[28]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010001110111110111010111011111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[28]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[28]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y29_N26
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ = (!\A[29]~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & (!\B[29]~input_o\ $ (!\AddnSub~input_o\)))) # (\A[29]~input_o\ & ((!\B[29]~input_o\ $ 
-- (!\AddnSub~input_o\)) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001001111011000100100111101100010010011110110001001001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[29]~input_o\,
	datab => \ALT_INV_A[29]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y29_N34
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ = (!\A[30]~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & (!\B[30]~input_o\ $ (!\AddnSub~input_o\)))) # (\A[30]~input_o\ & ((!\B[30]~input_o\ $ 
-- (!\AddnSub~input_o\)) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001001111011000100100111101100010010011110110001001001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[30]~input_o\,
	datab => \ALT_INV_A[30]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y36_N14
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ( (!\B[31]~input_o\ $ (!\AddnSub~input_o\)) # (\A[31]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ( (\A[31]~input_o\ & (!\B[31]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101001011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[31]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[31]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y29_N24
\B_In[16]~4\ : arriaii_lcell_comb
-- Equation(s):
-- \B_In[16]~4_combout\ = ( \B[16]~input_o\ & ( !\AddnSub~input_o\ ) ) # ( !\B[16]~input_o\ & ( \AddnSub~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[16]~input_o\,
	combout => \B_In[16]~4_combout\);

-- Location: MLABCELL_X39_Y29_N24
\B_In[17]~5\ : arriaii_lcell_comb
-- Equation(s):
-- \B_In[17]~5_combout\ = ( \B[17]~input_o\ & ( !\AddnSub~input_o\ ) ) # ( !\B[17]~input_o\ & ( \AddnSub~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[17]~input_o\,
	combout => \B_In[17]~5_combout\);

-- Location: MLABCELL_X39_Y29_N30
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ = ( \B_In[17]~5_combout\ & ( (!\A[16]~input_o\ & (!\A[17]~input_o\ & !\B_In[16]~4_combout\)) ) ) 
-- # ( !\B_In[17]~5_combout\ & ( (!\A[17]~input_o\) # ((!\A[16]~input_o\ & !\B_In[16]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011101100111011001110110010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[16]~input_o\,
	datab => \ALT_INV_A[17]~input_o\,
	datac => \ALT_INV_B_In[16]~4_combout\,
	dataf => \ALT_INV_B_In[17]~5_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X39_Y29_N34
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ = (!\A[18]~input_o\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ & (!\AddnSub~input_o\ $ (!\B[18]~input_o\)))) # (\A[18]~input_o\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\) # (!\AddnSub~input_o\ $ (!\B[18]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000110110010011100011011001001110001101100100111000110110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[18]~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_B[18]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X34_Y29_N30
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[19]~input_o\)) # (\A[19]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( (\A[19]~input_o\ & (!\AddnSub~input_o\ $ (!\B[19]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101001011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_A[19]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X34_Y29_N28
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[20]~input_o\)) # (\A[20]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (\A[20]~input_o\ & (!\AddnSub~input_o\ $ (!\B[20]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101001011111101011110101111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[20]~input_o\,
	datad => \ALT_INV_B[20]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X34_Y29_N34
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[21]~input_o\)) # (\A[21]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( (\A[21]~input_o\ & (!\AddnSub~input_o\ $ (!\B[21]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101001011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[21]~input_o\,
	datad => \ALT_INV_A[21]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\);

-- Location: LABCELL_X35_Y30_N20
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( \B[22]~input_o\ & ( (!\AddnSub~input_o\) # (\A[22]~input_o\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( \B[22]~input_o\ & ( (\A[22]~input_o\ & !\AddnSub~input_o\) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( !\B[22]~input_o\ & ( (\AddnSub~input_o\) # (\A[22]~input_o\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( !\B[22]~input_o\ & ( (\A[22]~input_o\ & \AddnSub~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001100111111111100110011000000001111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[22]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B[22]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\);

-- Location: LABCELL_X35_Y30_N6
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[23]~input_o\)) # (\A[23]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( (\A[23]~input_o\ & (!\AddnSub~input_o\ $ (!\B[23]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001111101011111010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[23]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[23]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\);

-- Location: LABCELL_X35_Y29_N4
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ = ( \B[24]~input_o\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & (\A[24]~input_o\ & !\AddnSub~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & ((!\AddnSub~input_o\) # (\A[24]~input_o\))) ) ) # ( !\B[24]~input_o\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & (\A[24]~input_o\ & \AddnSub~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & ((\AddnSub~input_o\) # (\A[24]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111101011111000001010101111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	datac => \ALT_INV_A[24]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[24]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\);

-- Location: LABCELL_X35_Y29_N30
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( (!\B[25]~input_o\ $ (!\AddnSub~input_o\)) # (\A[25]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( (\A[25]~input_o\ & (!\B[25]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001001111011011110110111101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[25]~input_o\,
	datab => \ALT_INV_A[25]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\);

-- Location: LABCELL_X40_Y29_N4
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ = ( \A[26]~input_o\ & ( \B[26]~input_o\ & ( (!\AddnSub~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\) ) ) ) # ( !\A[26]~input_o\ & ( \B[26]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & !\AddnSub~input_o\) ) ) ) # ( \A[26]~input_o\ & ( !\B[26]~input_o\ & ( (\AddnSub~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\) ) ) ) # ( !\A[26]~input_o\ & ( !\B[26]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & \AddnSub~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101010101011111111101010101000000001111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	datae => \ALT_INV_A[26]~input_o\,
	dataf => \ALT_INV_B[26]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\);

-- Location: LABCELL_X40_Y29_N30
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ = ( \B[27]~input_o\ & ( (!\A[27]~input_o\ & (!\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\)) # (\A[27]~input_o\ & ((!\AddnSub~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\))) ) ) # ( !\B[27]~input_o\ & ( (!\A[27]~input_o\ & (\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\)) # (\A[27]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\) # (\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101110111000100010111011101000100110111010100010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[27]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B[27]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y29_N30
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[28]~input_o\)) # (\A[28]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( (\A[28]~input_o\ & (!\AddnSub~input_o\ $ (!\B[28]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010100000101000001010001111101011111010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[28]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[28]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y29_N24
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( (!\B[29]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\) # (\A[29]~input_o\))) # (\B[29]~input_o\ & (\A[29]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\)) ) ) # ( !\AddnSub~input_o\ & ( (!\B[29]~input_o\ & (\A[29]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\)) # (\B[29]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\) # (\A[29]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101110111000100010111011100100010101110110010001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[29]~input_o\,
	datab => \ALT_INV_A[29]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y29_N8
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( (!\B[30]~input_o\ $ (!\AddnSub~input_o\)) # (\A[30]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( (\A[30]~input_o\ & (!\B[30]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001100110111111110110011011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[30]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[30]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y36_N30
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ( (!\B[31]~input_o\ $ (!\AddnSub~input_o\)) # (\A[31]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ( (\A[31]~input_o\ & (!\B[31]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001100110111111110110011011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[31]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[31]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X34_Y36_N0
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ = ( \B[33]~input_o\ & ( (!\A[32]~input_o\ & (!\AddnSub~input_o\ & ((\A[33]~input_o\)))) # 
-- (\A[32]~input_o\ & ((!\B[32]~input_o\ & ((\A[33]~input_o\))) # (\B[32]~input_o\ & (!\AddnSub~input_o\)))) ) ) # ( !\B[33]~input_o\ & ( (!\A[32]~input_o\ & (\AddnSub~input_o\ & ((\A[33]~input_o\)))) # (\A[32]~input_o\ & ((!\B[32]~input_o\ & 
-- (\AddnSub~input_o\)) # (\B[32]~input_o\ & ((\A[33]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101000111000001010100011100001010001011100000101000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[32]~input_o\,
	datac => \ALT_INV_A[33]~input_o\,
	datad => \ALT_INV_A[32]~input_o\,
	dataf => \ALT_INV_B[33]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y36_N30
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[34]~input_o\)) # (\A[34]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ & ( (\A[34]~input_o\ & (!\AddnSub~input_o\ $ (!\B[34]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001001110111101110110111011110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[34]~input_o\,
	datad => \ALT_INV_B[34]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y36_N12
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ = ( \A[35]~input_o\ & ( (!\B[35]~input_o\ $ (!\AddnSub~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\) ) ) # ( !\A[35]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & (!\B[35]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000111100111111110011110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[35]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[35]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y36_N36
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ = (!\A[36]~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & (!\AddnSub~input_o\ $ (!\B[36]~input_o\)))) # (\A[36]~input_o\ & ((!\AddnSub~input_o\ $ 
-- (!\B[36]~input_o\)) # (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011101001101000101110100110100010111010011010001011101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[36]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_B[36]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y37_N20
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( (!\B[37]~input_o\) # (\A[37]~input_o\) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( (\B[37]~input_o\) # (\A[37]~input_o\) ) ) ) # ( \AddnSub~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( (\A[37]~input_o\ & !\B[37]~input_o\) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( (\A[37]~input_o\ & \B[37]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001100110000000000110011111111111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[37]~input_o\,
	datad => \ALT_INV_B[37]~input_o\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y37_N26
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[38]~input_o\)) # (\A[38]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( (\A[38]~input_o\ & (!\AddnSub~input_o\ $ (!\B[38]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000001011111111101010101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[38]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[38]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y37_N30
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ = ( \B[39]~input_o\ & ( (!\AddnSub~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\) # (\A[39]~input_o\))) # (\AddnSub~input_o\ & (\A[39]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\)) ) ) # ( !\B[39]~input_o\ & ( (!\AddnSub~input_o\ & (\A[39]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\)) # (\AddnSub~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\) # (\A[39]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111100001100110011110000110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[39]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B[39]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y37_N34
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ = ( \A[40]~input_o\ & ( (!\B[40]~input_o\ $ (!\AddnSub~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\) ) ) # ( !\A[40]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & (!\B[40]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001101111011011110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[40]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[40]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y36_N38
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[41]~input_o\)) # (\A[41]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( (\A[41]~input_o\ & (!\AddnSub~input_o\ $ (!\B[41]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000111100111111110011110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[41]~input_o\,
	datad => \ALT_INV_A[41]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y36_N4
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ = ( \B[42]~input_o\ & ( (!\AddnSub~input_o\ & ((\A[42]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\))) # (\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & \A[42]~input_o\)) ) ) # ( !\B[42]~input_o\ & ( (!\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & \A[42]~input_o\)) # (\AddnSub~input_o\ & ((\A[42]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111100001100110011110000110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_A[42]~input_o\,
	dataf => \ALT_INV_B[42]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X42_Y34_N22
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( (!\B[43]~input_o\ $ (!\AddnSub~input_o\)) # (\A[43]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( (\A[43]~input_o\ & (!\B[43]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101001011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[43]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[43]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X42_Y34_N38
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ = ( \B[44]~input_o\ & ( (!\AddnSub~input_o\ & ((\A[44]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\))) # (\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & \A[44]~input_o\)) ) ) # ( !\B[44]~input_o\ & ( (!\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & \A[44]~input_o\)) # (\AddnSub~input_o\ & ((\A[44]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111100001100110011110000110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_A[44]~input_o\,
	dataf => \ALT_INV_B[44]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X42_Y34_N30
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[45]~input_o\)) # (\A[45]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( (\A[45]~input_o\ & (!\AddnSub~input_o\ $ (!\B[45]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000001011111111101010101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[45]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[45]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X42_Y34_N2
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ = ( \B[46]~input_o\ & ( (!\A[46]~input_o\ & (!\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\)) # (\A[46]~input_o\ & ((!\AddnSub~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\))) ) ) # ( !\B[46]~input_o\ & ( (!\A[46]~input_o\ & (\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\)) # (\A[46]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\) # (\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101110111000100010111011101000100110111010100010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[46]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B[46]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\);

-- Location: LABCELL_X40_Y30_N2
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ = ( \A[47]~input_o\ & ( (!\AddnSub~input_o\ $ (!\B[47]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\) ) ) # ( !\A[47]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & (!\AddnSub~input_o\ $ (!\B[47]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001100110111111110110011011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[47]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[47]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X24_Y0_N1
\B[13]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(13),
	o => \B[13]~input_o\);

-- Location: IOIBUF_X31_Y56_N32
\B[12]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(12),
	o => \B[12]~input_o\);

-- Location: IOIBUF_X30_Y0_N32
\B[11]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(11),
	o => \B[11]~input_o\);

-- Location: IOIBUF_X59_Y25_N94
\B[9]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(9),
	o => \B[9]~input_o\);

-- Location: IOIBUF_X32_Y0_N1
\B[7]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(7),
	o => \B[7]~input_o\);

-- Location: IOIBUF_X59_Y18_N1
\B[6]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(6),
	o => \B[6]~input_o\);

-- Location: MLABCELL_X42_Y32_N26
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|cout~0_combout\ = ( \B[0]~input_o\ & ( \A[0]~input_o\ ) ) # ( !\B[0]~input_o\ & ( \AddnSub~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[0]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X42_Y32_N28
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( (!\B[1]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|cout~0_combout\) # (\A[1]~input_o\))) # (\B[1]~input_o\ & (\A[1]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|cout~0_combout\)) ) ) # ( !\AddnSub~input_o\ & ( (!\B[1]~input_o\ & (\A[1]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|cout~0_combout\)) # (\B[1]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|cout~0_combout\) # (\A[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111100001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[1]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X42_Y32_N12
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ = ( \A[2]~input_o\ & ( (!\B[2]~input_o\ $ (!\AddnSub~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\) ) ) # ( !\A[2]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ & (!\B[2]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001100110111111110110011011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[2]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\);

-- Location: LABCELL_X40_Y32_N2
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ = ( \A[3]~input_o\ & ( \B[3]~input_o\ & ( (!\AddnSub~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\) ) ) ) # ( !\A[3]~input_o\ & ( \B[3]~input_o\ & ( (!\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\) ) ) ) # ( \A[3]~input_o\ & ( !\B[3]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\) # (\AddnSub~input_o\) ) ) ) # ( !\A[3]~input_o\ & ( !\B[3]~input_o\ & ( (\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010111110101111100001010000010101010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	datae => \ALT_INV_A[3]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X42_Y32_N36
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (!\B[4]~input_o\ $ (!\AddnSub~input_o\)) # (\A[4]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (\A[4]~input_o\ & (!\B[4]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001001110111101110110111011110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[4]~input_o\,
	datab => \ALT_INV_A[4]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X42_Y32_N22
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ = ( \A[5]~input_o\ & ( (!\B[5]~input_o\ $ (!\AddnSub~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\) ) ) # ( !\A[5]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & (!\B[5]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101001011111101011110101111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[5]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y33_N6
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[6]~input_o\)) # (\A[6]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( (\A[6]~input_o\ & (!\AddnSub~input_o\ $ (!\B[6]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000111100111111110011110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[6]~input_o\,
	datad => \ALT_INV_A[6]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y33_N28
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( (!\B[7]~input_o\ $ (!\AddnSub~input_o\)) # (\A[7]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( (\A[7]~input_o\ & (!\B[7]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001001110111101110110111011110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[7]~input_o\,
	datab => \ALT_INV_A[7]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X30_Y56_N63
\B[8]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(8),
	o => \B[8]~input_o\);

-- Location: MLABCELL_X37_Y33_N12
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ = ( \A[8]~input_o\ & ( (!\AddnSub~input_o\ $ (!\B[8]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\) ) ) # ( !\A[8]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & (!\AddnSub~input_o\ $ (!\B[8]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000111111110011110011111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_B[8]~input_o\,
	dataf => \ALT_INV_A[8]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y33_N36
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ = ( \A[9]~input_o\ & ( (!\B[9]~input_o\ $ (!\AddnSub~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\) ) ) # ( !\A[9]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & (!\B[9]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101001011111101011110101111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[9]~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X47_Y0_N1
\B[10]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(10),
	o => \B[10]~input_o\);

-- Location: MLABCELL_X37_Y30_N22
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ = ( \B[10]~input_o\ & ( (!\AddnSub~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\) # (\A[10]~input_o\))) # (\AddnSub~input_o\ & (\A[10]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\)) ) ) # ( !\B[10]~input_o\ & ( (!\AddnSub~input_o\ & (\A[10]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\)) # (\AddnSub~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\) # (\A[10]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111100001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[10]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B[10]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X37_Y30_N26
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ = ( \A[11]~input_o\ & ( (!\AddnSub~input_o\ $ (!\B[11]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\) ) ) # ( !\A[11]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & (!\AddnSub~input_o\ $ (!\B[11]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001101111011011110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[11]~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\);

-- Location: LABCELL_X35_Y33_N34
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[12]~input_o\)) # (\A[12]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( (\A[12]~input_o\ & (!\AddnSub~input_o\ $ (!\B[12]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000001011111111101010101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[12]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[12]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X34_Y33_N2
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[13]~input_o\)) # (\A[13]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( (\A[13]~input_o\ & (!\AddnSub~input_o\ $ (!\B[13]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001001111011011110110111101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[13]~input_o\,
	datac => \ALT_INV_B[13]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X59_Y22_N94
\B[14]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(14),
	o => \B[14]~input_o\);

-- Location: MLABCELL_X34_Y33_N4
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ = ( \A[14]~input_o\ & ( (!\AddnSub~input_o\ $ (!\B[14]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\) ) ) # ( !\A[14]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & (!\AddnSub~input_o\ $ (!\B[14]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001001110111101110110111011110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_B[14]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\);

-- Location: IOIBUF_X59_Y7_N32
\B[15]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(15),
	o => \B[15]~input_o\);

-- Location: MLABCELL_X34_Y33_N10
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & (!\B[15]~input_o\ & \A[15]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ((!\B[15]~input_o\) # (\A[15]~input_o\))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & (\B[15]~input_o\ & \A[15]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ((\A[15]~input_o\) # (\B[15]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111101010000111101010101000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	datac => \ALT_INV_B[15]~input_o\,
	datad => \ALT_INV_A[15]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X39_Y34_N14
\Adder|S[63]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[63]~0_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[63]~0_combout\);

-- Location: MLABCELL_X39_Y36_N22
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|inter_sig[2]\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|inter_sig\(2) = ( \B[48]~input_o\ & ( (\A[48]~input_o\ & !\AddnSub~input_o\) ) ) # ( !\B[48]~input_o\ & ( 
-- (\A[48]~input_o\ & \AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[48]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[48]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|inter_sig\(2));

-- Location: LABCELL_X38_Y33_N16
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|inter_sig\(2) & (\A[49]~input_o\ & !\B[49]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|inter_sig\(2) & ((!\B[49]~input_o\) # (\A[49]~input_o\))) ) ) # ( !\AddnSub~input_o\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|inter_sig\(2) & (\A[49]~input_o\ & \B[49]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|inter_sig\(2) & ((\B[49]~input_o\) # (\A[49]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011101110001011100010111000101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|ALT_INV_inter_sig\(2),
	datab => \ALT_INV_A[49]~input_o\,
	datac => \ALT_INV_B[49]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y33_N14
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[50]~input_o\)) # (\A[50]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ & ( (\A[50]~input_o\ & (!\AddnSub~input_o\ $ (!\B[50]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010001110111110111010111011111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[50]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[50]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\);

-- Location: LABCELL_X40_Y33_N28
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[51]~input_o\)) # (\A[51]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( (\A[51]~input_o\ & (!\AddnSub~input_o\ $ (!\B[51]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000111100111111110011110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[51]~input_o\,
	datad => \ALT_INV_A[51]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\);

-- Location: LABCELL_X40_Y33_N4
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (!\B[52]~input_o\ $ (!\AddnSub~input_o\)) # (\A[52]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (\A[52]~input_o\ & (!\B[52]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001001111011011110110111101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[52]~input_o\,
	datab => \ALT_INV_A[52]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X39_Y33_N22
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( (!\B[53]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\) # (\A[53]~input_o\))) # (\B[53]~input_o\ & (\A[53]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\)) ) ) # ( !\AddnSub~input_o\ & ( (!\B[53]~input_o\ & (\A[53]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\)) # (\B[53]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\) # (\A[53]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101110111000100010111011100100010101110110010001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[53]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X39_Y33_N4
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ = ( \A[54]~input_o\ & ( (!\AddnSub~input_o\ $ (!\B[54]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\) ) ) # ( !\A[54]~input_o\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & (!\AddnSub~input_o\ $ (!\B[54]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000111100111111110011110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[54]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[54]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X39_Y30_N22
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( (!\B[55]~input_o\ $ (!\AddnSub~input_o\)) # (\A[55]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( (\A[55]~input_o\ & (!\B[55]~input_o\ $ (!\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000001011111111101010101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datac => \ALT_INV_B[55]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X39_Y30_N6
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ = ( \B[56]~input_o\ & ( (!\AddnSub~input_o\ & ((\A[56]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\))) # (\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & \A[56]~input_o\)) ) ) # ( !\B[56]~input_o\ & ( (!\AddnSub~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & \A[56]~input_o\)) # (\AddnSub~input_o\ & ((\A[56]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111100001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_A[56]~input_o\,
	dataf => \ALT_INV_B[56]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y30_N28
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ = ( \B[57]~input_o\ & ( (!\AddnSub~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\) # (\A[57]~input_o\))) # (\AddnSub~input_o\ & (\A[57]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\)) ) ) # ( !\B[57]~input_o\ & ( (!\AddnSub~input_o\ & (\A[57]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\)) # (\AddnSub~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\) # (\A[57]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111100001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[57]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B[57]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y30_N14
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[58]~input_o\)) # (\A[58]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( (\A[58]~input_o\ & (!\AddnSub~input_o\ $ (!\B[58]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101001011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[58]~input_o\,
	datad => \ALT_INV_A[58]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\);

-- Location: LABCELL_X38_Y30_N12
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( (!\AddnSub~input_o\ $ (!\B[59]~input_o\)) # (\A[59]~input_o\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( (\A[59]~input_o\ & (!\AddnSub~input_o\ $ (!\B[59]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101001011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[59]~input_o\,
	datad => \ALT_INV_A[59]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X34_Y31_N30
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( (!\B[60]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\) # (\A[60]~input_o\))) # (\B[60]~input_o\ & (\A[60]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\)) ) ) # ( !\AddnSub~input_o\ & ( (!\B[60]~input_o\ & (\A[60]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\)) # (\B[60]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\) # (\A[60]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111100001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[60]~input_o\,
	datac => \ALT_INV_A[60]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X34_Y31_N12
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ = (!\A[61]~input_o\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & (!\AddnSub~input_o\ $ (!\B[61]~input_o\)))) # (\A[61]~input_o\ & ((!\AddnSub~input_o\ $ 
-- (!\B[61]~input_o\)) # (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001101111000001100110111100000110011011110000011001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[61]~input_o\,
	datac => \ALT_INV_A[61]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X34_Y34_N6
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ = ( \AddnSub~input_o\ & ( (!\B[62]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\) # (\A[62]~input_o\))) # (\B[62]~input_o\ & (\A[62]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\)) ) ) # ( !\AddnSub~input_o\ & ( (!\B[62]~input_o\ & (\A[62]~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\)) # (\B[62]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\) # (\A[62]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101110111000100010111011100100010101110110010001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[62]~input_o\,
	datab => \ALT_INV_A[62]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\);

-- Location: MLABCELL_X34_Y34_N30
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ = ( \B[63]~input_o\ & ( (!\A[63]~input_o\ & (!\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\)) # (\A[63]~input_o\ & ((!\AddnSub~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\))) ) ) # ( !\B[63]~input_o\ & ( (!\A[63]~input_o\ & (\AddnSub~input_o\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\)) # (\A[63]~input_o\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\) # (\AddnSub~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011101001101010011010100110101001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B[63]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\);

-- Location: LABCELL_X40_Y35_N6
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ = ( \B[63]~input_o\ & ( !\A[63]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[63]~input_o\ & ( 
-- !\A[63]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[63]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X34_Y34_N12
\AltB_sig~0\ : arriaii_lcell_comb
-- Equation(s):
-- \AltB_sig~0_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ & ( (!\Adder|S[63]~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # (\Adder|S[63]~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ & ( (!\Adder|S[63]~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # (\Adder|S[63]~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001111111100000011001111110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|ALT_INV_S[63]~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~0_combout\,
	combout => \AltB_sig~0_combout\);

-- Location: IOIBUF_X59_Y36_N63
\LogicFN[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LogicFN(1),
	o => \LogicFN[1]~input_o\);

-- Location: IOIBUF_X59_Y31_N63
\LogicFN[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LogicFN(0),
	o => \LogicFN[0]~input_o\);

-- Location: MLABCELL_X34_Y34_N14
\LogicUnit|Mux63~0\ : arriaii_lcell_comb
-- Equation(s):
-- \LogicUnit|Mux63~0_combout\ = ( \A[0]~input_o\ & ( !\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # (\B[0]~input_o\))) ) ) # ( !\A[0]~input_o\ & ( (\B[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101001010101101001010101010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_A[0]~input_o\,
	combout => \LogicUnit|Mux63~0_combout\);

-- Location: IOIBUF_X19_Y56_N32
\FuncClass[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FuncClass(1),
	o => \FuncClass[1]~input_o\);

-- Location: MLABCELL_X34_Y34_N16
\Adder|Cout~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Cout~0_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # (\Adder|S[63]~0_combout\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( (!\Adder|S[63]~0_combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|ALT_INV_S[63]~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Cout~0_combout\);

-- Location: MLABCELL_X34_Y34_N0
\Y_internal~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~1_combout\ = ( \FuncClass[1]~input_o\ & ( \Adder|Cout~0_combout\ & ( (!\FuncClass[0]~input_o\ & \AltB_sig~0_combout\) ) ) ) # ( !\FuncClass[1]~input_o\ & ( \Adder|Cout~0_combout\ & ( (!\FuncClass[0]~input_o\ & (\Shifter|Output[0]~1_combout\)) 
-- # (\FuncClass[0]~input_o\ & ((\LogicUnit|Mux63~0_combout\))) ) ) ) # ( \FuncClass[1]~input_o\ & ( !\Adder|Cout~0_combout\ & ( (\AltB_sig~0_combout\) # (\FuncClass[0]~input_o\) ) ) ) # ( !\FuncClass[1]~input_o\ & ( !\Adder|Cout~0_combout\ & ( 
-- (!\FuncClass[0]~input_o\ & (\Shifter|Output[0]~1_combout\)) # (\FuncClass[0]~input_o\ & ((\LogicUnit|Mux63~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111001111110011111101000100011101110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Output[0]~1_combout\,
	datab => \ALT_INV_FuncClass[0]~input_o\,
	datac => \ALT_INV_AltB_sig~0_combout\,
	datad => \LogicUnit|ALT_INV_Mux63~0_combout\,
	datae => \ALT_INV_FuncClass[1]~input_o\,
	dataf => \Adder|ALT_INV_Cout~0_combout\,
	combout => \Y_internal~1_combout\);

-- Location: LABCELL_X35_Y33_N0
\Y_internal~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~5_combout\ = (!\FuncClass[0]~input_o\ & !\FuncClass[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FuncClass[0]~input_o\,
	datab => \ALT_INV_FuncClass[1]~input_o\,
	combout => \Y_internal~5_combout\);

-- Location: LABCELL_X35_Y32_N16
\Shifter|sign_bit~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|sign_bit~0_combout\ = ( \ShiftFN[0]~input_o\ & ( (\ShiftFN[1]~input_o\ & !\Shifter|InputExtended[63]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ShiftFN[1]~input_o\,
	datac => \Shifter|ALT_INV_InputExtended[63]~2_combout\,
	dataf => \ALT_INV_ShiftFN[0]~input_o\,
	combout => \Shifter|sign_bit~0_combout\);

-- Location: MLABCELL_X42_Y32_N30
\Shifter|stage[1][62]~44\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][62]~44_combout\ = ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[63]~37_combout\)) # (\B[1]~input_o\ & ((\Shifter|sign_bit~0_combout\))) ) ) # ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[62]~36_combout\)) # 
-- (\B[1]~input_o\ & ((\Shifter|sign_bit~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110101101000001111010100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[63]~37_combout\,
	datac => \Shifter|ALT_INV_stage_in[62]~36_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][62]~44_combout\);

-- Location: MLABCELL_X39_Y31_N30
\Shifter|stage[2][62]~45\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][62]~45_combout\ = ( \Shifter|sign_bit~0_combout\ & ( ((\B[2]~input_o\) # (\B[3]~input_o\)) # (\Shifter|stage[1][62]~44_combout\) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( (\Shifter|stage[1][62]~44_combout\ & (!\B[3]~input_o\ & 
-- !\B[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][62]~44_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage[2][62]~45_combout\);

-- Location: MLABCELL_X39_Y35_N18
\Shifter|stage[1][45]~29\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][45]~29_combout\ = ( \Shifter|stage_in[47]~21_combout\ & ( \Shifter|stage_in[46]~20_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[45]~22_combout\ & !\B[0]~input_o\)))) # (\B[1]~input_o\ & (!\Shifter|stage_in[48]~47_combout\ & 
-- ((\B[0]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[47]~21_combout\ & ( \Shifter|stage_in[46]~20_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[45]~22_combout\ & !\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\Shifter|stage_in[48]~47_combout\) # 
-- ((!\B[0]~input_o\)))) ) ) ) # ( \Shifter|stage_in[47]~21_combout\ & ( !\Shifter|stage_in[46]~20_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[45]~22_combout\) # (\B[0]~input_o\)))) # (\B[1]~input_o\ & (!\Shifter|stage_in[48]~47_combout\ & 
-- ((\B[0]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[47]~21_combout\ & ( !\Shifter|stage_in[46]~20_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[45]~22_combout\) # (\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\Shifter|stage_in[48]~47_combout\) # 
-- ((!\B[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111111010110000001111101011001111000010101100000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[48]~47_combout\,
	datab => \Shifter|ALT_INV_stage_in[45]~22_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[47]~21_combout\,
	dataf => \Shifter|ALT_INV_stage_in[46]~20_combout\,
	combout => \Shifter|stage[1][45]~29_combout\);

-- Location: LABCELL_X38_Y32_N12
\Shifter|stage[1][37]~30\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][37]~30_combout\ = ( \Shifter|stage_in[39]~25_combout\ & ( \Shifter|stage_in[38]~24_combout\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[37]~26_combout\ & ((!\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[40]~19_combout\ & 
-- \B[0]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[39]~25_combout\ & ( \Shifter|stage_in[38]~24_combout\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[37]~26_combout\ & ((!\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[40]~19_combout\) # 
-- (!\B[0]~input_o\)))) ) ) ) # ( \Shifter|stage_in[39]~25_combout\ & ( !\Shifter|stage_in[38]~24_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[37]~26_combout\) # ((\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[40]~19_combout\ & 
-- \B[0]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[39]~25_combout\ & ( !\Shifter|stage_in[38]~24_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[37]~26_combout\) # ((\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[40]~19_combout\) # 
-- (!\B[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111111100100010001111110010111011001100001000100000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[37]~26_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[40]~19_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[39]~25_combout\,
	dataf => \Shifter|ALT_INV_stage_in[38]~24_combout\,
	combout => \Shifter|stage[1][37]~30_combout\);

-- Location: MLABCELL_X39_Y35_N32
\Shifter|stage[1][41]~28\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][41]~28_combout\ = ( \Shifter|stage_in[41]~18_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[42]~16_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) ) ) ) # ( 
-- !\Shifter|stage_in[41]~18_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[42]~16_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) ) ) ) # ( \Shifter|stage_in[41]~18_combout\ & ( !\B[0]~input_o\ & ( 
-- (\B[1]~input_o\ & !\Shifter|stage_in[43]~17_combout\) ) ) ) # ( !\Shifter|stage_in[41]~18_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\) # (!\Shifter|stage_in[43]~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100001100110000000011100010111000101110001011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[44]~23_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[42]~16_combout\,
	datad => \Shifter|ALT_INV_stage_in[43]~17_combout\,
	datae => \Shifter|ALT_INV_stage_in[41]~18_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][41]~28_combout\);

-- Location: LABCELL_X38_Y32_N38
\Shifter|stage[1][33]~31\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][33]~31_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( !\Shifter|stage_in[36]~27_combout\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( !\Shifter|stage_in[35]~29_combout\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[34]~28_combout\ ) ) ) # ( !\B[0]~input_o\ & ( !\B[1]~input_o\ & ( !\Shifter|stage_in[33]~30_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110011111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[33]~30_combout\,
	datab => \Shifter|ALT_INV_stage_in[34]~28_combout\,
	datac => \Shifter|ALT_INV_stage_in[36]~27_combout\,
	datad => \Shifter|ALT_INV_stage_in[35]~29_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shifter|stage[1][33]~31_combout\);

-- Location: LABCELL_X40_Y32_N26
\Shifter|stage[2][33]~32\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][33]~32_combout\ = ( \Shifter|stage[1][33]~31_combout\ & ( \B[3]~input_o\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][41]~28_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][45]~29_combout\)) ) ) ) # ( !\Shifter|stage[1][33]~31_combout\ 
-- & ( \B[3]~input_o\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][41]~28_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][45]~29_combout\)) ) ) ) # ( \Shifter|stage[1][33]~31_combout\ & ( !\B[3]~input_o\ & ( (!\B[2]~input_o\) # 
-- (\Shifter|stage[1][37]~30_combout\) ) ) ) # ( !\Shifter|stage[1][33]~31_combout\ & ( !\B[3]~input_o\ & ( (\B[2]~input_o\ & \Shifter|stage[1][37]~30_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][45]~29_combout\,
	datac => \Shifter|ALT_INV_stage[1][37]~30_combout\,
	datad => \Shifter|ALT_INV_stage[1][41]~28_combout\,
	datae => \Shifter|ALT_INV_stage[1][33]~31_combout\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][33]~32_combout\);

-- Location: LABCELL_X38_Y32_N28
\Shifter|stage[1][29]~24\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][29]~24_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \Shifter|stage_in[32]~31_combout\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \Shifter|stage_in[31]~5_combout\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[30]~4_combout\ ) ) ) # ( !\B[0]~input_o\ & ( !\B[1]~input_o\ & ( \Shifter|stage_in[29]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[29]~6_combout\,
	datab => \Shifter|ALT_INV_stage_in[31]~5_combout\,
	datac => \Shifter|ALT_INV_stage_in[32]~31_combout\,
	datad => \Shifter|ALT_INV_stage_in[30]~4_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shifter|stage[1][29]~24_combout\);

-- Location: LABCELL_X38_Y35_N24
\Shifter|stage[1][21]~25\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][21]~25_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[22]~8_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[23]~9_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[24]~3_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[22]~8_combout\ & ( (\B[0]~input_o\) # (\Shifter|stage_in[21]~10_combout\) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[22]~8_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[23]~9_combout\)) # (\B[0]~input_o\ & 
-- ((\Shifter|stage_in[24]~3_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( !\Shifter|stage_in[22]~8_combout\ & ( (\Shifter|stage_in[21]~10_combout\ & !\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[21]~10_combout\,
	datab => \Shifter|ALT_INV_stage_in[23]~9_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[24]~3_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[22]~8_combout\,
	combout => \Shifter|stage[1][21]~25_combout\);

-- Location: MLABCELL_X42_Y35_N6
\Shifter|stage[1][17]~26\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][17]~26_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[18]~12_combout\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[19]~13_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[20]~11_combout\)) ) ) ) # ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[18]~12_combout\ & ( (\Shifter|stage_in[17]~14_combout\) # (\B[0]~input_o\) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[18]~12_combout\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[19]~13_combout\))) # (\B[0]~input_o\ & 
-- (\Shifter|stage_in[20]~11_combout\)) ) ) ) # ( !\B[1]~input_o\ & ( !\Shifter|stage_in[18]~12_combout\ & ( (!\B[0]~input_o\ & \Shifter|stage_in[17]~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[20]~11_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[17]~14_combout\,
	datad => \Shifter|ALT_INV_stage_in[19]~13_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[18]~12_combout\,
	combout => \Shifter|stage[1][17]~26_combout\);

-- Location: MLABCELL_X37_Y32_N16
\Shifter|stage[1][25]~23\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][25]~23_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[28]~7_combout\ ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[26]~0_combout\ ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[27]~1_combout\ ) ) ) # ( !\B[1]~input_o\ & ( !\B[0]~input_o\ & ( \Shifter|stage_in[25]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[28]~7_combout\,
	datab => \Shifter|ALT_INV_stage_in[27]~1_combout\,
	datac => \Shifter|ALT_INV_stage_in[25]~2_combout\,
	datad => \Shifter|ALT_INV_stage_in[26]~0_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][25]~23_combout\);

-- Location: MLABCELL_X39_Y32_N20
\Shifter|stage[2][17]~27\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][17]~27_combout\ = ( \Shifter|stage[1][25]~23_combout\ & ( \B[3]~input_o\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][29]~24_combout\) ) ) ) # ( !\Shifter|stage[1][25]~23_combout\ & ( \B[3]~input_o\ & ( (\B[2]~input_o\ & 
-- \Shifter|stage[1][29]~24_combout\) ) ) ) # ( \Shifter|stage[1][25]~23_combout\ & ( !\B[3]~input_o\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][17]~26_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][21]~25_combout\)) ) ) ) # ( 
-- !\Shifter|stage[1][25]~23_combout\ & ( !\B[3]~input_o\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][17]~26_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][21]~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][29]~24_combout\,
	datac => \Shifter|ALT_INV_stage[1][21]~25_combout\,
	datad => \Shifter|ALT_INV_stage[1][17]~26_combout\,
	datae => \Shifter|ALT_INV_stage[1][25]~23_combout\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][17]~27_combout\);

-- Location: LABCELL_X40_Y35_N30
\Shifter|stage[1][49]~36\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][49]~36_combout\ = ( \Shifter|stage_in[52]~43_combout\ & ( \Shifter|stage_in[50]~44_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[49]~46_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[51]~45_combout\))))) ) 
-- ) ) # ( !\Shifter|stage_in[52]~43_combout\ & ( \Shifter|stage_in[50]~44_combout\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[49]~46_combout\ & (!\B[0]~input_o\))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[51]~45_combout\) # (\B[0]~input_o\)))) ) ) ) # ( 
-- \Shifter|stage_in[52]~43_combout\ & ( !\Shifter|stage_in[50]~44_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[49]~46_combout\) # ((\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\B[0]~input_o\ & !\Shifter|stage_in[51]~45_combout\)))) ) ) ) # ( 
-- !\Shifter|stage_in[52]~43_combout\ & ( !\Shifter|stage_in[50]~44_combout\ & ( ((!\B[1]~input_o\ & (!\Shifter|stage_in[49]~46_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[51]~45_combout\)))) # (\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110001111101111001000110010110011100000111011000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[49]~46_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[51]~45_combout\,
	datae => \Shifter|ALT_INV_stage_in[52]~43_combout\,
	dataf => \Shifter|ALT_INV_stage_in[50]~44_combout\,
	combout => \Shifter|stage[1][49]~36_combout\);

-- Location: LABCELL_X40_Y35_N24
\Shifter|stage[1][53]~35\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][53]~35_combout\ = ( \B[0]~input_o\ & ( \Shifter|stage_in[56]~35_combout\ & ( (!\Shifter|stage_in[54]~40_combout\ & !\B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( \Shifter|stage_in[56]~35_combout\ & ( (!\B[1]~input_o\ & 
-- ((!\Shifter|stage_in[53]~42_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[55]~41_combout\)) ) ) ) # ( \B[0]~input_o\ & ( !\Shifter|stage_in[56]~35_combout\ & ( (!\Shifter|stage_in[54]~40_combout\) # (\B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\Shifter|stage_in[56]~35_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[53]~42_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[55]~41_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010101010111100001111111111001100101010101111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[55]~41_combout\,
	datab => \Shifter|ALT_INV_stage_in[53]~42_combout\,
	datac => \Shifter|ALT_INV_stage_in[54]~40_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[56]~35_combout\,
	combout => \Shifter|stage[1][53]~35_combout\);

-- Location: LABCELL_X43_Y31_N20
\Shifter|stage[1][61]~34\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][61]~34_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|sign_bit~0_combout\ ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( !\Shifter|stage_in[62]~36_combout\ ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[63]~37_combout\ ) ) ) # ( !\B[1]~input_o\ & ( !\B[0]~input_o\ & ( !\Shifter|stage_in[61]~38_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010101010101010111110000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[63]~37_combout\,
	datab => \Shifter|ALT_INV_stage_in[61]~38_combout\,
	datac => \Shifter|ALT_INV_stage_in[62]~36_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][61]~34_combout\);

-- Location: LABCELL_X43_Y31_N18
\Shifter|stage[1][57]~33\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][57]~33_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[58]~32_combout\ & ( (!\B[0]~input_o\ & (!\Shifter|stage_in[59]~33_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[60]~39_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[58]~32_combout\ & ( (!\Shifter|stage_in[57]~34_combout\ & !\B[0]~input_o\) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[58]~32_combout\ & ( (!\B[0]~input_o\ & (!\Shifter|stage_in[59]~33_combout\)) # (\B[0]~input_o\ & 
-- ((!\Shifter|stage_in[60]~39_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( !\Shifter|stage_in[58]~32_combout\ & ( (!\Shifter|stage_in[57]~34_combout\) # (\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011111100111100000010001000100010001111001111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[57]~34_combout\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[59]~33_combout\,
	datad => \Shifter|ALT_INV_stage_in[60]~39_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[58]~32_combout\,
	combout => \Shifter|stage[1][57]~33_combout\);

-- Location: LABCELL_X40_Y32_N30
\Shifter|stage[2][49]~37\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][49]~37_combout\ = ( \Shifter|stage[1][57]~33_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][53]~35_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][61]~34_combout\))) ) ) ) # ( !\Shifter|stage[1][57]~33_combout\ 
-- & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][53]~35_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][61]~34_combout\))) ) ) ) # ( \Shifter|stage[1][57]~33_combout\ & ( !\B[2]~input_o\ & ( (\B[3]~input_o\) # 
-- (\Shifter|stage[1][49]~36_combout\) ) ) ) # ( !\Shifter|stage[1][57]~33_combout\ & ( !\B[2]~input_o\ & ( (\Shifter|stage[1][49]~36_combout\ & !\B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][49]~36_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][53]~35_combout\,
	datad => \Shifter|ALT_INV_stage[1][61]~34_combout\,
	datae => \Shifter|ALT_INV_stage[1][57]~33_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][49]~37_combout\);

-- Location: LABCELL_X35_Y32_N0
\Shifter|stage~38\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~38_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][33]~32_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][17]~27_combout\))) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][49]~37_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][17]~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][33]~32_combout\,
	datac => \Shifter|ALT_INV_stage[2][17]~27_combout\,
	datad => \Shifter|ALT_INV_stage[2][49]~37_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~38_combout\);

-- Location: MLABCELL_X42_Y31_N6
\Shifter|stage[1][5]~41\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][5]~41_combout\ = ( \Shifter|stage_in[5]~58_combout\ & ( \Shifter|stage_in[6]~56_combout\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & (\Shifter|stage_in[7]~57_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[8]~55_combout\)))) ) ) ) # ( 
-- !\Shifter|stage_in[5]~58_combout\ & ( \Shifter|stage_in[6]~56_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[7]~57_combout\ & (\B[1]~input_o\))) # (\B[0]~input_o\ & (((!\B[1]~input_o\) # (\Shifter|stage_in[8]~55_combout\)))) ) ) ) # ( 
-- \Shifter|stage_in[5]~58_combout\ & ( !\Shifter|stage_in[6]~56_combout\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)) # (\Shifter|stage_in[7]~57_combout\))) # (\B[0]~input_o\ & (((\B[1]~input_o\ & \Shifter|stage_in[8]~55_combout\)))) ) ) ) # ( 
-- !\Shifter|stage_in[5]~58_combout\ & ( !\Shifter|stage_in[6]~56_combout\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & (\Shifter|stage_in[7]~57_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[8]~55_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[7]~57_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[8]~55_combout\,
	datae => \Shifter|ALT_INV_stage_in[5]~58_combout\,
	dataf => \Shifter|ALT_INV_stage_in[6]~56_combout\,
	combout => \Shifter|stage[1][5]~41_combout\);

-- Location: MLABCELL_X42_Y33_N2
\Shifter|stage[1][9]~39\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][9]~39_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[10]~52_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[11]~53_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[12]~63_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[10]~52_combout\ & ( (\B[0]~input_o\) # (\Shifter|stage_in[9]~54_combout\) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[10]~52_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[11]~53_combout\)) # (\B[0]~input_o\ & 
-- ((\Shifter|stage_in[12]~63_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( !\Shifter|stage_in[10]~52_combout\ & ( (\Shifter|stage_in[9]~54_combout\ & !\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[11]~53_combout\,
	datab => \Shifter|ALT_INV_stage_in[12]~63_combout\,
	datac => \Shifter|ALT_INV_stage_in[9]~54_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[10]~52_combout\,
	combout => \Shifter|stage[1][9]~39_combout\);

-- Location: MLABCELL_X42_Y35_N28
\Shifter|stage[1][13]~40\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][13]~40_combout\ = ( \Shifter|stage_in[16]~15_combout\ & ( \Shifter|stage_in[15]~61_combout\ & ( ((!\B[0]~input_o\ & (\Shifter|stage_in[13]~62_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[14]~60_combout\)))) # (\B[1]~input_o\) ) ) ) 
-- # ( !\Shifter|stage_in[16]~15_combout\ & ( \Shifter|stage_in[15]~61_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (\Shifter|stage_in[13]~62_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[14]~60_combout\))))) # (\B[1]~input_o\ & 
-- (!\B[0]~input_o\)) ) ) ) # ( \Shifter|stage_in[16]~15_combout\ & ( !\Shifter|stage_in[15]~61_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (\Shifter|stage_in[13]~62_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[14]~60_combout\))))) # 
-- (\B[1]~input_o\ & (\B[0]~input_o\)) ) ) ) # ( !\Shifter|stage_in[16]~15_combout\ & ( !\Shifter|stage_in[15]~61_combout\ & ( (!\B[1]~input_o\ & ((!\B[0]~input_o\ & (\Shifter|stage_in[13]~62_combout\)) # (\B[0]~input_o\ & 
-- ((\Shifter|stage_in[14]~60_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[13]~62_combout\,
	datad => \Shifter|ALT_INV_stage_in[14]~60_combout\,
	datae => \Shifter|ALT_INV_stage_in[16]~15_combout\,
	dataf => \Shifter|ALT_INV_stage_in[15]~61_combout\,
	combout => \Shifter|stage[1][13]~40_combout\);

-- Location: MLABCELL_X42_Y31_N10
\Shifter|stage[2][1]~42\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][1]~42_combout\ = ( \B[0]~input_o\ & ( \Shifter|stage_in[2]~49_combout\ & ( (!\B[1]~input_o\) # (\Shifter|stage_in[4]~59_combout\) ) ) ) # ( !\B[0]~input_o\ & ( \Shifter|stage_in[2]~49_combout\ & ( (!\B[1]~input_o\ & 
-- (\Shifter|stage_in[1]~50_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[3]~51_combout\))) ) ) ) # ( \B[0]~input_o\ & ( !\Shifter|stage_in[2]~49_combout\ & ( (\B[1]~input_o\ & \Shifter|stage_in[4]~59_combout\) ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\Shifter|stage_in[2]~49_combout\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[1]~50_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[3]~51_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[1]~50_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[3]~51_combout\,
	datad => \Shifter|ALT_INV_stage_in[4]~59_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[2]~49_combout\,
	combout => \Shifter|stage[2][1]~42_combout\);

-- Location: MLABCELL_X39_Y32_N6
\Shifter|stage[2][1]~43\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][1]~43_combout\ = ( \Shifter|stage[2][1]~42_combout\ & ( \B[3]~input_o\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][9]~39_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][13]~40_combout\))) ) ) ) # ( !\Shifter|stage[2][1]~42_combout\ & ( 
-- \B[3]~input_o\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][9]~39_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][13]~40_combout\))) ) ) ) # ( \Shifter|stage[2][1]~42_combout\ & ( !\B[3]~input_o\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][5]~41_combout\) 
-- ) ) ) # ( !\Shifter|stage[2][1]~42_combout\ & ( !\B[3]~input_o\ & ( (\B[2]~input_o\ & \Shifter|stage[1][5]~41_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][5]~41_combout\,
	datac => \Shifter|ALT_INV_stage[1][9]~39_combout\,
	datad => \Shifter|ALT_INV_stage[1][13]~40_combout\,
	datae => \Shifter|ALT_INV_stage[2][1]~42_combout\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][1]~43_combout\);

-- Location: MLABCELL_X39_Y32_N8
\Y_internal~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~6_combout\ = ( \Shifter|stage[2][1]~43_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~38_combout\)))) # (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\) # 
-- ((\Shifter|stage[2][62]~45_combout\)))) ) ) # ( !\Shifter|stage[2][1]~43_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~38_combout\)))) # (\Shifter|Equal11~0_combout\ & (\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][62]~45_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001000000011000100101000101110011010100010111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][62]~45_combout\,
	datad => \Shifter|ALT_INV_stage~38_combout\,
	dataf => \Shifter|ALT_INV_stage[2][1]~43_combout\,
	combout => \Y_internal~6_combout\);

-- Location: MLABCELL_X42_Y32_N4
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\ = !\B[1]~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|cout~0_combout\ $ (!\A[1]~input_o\ $ (!\AddnSub~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011001101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|ALT_INV_cout~0_combout\,
	datac => \ALT_INV_A[1]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\);

-- Location: LABCELL_X35_Y33_N2
\Y_internal~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~3_combout\ = (\FuncClass[0]~input_o\ & (!\FuncClass[1]~input_o\ & \LogicFN[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FuncClass[0]~input_o\,
	datab => \ALT_INV_FuncClass[1]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Y_internal~3_combout\);

-- Location: LABCELL_X35_Y33_N38
\Y_internal~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~2_combout\ = ( \LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (!\FuncClass[1]~input_o\ & \FuncClass[0]~input_o\)) ) ) # ( !\LogicFN[1]~input_o\ & ( (\LogicFN[0]~input_o\ & (!\FuncClass[1]~input_o\ & \FuncClass[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_FuncClass[1]~input_o\,
	datad => \ALT_INV_FuncClass[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~2_combout\);

-- Location: MLABCELL_X42_Y32_N6
\Y_internal~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~4_combout\ = ( \Y_internal~2_combout\ & ( (!\B[1]~input_o\ & ((\A[1]~input_o\))) # (\B[1]~input_o\ & ((!\Y_internal~3_combout\) # (!\A[1]~input_o\))) ) ) # ( !\Y_internal~2_combout\ & ( (\B[1]~input_o\ & (\Y_internal~3_combout\ & 
-- \A[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010101111110100101010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_Y_internal~3_combout\,
	datad => \ALT_INV_A[1]~input_o\,
	dataf => \ALT_INV_Y_internal~2_combout\,
	combout => \Y_internal~4_combout\);

-- Location: MLABCELL_X42_Y32_N8
\Y_internal~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~7_combout\ = ( \Y_internal~4_combout\ & ( (!\Y_internal~5_combout\) # ((!\Y_internal~0_combout\ & (\Y_internal~6_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\)))) ) ) # ( !\Y_internal~4_combout\ & ( (\Y_internal~5_combout\ & ((!\Y_internal~0_combout\ & 
-- (\Y_internal~6_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_Y_internal~6_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~combout\,
	dataf => \ALT_INV_Y_internal~4_combout\,
	combout => \Y_internal~7_combout\);

-- Location: MLABCELL_X42_Y32_N34
\Y_internal~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~8_combout\ = ( \A[2]~input_o\ & ( !\Y_internal~2_combout\ $ (((!\B[2]~input_o\) # (!\Y_internal~3_combout\))) ) ) # ( !\A[2]~input_o\ & ( (\B[2]~input_o\ & \Y_internal~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101111110100000010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datac => \ALT_INV_Y_internal~3_combout\,
	datad => \ALT_INV_Y_internal~2_combout\,
	dataf => \ALT_INV_A[2]~input_o\,
	combout => \Y_internal~8_combout\);

-- Location: MLABCELL_X42_Y32_N14
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\ = ( \A[2]~input_o\ & ( !\B[2]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\)) ) ) # ( !\A[2]~input_o\ & ( !\B[2]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100110010110100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[2]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\);

-- Location: MLABCELL_X42_Y33_N4
\Shifter|stage[1][10]~61\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][10]~61_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[10]~52_combout\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[12]~63_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[13]~62_combout\)) ) ) ) # ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[10]~52_combout\ & ( (!\B[0]~input_o\) # (\Shifter|stage_in[11]~53_combout\) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[10]~52_combout\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[12]~63_combout\))) # (\B[0]~input_o\ & 
-- (\Shifter|stage_in[13]~62_combout\)) ) ) ) # ( !\B[1]~input_o\ & ( !\Shifter|stage_in[10]~52_combout\ & ( (\B[0]~input_o\ & \Shifter|stage_in[11]~53_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[13]~62_combout\,
	datab => \Shifter|ALT_INV_stage_in[12]~63_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[11]~53_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[10]~52_combout\,
	combout => \Shifter|stage[1][10]~61_combout\);

-- Location: MLABCELL_X42_Y35_N14
\Shifter|stage[1][14]~62\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][14]~62_combout\ = ( \B[0]~input_o\ & ( \Shifter|stage_in[15]~61_combout\ & ( (!\B[1]~input_o\) # (\Shifter|stage_in[17]~14_combout\) ) ) ) # ( !\B[0]~input_o\ & ( \Shifter|stage_in[15]~61_combout\ & ( (!\B[1]~input_o\ & 
-- ((\Shifter|stage_in[14]~60_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[16]~15_combout\)) ) ) ) # ( \B[0]~input_o\ & ( !\Shifter|stage_in[15]~61_combout\ & ( (\Shifter|stage_in[17]~14_combout\ & \B[1]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( 
-- !\Shifter|stage_in[15]~61_combout\ & ( (!\B[1]~input_o\ & ((\Shifter|stage_in[14]~60_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[16]~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[17]~14_combout\,
	datab => \Shifter|ALT_INV_stage_in[16]~15_combout\,
	datac => \Shifter|ALT_INV_stage_in[14]~60_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[15]~61_combout\,
	combout => \Shifter|stage[1][14]~62_combout\);

-- Location: MLABCELL_X42_Y31_N14
\Shifter|stage[2][2]~64\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][2]~64_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \Shifter|stage_in[5]~58_combout\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \Shifter|stage_in[4]~59_combout\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[3]~51_combout\ ) ) ) # ( !\B[0]~input_o\ & ( !\B[1]~input_o\ & ( \Shifter|stage_in[2]~49_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[3]~51_combout\,
	datab => \Shifter|ALT_INV_stage_in[2]~49_combout\,
	datac => \Shifter|ALT_INV_stage_in[5]~58_combout\,
	datad => \Shifter|ALT_INV_stage_in[4]~59_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shifter|stage[2][2]~64_combout\);

-- Location: MLABCELL_X42_Y33_N8
\Shifter|stage[1][6]~63\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][6]~63_combout\ = ( \B[0]~input_o\ & ( \Shifter|stage_in[8]~55_combout\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[7]~57_combout\)) # (\B[1]~input_o\ & ((\Shifter|stage_in[9]~54_combout\))) ) ) ) # ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[8]~55_combout\ & ( (\B[1]~input_o\) # (\Shifter|stage_in[6]~56_combout\) ) ) ) # ( \B[0]~input_o\ & ( !\Shifter|stage_in[8]~55_combout\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[7]~57_combout\)) # (\B[1]~input_o\ & 
-- ((\Shifter|stage_in[9]~54_combout\))) ) ) ) # ( !\B[0]~input_o\ & ( !\Shifter|stage_in[8]~55_combout\ & ( (\Shifter|stage_in[6]~56_combout\ & !\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[6]~56_combout\,
	datab => \Shifter|ALT_INV_stage_in[7]~57_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[9]~54_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[8]~55_combout\,
	combout => \Shifter|stage[1][6]~63_combout\);

-- Location: MLABCELL_X31_Y32_N10
\Shifter|stage[2][2]~65\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][2]~65_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][14]~62_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][6]~63_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][10]~61_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shifter|stage[2][2]~64_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][10]~61_combout\,
	datab => \Shifter|ALT_INV_stage[1][14]~62_combout\,
	datac => \Shifter|ALT_INV_stage[2][2]~64_combout\,
	datad => \Shifter|ALT_INV_stage[1][6]~63_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][2]~65_combout\);

-- Location: LABCELL_X38_Y32_N24
\Shifter|stage[1][38]~53\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][38]~53_combout\ = ( \Shifter|stage_in[39]~25_combout\ & ( \Shifter|stage_in[38]~24_combout\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & (!\Shifter|stage_in[40]~19_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[41]~18_combout\))))) ) ) 
-- ) # ( !\Shifter|stage_in[39]~25_combout\ & ( \Shifter|stage_in[38]~24_combout\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\B[0]~input_o\ & (!\Shifter|stage_in[40]~19_combout\)) # (\B[0]~input_o\ & 
-- ((!\Shifter|stage_in[41]~18_combout\))))) ) ) ) # ( \Shifter|stage_in[39]~25_combout\ & ( !\Shifter|stage_in[38]~24_combout\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\B[0]~input_o\ & (!\Shifter|stage_in[40]~19_combout\)) # 
-- (\B[0]~input_o\ & ((!\Shifter|stage_in[41]~18_combout\))))) ) ) ) # ( !\Shifter|stage_in[39]~25_combout\ & ( !\Shifter|stage_in[38]~24_combout\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & (!\Shifter|stage_in[40]~19_combout\)) # (\B[0]~input_o\ & 
-- ((!\Shifter|stage_in[41]~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011111100111011100011000000100010111111000010001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[40]~19_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[41]~18_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[39]~25_combout\,
	dataf => \Shifter|ALT_INV_stage_in[38]~24_combout\,
	combout => \Shifter|stage[1][38]~53_combout\);

-- Location: MLABCELL_X39_Y35_N24
\Shifter|stage[1][46]~52\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][46]~52_combout\ = ( \Shifter|stage_in[47]~21_combout\ & ( \Shifter|stage_in[49]~46_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((!\Shifter|stage_in[46]~20_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[48]~47_combout\)))) ) 
-- ) ) # ( !\Shifter|stage_in[47]~21_combout\ & ( \Shifter|stage_in[49]~46_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((!\Shifter|stage_in[46]~20_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[48]~47_combout\)))) # (\B[0]~input_o\ & 
-- (((!\B[1]~input_o\)))) ) ) ) # ( \Shifter|stage_in[47]~21_combout\ & ( !\Shifter|stage_in[49]~46_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((!\Shifter|stage_in[46]~20_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[48]~47_combout\)))) # 
-- (\B[0]~input_o\ & (((\B[1]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[47]~21_combout\ & ( !\Shifter|stage_in[49]~46_combout\ & ( ((!\B[1]~input_o\ & ((!\Shifter|stage_in[46]~20_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[48]~47_combout\))) # 
-- (\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110101111110000001010111111001111101000001100000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[48]~47_combout\,
	datab => \Shifter|ALT_INV_stage_in[46]~20_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[47]~21_combout\,
	dataf => \Shifter|ALT_INV_stage_in[49]~46_combout\,
	combout => \Shifter|stage[1][46]~52_combout\);

-- Location: LABCELL_X38_Y32_N10
\Shifter|stage[1][34]~54\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][34]~54_combout\ = ( \B[0]~input_o\ & ( \Shifter|stage_in[34]~28_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[35]~29_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[37]~26_combout\)) ) ) ) # ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[34]~28_combout\ & ( (!\Shifter|stage_in[36]~27_combout\ & \B[1]~input_o\) ) ) ) # ( \B[0]~input_o\ & ( !\Shifter|stage_in[34]~28_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[35]~29_combout\))) # (\B[1]~input_o\ & 
-- (!\Shifter|stage_in[37]~26_combout\)) ) ) ) # ( !\B[0]~input_o\ & ( !\Shifter|stage_in[34]~28_combout\ & ( (!\Shifter|stage_in[36]~27_combout\) # (!\B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111110100000101000001100000011001111101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[37]~26_combout\,
	datab => \Shifter|ALT_INV_stage_in[36]~27_combout\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[35]~29_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[34]~28_combout\,
	combout => \Shifter|stage[1][34]~54_combout\);

-- Location: MLABCELL_X39_Y35_N20
\Shifter|stage[1][42]~51\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][42]~51_combout\ = ( \Shifter|stage_in[45]~22_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & !\Shifter|stage_in[43]~17_combout\) ) ) ) # ( !\Shifter|stage_in[45]~22_combout\ & ( \B[0]~input_o\ & ( (!\Shifter|stage_in[43]~17_combout\) 
-- # (\B[1]~input_o\) ) ) ) # ( \Shifter|stage_in[45]~22_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[42]~16_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) ) ) ) # ( !\Shifter|stage_in[45]~22_combout\ & ( 
-- !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[42]~16_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001011100010111000101110001011111111001100111100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[44]~23_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[42]~16_combout\,
	datad => \Shifter|ALT_INV_stage_in[43]~17_combout\,
	datae => \Shifter|ALT_INV_stage_in[45]~22_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][42]~51_combout\);

-- Location: MLABCELL_X31_Y32_N24
\Shifter|stage[2][34]~55\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][34]~55_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][46]~52_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][38]~53_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][42]~51_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shifter|stage[1][34]~54_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][38]~53_combout\,
	datab => \Shifter|ALT_INV_stage[1][46]~52_combout\,
	datac => \Shifter|ALT_INV_stage[1][34]~54_combout\,
	datad => \Shifter|ALT_INV_stage[1][42]~51_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][34]~55_combout\);

-- Location: MLABCELL_X37_Y32_N2
\Shifter|stage[1][26]~46\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][26]~46_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[29]~6_combout\ ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[27]~1_combout\ ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[28]~7_combout\ ) ) ) # ( !\B[1]~input_o\ & ( !\B[0]~input_o\ & ( \Shifter|stage_in[26]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[29]~6_combout\,
	datab => \Shifter|ALT_INV_stage_in[27]~1_combout\,
	datac => \Shifter|ALT_INV_stage_in[26]~0_combout\,
	datad => \Shifter|ALT_INV_stage_in[28]~7_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][26]~46_combout\);

-- Location: LABCELL_X38_Y35_N34
\Shifter|stage[1][18]~49\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][18]~49_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[18]~12_combout\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[20]~11_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[21]~10_combout\)) ) ) ) # ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[18]~12_combout\ & ( (!\B[0]~input_o\) # (\Shifter|stage_in[19]~13_combout\) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[18]~12_combout\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[20]~11_combout\))) # (\B[0]~input_o\ & 
-- (\Shifter|stage_in[21]~10_combout\)) ) ) ) # ( !\B[1]~input_o\ & ( !\Shifter|stage_in[18]~12_combout\ & ( (\Shifter|stage_in[19]~13_combout\ & \B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[21]~10_combout\,
	datab => \Shifter|ALT_INV_stage_in[19]~13_combout\,
	datac => \Shifter|ALT_INV_stage_in[20]~11_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[18]~12_combout\,
	combout => \Shifter|stage[1][18]~49_combout\);

-- Location: LABCELL_X38_Y35_N30
\Shifter|stage[1][22]~48\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][22]~48_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[22]~8_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[24]~3_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[25]~2_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[22]~8_combout\ & ( (!\B[0]~input_o\) # (\Shifter|stage_in[23]~9_combout\) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[22]~8_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[24]~3_combout\)) # (\B[0]~input_o\ & 
-- ((\Shifter|stage_in[25]~2_combout\))) ) ) ) # ( !\B[1]~input_o\ & ( !\Shifter|stage_in[22]~8_combout\ & ( (\B[0]~input_o\ & \Shifter|stage_in[23]~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[23]~9_combout\,
	datac => \Shifter|ALT_INV_stage_in[24]~3_combout\,
	datad => \Shifter|ALT_INV_stage_in[25]~2_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[22]~8_combout\,
	combout => \Shifter|stage[1][22]~48_combout\);

-- Location: LABCELL_X38_Y32_N20
\Shifter|stage[1][30]~47\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][30]~47_combout\ = ( \B[0]~input_o\ & ( \Shifter|stage_in[30]~4_combout\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[31]~5_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[33]~30_combout\))) ) ) ) # ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[30]~4_combout\ & ( (!\B[1]~input_o\) # (\Shifter|stage_in[32]~31_combout\) ) ) ) # ( \B[0]~input_o\ & ( !\Shifter|stage_in[30]~4_combout\ & ( (!\B[1]~input_o\ & (\Shifter|stage_in[31]~5_combout\)) # (\B[1]~input_o\ & 
-- ((!\Shifter|stage_in[33]~30_combout\))) ) ) ) # ( !\B[0]~input_o\ & ( !\Shifter|stage_in[30]~4_combout\ & ( (\Shifter|stage_in[32]~31_combout\ & \B[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100111111000011111111010101010011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[32]~31_combout\,
	datab => \Shifter|ALT_INV_stage_in[31]~5_combout\,
	datac => \Shifter|ALT_INV_stage_in[33]~30_combout\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[30]~4_combout\,
	combout => \Shifter|stage[1][30]~47_combout\);

-- Location: MLABCELL_X31_Y32_N22
\Shifter|stage[2][18]~50\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][18]~50_combout\ = ( \Shifter|stage[1][30]~47_combout\ & ( \B[2]~input_o\ & ( (\Shifter|stage[1][22]~48_combout\) # (\B[3]~input_o\) ) ) ) # ( !\Shifter|stage[1][30]~47_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & 
-- \Shifter|stage[1][22]~48_combout\) ) ) ) # ( \Shifter|stage[1][30]~47_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][18]~49_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][26]~46_combout\)) ) ) ) # ( 
-- !\Shifter|stage[1][30]~47_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][18]~49_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][26]~46_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][26]~46_combout\,
	datac => \Shifter|ALT_INV_stage[1][18]~49_combout\,
	datad => \Shifter|ALT_INV_stage[1][22]~48_combout\,
	datae => \Shifter|ALT_INV_stage[1][30]~47_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][18]~50_combout\);

-- Location: LABCELL_X43_Y31_N30
\Shifter|stage[1][54]~57\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][54]~57_combout\ = ( \Shifter|stage_in[57]~34_combout\ & ( \Shifter|stage_in[55]~41_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[54]~40_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[56]~35_combout\))))) ) 
-- ) ) # ( !\Shifter|stage_in[57]~34_combout\ & ( \Shifter|stage_in[55]~41_combout\ & ( (!\B[1]~input_o\ & (!\Shifter|stage_in[54]~40_combout\ & (!\B[0]~input_o\))) # (\B[1]~input_o\ & (((!\Shifter|stage_in[56]~35_combout\) # (\B[0]~input_o\)))) ) ) ) # ( 
-- \Shifter|stage_in[57]~34_combout\ & ( !\Shifter|stage_in[55]~41_combout\ & ( (!\B[1]~input_o\ & ((!\Shifter|stage_in[54]~40_combout\) # ((\B[0]~input_o\)))) # (\B[1]~input_o\ & (((!\B[0]~input_o\ & !\Shifter|stage_in[56]~35_combout\)))) ) ) ) # ( 
-- !\Shifter|stage_in[57]~34_combout\ & ( !\Shifter|stage_in[55]~41_combout\ & ( ((!\B[1]~input_o\ & (!\Shifter|stage_in[54]~40_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[56]~35_combout\)))) # (\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111110001111110110101000101011010101100001011101000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[54]~40_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[56]~35_combout\,
	datae => \Shifter|ALT_INV_stage_in[57]~34_combout\,
	dataf => \Shifter|ALT_INV_stage_in[55]~41_combout\,
	combout => \Shifter|stage[1][54]~57_combout\);

-- Location: LABCELL_X40_Y35_N12
\Shifter|stage[1][50]~58\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][50]~58_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( !\Shifter|stage_in[53]~42_combout\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( !\Shifter|stage_in[52]~43_combout\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[51]~45_combout\ ) ) ) # ( !\B[0]~input_o\ & ( !\B[1]~input_o\ & ( !\Shifter|stage_in[50]~44_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111100001111000011001100110011001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[50]~44_combout\,
	datab => \Shifter|ALT_INV_stage_in[52]~43_combout\,
	datac => \Shifter|ALT_INV_stage_in[51]~45_combout\,
	datad => \Shifter|ALT_INV_stage_in[53]~42_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shifter|stage[1][50]~58_combout\);

-- Location: LABCELL_X43_Y31_N4
\Shifter|stage[1][58]~56\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][58]~56_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[61]~38_combout\ & ( (!\Shifter|stage_in[60]~39_combout\ & !\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[61]~38_combout\ & ( (!\B[0]~input_o\ & 
-- (!\Shifter|stage_in[58]~32_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[59]~33_combout\))) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[61]~38_combout\ & ( (!\Shifter|stage_in[60]~39_combout\) # (\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[61]~38_combout\ & ( (!\B[0]~input_o\ & (!\Shifter|stage_in[58]~32_combout\)) # (\B[0]~input_o\ & ((!\Shifter|stage_in[59]~33_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011001100111100001111111110101010110011001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[58]~32_combout\,
	datab => \Shifter|ALT_INV_stage_in[59]~33_combout\,
	datac => \Shifter|ALT_INV_stage_in[60]~39_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[61]~38_combout\,
	combout => \Shifter|stage[1][58]~56_combout\);

-- Location: MLABCELL_X39_Y31_N14
\Shifter|stage[2][50]~59\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][50]~59_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][58]~56_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][54]~57_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][62]~44_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][58]~56_combout\ & ( (\Shifter|stage[1][50]~58_combout\) # (\B[3]~input_o\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][58]~56_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][54]~57_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][62]~44_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][58]~56_combout\ & ( (!\B[3]~input_o\ & \Shifter|stage[1][50]~58_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][62]~44_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][54]~57_combout\,
	datad => \Shifter|ALT_INV_stage[1][50]~58_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][58]~56_combout\,
	combout => \Shifter|stage[2][50]~59_combout\);

-- Location: MLABCELL_X34_Y32_N2
\Shifter|stage~60\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~60_combout\ = ( \Shifter|stage[2][50]~59_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((!\Shifter|Equal9~0_combout\)) # (\Shifter|stage[2][34]~55_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][18]~50_combout\)))) ) ) # ( 
-- !\Shifter|stage[2][50]~59_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][34]~55_combout\ & ((\Shifter|Equal9~0_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][18]~50_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][34]~55_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][18]~50_combout\,
	datad => \Shifter|ALT_INV_Equal9~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][50]~59_combout\,
	combout => \Shifter|stage~60_combout\);

-- Location: LABCELL_X40_Y32_N12
\Shifter|stage[2][61]~66\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][61]~66_combout\ = ( \Shifter|sign_bit~0_combout\ & ( ((\B[2]~input_o\) # (\B[3]~input_o\)) # (\Shifter|stage[1][61]~34_combout\) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( (\Shifter|stage[1][61]~34_combout\ & (!\B[3]~input_o\ & 
-- !\B[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][61]~34_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage[2][61]~66_combout\);

-- Location: LABCELL_X32_Y31_N20
\Y_internal~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~9_combout\ = ( \Shifter|stage[2][61]~66_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~60_combout\)))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|stage[2][2]~65_combout\)) # 
-- (\Shifter|Equal2~0_combout\))) ) ) # ( !\Shifter|stage[2][61]~66_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~60_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][2]~65_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000010101100111010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][2]~65_combout\,
	datad => \Shifter|ALT_INV_stage~60_combout\,
	dataf => \Shifter|ALT_INV_stage[2][61]~66_combout\,
	combout => \Y_internal~9_combout\);

-- Location: LABCELL_X32_Y31_N26
\Y_internal~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~10_combout\ = ( \Y_internal~9_combout\ & ( (!\Y_internal~5_combout\ & (\Y_internal~8_combout\)) # (\Y_internal~5_combout\ & (((!\Y_internal~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\)))) ) ) # ( !\Y_internal~9_combout\ & ( (!\Y_internal~5_combout\ & (\Y_internal~8_combout\)) # 
-- (\Y_internal~5_combout\ & (((\Y_internal~0_combout\ & \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010011010100000101001101011100010111110101110001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~8_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~combout\,
	dataf => \ALT_INV_Y_internal~9_combout\,
	combout => \Y_internal~10_combout\);

-- Location: MLABCELL_X42_Y31_N16
\Shifter|stage[2][3]~86\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][3]~86_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( \Shifter|stage_in[6]~56_combout\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( \Shifter|stage_in[5]~58_combout\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[4]~59_combout\ ) ) ) # ( !\B[0]~input_o\ & ( !\B[1]~input_o\ & ( \Shifter|stage_in[3]~51_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[6]~56_combout\,
	datab => \Shifter|ALT_INV_stage_in[3]~51_combout\,
	datac => \Shifter|ALT_INV_stage_in[4]~59_combout\,
	datad => \Shifter|ALT_INV_stage_in[5]~58_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shifter|stage[2][3]~86_combout\);

-- Location: MLABCELL_X42_Y33_N38
\Shifter|stage[1][7]~85\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][7]~85_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[10]~52_combout\ & ( (\Shifter|stage_in[9]~54_combout\) # (\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[10]~52_combout\ & ( (!\B[0]~input_o\ & 
-- ((\Shifter|stage_in[7]~57_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[8]~55_combout\)) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[10]~52_combout\ & ( (!\B[0]~input_o\ & \Shifter|stage_in[9]~54_combout\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[10]~52_combout\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[7]~57_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[8]~55_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[0]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[8]~55_combout\,
	datac => \Shifter|ALT_INV_stage_in[9]~54_combout\,
	datad => \Shifter|ALT_INV_stage_in[7]~57_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[10]~52_combout\,
	combout => \Shifter|stage[1][7]~85_combout\);

-- Location: MLABCELL_X42_Y35_N38
\Shifter|stage[1][15]~84\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][15]~84_combout\ = ( \Shifter|stage_in[16]~15_combout\ & ( \Shifter|stage_in[18]~12_combout\ & ( ((!\B[1]~input_o\ & ((\Shifter|stage_in[15]~61_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[17]~14_combout\))) # (\B[0]~input_o\) ) ) ) 
-- # ( !\Shifter|stage_in[16]~15_combout\ & ( \Shifter|stage_in[18]~12_combout\ & ( (!\B[1]~input_o\ & (!\B[0]~input_o\ & ((\Shifter|stage_in[15]~61_combout\)))) # (\B[1]~input_o\ & (((\Shifter|stage_in[17]~14_combout\)) # (\B[0]~input_o\))) ) ) ) # ( 
-- \Shifter|stage_in[16]~15_combout\ & ( !\Shifter|stage_in[18]~12_combout\ & ( (!\B[1]~input_o\ & (((\Shifter|stage_in[15]~61_combout\)) # (\B[0]~input_o\))) # (\B[1]~input_o\ & (!\B[0]~input_o\ & (\Shifter|stage_in[17]~14_combout\))) ) ) ) # ( 
-- !\Shifter|stage_in[16]~15_combout\ & ( !\Shifter|stage_in[18]~12_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((\Shifter|stage_in[15]~61_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[17]~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \ALT_INV_B[0]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[17]~14_combout\,
	datad => \Shifter|ALT_INV_stage_in[15]~61_combout\,
	datae => \Shifter|ALT_INV_stage_in[16]~15_combout\,
	dataf => \Shifter|ALT_INV_stage_in[18]~12_combout\,
	combout => \Shifter|stage[1][15]~84_combout\);

-- Location: MLABCELL_X42_Y33_N12
\Shifter|stage[1][11]~83\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][11]~83_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[14]~60_combout\ & ( (\B[0]~input_o\) # (\Shifter|stage_in[13]~62_combout\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[14]~60_combout\ & ( (!\B[0]~input_o\ & 
-- ((\Shifter|stage_in[11]~53_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[12]~63_combout\)) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[14]~60_combout\ & ( (\Shifter|stage_in[13]~62_combout\ & !\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[14]~60_combout\ & ( (!\B[0]~input_o\ & ((\Shifter|stage_in[11]~53_combout\))) # (\B[0]~input_o\ & (\Shifter|stage_in[12]~63_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[13]~62_combout\,
	datab => \Shifter|ALT_INV_stage_in[12]~63_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[11]~53_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[14]~60_combout\,
	combout => \Shifter|stage[1][11]~83_combout\);

-- Location: LABCELL_X40_Y31_N26
\Shifter|stage[2][3]~87\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][3]~87_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][11]~83_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][7]~85_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][15]~84_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][11]~83_combout\ & ( (\B[3]~input_o\) # (\Shifter|stage[2][3]~86_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][11]~83_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][7]~85_combout\)) # (\B[3]~input_o\ & 
-- ((\Shifter|stage[1][15]~84_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][11]~83_combout\ & ( (\Shifter|stage[2][3]~86_combout\ & !\B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][3]~86_combout\,
	datab => \Shifter|ALT_INV_stage[1][7]~85_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][15]~84_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][11]~83_combout\,
	combout => \Shifter|stage[2][3]~87_combout\);

-- Location: LABCELL_X38_Y32_N16
\Shifter|stage[1][35]~75\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][35]~75_combout\ = ( \Shifter|stage_in[36]~27_combout\ & ( \Shifter|stage_in[38]~24_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((!\Shifter|stage_in[35]~29_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[37]~26_combout\)))) ) 
-- ) ) # ( !\Shifter|stage_in[36]~27_combout\ & ( \Shifter|stage_in[38]~24_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[35]~29_combout\) # (\B[0]~input_o\)))) # (\B[1]~input_o\ & (!\Shifter|stage_in[37]~26_combout\ & ((!\B[0]~input_o\)))) ) ) ) # ( 
-- \Shifter|stage_in[36]~27_combout\ & ( !\Shifter|stage_in[38]~24_combout\ & ( (!\B[1]~input_o\ & (((!\Shifter|stage_in[35]~29_combout\ & !\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\Shifter|stage_in[37]~26_combout\) # ((\B[0]~input_o\)))) ) ) ) # ( 
-- !\Shifter|stage_in[36]~27_combout\ & ( !\Shifter|stage_in[38]~24_combout\ & ( ((!\B[1]~input_o\ & ((!\Shifter|stage_in[35]~29_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[37]~26_combout\))) # (\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001011111111111000100011001111100010110011001110001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[37]~26_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[35]~29_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[36]~27_combout\,
	dataf => \Shifter|ALT_INV_stage_in[38]~24_combout\,
	combout => \Shifter|stage[1][35]~75_combout\);

-- Location: MLABCELL_X39_Y35_N36
\Shifter|stage[1][39]~74\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][39]~74_combout\ = ( \Shifter|stage_in[40]~19_combout\ & ( \Shifter|stage_in[39]~25_combout\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((!\Shifter|stage_in[41]~18_combout\))) # (\B[0]~input_o\ & (!\Shifter|stage_in[42]~16_combout\)))) ) ) 
-- ) # ( !\Shifter|stage_in[40]~19_combout\ & ( \Shifter|stage_in[39]~25_combout\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((!\Shifter|stage_in[41]~18_combout\))) # (\B[0]~input_o\ & 
-- (!\Shifter|stage_in[42]~16_combout\)))) ) ) ) # ( \Shifter|stage_in[40]~19_combout\ & ( !\Shifter|stage_in[39]~25_combout\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((!\Shifter|stage_in[41]~18_combout\))) # 
-- (\B[0]~input_o\ & (!\Shifter|stage_in[42]~16_combout\)))) ) ) ) # ( !\Shifter|stage_in[40]~19_combout\ & ( !\Shifter|stage_in[39]~25_combout\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & ((!\Shifter|stage_in[41]~18_combout\))) # (\B[0]~input_o\ & 
-- (!\Shifter|stage_in[42]~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011001110111100101100001000111110000011100011001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[42]~16_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[41]~18_combout\,
	datae => \Shifter|ALT_INV_stage_in[40]~19_combout\,
	dataf => \Shifter|ALT_INV_stage_in[39]~25_combout\,
	combout => \Shifter|stage[1][39]~74_combout\);

-- Location: MLABCELL_X39_Y35_N28
\Shifter|stage[1][43]~72\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][43]~72_combout\ = ( \Shifter|stage_in[45]~22_combout\ & ( \Shifter|stage_in[43]~17_combout\ & ( (\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) # (\B[1]~input_o\ & ((!\Shifter|stage_in[46]~20_combout\))))) ) ) 
-- ) # ( !\Shifter|stage_in[45]~22_combout\ & ( \Shifter|stage_in[43]~17_combout\ & ( (!\B[0]~input_o\ & (((\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) # (\B[1]~input_o\ & 
-- ((!\Shifter|stage_in[46]~20_combout\))))) ) ) ) # ( \Shifter|stage_in[45]~22_combout\ & ( !\Shifter|stage_in[43]~17_combout\ & ( (!\B[0]~input_o\ & (((!\B[1]~input_o\)))) # (\B[0]~input_o\ & ((!\B[1]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) # 
-- (\B[1]~input_o\ & ((!\Shifter|stage_in[46]~20_combout\))))) ) ) ) # ( !\Shifter|stage_in[45]~22_combout\ & ( !\Shifter|stage_in[43]~17_combout\ & ( (!\B[0]~input_o\) # ((!\B[1]~input_o\ & (!\Shifter|stage_in[44]~23_combout\)) # (\B[1]~input_o\ & 
-- ((!\Shifter|stage_in[46]~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111100111110100000110000001010111111000000101000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[44]~23_combout\,
	datab => \Shifter|ALT_INV_stage_in[46]~20_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[45]~22_combout\,
	dataf => \Shifter|ALT_INV_stage_in[43]~17_combout\,
	combout => \Shifter|stage[1][43]~72_combout\);

-- Location: MLABCELL_X39_Y35_N14
\Shifter|stage[1][47]~73\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][47]~73_combout\ = ( \Shifter|stage_in[47]~21_combout\ & ( \Shifter|stage_in[48]~47_combout\ & ( (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((!\Shifter|stage_in[49]~46_combout\))) # (\B[0]~input_o\ & (!\Shifter|stage_in[50]~44_combout\)))) ) ) 
-- ) # ( !\Shifter|stage_in[47]~21_combout\ & ( \Shifter|stage_in[48]~47_combout\ & ( (!\B[1]~input_o\ & (((!\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((!\Shifter|stage_in[49]~46_combout\))) # (\B[0]~input_o\ & 
-- (!\Shifter|stage_in[50]~44_combout\)))) ) ) ) # ( \Shifter|stage_in[47]~21_combout\ & ( !\Shifter|stage_in[48]~47_combout\ & ( (!\B[1]~input_o\ & (((\B[0]~input_o\)))) # (\B[1]~input_o\ & ((!\B[0]~input_o\ & ((!\Shifter|stage_in[49]~46_combout\))) # 
-- (\B[0]~input_o\ & (!\Shifter|stage_in[50]~44_combout\)))) ) ) ) # ( !\Shifter|stage_in[47]~21_combout\ & ( !\Shifter|stage_in[48]~47_combout\ & ( (!\B[1]~input_o\) # ((!\B[0]~input_o\ & ((!\Shifter|stage_in[49]~46_combout\))) # (\B[0]~input_o\ & 
-- (!\Shifter|stage_in[50]~44_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011101110001100001110111011111100001000100011000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[50]~44_combout\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \Shifter|ALT_INV_stage_in[49]~46_combout\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[47]~21_combout\,
	dataf => \Shifter|ALT_INV_stage_in[48]~47_combout\,
	combout => \Shifter|stage[1][47]~73_combout\);

-- Location: MLABCELL_X37_Y35_N20
\Shifter|stage[2][35]~76\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][35]~76_combout\ = ( \Shifter|stage[1][47]~73_combout\ & ( \B[2]~input_o\ & ( (\B[3]~input_o\) # (\Shifter|stage[1][39]~74_combout\) ) ) ) # ( !\Shifter|stage[1][47]~73_combout\ & ( \B[2]~input_o\ & ( (\Shifter|stage[1][39]~74_combout\ & 
-- !\B[3]~input_o\) ) ) ) # ( \Shifter|stage[1][47]~73_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][35]~75_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][43]~72_combout\))) ) ) ) # ( !\Shifter|stage[1][47]~73_combout\ & ( 
-- !\B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][35]~75_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][43]~72_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][35]~75_combout\,
	datab => \Shifter|ALT_INV_stage[1][39]~74_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][43]~72_combout\,
	datae => \Shifter|ALT_INV_stage[1][47]~73_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][35]~76_combout\);

-- Location: LABCELL_X43_Y31_N38
\Shifter|stage[1][55]~79\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][55]~79_combout\ = ( \Shifter|stage_in[56]~35_combout\ & ( \Shifter|stage_in[58]~32_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((!\Shifter|stage_in[55]~41_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[57]~34_combout\)))) ) 
-- ) ) # ( !\Shifter|stage_in[56]~35_combout\ & ( \Shifter|stage_in[58]~32_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((!\Shifter|stage_in[55]~41_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[57]~34_combout\)))) # (\B[0]~input_o\ & 
-- (((!\B[1]~input_o\)))) ) ) ) # ( \Shifter|stage_in[56]~35_combout\ & ( !\Shifter|stage_in[58]~32_combout\ & ( (!\B[0]~input_o\ & ((!\B[1]~input_o\ & ((!\Shifter|stage_in[55]~41_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[57]~34_combout\)))) # 
-- (\B[0]~input_o\ & (((\B[1]~input_o\)))) ) ) ) # ( !\Shifter|stage_in[56]~35_combout\ & ( !\Shifter|stage_in[58]~32_combout\ & ( ((!\B[1]~input_o\ & ((!\Shifter|stage_in[55]~41_combout\))) # (\B[1]~input_o\ & (!\Shifter|stage_in[57]~34_combout\))) # 
-- (\B[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110101111110000001010111111001111101000001100000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[57]~34_combout\,
	datab => \Shifter|ALT_INV_stage_in[55]~41_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_B[1]~input_o\,
	datae => \Shifter|ALT_INV_stage_in[56]~35_combout\,
	dataf => \Shifter|ALT_INV_stage_in[58]~32_combout\,
	combout => \Shifter|stage[1][55]~79_combout\);

-- Location: LABCELL_X43_Y31_N34
\Shifter|stage[1][59]~77\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][59]~77_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[61]~38_combout\ & ( (\B[0]~input_o\ & !\Shifter|stage_in[62]~36_combout\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[61]~38_combout\ & ( (!\B[0]~input_o\ & 
-- ((!\Shifter|stage_in[59]~33_combout\))) # (\B[0]~input_o\ & (!\Shifter|stage_in[60]~39_combout\)) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[61]~38_combout\ & ( (!\B[0]~input_o\) # (!\Shifter|stage_in[62]~36_combout\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[61]~38_combout\ & ( (!\B[0]~input_o\ & ((!\Shifter|stage_in[59]~33_combout\))) # (\B[0]~input_o\ & (!\Shifter|stage_in[60]~39_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101011001010111111111111000011001010110010100000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[60]~39_combout\,
	datab => \Shifter|ALT_INV_stage_in[59]~33_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[62]~36_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[61]~38_combout\,
	combout => \Shifter|stage[1][59]~77_combout\);

-- Location: LABCELL_X35_Y32_N6
\Shifter|stage[1][63]~78\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][63]~78_combout\ = ( !\B[0]~input_o\ & ( \Shifter|InputExtended[63]~2_combout\ & ( (\A[0]~input_o\ & (!\ShiftFN[1]~input_o\ & (!\B[1]~input_o\ & \ShiftFN[0]~input_o\))) ) ) ) # ( \B[0]~input_o\ & ( !\Shifter|InputExtended[63]~2_combout\ & 
-- ( (\ShiftFN[1]~input_o\ & \ShiftFN[0]~input_o\) ) ) ) # ( !\B[0]~input_o\ & ( !\Shifter|InputExtended[63]~2_combout\ & ( (!\ShiftFN[0]~input_o\ & (((!\B[1]~input_o\)))) # (\ShiftFN[0]~input_o\ & (((\A[0]~input_o\ & !\B[1]~input_o\)) # 
-- (\ShiftFN[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110011000000000011001100000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[0]~input_o\,
	datab => \ALT_INV_ShiftFN[1]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_ShiftFN[0]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \Shifter|ALT_INV_InputExtended[63]~2_combout\,
	combout => \Shifter|stage[1][63]~78_combout\);

-- Location: LABCELL_X40_Y35_N16
\Shifter|stage[1][51]~80\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][51]~80_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( !\Shifter|stage_in[54]~40_combout\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( !\Shifter|stage_in[53]~42_combout\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[52]~43_combout\ ) ) ) # ( !\B[0]~input_o\ & ( !\B[1]~input_o\ & ( !\Shifter|stage_in[51]~45_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110011111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[51]~45_combout\,
	datab => \Shifter|ALT_INV_stage_in[52]~43_combout\,
	datac => \Shifter|ALT_INV_stage_in[54]~40_combout\,
	datad => \Shifter|ALT_INV_stage_in[53]~42_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shifter|stage[1][51]~80_combout\);

-- Location: MLABCELL_X37_Y35_N6
\Shifter|stage[2][51]~81\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][51]~81_combout\ = ( \Shifter|stage[1][63]~78_combout\ & ( \Shifter|stage[1][51]~80_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shifter|stage[1][59]~77_combout\)))) # (\B[2]~input_o\ & (((\B[3]~input_o\)) # 
-- (\Shifter|stage[1][55]~79_combout\))) ) ) ) # ( !\Shifter|stage[1][63]~78_combout\ & ( \Shifter|stage[1][51]~80_combout\ & ( (!\B[2]~input_o\ & (((!\B[3]~input_o\) # (\Shifter|stage[1][59]~77_combout\)))) # (\B[2]~input_o\ & 
-- (\Shifter|stage[1][55]~79_combout\ & ((!\B[3]~input_o\)))) ) ) ) # ( \Shifter|stage[1][63]~78_combout\ & ( !\Shifter|stage[1][51]~80_combout\ & ( (!\B[2]~input_o\ & (((\Shifter|stage[1][59]~77_combout\ & \B[3]~input_o\)))) # (\B[2]~input_o\ & 
-- (((\B[3]~input_o\)) # (\Shifter|stage[1][55]~79_combout\))) ) ) ) # ( !\Shifter|stage[1][63]~78_combout\ & ( !\Shifter|stage[1][51]~80_combout\ & ( (!\B[2]~input_o\ & (((\Shifter|stage[1][59]~77_combout\ & \B[3]~input_o\)))) # (\B[2]~input_o\ & 
-- (\Shifter|stage[1][55]~79_combout\ & ((!\B[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][55]~79_combout\,
	datac => \Shifter|ALT_INV_stage[1][59]~77_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][63]~78_combout\,
	dataf => \Shifter|ALT_INV_stage[1][51]~80_combout\,
	combout => \Shifter|stage[2][51]~81_combout\);

-- Location: MLABCELL_X37_Y32_N24
\Shifter|stage[1][27]~67\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][27]~67_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[30]~4_combout\ ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( \Shifter|stage_in[28]~7_combout\ ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( 
-- \Shifter|stage_in[29]~6_combout\ ) ) ) # ( !\B[1]~input_o\ & ( !\B[0]~input_o\ & ( \Shifter|stage_in[27]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[29]~6_combout\,
	datab => \Shifter|ALT_INV_stage_in[30]~4_combout\,
	datac => \Shifter|ALT_INV_stage_in[28]~7_combout\,
	datad => \Shifter|ALT_INV_stage_in[27]~1_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][27]~67_combout\);

-- Location: MLABCELL_X37_Y32_N28
\Shifter|stage[1][23]~69\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][23]~69_combout\ = ( \Shifter|stage_in[24]~3_combout\ & ( \B[0]~input_o\ & ( (!\B[1]~input_o\) # (\Shifter|stage_in[26]~0_combout\) ) ) ) # ( !\Shifter|stage_in[24]~3_combout\ & ( \B[0]~input_o\ & ( (\B[1]~input_o\ & 
-- \Shifter|stage_in[26]~0_combout\) ) ) ) # ( \Shifter|stage_in[24]~3_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\Shifter|stage_in[23]~9_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[25]~2_combout\)) ) ) ) # ( 
-- !\Shifter|stage_in[24]~3_combout\ & ( !\B[0]~input_o\ & ( (!\B[1]~input_o\ & ((\Shifter|stage_in[23]~9_combout\))) # (\B[1]~input_o\ & (\Shifter|stage_in[25]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[1]~input_o\,
	datab => \Shifter|ALT_INV_stage_in[26]~0_combout\,
	datac => \Shifter|ALT_INV_stage_in[25]~2_combout\,
	datad => \Shifter|ALT_INV_stage_in[23]~9_combout\,
	datae => \Shifter|ALT_INV_stage_in[24]~3_combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Shifter|stage[1][23]~69_combout\);

-- Location: LABCELL_X38_Y32_N34
\Shifter|stage[1][31]~68\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][31]~68_combout\ = ( \B[0]~input_o\ & ( \B[1]~input_o\ & ( !\Shifter|stage_in[34]~28_combout\ ) ) ) # ( !\B[0]~input_o\ & ( \B[1]~input_o\ & ( !\Shifter|stage_in[33]~30_combout\ ) ) ) # ( \B[0]~input_o\ & ( !\B[1]~input_o\ & ( 
-- \Shifter|stage_in[32]~31_combout\ ) ) ) # ( !\B[0]~input_o\ & ( !\B[1]~input_o\ & ( \Shifter|stage_in[31]~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010111111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[32]~31_combout\,
	datab => \Shifter|ALT_INV_stage_in[31]~5_combout\,
	datac => \Shifter|ALT_INV_stage_in[34]~28_combout\,
	datad => \Shifter|ALT_INV_stage_in[33]~30_combout\,
	datae => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \Shifter|stage[1][31]~68_combout\);

-- Location: LABCELL_X38_Y35_N36
\Shifter|stage[1][19]~70\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[1][19]~70_combout\ = ( \B[1]~input_o\ & ( \Shifter|stage_in[22]~8_combout\ & ( (\B[0]~input_o\) # (\Shifter|stage_in[21]~10_combout\) ) ) ) # ( !\B[1]~input_o\ & ( \Shifter|stage_in[22]~8_combout\ & ( (!\B[0]~input_o\ & 
-- (\Shifter|stage_in[19]~13_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[20]~11_combout\))) ) ) ) # ( \B[1]~input_o\ & ( !\Shifter|stage_in[22]~8_combout\ & ( (\Shifter|stage_in[21]~10_combout\ & !\B[0]~input_o\) ) ) ) # ( !\B[1]~input_o\ & ( 
-- !\Shifter|stage_in[22]~8_combout\ & ( (!\B[0]~input_o\ & (\Shifter|stage_in[19]~13_combout\)) # (\B[0]~input_o\ & ((\Shifter|stage_in[20]~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_in[21]~10_combout\,
	datab => \Shifter|ALT_INV_stage_in[19]~13_combout\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \Shifter|ALT_INV_stage_in[20]~11_combout\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \Shifter|ALT_INV_stage_in[22]~8_combout\,
	combout => \Shifter|stage[1][19]~70_combout\);

-- Location: LABCELL_X40_Y31_N22
\Shifter|stage[2][19]~71\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][19]~71_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][19]~70_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][23]~69_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][31]~68_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][19]~70_combout\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][27]~67_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][19]~70_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][23]~69_combout\)) # (\B[3]~input_o\ & 
-- ((\Shifter|stage[1][31]~68_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][19]~70_combout\ & ( (\Shifter|stage[1][27]~67_combout\ & \B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][27]~67_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][23]~69_combout\,
	datad => \Shifter|ALT_INV_stage[1][31]~68_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][19]~70_combout\,
	combout => \Shifter|stage[2][19]~71_combout\);

-- Location: MLABCELL_X37_Y31_N0
\Shifter|stage~82\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~82_combout\ = ( \Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][19]~71_combout\ ) ) # ( !\Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][19]~71_combout\ & ( (!\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][51]~81_combout\))) # 
-- (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][35]~76_combout\)) ) ) ) # ( !\Shifter|Equal10~0_combout\ & ( !\Shifter|stage[2][19]~71_combout\ & ( (!\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][51]~81_combout\))) # (\Shifter|Equal9~0_combout\ & 
-- (\Shifter|stage[2][35]~76_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000000000000000000011110011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal9~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][35]~76_combout\,
	datad => \Shifter|ALT_INV_stage[2][51]~81_combout\,
	datae => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][19]~71_combout\,
	combout => \Shifter|stage~82_combout\);

-- Location: MLABCELL_X39_Y31_N38
\Shifter|stage[2][60]~88\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][60]~88_combout\ = ( \Shifter|sign_bit~0_combout\ & ( ((\B[2]~input_o\) # (\B[3]~input_o\)) # (\Shifter|stage[1][60]~11_combout\) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( (\Shifter|stage[1][60]~11_combout\ & (!\B[3]~input_o\ & 
-- !\B[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][60]~11_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datad => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage[2][60]~88_combout\);

-- Location: MLABCELL_X37_Y31_N4
\Y_internal~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~12_combout\ = ( \Shifter|stage[2][60]~88_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~82_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][3]~87_combout\)))) # 
-- (\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\)))) ) ) # ( !\Shifter|stage[2][60]~88_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~82_combout\))) # (\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage[2][3]~87_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001000001010011101110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][3]~87_combout\,
	datac => \Shifter|ALT_INV_stage~82_combout\,
	datad => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][60]~88_combout\,
	combout => \Y_internal~12_combout\);

-- Location: MLABCELL_X39_Y31_N36
\Y_internal~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~11_combout\ = ( \Y_internal~3_combout\ & ( (!\B[3]~input_o\ & (\Y_internal~2_combout\ & \A[3]~input_o\)) # (\B[3]~input_o\ & (!\Y_internal~2_combout\ $ (!\A[3]~input_o\))) ) ) # ( !\Y_internal~3_combout\ & ( (\Y_internal~2_combout\ & 
-- ((\A[3]~input_o\) # (\B[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111100000011001111000000001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[3]~input_o\,
	datac => \ALT_INV_Y_internal~2_combout\,
	datad => \ALT_INV_A[3]~input_o\,
	dataf => \ALT_INV_Y_internal~3_combout\,
	combout => \Y_internal~11_combout\);

-- Location: LABCELL_X40_Y32_N36
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ = ( \A[3]~input_o\ & ( \B[3]~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ $ (!\AddnSub~input_o\) ) ) ) # ( !\A[3]~input_o\ & ( \B[3]~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ $ (\AddnSub~input_o\) ) ) ) # ( \A[3]~input_o\ & ( !\B[3]~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ $ (\AddnSub~input_o\) ) ) ) # ( !\A[3]~input_o\ & ( !\B[3]~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ $ (!\AddnSub~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100110000111100001111000011110000110011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	datac => \ALT_INV_AddnSub~input_o\,
	datae => \ALT_INV_A[3]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\);

-- Location: MLABCELL_X37_Y31_N28
\Y_internal~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~13_combout\ = ( \Y_internal~0_combout\ & ( \Y_internal~5_combout\ & ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ ) ) ) # ( 
-- !\Y_internal~0_combout\ & ( \Y_internal~5_combout\ & ( \Y_internal~12_combout\ ) ) ) # ( \Y_internal~0_combout\ & ( !\Y_internal~5_combout\ & ( \Y_internal~11_combout\ ) ) ) # ( !\Y_internal~0_combout\ & ( !\Y_internal~5_combout\ & ( 
-- \Y_internal~11_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~12_combout\,
	datab => \ALT_INV_Y_internal~11_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~combout\,
	datae => \ALT_INV_Y_internal~0_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~13_combout\);

-- Location: MLABCELL_X42_Y32_N38
\Y_internal~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~14_combout\ = ( \Y_internal~2_combout\ & ( (!\B[4]~input_o\ & (\A[4]~input_o\)) # (\B[4]~input_o\ & ((!\A[4]~input_o\) # (!\Y_internal~3_combout\))) ) ) # ( !\Y_internal~2_combout\ & ( (\B[4]~input_o\ & (\A[4]~input_o\ & 
-- \Y_internal~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000101110110011101100111011001110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[4]~input_o\,
	datab => \ALT_INV_A[4]~input_o\,
	datac => \ALT_INV_Y_internal~3_combout\,
	dataf => \ALT_INV_Y_internal~2_combout\,
	combout => \Y_internal~14_combout\);

-- Location: MLABCELL_X39_Y31_N0
\Shifter|stage[2][52]~91\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][52]~91_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][56]~10_combout\ & ( (!\B[3]~input_o\) # (\Shifter|sign_bit~0_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shifter|stage[1][56]~10_combout\ & ( (!\B[3]~input_o\ & 
-- ((\Shifter|stage[1][52]~12_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][60]~11_combout\)) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][56]~10_combout\ & ( (\Shifter|sign_bit~0_combout\ & \B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shifter|stage[1][56]~10_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][52]~12_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][60]~11_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][60]~11_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_stage[1][52]~12_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][56]~10_combout\,
	combout => \Shifter|stage[2][52]~91_combout\);

-- Location: LABCELL_X38_Y31_N18
\Shifter|stage[2][36]~90\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][36]~90_combout\ = ( \B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][48]~13_combout\ ) ) ) # ( !\B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][44]~6_combout\ ) ) ) # ( \B[2]~input_o\ & ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][40]~5_combout\ ) ) ) # ( !\B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shifter|stage[1][36]~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][48]~13_combout\,
	datab => \Shifter|ALT_INV_stage[1][40]~5_combout\,
	datac => \Shifter|ALT_INV_stage[1][44]~6_combout\,
	datad => \Shifter|ALT_INV_stage[1][36]~7_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][36]~90_combout\);

-- Location: LABCELL_X38_Y31_N34
\Shifter|stage[2][20]~89\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][20]~89_combout\ = ( \B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][32]~8_combout\ ) ) ) # ( !\B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][28]~1_combout\ ) ) ) # ( \B[2]~input_o\ & ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][24]~0_combout\ ) ) ) # ( !\B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shifter|stage[1][20]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][20]~2_combout\,
	datab => \Shifter|ALT_INV_stage[1][28]~1_combout\,
	datac => \Shifter|ALT_INV_stage[1][24]~0_combout\,
	datad => \Shifter|ALT_INV_stage[1][32]~8_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][20]~89_combout\);

-- Location: LABCELL_X32_Y31_N8
\Shifter|stage~92\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~92_combout\ = ( \Shifter|stage[2][20]~89_combout\ & ( ((!\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][52]~91_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][36]~90_combout\)))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][20]~89_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][52]~91_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][36]~90_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000000001010011111111110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][52]~91_combout\,
	datab => \Shifter|ALT_INV_stage[2][36]~90_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][20]~89_combout\,
	combout => \Shifter|stage~92_combout\);

-- Location: MLABCELL_X37_Y35_N30
\Shifter|stage[2][59]~94\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][59]~94_combout\ = ( \Shifter|stage[1][63]~78_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shifter|sign_bit~0_combout\) ) ) ) # ( !\Shifter|stage[1][63]~78_combout\ & ( \B[2]~input_o\ & ( (\Shifter|sign_bit~0_combout\ & 
-- \B[3]~input_o\) ) ) ) # ( \Shifter|stage[1][63]~78_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][59]~77_combout\))) # (\B[3]~input_o\ & (\Shifter|sign_bit~0_combout\)) ) ) ) # ( !\Shifter|stage[1][63]~78_combout\ & ( 
-- !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][59]~77_combout\))) # (\B[3]~input_o\ & (\Shifter|sign_bit~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \Shifter|ALT_INV_stage[1][59]~77_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][63]~78_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][59]~94_combout\);

-- Location: LABCELL_X38_Y31_N2
\Shifter|stage[2][4]~93\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][4]~93_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][4]~18_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][8]~17_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][16]~3_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][4]~18_combout\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][12]~19_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][4]~18_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][8]~17_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][16]~3_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][4]~18_combout\ & ( (\Shifter|stage[1][12]~19_combout\ & \B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][16]~3_combout\,
	datab => \Shifter|ALT_INV_stage[1][12]~19_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][8]~17_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][4]~18_combout\,
	combout => \Shifter|stage[2][4]~93_combout\);

-- Location: LABCELL_X32_Y31_N22
\Y_internal~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~15_combout\ = ( \Shifter|stage[2][4]~93_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & (\Shifter|stage~92_combout\))) # (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\) # 
-- ((\Shifter|stage[2][59]~94_combout\)))) ) ) # ( !\Shifter|stage[2][4]~93_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & (\Shifter|stage~92_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][59]~94_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001000010000001100101001100010111010100110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage~92_combout\,
	datad => \Shifter|ALT_INV_stage[2][59]~94_combout\,
	dataf => \Shifter|ALT_INV_stage[2][4]~93_combout\,
	combout => \Y_internal~15_combout\);

-- Location: MLABCELL_X42_Y32_N16
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( !\AddnSub~input_o\ $ (!\B[4]~input_o\ $ (!\A[4]~input_o\)) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( !\AddnSub~input_o\ $ (!\B[4]~input_o\ $ (\A[4]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[4]~input_o\,
	datad => \ALT_INV_A[4]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\);

-- Location: MLABCELL_X42_Y32_N24
\Y_internal~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~16_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\ & ( (!\Y_internal~5_combout\ & (\Y_internal~14_combout\)) # 
-- (\Y_internal~5_combout\ & (((\Y_internal~0_combout\) # (\Y_internal~15_combout\)))) ) ) # ( !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\ & ( 
-- (!\Y_internal~5_combout\ & (\Y_internal~14_combout\)) # (\Y_internal~5_combout\ & (((\Y_internal~15_combout\ & !\Y_internal~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010000010100110101000001010011010111110101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~14_combout\,
	datab => \ALT_INV_Y_internal~15_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~combout\,
	combout => \Y_internal~16_combout\);

-- Location: MLABCELL_X39_Y31_N28
\Shifter|stage[2][58]~100\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][58]~100_combout\ = ( \Shifter|stage[1][58]~56_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shifter|stage[1][62]~44_combout\))) # (\B[3]~input_o\ & (((\Shifter|sign_bit~0_combout\)))) ) ) # ( !\Shifter|stage[1][58]~56_combout\ 
-- & ( (!\B[3]~input_o\ & (\Shifter|stage[1][62]~44_combout\ & ((\B[2]~input_o\)))) # (\B[3]~input_o\ & (((\Shifter|sign_bit~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][62]~44_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][58]~56_combout\,
	combout => \Shifter|stage[2][58]~100_combout\);

-- Location: MLABCELL_X39_Y32_N18
\Shifter|stage[2][5]~99\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][5]~99_combout\ = ( \B[3]~input_o\ & ( \Shifter|stage[1][5]~41_combout\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][13]~40_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][17]~26_combout\)) ) ) ) # ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][5]~41_combout\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][9]~39_combout\) ) ) ) # ( \B[3]~input_o\ & ( !\Shifter|stage[1][5]~41_combout\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][13]~40_combout\))) # (\B[2]~input_o\ & 
-- (\Shifter|stage[1][17]~26_combout\)) ) ) ) # ( !\B[3]~input_o\ & ( !\Shifter|stage[1][5]~41_combout\ & ( (\B[2]~input_o\ & \Shifter|stage[1][9]~39_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][17]~26_combout\,
	datac => \Shifter|ALT_INV_stage[1][9]~39_combout\,
	datad => \Shifter|ALT_INV_stage[1][13]~40_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][5]~41_combout\,
	combout => \Shifter|stage[2][5]~99_combout\);

-- Location: LABCELL_X40_Y32_N20
\Shifter|stage[2][37]~96\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][37]~96_combout\ = ( \Shifter|stage[1][37]~30_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][41]~28_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][49]~36_combout\)) ) ) ) # ( !\Shifter|stage[1][37]~30_combout\ 
-- & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][41]~28_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][49]~36_combout\)) ) ) ) # ( \Shifter|stage[1][37]~30_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\) # 
-- (\Shifter|stage[1][45]~29_combout\) ) ) ) # ( !\Shifter|stage[1][37]~30_combout\ & ( !\B[2]~input_o\ & ( (\B[3]~input_o\ & \Shifter|stage[1][45]~29_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][49]~36_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][41]~28_combout\,
	datad => \Shifter|ALT_INV_stage[1][45]~29_combout\,
	datae => \Shifter|ALT_INV_stage[1][37]~30_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][37]~96_combout\);

-- Location: MLABCELL_X39_Y32_N14
\Shifter|stage[2][21]~95\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][21]~95_combout\ = ( \Shifter|stage[1][25]~23_combout\ & ( \B[3]~input_o\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][29]~24_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][33]~31_combout\)) ) ) ) # ( !\Shifter|stage[1][25]~23_combout\ 
-- & ( \B[3]~input_o\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][29]~24_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][33]~31_combout\)) ) ) ) # ( \Shifter|stage[1][25]~23_combout\ & ( !\B[3]~input_o\ & ( (\Shifter|stage[1][21]~25_combout\) # 
-- (\B[2]~input_o\) ) ) ) # ( !\Shifter|stage[1][25]~23_combout\ & ( !\B[3]~input_o\ & ( (!\B[2]~input_o\ & \Shifter|stage[1][21]~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][33]~31_combout\,
	datac => \Shifter|ALT_INV_stage[1][29]~24_combout\,
	datad => \Shifter|ALT_INV_stage[1][21]~25_combout\,
	datae => \Shifter|ALT_INV_stage[1][25]~23_combout\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][21]~95_combout\);

-- Location: LABCELL_X40_Y32_N4
\Shifter|stage[2][53]~97\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][53]~97_combout\ = ( \Shifter|stage[1][53]~35_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][57]~33_combout\)) # (\B[3]~input_o\ & ((\Shifter|sign_bit~0_combout\))) ) ) ) # ( !\Shifter|stage[1][53]~35_combout\ & ( 
-- \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][57]~33_combout\)) # (\B[3]~input_o\ & ((\Shifter|sign_bit~0_combout\))) ) ) ) # ( \Shifter|stage[1][53]~35_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][61]~34_combout\) ) 
-- ) ) # ( !\Shifter|stage[1][53]~35_combout\ & ( !\B[2]~input_o\ & ( (\Shifter|stage[1][61]~34_combout\ & \B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][57]~33_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_stage[1][61]~34_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][53]~35_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][53]~97_combout\);

-- Location: LABCELL_X32_Y32_N22
\Shifter|stage~98\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~98_combout\ = ( \Shifter|stage[2][53]~97_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\) # ((\Shifter|stage[2][37]~96_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][21]~95_combout\)))) ) ) # ( 
-- !\Shifter|stage[2][53]~97_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][37]~96_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][21]~95_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal9~0_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][37]~96_combout\,
	datad => \Shifter|ALT_INV_stage[2][21]~95_combout\,
	dataf => \Shifter|ALT_INV_stage[2][53]~97_combout\,
	combout => \Shifter|stage~98_combout\);

-- Location: MLABCELL_X39_Y32_N10
\Y_internal~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~18_combout\ = ( \Shifter|stage~98_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\)) # (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][5]~99_combout\))) # (\Shifter|Equal2~0_combout\ 
-- & (\Shifter|stage[2][58]~100_combout\)))) ) ) # ( !\Shifter|stage~98_combout\ & ( (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][5]~99_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][58]~100_combout\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110001001110011011000100111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][58]~100_combout\,
	datad => \Shifter|ALT_INV_stage[2][5]~99_combout\,
	dataf => \Shifter|ALT_INV_stage~98_combout\,
	combout => \Y_internal~18_combout\);

-- Location: MLABCELL_X42_Y32_N18
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~combout\ = !\A[5]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ $ (!\B[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011001101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[5]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_B[5]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~combout\);

-- Location: MLABCELL_X42_Y32_N20
\Y_internal~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~17_combout\ = ( \Y_internal~2_combout\ & ( (!\B[5]~input_o\ & ((\A[5]~input_o\))) # (\B[5]~input_o\ & ((!\Y_internal~3_combout\) # (!\A[5]~input_o\))) ) ) # ( !\Y_internal~2_combout\ & ( (\B[5]~input_o\ & (\Y_internal~3_combout\ & 
-- \A[5]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000101011110010111100101111001011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \ALT_INV_Y_internal~3_combout\,
	datac => \ALT_INV_A[5]~input_o\,
	dataf => \ALT_INV_Y_internal~2_combout\,
	combout => \Y_internal~17_combout\);

-- Location: MLABCELL_X42_Y32_N10
\Y_internal~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~19_combout\ = ( \Y_internal~17_combout\ & ( (!\Y_internal~5_combout\) # ((!\Y_internal~0_combout\ & (\Y_internal~18_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~combout\)))) ) ) # ( !\Y_internal~17_combout\ & ( (\Y_internal~5_combout\ & ((!\Y_internal~0_combout\ & 
-- (\Y_internal~18_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_Y_internal~18_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_sum~combout\,
	dataf => \ALT_INV_Y_internal~17_combout\,
	combout => \Y_internal~19_combout\);

-- Location: MLABCELL_X37_Y33_N2
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~combout\ = !\A[6]~input_o\ $ (!\B[6]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011001101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[6]~input_o\,
	datab => \ALT_INV_B[6]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~combout\);

-- Location: MLABCELL_X37_Y33_N0
\Y_internal~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~20_combout\ = ( \Y_internal~2_combout\ & ( (!\A[6]~input_o\ & (\B[6]~input_o\)) # (\A[6]~input_o\ & ((!\B[6]~input_o\) # (!\Y_internal~3_combout\))) ) ) # ( !\Y_internal~2_combout\ & ( (\A[6]~input_o\ & (\B[6]~input_o\ & 
-- \Y_internal~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000101110110011101100111011001110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[6]~input_o\,
	datab => \ALT_INV_B[6]~input_o\,
	datac => \ALT_INV_Y_internal~3_combout\,
	dataf => \ALT_INV_Y_internal~2_combout\,
	combout => \Y_internal~20_combout\);

-- Location: MLABCELL_X31_Y32_N36
\Shifter|stage[2][6]~105\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][6]~105_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][18]~49_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][10]~61_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][14]~62_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shifter|stage[1][6]~63_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][10]~61_combout\,
	datab => \Shifter|ALT_INV_stage[1][14]~62_combout\,
	datac => \Shifter|ALT_INV_stage[1][6]~63_combout\,
	datad => \Shifter|ALT_INV_stage[1][18]~49_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][6]~105_combout\);

-- Location: MLABCELL_X39_Y31_N6
\Shifter|stage[2][38]~102\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][38]~102_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][42]~51_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][50]~58_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][46]~52_combout\ & ( (\B[3]~input_o\) # (\Shifter|stage[1][38]~53_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][42]~51_combout\)) # (\B[3]~input_o\ & 
-- ((\Shifter|stage[1][50]~58_combout\))) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][46]~52_combout\ & ( (\Shifter|stage[1][38]~53_combout\ & !\B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][42]~51_combout\,
	datab => \Shifter|ALT_INV_stage[1][38]~53_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][50]~58_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][46]~52_combout\,
	combout => \Shifter|stage[2][38]~102_combout\);

-- Location: MLABCELL_X31_Y32_N32
\Shifter|stage[2][22]~101\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][22]~101_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][34]~54_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][26]~46_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][30]~47_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shifter|stage[1][22]~48_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][22]~48_combout\,
	datab => \Shifter|ALT_INV_stage[1][26]~46_combout\,
	datac => \Shifter|ALT_INV_stage[1][34]~54_combout\,
	datad => \Shifter|ALT_INV_stage[1][30]~47_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][22]~101_combout\);

-- Location: MLABCELL_X39_Y31_N8
\Shifter|stage[2][54]~103\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][54]~103_combout\ = ( \B[2]~input_o\ & ( \Shifter|sign_bit~0_combout\ & ( (\B[3]~input_o\) # (\Shifter|stage[1][58]~56_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shifter|sign_bit~0_combout\ & ( (!\B[3]~input_o\ & 
-- (\Shifter|stage[1][54]~57_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][62]~44_combout\))) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|sign_bit~0_combout\ & ( (\Shifter|stage[1][58]~56_combout\ & !\B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shifter|sign_bit~0_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][54]~57_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][62]~44_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][58]~56_combout\,
	datab => \Shifter|ALT_INV_stage[1][54]~57_combout\,
	datac => \Shifter|ALT_INV_stage[1][62]~44_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage[2][54]~103_combout\);

-- Location: LABCELL_X35_Y31_N26
\Shifter|stage~104\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~104_combout\ = ( \Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][54]~103_combout\ & ( \Shifter|stage[2][22]~101_combout\ ) ) ) # ( !\Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][54]~103_combout\ & ( (!\Shifter|Equal9~0_combout\) # 
-- (\Shifter|stage[2][38]~102_combout\) ) ) ) # ( \Shifter|Equal10~0_combout\ & ( !\Shifter|stage[2][54]~103_combout\ & ( \Shifter|stage[2][22]~101_combout\ ) ) ) # ( !\Shifter|Equal10~0_combout\ & ( !\Shifter|stage[2][54]~103_combout\ & ( 
-- (\Shifter|stage[2][38]~102_combout\ & \Shifter|Equal9~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000001111111111011101110111010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][38]~102_combout\,
	datab => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][22]~101_combout\,
	datae => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][54]~103_combout\,
	combout => \Shifter|stage~104_combout\);

-- Location: LABCELL_X40_Y32_N14
\Shifter|stage[2][57]~106\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][57]~106_combout\ = ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][61]~34_combout\)) # (\B[3]~input_o\ & ((\Shifter|sign_bit~0_combout\))) ) ) # ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][57]~33_combout\))) # 
-- (\B[3]~input_o\ & (\Shifter|sign_bit~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][61]~34_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_stage[1][57]~33_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][57]~106_combout\);

-- Location: LABCELL_X32_Y32_N26
\Y_internal~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~21_combout\ = ( \Shifter|stage[2][57]~106_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~104_combout\)))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|stage[2][6]~105_combout\)) # 
-- (\Shifter|Equal2~0_combout\))) ) ) # ( !\Shifter|stage[2][57]~106_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~104_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][6]~105_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000010101100111010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][6]~105_combout\,
	datad => \Shifter|ALT_INV_stage~104_combout\,
	dataf => \Shifter|ALT_INV_stage[2][57]~106_combout\,
	combout => \Y_internal~21_combout\);

-- Location: MLABCELL_X37_Y33_N26
\Y_internal~22\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~22_combout\ = ( \Y_internal~21_combout\ & ( (!\Y_internal~5_combout\ & (((\Y_internal~20_combout\)))) # (\Y_internal~5_combout\ & ((!\Y_internal~0_combout\) # 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~combout\)))) ) ) # ( !\Y_internal~21_combout\ & ( (!\Y_internal~5_combout\ & (((\Y_internal~20_combout\)))) # 
-- (\Y_internal~5_combout\ & (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_sum~combout\,
	datad => \ALT_INV_Y_internal~20_combout\,
	dataf => \ALT_INV_Y_internal~21_combout\,
	combout => \Y_internal~22_combout\);

-- Location: MLABCELL_X37_Y33_N30
\Y_internal~23\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~23_combout\ = ( \Y_internal~2_combout\ & ( (!\B[7]~input_o\ & (\A[7]~input_o\)) # (\B[7]~input_o\ & ((!\A[7]~input_o\) # (!\Y_internal~3_combout\))) ) ) # ( !\Y_internal~2_combout\ & ( (\B[7]~input_o\ & (\A[7]~input_o\ & 
-- \Y_internal~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000101110110011101100111011001110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[7]~input_o\,
	datab => \ALT_INV_A[7]~input_o\,
	datac => \ALT_INV_Y_internal~3_combout\,
	dataf => \ALT_INV_Y_internal~2_combout\,
	combout => \Y_internal~23_combout\);

-- Location: MLABCELL_X37_Y33_N4
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~combout\ = ( \A[7]~input_o\ & ( !\B[7]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\)) ) ) # ( !\A[7]~input_o\ & ( !\B[7]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100110010110100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[7]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[7]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~combout\);

-- Location: MLABCELL_X39_Y31_N24
\Shifter|stage[2][56]~112\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][56]~112_combout\ = ( \Shifter|stage[1][56]~10_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\) # (\Shifter|stage[1][60]~11_combout\)))) # (\B[3]~input_o\ & (\Shifter|sign_bit~0_combout\)) ) ) # ( !\Shifter|stage[1][56]~10_combout\ & ( 
-- (!\B[3]~input_o\ & (((\Shifter|stage[1][60]~11_combout\ & \B[2]~input_o\)))) # (\B[3]~input_o\ & (\Shifter|sign_bit~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111011101000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][60]~11_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][56]~10_combout\,
	combout => \Shifter|stage[2][56]~112_combout\);

-- Location: MLABCELL_X37_Y35_N12
\Shifter|stage[2][39]~108\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][39]~108_combout\ = ( \B[3]~input_o\ & ( \Shifter|stage[1][51]~80_combout\ & ( (\B[2]~input_o\) # (\Shifter|stage[1][47]~73_combout\) ) ) ) # ( !\B[3]~input_o\ & ( \Shifter|stage[1][51]~80_combout\ & ( (!\B[2]~input_o\ & 
-- (\Shifter|stage[1][39]~74_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][43]~72_combout\))) ) ) ) # ( \B[3]~input_o\ & ( !\Shifter|stage[1][51]~80_combout\ & ( (\Shifter|stage[1][47]~73_combout\ & !\B[2]~input_o\) ) ) ) # ( !\B[3]~input_o\ & ( 
-- !\Shifter|stage[1][51]~80_combout\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][39]~74_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][43]~72_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][47]~73_combout\,
	datab => \Shifter|ALT_INV_stage[1][39]~74_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][43]~72_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][51]~80_combout\,
	combout => \Shifter|stage[2][39]~108_combout\);

-- Location: MLABCELL_X37_Y35_N18
\Shifter|stage[2][55]~109\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][55]~109_combout\ = ( \Shifter|sign_bit~0_combout\ & ( \B[2]~input_o\ & ( (\B[3]~input_o\) # (\Shifter|stage[1][59]~77_combout\) ) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( \B[2]~input_o\ & ( (\Shifter|stage[1][59]~77_combout\ & 
-- !\B[3]~input_o\) ) ) ) # ( \Shifter|sign_bit~0_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][55]~79_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][63]~78_combout\)) ) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( !\B[2]~input_o\ 
-- & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][55]~79_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][63]~78_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][63]~78_combout\,
	datab => \Shifter|ALT_INV_stage[1][55]~79_combout\,
	datac => \Shifter|ALT_INV_stage[1][59]~77_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][55]~109_combout\);

-- Location: LABCELL_X40_Y31_N28
\Shifter|stage[2][23]~107\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][23]~107_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][31]~68_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][27]~67_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][35]~75_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][31]~68_combout\ & ( (\B[3]~input_o\) # (\Shifter|stage[1][23]~69_combout\) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][31]~68_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][27]~67_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][35]~75_combout\)) ) ) ) # ( !\B[2]~input_o\ & ( !\Shifter|stage[1][31]~68_combout\ & ( (\Shifter|stage[1][23]~69_combout\ & !\B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][23]~69_combout\,
	datab => \Shifter|ALT_INV_stage[1][35]~75_combout\,
	datac => \Shifter|ALT_INV_stage[1][27]~67_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][31]~68_combout\,
	combout => \Shifter|stage[2][23]~107_combout\);

-- Location: LABCELL_X35_Y35_N0
\Shifter|stage~110\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~110_combout\ = ( \Shifter|stage[2][23]~107_combout\ & ( ((!\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][55]~109_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][39]~108_combout\))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][23]~107_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][55]~109_combout\))) # (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][39]~108_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101000000111111010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][39]~108_combout\,
	datab => \Shifter|ALT_INV_stage[2][55]~109_combout\,
	datac => \Shifter|ALT_INV_Equal10~0_combout\,
	datad => \Shifter|ALT_INV_Equal9~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][23]~107_combout\,
	combout => \Shifter|stage~110_combout\);

-- Location: LABCELL_X40_Y31_N34
\Shifter|stage[2][7]~111\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][7]~111_combout\ = ( \B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][19]~70_combout\ ) ) ) # ( !\B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][15]~84_combout\ ) ) ) # ( \B[2]~input_o\ & ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][11]~83_combout\ ) ) ) # ( !\B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shifter|stage[1][7]~85_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][19]~70_combout\,
	datab => \Shifter|ALT_INV_stage[1][7]~85_combout\,
	datac => \Shifter|ALT_INV_stage[1][11]~83_combout\,
	datad => \Shifter|ALT_INV_stage[1][15]~84_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][7]~111_combout\);

-- Location: LABCELL_X35_Y31_N10
\Y_internal~24\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~24_combout\ = ( \Shifter|stage[2][7]~111_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|stage~110_combout\)) # (\Shifter|Equal11~0_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage[2][56]~112_combout\))) ) ) # ( !\Shifter|stage[2][7]~111_combout\ & ( (!\Shifter|Equal2~0_combout\ & (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~110_combout\)))) # (\Shifter|Equal2~0_combout\ & (\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage[2][56]~112_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001000000011000100100100011101010110010001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][56]~112_combout\,
	datad => \Shifter|ALT_INV_stage~110_combout\,
	dataf => \Shifter|ALT_INV_stage[2][7]~111_combout\,
	combout => \Y_internal~24_combout\);

-- Location: MLABCELL_X37_Y33_N10
\Y_internal~25\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~25_combout\ = ( \Y_internal~24_combout\ & ( (!\Y_internal~5_combout\ & (((\Y_internal~23_combout\)))) # (\Y_internal~5_combout\ & ((!\Y_internal~0_combout\) # 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~combout\)))) ) ) # ( !\Y_internal~24_combout\ & ( (!\Y_internal~5_combout\ & (((\Y_internal~23_combout\)))) # 
-- (\Y_internal~5_combout\ & (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100101110001111110010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~23_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_sum~combout\,
	dataf => \ALT_INV_Y_internal~24_combout\,
	combout => \Y_internal~25_combout\);

-- Location: MLABCELL_X37_Y33_N32
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & ( !\B[8]~input_o\ $ (!\A[8]~input_o\ $ (!\AddnSub~input_o\)) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & ( !\B[8]~input_o\ $ (!\A[8]~input_o\ $ (\AddnSub~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100110011001011001101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[8]~input_o\,
	datab => \ALT_INV_A[8]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\);

-- Location: MLABCELL_X37_Y33_N34
\Y_internal~26\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~26_combout\ = ( \Y_internal~2_combout\ & ( (!\A[8]~input_o\ & ((\B[8]~input_o\))) # (\A[8]~input_o\ & ((!\Y_internal~3_combout\) # (!\B[8]~input_o\))) ) ) # ( !\Y_internal~2_combout\ & ( (\A[8]~input_o\ & (\Y_internal~3_combout\ & 
-- \B[8]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110011111111000011001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[8]~input_o\,
	datac => \ALT_INV_Y_internal~3_combout\,
	datad => \ALT_INV_B[8]~input_o\,
	dataf => \ALT_INV_Y_internal~2_combout\,
	combout => \Y_internal~26_combout\);

-- Location: LABCELL_X38_Y31_N10
\Shifter|stage[2][8]~116\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][8]~116_combout\ = ( \Shifter|stage[1][16]~3_combout\ & ( \B[3]~input_o\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][20]~2_combout\) ) ) ) # ( !\Shifter|stage[1][16]~3_combout\ & ( \B[3]~input_o\ & ( (\B[2]~input_o\ & 
-- \Shifter|stage[1][20]~2_combout\) ) ) ) # ( \Shifter|stage[1][16]~3_combout\ & ( !\B[3]~input_o\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][8]~17_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][12]~19_combout\))) ) ) ) # ( 
-- !\Shifter|stage[1][16]~3_combout\ & ( !\B[3]~input_o\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][8]~17_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][12]~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][8]~17_combout\,
	datab => \Shifter|ALT_INV_stage[1][12]~19_combout\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][20]~2_combout\,
	datae => \Shifter|ALT_INV_stage[1][16]~3_combout\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][8]~116_combout\);

-- Location: LABCELL_X38_Y31_N24
\Shifter|stage[2][24]~113\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][24]~113_combout\ = ( \B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][36]~7_combout\ ) ) ) # ( !\B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][32]~8_combout\ ) ) ) # ( \B[2]~input_o\ & ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][28]~1_combout\ ) ) ) # ( !\B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shifter|stage[1][24]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][32]~8_combout\,
	datab => \Shifter|ALT_INV_stage[1][28]~1_combout\,
	datac => \Shifter|ALT_INV_stage[1][36]~7_combout\,
	datad => \Shifter|ALT_INV_stage[1][24]~0_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][24]~113_combout\);

-- Location: LABCELL_X40_Y31_N18
\Shifter|stage[2][40]~114\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][40]~114_combout\ = ( \B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][52]~12_combout\ ) ) ) # ( !\B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][48]~13_combout\ ) ) ) # ( \B[2]~input_o\ & ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][44]~6_combout\ ) ) ) # ( !\B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shifter|stage[1][40]~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][44]~6_combout\,
	datab => \Shifter|ALT_INV_stage[1][40]~5_combout\,
	datac => \Shifter|ALT_INV_stage[1][52]~12_combout\,
	datad => \Shifter|ALT_INV_stage[1][48]~13_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][40]~114_combout\);

-- Location: LABCELL_X35_Y35_N4
\Shifter|stage~115\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~115_combout\ = ( \Shifter|stage[2][56]~112_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((!\Shifter|Equal9~0_combout\) # (\Shifter|stage[2][40]~114_combout\)))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][24]~113_combout\)) ) ) # ( 
-- !\Shifter|stage[2][56]~112_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][40]~114_combout\ & \Shifter|Equal9~0_combout\)))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][24]~113_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111011101000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][24]~113_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][40]~114_combout\,
	datad => \Shifter|ALT_INV_Equal9~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][56]~112_combout\,
	combout => \Shifter|stage~115_combout\);

-- Location: LABCELL_X35_Y35_N28
\Y_internal~27\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~27_combout\ = ( \Shifter|stage[2][55]~109_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~115_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][8]~116_combout\)))) # 
-- (\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\)))) ) ) # ( !\Shifter|stage[2][55]~109_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~115_combout\))) # (\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage[2][8]~116_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001000001010011101110000101001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][8]~116_combout\,
	datac => \Shifter|ALT_INV_stage~115_combout\,
	datad => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][55]~109_combout\,
	combout => \Y_internal~27_combout\);

-- Location: MLABCELL_X37_Y33_N8
\Y_internal~28\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~28_combout\ = ( \Y_internal~27_combout\ & ( (!\Y_internal~5_combout\ & (((\Y_internal~26_combout\)))) # (\Y_internal~5_combout\ & ((!\Y_internal~0_combout\) # 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\)))) ) ) # ( !\Y_internal~27_combout\ & ( (!\Y_internal~5_combout\ & (((\Y_internal~26_combout\)))) # 
-- (\Y_internal~5_combout\ & (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~combout\,
	datad => \ALT_INV_Y_internal~26_combout\,
	dataf => \ALT_INV_Y_internal~27_combout\,
	combout => \Y_internal~28_combout\);

-- Location: MLABCELL_X37_Y33_N38
\Y_internal~29\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~29_combout\ = ( \A[9]~input_o\ & ( !\Y_internal~2_combout\ $ (((!\B[9]~input_o\) # (!\Y_internal~3_combout\))) ) ) # ( !\A[9]~input_o\ & ( (\B[9]~input_o\ & \Y_internal~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[9]~input_o\,
	datac => \ALT_INV_Y_internal~2_combout\,
	datad => \ALT_INV_Y_internal~3_combout\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Y_internal~29_combout\);

-- Location: MLABCELL_X39_Y32_N24
\Shifter|stage[2][9]~120\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][9]~120_combout\ = ( \Shifter|stage[1][9]~39_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][13]~40_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][21]~25_combout\))) ) ) ) # ( !\Shifter|stage[1][9]~39_combout\ & 
-- ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][13]~40_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][21]~25_combout\))) ) ) ) # ( \Shifter|stage[1][9]~39_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\) # 
-- (\Shifter|stage[1][17]~26_combout\) ) ) ) # ( !\Shifter|stage[1][9]~39_combout\ & ( !\B[2]~input_o\ & ( (\B[3]~input_o\ & \Shifter|stage[1][17]~26_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][13]~40_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][21]~25_combout\,
	datad => \Shifter|ALT_INV_stage[1][17]~26_combout\,
	datae => \Shifter|ALT_INV_stage[1][9]~39_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][9]~120_combout\);

-- Location: MLABCELL_X39_Y32_N0
\Shifter|stage[2][25]~117\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][25]~117_combout\ = ( \Shifter|stage[1][25]~23_combout\ & ( \B[3]~input_o\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][33]~31_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][37]~30_combout\))) ) ) ) # ( !\Shifter|stage[1][25]~23_combout\ 
-- & ( \B[3]~input_o\ & ( (!\B[2]~input_o\ & (\Shifter|stage[1][33]~31_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][37]~30_combout\))) ) ) ) # ( \Shifter|stage[1][25]~23_combout\ & ( !\B[3]~input_o\ & ( (!\B[2]~input_o\) # 
-- (\Shifter|stage[1][29]~24_combout\) ) ) ) # ( !\Shifter|stage[1][25]~23_combout\ & ( !\B[3]~input_o\ & ( (\B[2]~input_o\ & \Shifter|stage[1][29]~24_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][33]~31_combout\,
	datac => \Shifter|ALT_INV_stage[1][37]~30_combout\,
	datad => \Shifter|ALT_INV_stage[1][29]~24_combout\,
	datae => \Shifter|ALT_INV_stage[1][25]~23_combout\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][25]~117_combout\);

-- Location: LABCELL_X40_Y32_N10
\Shifter|stage[2][41]~118\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][41]~118_combout\ = ( \Shifter|stage[1][53]~35_combout\ & ( \Shifter|stage[1][41]~28_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\) # (\Shifter|stage[1][45]~29_combout\)))) # (\B[3]~input_o\ & (((\B[2]~input_o\)) # 
-- (\Shifter|stage[1][49]~36_combout\))) ) ) ) # ( !\Shifter|stage[1][53]~35_combout\ & ( \Shifter|stage[1][41]~28_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\) # (\Shifter|stage[1][45]~29_combout\)))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][49]~36_combout\ & ((!\B[2]~input_o\)))) ) ) ) # ( \Shifter|stage[1][53]~35_combout\ & ( !\Shifter|stage[1][41]~28_combout\ & ( (!\B[3]~input_o\ & (((\Shifter|stage[1][45]~29_combout\ & \B[2]~input_o\)))) # (\B[3]~input_o\ & 
-- (((\B[2]~input_o\)) # (\Shifter|stage[1][49]~36_combout\))) ) ) ) # ( !\Shifter|stage[1][53]~35_combout\ & ( !\Shifter|stage[1][41]~28_combout\ & ( (!\B[3]~input_o\ & (((\Shifter|stage[1][45]~29_combout\ & \B[2]~input_o\)))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][49]~36_combout\ & ((!\B[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][49]~36_combout\,
	datab => \Shifter|ALT_INV_stage[1][45]~29_combout\,
	datac => \ALT_INV_B[3]~input_o\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][53]~35_combout\,
	dataf => \Shifter|ALT_INV_stage[1][41]~28_combout\,
	combout => \Shifter|stage[2][41]~118_combout\);

-- Location: LABCELL_X35_Y31_N12
\Shifter|stage~119\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~119_combout\ = ( \Shifter|stage[2][25]~117_combout\ & ( \Shifter|stage[2][41]~118_combout\ & ( ((\Shifter|Equal10~0_combout\) # (\Shifter|Equal9~0_combout\)) # (\Shifter|stage[2][57]~106_combout\) ) ) ) # ( 
-- !\Shifter|stage[2][25]~117_combout\ & ( \Shifter|stage[2][41]~118_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((\Shifter|Equal9~0_combout\) # (\Shifter|stage[2][57]~106_combout\))) ) ) ) # ( \Shifter|stage[2][25]~117_combout\ & ( 
-- !\Shifter|stage[2][41]~118_combout\ & ( ((\Shifter|stage[2][57]~106_combout\ & !\Shifter|Equal9~0_combout\)) # (\Shifter|Equal10~0_combout\) ) ) ) # ( !\Shifter|stage[2][25]~117_combout\ & ( !\Shifter|stage[2][41]~118_combout\ & ( 
-- (\Shifter|stage[2][57]~106_combout\ & (!\Shifter|Equal9~0_combout\ & !\Shifter|Equal10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011110100111101110000011100000111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][57]~106_combout\,
	datab => \Shifter|ALT_INV_Equal9~0_combout\,
	datac => \Shifter|ALT_INV_Equal10~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][25]~117_combout\,
	dataf => \Shifter|ALT_INV_stage[2][41]~118_combout\,
	combout => \Shifter|stage~119_combout\);

-- Location: LABCELL_X35_Y31_N8
\Y_internal~30\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~30_combout\ = ( \Shifter|stage[2][54]~103_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~119_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][9]~120_combout\)))) # 
-- (\Shifter|Equal2~0_combout\ & (\Shifter|Equal11~0_combout\)) ) ) # ( !\Shifter|stage[2][54]~103_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~119_combout\))) # (\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage[2][9]~120_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000010011100110110001001110011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal2~0_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][9]~120_combout\,
	datad => \Shifter|ALT_INV_stage~119_combout\,
	dataf => \Shifter|ALT_INV_stage[2][54]~103_combout\,
	combout => \Y_internal~30_combout\);

-- Location: MLABCELL_X37_Y33_N14
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\ = ( \A[9]~input_o\ & ( !\B[9]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\)) ) ) # ( !\A[9]~input_o\ & ( !\B[9]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100110011001011001101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[9]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[9]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\);

-- Location: MLABCELL_X37_Y33_N24
\Y_internal~31\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~31_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\ & ( (!\Y_internal~5_combout\ & (((\Y_internal~29_combout\)))) # 
-- (\Y_internal~5_combout\ & (((\Y_internal~30_combout\)) # (\Y_internal~0_combout\))) ) ) # ( !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\ & ( 
-- (!\Y_internal~5_combout\ & (((\Y_internal~29_combout\)))) # (\Y_internal~5_combout\ & (!\Y_internal~0_combout\ & ((\Y_internal~30_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101110000011000010111000011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~29_combout\,
	datad => \ALT_INV_Y_internal~30_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~combout\,
	combout => \Y_internal~31_combout\);

-- Location: MLABCELL_X31_Y32_N0
\Shifter|stage[2][26]~121\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][26]~121_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][38]~53_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][30]~47_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][34]~54_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shifter|stage[1][26]~46_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][38]~53_combout\,
	datab => \Shifter|ALT_INV_stage[1][26]~46_combout\,
	datac => \Shifter|ALT_INV_stage[1][34]~54_combout\,
	datad => \Shifter|ALT_INV_stage[1][30]~47_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][26]~121_combout\);

-- Location: MLABCELL_X39_Y31_N32
\Shifter|stage[2][42]~122\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][42]~122_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][54]~57_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & 
-- ((\Shifter|stage[1][42]~51_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][50]~58_combout\)) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][46]~52_combout\ & ( (\Shifter|stage[1][54]~57_combout\ & \B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shifter|stage[1][46]~52_combout\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][42]~51_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][50]~58_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][50]~58_combout\,
	datab => \Shifter|ALT_INV_stage[1][54]~57_combout\,
	datac => \Shifter|ALT_INV_stage[1][42]~51_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][46]~52_combout\,
	combout => \Shifter|stage[2][42]~122_combout\);

-- Location: LABCELL_X32_Y32_N8
\Shifter|stage~123\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~123_combout\ = ( \Shifter|stage[2][42]~122_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((\Shifter|Equal9~0_combout\)) # (\Shifter|stage[2][58]~100_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][26]~121_combout\)))) ) ) 
-- # ( !\Shifter|stage[2][42]~122_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][58]~100_combout\ & ((!\Shifter|Equal9~0_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][26]~121_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000011010001110000001101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][58]~100_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][26]~121_combout\,
	datad => \Shifter|ALT_INV_Equal9~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][42]~122_combout\,
	combout => \Shifter|stage~123_combout\);

-- Location: MLABCELL_X31_Y32_N4
\Shifter|stage[2][10]~124\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][10]~124_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][22]~48_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][14]~62_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][18]~49_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shifter|stage[1][10]~61_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][10]~61_combout\,
	datab => \Shifter|ALT_INV_stage[1][14]~62_combout\,
	datac => \Shifter|ALT_INV_stage[1][22]~48_combout\,
	datad => \Shifter|ALT_INV_stage[1][18]~49_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][10]~124_combout\);

-- Location: LABCELL_X32_Y32_N24
\Y_internal~33\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~33_combout\ = ( \Shifter|stage[2][53]~97_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & (\Shifter|stage~123_combout\))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|stage[2][10]~124_combout\)) # 
-- (\Shifter|Equal2~0_combout\))) ) ) # ( !\Shifter|stage[2][53]~97_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & (\Shifter|stage~123_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][10]~124_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000011001010111010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage~123_combout\,
	datad => \Shifter|ALT_INV_stage[2][10]~124_combout\,
	dataf => \Shifter|ALT_INV_stage[2][53]~97_combout\,
	combout => \Y_internal~33_combout\);

-- Location: MLABCELL_X37_Y30_N30
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ = !\B[10]~input_o\ $ (!\A[10]~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ $ (!\AddnSub~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011001101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[10]~input_o\,
	datab => \ALT_INV_A[10]~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\);

-- Location: MLABCELL_X37_Y30_N28
\Y_internal~32\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~32_combout\ = ( \Y_internal~2_combout\ & ( (!\B[10]~input_o\ & (\A[10]~input_o\)) # (\B[10]~input_o\ & ((!\A[10]~input_o\) # (!\Y_internal~3_combout\))) ) ) # ( !\Y_internal~2_combout\ & ( (\B[10]~input_o\ & (\A[10]~input_o\ & 
-- \Y_internal~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000101110110011101100111011001110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[10]~input_o\,
	datab => \ALT_INV_A[10]~input_o\,
	datac => \ALT_INV_Y_internal~3_combout\,
	dataf => \ALT_INV_Y_internal~2_combout\,
	combout => \Y_internal~32_combout\);

-- Location: MLABCELL_X37_Y30_N12
\Y_internal~34\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~34_combout\ = ( \Y_internal~32_combout\ & ( (!\Y_internal~5_combout\) # ((!\Y_internal~0_combout\ & (\Y_internal~33_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\)))) ) ) # ( !\Y_internal~32_combout\ & ( (\Y_internal~5_combout\ & ((!\Y_internal~0_combout\ & 
-- (\Y_internal~33_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~33_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\,
	dataf => \ALT_INV_Y_internal~32_combout\,
	combout => \Y_internal~34_combout\);

-- Location: MLABCELL_X37_Y35_N26
\Shifter|stage[2][43]~126\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][43]~126_combout\ = ( \B[3]~input_o\ & ( \Shifter|stage[1][51]~80_combout\ & ( (!\B[2]~input_o\) # (\Shifter|stage[1][55]~79_combout\) ) ) ) # ( !\B[3]~input_o\ & ( \Shifter|stage[1][51]~80_combout\ & ( (!\B[2]~input_o\ & 
-- ((\Shifter|stage[1][43]~72_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][47]~73_combout\)) ) ) ) # ( \B[3]~input_o\ & ( !\Shifter|stage[1][51]~80_combout\ & ( (\Shifter|stage[1][55]~79_combout\ & \B[2]~input_o\) ) ) ) # ( !\B[3]~input_o\ & ( 
-- !\Shifter|stage[1][51]~80_combout\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][43]~72_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][47]~73_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][47]~73_combout\,
	datab => \Shifter|ALT_INV_stage[1][55]~79_combout\,
	datac => \Shifter|ALT_INV_stage[1][43]~72_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][51]~80_combout\,
	combout => \Shifter|stage[2][43]~126_combout\);

-- Location: MLABCELL_X37_Y35_N2
\Shifter|stage[2][27]~125\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][27]~125_combout\ = ( \Shifter|stage[1][35]~75_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][31]~68_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][39]~74_combout\)) ) ) ) # ( !\Shifter|stage[1][35]~75_combout\ 
-- & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][31]~68_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][39]~74_combout\)) ) ) ) # ( \Shifter|stage[1][35]~75_combout\ & ( !\B[2]~input_o\ & ( (\Shifter|stage[1][27]~67_combout\) # 
-- (\B[3]~input_o\) ) ) ) # ( !\Shifter|stage[1][35]~75_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & \Shifter|stage[1][27]~67_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][27]~67_combout\,
	datac => \Shifter|ALT_INV_stage[1][39]~74_combout\,
	datad => \Shifter|ALT_INV_stage[1][31]~68_combout\,
	datae => \Shifter|ALT_INV_stage[1][35]~75_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][27]~125_combout\);

-- Location: LABCELL_X32_Y31_N14
\Shifter|stage~127\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~127_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][43]~126_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][27]~125_combout\))) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][59]~94_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][27]~125_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][59]~94_combout\,
	datab => \Shifter|ALT_INV_stage[2][43]~126_combout\,
	datac => \Shifter|ALT_INV_stage[2][27]~125_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~127_combout\);

-- Location: LABCELL_X40_Y31_N0
\Shifter|stage[2][11]~128\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][11]~128_combout\ = ( \Shifter|stage[1][23]~69_combout\ & ( \B[3]~input_o\ & ( (\B[2]~input_o\) # (\Shifter|stage[1][19]~70_combout\) ) ) ) # ( !\Shifter|stage[1][23]~69_combout\ & ( \B[3]~input_o\ & ( (\Shifter|stage[1][19]~70_combout\ & 
-- !\B[2]~input_o\) ) ) ) # ( \Shifter|stage[1][23]~69_combout\ & ( !\B[3]~input_o\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][11]~83_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][15]~84_combout\)) ) ) ) # ( !\Shifter|stage[1][23]~69_combout\ & ( 
-- !\B[3]~input_o\ & ( (!\B[2]~input_o\ & ((\Shifter|stage[1][11]~83_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][15]~84_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][15]~84_combout\,
	datab => \Shifter|ALT_INV_stage[1][11]~83_combout\,
	datac => \Shifter|ALT_INV_stage[1][19]~70_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][23]~69_combout\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][11]~128_combout\);

-- Location: LABCELL_X32_Y31_N38
\Y_internal~36\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~36_combout\ = ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][11]~128_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][52]~91_combout\)) ) ) # ( !\Shifter|Equal11~0_combout\ & ( 
-- (\Shifter|stage~127_combout\ & !\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][52]~91_combout\,
	datab => \Shifter|ALT_INV_stage~127_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][11]~128_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~36_combout\);

-- Location: MLABCELL_X37_Y30_N20
\Y_internal~35\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~35_combout\ = ( \A[11]~input_o\ & ( !\Y_internal~2_combout\ $ (((!\Y_internal~3_combout\) # (!\B[11]~input_o\))) ) ) # ( !\A[11]~input_o\ & ( (\Y_internal~2_combout\ & \B[11]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111001111000000111100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Y_internal~3_combout\,
	datac => \ALT_INV_Y_internal~2_combout\,
	datad => \ALT_INV_B[11]~input_o\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \Y_internal~35_combout\);

-- Location: MLABCELL_X37_Y30_N24
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ = ( \A[11]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[11]~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\)) ) ) # ( !\A[11]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[11]~input_o\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100110011001011001101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[11]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\);

-- Location: MLABCELL_X37_Y30_N14
\Y_internal~37\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~37_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ & ( (!\Y_internal~5_combout\ & (((\Y_internal~35_combout\)))) # 
-- (\Y_internal~5_combout\ & (((\Y_internal~36_combout\)) # (\Y_internal~0_combout\))) ) ) # ( !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ & ( 
-- (!\Y_internal~5_combout\ & (((\Y_internal~35_combout\)))) # (\Y_internal~5_combout\ & (!\Y_internal~0_combout\ & (\Y_internal~36_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~36_combout\,
	datad => \ALT_INV_Y_internal~35_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~combout\,
	combout => \Y_internal~37_combout\);

-- Location: LABCELL_X38_Y31_N36
\Shifter|stage[2][12]~132\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][12]~132_combout\ = ( \B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][24]~0_combout\ ) ) ) # ( !\B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][20]~2_combout\ ) ) ) # ( \B[2]~input_o\ & ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][16]~3_combout\ ) ) ) # ( !\B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shifter|stage[1][12]~19_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][16]~3_combout\,
	datab => \Shifter|ALT_INV_stage[1][24]~0_combout\,
	datac => \Shifter|ALT_INV_stage[1][20]~2_combout\,
	datad => \Shifter|ALT_INV_stage[1][12]~19_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][12]~132_combout\);

-- Location: LABCELL_X40_Y31_N4
\Shifter|stage[2][44]~130\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][44]~130_combout\ = ( \B[2]~input_o\ & ( \Shifter|stage[1][56]~10_combout\ & ( (\B[3]~input_o\) # (\Shifter|stage[1][48]~13_combout\) ) ) ) # ( !\B[2]~input_o\ & ( \Shifter|stage[1][56]~10_combout\ & ( (!\B[3]~input_o\ & 
-- (\Shifter|stage[1][44]~6_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][52]~12_combout\))) ) ) ) # ( \B[2]~input_o\ & ( !\Shifter|stage[1][56]~10_combout\ & ( (\Shifter|stage[1][48]~13_combout\ & !\B[3]~input_o\) ) ) ) # ( !\B[2]~input_o\ & ( 
-- !\Shifter|stage[1][56]~10_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][44]~6_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][52]~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][48]~13_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][44]~6_combout\,
	datad => \Shifter|ALT_INV_stage[1][52]~12_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \Shifter|ALT_INV_stage[1][56]~10_combout\,
	combout => \Shifter|stage[2][44]~130_combout\);

-- Location: LABCELL_X38_Y31_N14
\Shifter|stage[2][28]~129\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][28]~129_combout\ = ( \B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][40]~5_combout\ ) ) ) # ( !\B[2]~input_o\ & ( \B[3]~input_o\ & ( \Shifter|stage[1][36]~7_combout\ ) ) ) # ( \B[2]~input_o\ & ( !\B[3]~input_o\ & ( 
-- \Shifter|stage[1][32]~8_combout\ ) ) ) # ( !\B[2]~input_o\ & ( !\B[3]~input_o\ & ( \Shifter|stage[1][28]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][32]~8_combout\,
	datab => \Shifter|ALT_INV_stage[1][28]~1_combout\,
	datac => \Shifter|ALT_INV_stage[1][40]~5_combout\,
	datad => \Shifter|ALT_INV_stage[1][36]~7_combout\,
	datae => \ALT_INV_B[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Shifter|stage[2][28]~129_combout\);

-- Location: MLABCELL_X37_Y31_N12
\Shifter|stage~131\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~131_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][44]~130_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][28]~129_combout\))) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][60]~88_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][28]~129_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][60]~88_combout\,
	datab => \Shifter|ALT_INV_stage[2][44]~130_combout\,
	datac => \Shifter|ALT_INV_Equal10~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][28]~129_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~131_combout\);

-- Location: MLABCELL_X39_Y33_N30
\Y_internal~41\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~41_combout\ = ( \Shifter|stage[2][51]~81_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~131_combout\)))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|stage[2][12]~132_combout\)) # 
-- (\Shifter|Equal2~0_combout\))) ) ) # ( !\Shifter|stage[2][51]~81_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~131_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][12]~132_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000010101100111010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][12]~132_combout\,
	datad => \Shifter|ALT_INV_stage~131_combout\,
	dataf => \Shifter|ALT_INV_stage[2][51]~81_combout\,
	combout => \Y_internal~41_combout\);

-- Location: LABCELL_X35_Y33_N4
\Y_internal~38\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~38_combout\ = ( \FuncClass[1]~input_o\ ) # ( !\FuncClass[1]~input_o\ & ( (!\FuncClass[0]~input_o\ & \Y_internal~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FuncClass[0]~input_o\,
	datab => \ALT_INV_Y_internal~0_combout\,
	dataf => \ALT_INV_FuncClass[1]~input_o\,
	combout => \Y_internal~38_combout\);

-- Location: LABCELL_X35_Y33_N28
\Y_internal~40\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~40_combout\ = ( \B[0]~input_o\ & ( (!\B[12]~input_o\ & ((!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (\A[12]~input_o\))) # (\LogicFN[1]~input_o\ & (\A[12]~input_o\ & !\LogicFN[0]~input_o\)))) # (\B[12]~input_o\ & 
-- ((!\LogicFN[0]~input_o\) # (!\LogicFN[1]~input_o\ $ (\A[12]~input_o\)))) ) ) # ( !\B[0]~input_o\ & ( (!\B[12]~input_o\ & (\A[12]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\)))) # (\B[12]~input_o\ & (!\LogicFN[1]~input_o\ $ 
-- (((!\LogicFN[0]~input_o\) # (\A[12]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001101001001000100110100100111011111010010011101111101001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[12]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_A[12]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Y_internal~40_combout\);

-- Location: LABCELL_X35_Y33_N6
\Y_internal~39\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~39_combout\ = ( \FuncClass[1]~input_o\ ) # ( !\FuncClass[1]~input_o\ & ( (!\FuncClass[0]~input_o\ & !\Y_internal~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FuncClass[0]~input_o\,
	datab => \ALT_INV_Y_internal~0_combout\,
	dataf => \ALT_INV_FuncClass[1]~input_o\,
	combout => \Y_internal~39_combout\);

-- Location: LABCELL_X35_Y33_N32
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ = !\A[12]~input_o\ $ (!\B[12]~input_o\ $ (\AddnSub~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010101011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[12]~input_o\,
	datac => \ALT_INV_B[12]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\);

-- Location: LABCELL_X35_Y33_N14
\Y_internal~42\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~42_combout\ = ( \Y_internal~39_combout\ & ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ & ( (\Y_internal~41_combout\ & 
-- !\Y_internal~38_combout\) ) ) ) # ( !\Y_internal~39_combout\ & ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ & ( (!\Y_internal~38_combout\ & 
-- ((\Y_internal~40_combout\))) # (\Y_internal~38_combout\ & (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\)) ) ) ) # ( \Y_internal~39_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ & ( (\Y_internal~41_combout\ & !\Y_internal~38_combout\) ) ) ) # ( !\Y_internal~39_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ & ( (!\Y_internal~38_combout\ & ((\Y_internal~40_combout\))) # (\Y_internal~38_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000001010111110100011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	datab => \ALT_INV_Y_internal~41_combout\,
	datac => \ALT_INV_Y_internal~38_combout\,
	datad => \ALT_INV_Y_internal~40_combout\,
	datae => \ALT_INV_Y_internal~39_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~0_combout\,
	combout => \Y_internal~42_combout\);

-- Location: MLABCELL_X34_Y33_N0
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( !\AddnSub~input_o\ $ (!\A[13]~input_o\ $ (!\B[13]~input_o\)) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( !\AddnSub~input_o\ $ (!\A[13]~input_o\ $ (\B[13]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100110011001011001101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[13]~input_o\,
	datad => \ALT_INV_B[13]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~combout\);

-- Location: MLABCELL_X34_Y33_N34
\Y_internal~43\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~43_combout\ = ( \B[13]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[1]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\A[13]~input_o\))))) ) ) # ( !\B[13]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & (\B[1]~input_o\)) # (\LogicFN[0]~input_o\ & ((\A[13]~input_o\))))) # (\LogicFN[1]~input_o\ & (!\LogicFN[0]~input_o\ & ((\A[13]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001101110000010000110111001101110010111010110111001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[13]~input_o\,
	dataf => \ALT_INV_B[13]~input_o\,
	combout => \Y_internal~43_combout\);

-- Location: LABCELL_X40_Y32_N16
\Shifter|stage[2][45]~134\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][45]~134_combout\ = ( \Shifter|stage[1][53]~35_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][49]~36_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][57]~33_combout\)) ) ) ) # ( !\Shifter|stage[1][53]~35_combout\ 
-- & ( \B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][49]~36_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][57]~33_combout\)) ) ) ) # ( \Shifter|stage[1][53]~35_combout\ & ( !\B[2]~input_o\ & ( (\B[3]~input_o\) # 
-- (\Shifter|stage[1][45]~29_combout\) ) ) ) # ( !\Shifter|stage[1][53]~35_combout\ & ( !\B[2]~input_o\ & ( (\Shifter|stage[1][45]~29_combout\ & !\B[3]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][57]~33_combout\,
	datab => \Shifter|ALT_INV_stage[1][45]~29_combout\,
	datac => \Shifter|ALT_INV_stage[1][49]~36_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][53]~35_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][45]~134_combout\);

-- Location: LABCELL_X40_Y32_N32
\Shifter|stage[2][29]~133\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][29]~133_combout\ = ( \Shifter|stage[1][33]~31_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][41]~28_combout\) ) ) ) # ( !\Shifter|stage[1][33]~31_combout\ & ( \B[2]~input_o\ & ( (\Shifter|stage[1][41]~28_combout\ 
-- & \B[3]~input_o\) ) ) ) # ( \Shifter|stage[1][33]~31_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][29]~24_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][37]~30_combout\)) ) ) ) # ( !\Shifter|stage[1][33]~31_combout\ & ( 
-- !\B[2]~input_o\ & ( (!\B[3]~input_o\ & ((\Shifter|stage[1][29]~24_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][37]~30_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][41]~28_combout\,
	datab => \Shifter|ALT_INV_stage[1][37]~30_combout\,
	datac => \Shifter|ALT_INV_stage[1][29]~24_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][33]~31_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][29]~133_combout\);

-- Location: MLABCELL_X34_Y32_N24
\Shifter|stage~135\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~135_combout\ = ( \Shifter|stage[2][61]~66_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\) # ((\Shifter|stage[2][45]~134_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][29]~133_combout\)))) ) ) 
-- # ( !\Shifter|stage[2][61]~66_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|Equal9~0_combout\ & (\Shifter|stage[2][45]~134_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][29]~133_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal9~0_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][45]~134_combout\,
	datad => \Shifter|ALT_INV_stage[2][29]~133_combout\,
	dataf => \Shifter|ALT_INV_stage[2][61]~66_combout\,
	combout => \Shifter|stage~135_combout\);

-- Location: MLABCELL_X39_Y32_N28
\Shifter|stage[2][13]~136\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][13]~136_combout\ = ( \Shifter|stage[1][25]~23_combout\ & ( \B[2]~input_o\ & ( (\B[3]~input_o\) # (\Shifter|stage[1][17]~26_combout\) ) ) ) # ( !\Shifter|stage[1][25]~23_combout\ & ( \B[2]~input_o\ & ( (\Shifter|stage[1][17]~26_combout\ & 
-- !\B[3]~input_o\) ) ) ) # ( \Shifter|stage[1][25]~23_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][13]~40_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][21]~25_combout\))) ) ) ) # ( !\Shifter|stage[1][25]~23_combout\ & ( 
-- !\B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][13]~40_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][21]~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][13]~40_combout\,
	datab => \Shifter|ALT_INV_stage[1][17]~26_combout\,
	datac => \Shifter|ALT_INV_stage[1][21]~25_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][25]~23_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][13]~136_combout\);

-- Location: MLABCELL_X39_Y33_N28
\Y_internal~44\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~44_combout\ = ( \Shifter|stage[2][13]~136_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~135_combout\)))) # (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\) # 
-- ((\Shifter|stage[2][50]~59_combout\)))) ) ) # ( !\Shifter|stage[2][13]~136_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~135_combout\)))) # (\Shifter|Equal11~0_combout\ & (\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][50]~59_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001000000011000100101000101110011010100010111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][50]~59_combout\,
	datad => \Shifter|ALT_INV_stage~135_combout\,
	dataf => \Shifter|ALT_INV_stage[2][13]~136_combout\,
	combout => \Y_internal~44_combout\);

-- Location: MLABCELL_X34_Y33_N36
\Y_internal~45\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~45_combout\ = ( \Y_internal~44_combout\ & ( (!\Y_internal~38_combout\ & (((\Y_internal~43_combout\)) # (\Y_internal~39_combout\))) # (\Y_internal~38_combout\ & (!\Y_internal~39_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~combout\))) ) ) # ( !\Y_internal~44_combout\ & ( (!\Y_internal~39_combout\ & ((!\Y_internal~38_combout\ & 
-- ((\Y_internal~43_combout\))) # (\Y_internal~38_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datab => \ALT_INV_Y_internal~39_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~combout\,
	datad => \ALT_INV_Y_internal~43_combout\,
	dataf => \ALT_INV_Y_internal~44_combout\,
	combout => \Y_internal~45_combout\);

-- Location: MLABCELL_X34_Y33_N6
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~combout\ = ( \A[14]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ $ (!\B[14]~input_o\)) ) ) # ( !\A[14]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ $ (\B[14]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010110100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_B[14]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~combout\);

-- Location: MLABCELL_X39_Y31_N18
\Shifter|stage[2][46]~138\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][46]~138_combout\ = ( \Shifter|stage[1][54]~57_combout\ & ( \Shifter|stage[1][58]~56_combout\ & ( ((!\B[2]~input_o\ & ((\Shifter|stage[1][46]~52_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][50]~58_combout\))) # (\B[3]~input_o\) ) ) 
-- ) # ( !\Shifter|stage[1][54]~57_combout\ & ( \Shifter|stage[1][58]~56_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shifter|stage[1][46]~52_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][50]~58_combout\)))) # (\B[3]~input_o\ & 
-- (((\B[2]~input_o\)))) ) ) ) # ( \Shifter|stage[1][54]~57_combout\ & ( !\Shifter|stage[1][58]~56_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shifter|stage[1][46]~52_combout\))) # (\B[2]~input_o\ & (\Shifter|stage[1][50]~58_combout\)))) # 
-- (\B[3]~input_o\ & (((!\B[2]~input_o\)))) ) ) ) # ( !\Shifter|stage[1][54]~57_combout\ & ( !\Shifter|stage[1][58]~56_combout\ & ( (!\B[3]~input_o\ & ((!\B[2]~input_o\ & ((\Shifter|stage[1][46]~52_combout\))) # (\B[2]~input_o\ & 
-- (\Shifter|stage[1][50]~58_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][50]~58_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \Shifter|ALT_INV_stage[1][46]~52_combout\,
	datae => \Shifter|ALT_INV_stage[1][54]~57_combout\,
	dataf => \Shifter|ALT_INV_stage[1][58]~56_combout\,
	combout => \Shifter|stage[2][46]~138_combout\);

-- Location: MLABCELL_X31_Y32_N28
\Shifter|stage[2][30]~137\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][30]~137_combout\ = ( \B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][42]~51_combout\ ) ) ) # ( !\B[3]~input_o\ & ( \B[2]~input_o\ & ( \Shifter|stage[1][34]~54_combout\ ) ) ) # ( \B[3]~input_o\ & ( !\B[2]~input_o\ & ( 
-- \Shifter|stage[1][38]~53_combout\ ) ) ) # ( !\B[3]~input_o\ & ( !\B[2]~input_o\ & ( \Shifter|stage[1][30]~47_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][38]~53_combout\,
	datab => \Shifter|ALT_INV_stage[1][42]~51_combout\,
	datac => \Shifter|ALT_INV_stage[1][34]~54_combout\,
	datad => \Shifter|ALT_INV_stage[1][30]~47_combout\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][30]~137_combout\);

-- Location: MLABCELL_X34_Y32_N30
\Shifter|stage~139\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~139_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][46]~138_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][30]~137_combout\))) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][62]~45_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][30]~137_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][46]~138_combout\,
	datab => \Shifter|ALT_INV_stage[2][62]~45_combout\,
	datac => \Shifter|ALT_INV_stage[2][30]~137_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~139_combout\);

-- Location: MLABCELL_X31_Y32_N14
\Shifter|stage[2][14]~140\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][14]~140_combout\ = ( \Shifter|stage[1][18]~49_combout\ & ( \B[2]~input_o\ & ( (!\B[3]~input_o\) # (\Shifter|stage[1][26]~46_combout\) ) ) ) # ( !\Shifter|stage[1][18]~49_combout\ & ( \B[2]~input_o\ & ( (\B[3]~input_o\ & 
-- \Shifter|stage[1][26]~46_combout\) ) ) ) # ( \Shifter|stage[1][18]~49_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][14]~62_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][22]~48_combout\))) ) ) ) # ( 
-- !\Shifter|stage[1][18]~49_combout\ & ( !\B[2]~input_o\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][14]~62_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][22]~48_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][26]~46_combout\,
	datac => \Shifter|ALT_INV_stage[1][14]~62_combout\,
	datad => \Shifter|ALT_INV_stage[1][22]~48_combout\,
	datae => \Shifter|ALT_INV_stage[1][18]~49_combout\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \Shifter|stage[2][14]~140_combout\);

-- Location: MLABCELL_X34_Y33_N26
\Y_internal~47\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~47_combout\ = ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][14]~140_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][49]~37_combout\)) ) ) # ( !\Shifter|Equal11~0_combout\ & ( 
-- (\Shifter|stage~139_combout\ & !\Shifter|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][49]~37_combout\,
	datab => \Shifter|ALT_INV_stage~139_combout\,
	datac => \Shifter|ALT_INV_stage[2][14]~140_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~47_combout\);

-- Location: MLABCELL_X34_Y33_N20
\Y_internal~46\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~46_combout\ = ( \A[14]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[2]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\B[14]~input_o\))))) ) ) # ( !\A[14]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & (\B[2]~input_o\)) # (\LogicFN[0]~input_o\ & ((\B[14]~input_o\))))) # (\LogicFN[1]~input_o\ & (!\LogicFN[0]~input_o\ & ((\B[14]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001101110000010000110111001101110010111010110111001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_B[14]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \Y_internal~46_combout\);

-- Location: MLABCELL_X34_Y33_N38
\Y_internal~48\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~48_combout\ = ( \Y_internal~46_combout\ & ( (!\Y_internal~38_combout\ & ((!\Y_internal~39_combout\) # ((\Y_internal~47_combout\)))) # (\Y_internal~38_combout\ & (!\Y_internal~39_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~combout\))) ) ) # ( !\Y_internal~46_combout\ & ( (!\Y_internal~38_combout\ & (\Y_internal~39_combout\ & 
-- ((\Y_internal~47_combout\)))) # (\Y_internal~38_combout\ & (!\Y_internal~39_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datab => \ALT_INV_Y_internal~39_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_sum~combout\,
	datad => \ALT_INV_Y_internal~47_combout\,
	dataf => \ALT_INV_Y_internal~46_combout\,
	combout => \Y_internal~48_combout\);

-- Location: MLABCELL_X34_Y33_N30
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ = ( \AddnSub~input_o\ & ( !\B[15]~input_o\ $ (\A[15]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( 
-- !\B[15]~input_o\ $ (!\A[15]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[15]~input_o\,
	datad => \ALT_INV_A[15]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X34_Y33_N22
\Y_internal~49\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~49_combout\ = ( \B[3]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\B[15]~input_o\ $ (!\A[15]~input_o\)))) # (\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\A[15]~input_o\) # (\B[15]~input_o\))) # 
-- (\LogicFN[0]~input_o\ & (\B[15]~input_o\ & \A[15]~input_o\)))) ) ) # ( !\B[3]~input_o\ & ( (!\B[15]~input_o\ & (\A[15]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\)))) # (\B[15]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) # 
-- (\A[15]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001100101000001100110010110001110111011011000111011101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[15]~input_o\,
	datad => \ALT_INV_A[15]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \Y_internal~49_combout\);

-- Location: MLABCELL_X37_Y35_N34
\Shifter|stage[2][47]~142\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][47]~142_combout\ = ( \Shifter|stage[1][59]~77_combout\ & ( \Shifter|stage[1][51]~80_combout\ & ( ((!\B[3]~input_o\ & ((\Shifter|stage[1][47]~73_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][55]~79_combout\))) # (\B[2]~input_o\) ) ) 
-- ) # ( !\Shifter|stage[1][59]~77_combout\ & ( \Shifter|stage[1][51]~80_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shifter|stage[1][47]~73_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][55]~79_combout\)))) # (\B[2]~input_o\ & 
-- (((!\B[3]~input_o\)))) ) ) ) # ( \Shifter|stage[1][59]~77_combout\ & ( !\Shifter|stage[1][51]~80_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shifter|stage[1][47]~73_combout\))) # (\B[3]~input_o\ & (\Shifter|stage[1][55]~79_combout\)))) # 
-- (\B[2]~input_o\ & (((\B[3]~input_o\)))) ) ) ) # ( !\Shifter|stage[1][59]~77_combout\ & ( !\Shifter|stage[1][51]~80_combout\ & ( (!\B[2]~input_o\ & ((!\B[3]~input_o\ & ((\Shifter|stage[1][47]~73_combout\))) # (\B[3]~input_o\ & 
-- (\Shifter|stage[1][55]~79_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][55]~79_combout\,
	datac => \Shifter|ALT_INV_stage[1][47]~73_combout\,
	datad => \ALT_INV_B[3]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][59]~77_combout\,
	dataf => \Shifter|ALT_INV_stage[1][51]~80_combout\,
	combout => \Shifter|stage[2][47]~142_combout\);

-- Location: MLABCELL_X37_Y35_N10
\Shifter|stage[2][31]~141\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][31]~141_combout\ = ( \Shifter|stage[1][35]~75_combout\ & ( \Shifter|stage[1][31]~68_combout\ & ( (!\B[3]~input_o\) # ((!\B[2]~input_o\ & (\Shifter|stage[1][39]~74_combout\)) # (\B[2]~input_o\ & ((\Shifter|stage[1][43]~72_combout\)))) ) ) 
-- ) # ( !\Shifter|stage[1][35]~75_combout\ & ( \Shifter|stage[1][31]~68_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shifter|stage[1][39]~74_combout\)) # (\B[2]~input_o\ & 
-- ((\Shifter|stage[1][43]~72_combout\))))) ) ) ) # ( \Shifter|stage[1][35]~75_combout\ & ( !\Shifter|stage[1][31]~68_combout\ & ( (!\B[3]~input_o\ & (((\B[2]~input_o\)))) # (\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shifter|stage[1][39]~74_combout\)) # 
-- (\B[2]~input_o\ & ((\Shifter|stage[1][43]~72_combout\))))) ) ) ) # ( !\Shifter|stage[1][35]~75_combout\ & ( !\Shifter|stage[1][31]~68_combout\ & ( (\B[3]~input_o\ & ((!\B[2]~input_o\ & (\Shifter|stage[1][39]~74_combout\)) # (\B[2]~input_o\ & 
-- ((\Shifter|stage[1][43]~72_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[3]~input_o\,
	datab => \Shifter|ALT_INV_stage[1][39]~74_combout\,
	datac => \Shifter|ALT_INV_stage[1][43]~72_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][35]~75_combout\,
	dataf => \Shifter|ALT_INV_stage[1][31]~68_combout\,
	combout => \Shifter|stage[2][31]~141_combout\);

-- Location: LABCELL_X35_Y34_N10
\Shifter|stage~143\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~143_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][47]~142_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][31]~141_combout\))) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][63]~22_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][31]~141_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][47]~142_combout\,
	datab => \Shifter|ALT_INV_stage[2][63]~22_combout\,
	datac => \Shifter|ALT_INV_Equal10~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][31]~141_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~143_combout\);

-- Location: LABCELL_X40_Y31_N8
\Shifter|stage[2][15]~144\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage[2][15]~144_combout\ = ( \Shifter|stage[1][23]~69_combout\ & ( \Shifter|stage[1][15]~84_combout\ & ( (!\B[2]~input_o\) # ((!\B[3]~input_o\ & (\Shifter|stage[1][19]~70_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][27]~67_combout\)))) ) ) 
-- ) # ( !\Shifter|stage[1][23]~69_combout\ & ( \Shifter|stage[1][15]~84_combout\ & ( (!\B[3]~input_o\ & (((!\B[2]~input_o\)) # (\Shifter|stage[1][19]~70_combout\))) # (\B[3]~input_o\ & (((\Shifter|stage[1][27]~67_combout\ & \B[2]~input_o\)))) ) ) ) # ( 
-- \Shifter|stage[1][23]~69_combout\ & ( !\Shifter|stage[1][15]~84_combout\ & ( (!\B[3]~input_o\ & (\Shifter|stage[1][19]~70_combout\ & ((\B[2]~input_o\)))) # (\B[3]~input_o\ & (((!\B[2]~input_o\) # (\Shifter|stage[1][27]~67_combout\)))) ) ) ) # ( 
-- !\Shifter|stage[1][23]~69_combout\ & ( !\Shifter|stage[1][15]~84_combout\ & ( (\B[2]~input_o\ & ((!\B[3]~input_o\ & (\Shifter|stage[1][19]~70_combout\)) # (\B[3]~input_o\ & ((\Shifter|stage[1][27]~67_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[1][19]~70_combout\,
	datab => \ALT_INV_B[3]~input_o\,
	datac => \Shifter|ALT_INV_stage[1][27]~67_combout\,
	datad => \ALT_INV_B[2]~input_o\,
	datae => \Shifter|ALT_INV_stage[1][23]~69_combout\,
	dataf => \Shifter|ALT_INV_stage[1][15]~84_combout\,
	combout => \Shifter|stage[2][15]~144_combout\);

-- Location: LABCELL_X35_Y34_N32
\Y_internal~50\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~50_combout\ = ( \Shifter|stage[2][15]~144_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|stage~143_combout\ & ((!\Shifter|Equal2~0_combout\)))) # (\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\) # 
-- (\Shifter|stage[2][48]~14_combout\)))) ) ) # ( !\Shifter|stage[2][15]~144_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|stage~143_combout\ & ((!\Shifter|Equal2~0_combout\)))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|stage[2][48]~14_combout\ & 
-- \Shifter|Equal2~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100000000001101011111000000110101111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~143_combout\,
	datab => \Shifter|ALT_INV_stage[2][48]~14_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][15]~144_combout\,
	combout => \Y_internal~50_combout\);

-- Location: MLABCELL_X34_Y33_N14
\Y_internal~51\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~51_combout\ = ( \Y_internal~50_combout\ & ( \Y_internal~39_combout\ & ( !\Y_internal~38_combout\ ) ) ) # ( \Y_internal~50_combout\ & ( !\Y_internal~39_combout\ & ( (!\Y_internal~38_combout\ & (((\Y_internal~49_combout\)))) # 
-- (\Y_internal~38_combout\ & (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ $ 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\)))) ) ) ) # ( !\Y_internal~50_combout\ & ( !\Y_internal~39_combout\ & ( (!\Y_internal~38_combout\ & 
-- (((\Y_internal~49_combout\)))) # (\Y_internal~38_combout\ & (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ $ 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101100110000011110110011000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~0_combout\,
	datac => \ALT_INV_Y_internal~49_combout\,
	datad => \ALT_INV_Y_internal~38_combout\,
	datae => \ALT_INV_Y_internal~50_combout\,
	dataf => \ALT_INV_Y_internal~39_combout\,
	combout => \Y_internal~51_combout\);

-- Location: LABCELL_X35_Y34_N0
\Shifter|stage~145\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~145_combout\ = ( \Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][32]~9_combout\ ) ) # ( !\Shifter|Equal10~0_combout\ & ( (!\Shifter|Equal9~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\ & 
-- ((\Shifter|stage[2][48]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal9~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][32]~9_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][48]~14_combout\,
	dataf => \Shifter|ALT_INV_Equal10~0_combout\,
	combout => \Shifter|stage~145_combout\);

-- Location: LABCELL_X35_Y32_N8
\Shifter|stage~146\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~146_combout\ = ( \Shifter|InputExtended[63]~2_combout\ & ( \A[0]~input_o\ & ( (\Shifter|Equal10~0_combout\ & (!\ShiftFN[1]~input_o\ & (\ShiftFN[0]~input_o\ & \Shifter|stage[2][63]~21_combout\))) ) ) ) # ( 
-- !\Shifter|InputExtended[63]~2_combout\ & ( \A[0]~input_o\ & ( (!\Shifter|Equal10~0_combout\ & (\ShiftFN[1]~input_o\ & (\ShiftFN[0]~input_o\))) # (\Shifter|Equal10~0_combout\ & (((\ShiftFN[1]~input_o\ & \ShiftFN[0]~input_o\)) # 
-- (\Shifter|stage[2][63]~21_combout\))) ) ) ) # ( !\Shifter|InputExtended[63]~2_combout\ & ( !\A[0]~input_o\ & ( (!\ShiftFN[0]~input_o\ & (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][63]~21_combout\)))) # (\ShiftFN[0]~input_o\ & 
-- (((\ShiftFN[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000000000000000000011010101110000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \ALT_INV_ShiftFN[1]~input_o\,
	datac => \ALT_INV_ShiftFN[0]~input_o\,
	datad => \Shifter|ALT_INV_stage[2][63]~21_combout\,
	datae => \Shifter|ALT_INV_InputExtended[63]~2_combout\,
	dataf => \ALT_INV_A[0]~input_o\,
	combout => \Shifter|stage~146_combout\);

-- Location: LABCELL_X35_Y34_N18
\Y_internal~54\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~54_combout\ = ( \Shifter|stage~145_combout\ & ( \Shifter|stage~146_combout\ & ( (!\Shifter|Equal11~0_combout\) # ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][16]~4_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][47]~142_combout\)))) ) ) ) # ( !\Shifter|stage~145_combout\ & ( \Shifter|stage~146_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|Equal2~0_combout\)) # (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][16]~4_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][47]~142_combout\))))) ) ) ) # ( \Shifter|stage~145_combout\ & ( !\Shifter|stage~146_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\)) # 
-- (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][16]~4_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][47]~142_combout\))))) ) ) ) # ( !\Shifter|stage~145_combout\ & ( !\Shifter|stage~146_combout\ & ( 
-- (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][16]~4_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][47]~142_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][16]~4_combout\,
	datad => \Shifter|ALT_INV_stage[2][47]~142_combout\,
	datae => \Shifter|ALT_INV_stage~145_combout\,
	dataf => \Shifter|ALT_INV_stage~146_combout\,
	combout => \Y_internal~54_combout\);

-- Location: LABCELL_X38_Y29_N26
\Y_internal~53\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~53_combout\ = ( \LogicFN[0]~input_o\ & ( (!\B[16]~input_o\ & (\A[16]~input_o\ & !\LogicFN[1]~input_o\)) # (\B[16]~input_o\ & (!\A[16]~input_o\ $ (\LogicFN[1]~input_o\))) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (((\B[4]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\A[16]~input_o\)) # (\B[16]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101011111001100110101111101011010000001010101101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[16]~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \ALT_INV_A[16]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Y_internal~53_combout\);

-- Location: LABCELL_X38_Y29_N20
\Y_internal~291\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~291_combout\ = ( !\Y_internal~39_combout\ & ( (!\Y_internal~38_combout\ & (((\Y_internal~53_combout\)))) # (\Y_internal~38_combout\ & (!\A[16]~input_o\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ $ (\B_In[16]~4_combout\)))))) ) ) # ( \Y_internal~39_combout\ & ( (!\Y_internal~38_combout\ & 
-- (((\Y_internal~54_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101101001110000010100000101001001110000110110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datab => \ALT_INV_A[16]~input_o\,
	datac => \ALT_INV_Y_internal~54_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \ALT_INV_Y_internal~39_combout\,
	dataf => \ALT_INV_B_In[16]~4_combout\,
	datag => \ALT_INV_Y_internal~53_combout\,
	combout => \Y_internal~291_combout\);

-- Location: LABCELL_X35_Y30_N38
\Y_internal~52\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~52_combout\ = (\Y_internal~38_combout\ & !\Y_internal~39_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datab => \ALT_INV_Y_internal~39_combout\,
	combout => \Y_internal~52_combout\);

-- Location: MLABCELL_X34_Y32_N32
\Shifter|stage~147\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~147_combout\ = ( \Shifter|stage[2][33]~32_combout\ & ( ((!\Shifter|Equal9~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][49]~37_combout\)))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][33]~32_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][49]~37_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000000100110001110011011111110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][49]~37_combout\,
	dataf => \Shifter|ALT_INV_stage[2][33]~32_combout\,
	combout => \Shifter|stage~147_combout\);

-- Location: LABCELL_X35_Y32_N2
\Shifter|stage~148\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~148_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\) # (\Shifter|stage[2][62]~45_combout\) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( (\Shifter|Equal10~0_combout\ & \Shifter|stage[2][62]~45_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][62]~45_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~148_combout\);

-- Location: LABCELL_X35_Y32_N12
\Y_internal~56\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~56_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][46]~138_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][17]~27_combout\ ) ) ) # ( 
-- \Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~148_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~147_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][17]~27_combout\,
	datab => \Shifter|ALT_INV_stage[2][46]~138_combout\,
	datac => \Shifter|ALT_INV_stage~147_combout\,
	datad => \Shifter|ALT_INV_stage~148_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~56_combout\);

-- Location: MLABCELL_X39_Y29_N0
\Y_internal~55\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~55_combout\ = ( \B[17]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[5]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\A[17]~input_o\))))) ) ) # ( !\B[17]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[5]~input_o\)) # (\LogicFN[1]~input_o\ & ((\A[17]~input_o\))))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ & ((\A[17]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001101110000010000110111001101110001110110110111000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[5]~input_o\,
	datad => \ALT_INV_A[17]~input_o\,
	dataf => \ALT_INV_B[17]~input_o\,
	combout => \Y_internal~55_combout\);

-- Location: LABCELL_X38_Y29_N12
\Y_internal~57\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~57_combout\ = ( \Y_internal~55_combout\ & ( (!\Y_internal~38_combout\ & ((!\Y_internal~39_combout\) # (\Y_internal~56_combout\))) ) ) # ( !\Y_internal~55_combout\ & ( (\Y_internal~39_combout\ & (!\Y_internal~38_combout\ & 
-- \Y_internal~56_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~39_combout\,
	datab => \ALT_INV_Y_internal~38_combout\,
	datac => \ALT_INV_Y_internal~56_combout\,
	dataf => \ALT_INV_Y_internal~55_combout\,
	combout => \Y_internal~57_combout\);

-- Location: MLABCELL_X39_Y29_N26
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ = ( \B_In[17]~5_combout\ & ( !\A[17]~input_o\ ) ) # ( !\B_In[17]~5_combout\ & ( \A[17]~input_o\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[17]~input_o\,
	dataf => \ALT_INV_B_In[17]~5_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\);

-- Location: LABCELL_X38_Y29_N38
\Y_internal~58\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~58_combout\ = ( \Y_internal~57_combout\ & ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ ) ) # ( !\Y_internal~57_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ & ( (\Y_internal~52_combout\ & ((!\B_In[16]~4_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # (!\A[16]~input_o\))) # (\B_In[16]~4_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & !\A[16]~input_o\)))) ) ) ) # ( \Y_internal~57_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ ) ) # ( !\Y_internal~57_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ & ( (\Y_internal~52_combout\ & ((!\B_In[16]~4_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & \A[16]~input_o\)) # (\B_In[16]~4_combout\ & ((\A[16]~input_o\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111111111111111111100001110000010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B_In[16]~4_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \ALT_INV_Y_internal~52_combout\,
	datad => \ALT_INV_A[16]~input_o\,
	datae => \ALT_INV_Y_internal~57_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~0_combout\,
	combout => \Y_internal~58_combout\);

-- Location: MLABCELL_X39_Y29_N32
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\ = !\AddnSub~input_o\ $ (!\A[18]~input_o\ $ (\B[18]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_A[18]~input_o\,
	datad => \ALT_INV_B[18]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X39_Y29_N4
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\);

-- Location: MLABCELL_X34_Y32_N36
\Shifter|stage~149\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~149_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][50]~59_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][34]~55_combout\))) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][34]~55_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][50]~59_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][34]~55_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~149_combout\);

-- Location: MLABCELL_X34_Y32_N0
\Shifter|stage~150\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~150_combout\ = ( \Shifter|stage[2][61]~66_combout\ & ( (\Shifter|sign_bit~0_combout\) # (\Shifter|Equal10~0_combout\) ) ) # ( !\Shifter|stage[2][61]~66_combout\ & ( (!\Shifter|Equal10~0_combout\ & \Shifter|sign_bit~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][61]~66_combout\,
	combout => \Shifter|stage~150_combout\);

-- Location: MLABCELL_X37_Y32_N32
\Y_internal~60\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~60_combout\ = ( \Shifter|stage[2][18]~50_combout\ & ( \Shifter|stage[2][45]~134_combout\ & ( ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage~149_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~150_combout\)))) # 
-- (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage[2][18]~50_combout\ & ( \Shifter|stage[2][45]~134_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage~149_combout\ & ((!\Shifter|Equal11~0_combout\)))) # (\Shifter|Equal2~0_combout\ & 
-- (((\Shifter|Equal11~0_combout\) # (\Shifter|stage~150_combout\)))) ) ) ) # ( \Shifter|stage[2][18]~50_combout\ & ( !\Shifter|stage[2][45]~134_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\)) # (\Shifter|stage~149_combout\))) # 
-- (\Shifter|Equal2~0_combout\ & (((\Shifter|stage~150_combout\ & !\Shifter|Equal11~0_combout\)))) ) ) ) # ( !\Shifter|stage[2][18]~50_combout\ & ( !\Shifter|stage[2][45]~134_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage~149_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~150_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~149_combout\,
	datab => \Shifter|ALT_INV_stage~150_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_Equal11~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][18]~50_combout\,
	dataf => \Shifter|ALT_INV_stage[2][45]~134_combout\,
	combout => \Y_internal~60_combout\);

-- Location: MLABCELL_X39_Y29_N38
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\);

-- Location: MLABCELL_X39_Y29_N6
\Y_internal~59\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~59_combout\ = ( \LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & ((\B[18]~input_o\) # (\A[18]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[18]~input_o\ & \B[18]~input_o\)) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- (\B[6]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\A[18]~input_o\ $ (!\B[18]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101110010001001110111001000001010101011110000101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[6]~input_o\,
	datac => \ALT_INV_A[18]~input_o\,
	datad => \ALT_INV_B[18]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~59_combout\);

-- Location: MLABCELL_X39_Y29_N20
\Y_internal~287\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~287_combout\ = ( !\Y_internal~39_combout\ & ( (!\Y_internal~38_combout\ & (((\Y_internal~59_combout\)))) # (\Y_internal~38_combout\ & 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\))))) ) ) # ( \Y_internal~39_combout\ & ( ((!\Y_internal~38_combout\ & (\Y_internal~60_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000011101000011000000110000111111000111010000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~combout\,
	datab => \ALT_INV_Y_internal~38_combout\,
	datac => \ALT_INV_Y_internal~60_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \ALT_INV_Y_internal~39_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~combout\,
	datag => \ALT_INV_Y_internal~59_combout\,
	combout => \Y_internal~287_combout\);

-- Location: MLABCELL_X37_Y31_N38
\Shifter|stage~151\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~151_combout\ = ( \Shifter|stage[2][35]~76_combout\ & ( ((!\Shifter|Equal9~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][51]~81_combout\)))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][35]~76_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][51]~81_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101001110111010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][51]~81_combout\,
	datad => \Shifter|ALT_INV_Equal9~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][35]~76_combout\,
	combout => \Shifter|stage~151_combout\);

-- Location: MLABCELL_X37_Y31_N36
\Shifter|stage~152\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~152_combout\ = ( \Shifter|stage[2][60]~88_combout\ & ( (\Shifter|sign_bit~0_combout\) # (\Shifter|Equal10~0_combout\) ) ) # ( !\Shifter|stage[2][60]~88_combout\ & ( (!\Shifter|Equal10~0_combout\ & \Shifter|sign_bit~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][60]~88_combout\,
	combout => \Shifter|stage~152_combout\);

-- Location: MLABCELL_X37_Y31_N22
\Y_internal~62\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~62_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][19]~71_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][44]~130_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][19]~71_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\ & (\Shifter|stage~151_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~152_combout\))) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage[2][19]~71_combout\ & ( (\Shifter|stage[2][44]~130_combout\ & 
-- \Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage[2][19]~71_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage~151_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~152_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~151_combout\,
	datab => \Shifter|ALT_INV_stage~152_combout\,
	datac => \Shifter|ALT_INV_stage[2][44]~130_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][19]~71_combout\,
	combout => \Y_internal~62_combout\);

-- Location: MLABCELL_X39_Y29_N2
\Y_internal~61\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~61_combout\ = ( \A[19]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[7]~input_o\)) # (\LogicFN[1]~input_o\))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ $ (((\B[19]~input_o\))))) ) ) # ( !\A[19]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- ((!\LogicFN[1]~input_o\ & (\B[7]~input_o\)) # (\LogicFN[1]~input_o\ & ((\B[19]~input_o\))))) # (\LogicFN[0]~input_o\ & (!\LogicFN[1]~input_o\ & ((\B[19]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001101110000010000110111001101110001110110110111000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[7]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Y_internal~61_combout\);

-- Location: MLABCELL_X39_Y29_N8
\Y_internal~63\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~63_combout\ = ( \Y_internal~61_combout\ & ( (!\Y_internal~38_combout\ & ((!\Y_internal~39_combout\) # (\Y_internal~62_combout\))) ) ) # ( !\Y_internal~61_combout\ & ( (\Y_internal~62_combout\ & (!\Y_internal~38_combout\ & 
-- \Y_internal~39_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011110000001100001111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Y_internal~62_combout\,
	datac => \ALT_INV_Y_internal~38_combout\,
	datad => \ALT_INV_Y_internal~39_combout\,
	dataf => \ALT_INV_Y_internal~61_combout\,
	combout => \Y_internal~63_combout\);

-- Location: MLABCELL_X39_Y29_N10
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\ = ( \A[19]~input_o\ & ( !\AddnSub~input_o\ $ (\B[19]~input_o\) ) ) # ( !\A[19]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\B[19]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101010101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_A[19]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X39_Y29_N14
\Y_internal~64\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~64_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\ & \Y_internal~52_combout\)) # (\Y_internal~63_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( ((\Y_internal~52_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\)))) # (\Y_internal~63_combout\) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\ & \Y_internal~52_combout\)) # (\Y_internal~63_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( ((\Y_internal~52_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\)))) # (\Y_internal~63_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101111101010101010101111101010101011111010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~63_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~0_combout\,
	datad => \ALT_INV_Y_internal~52_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Y_internal~64_combout\);

-- Location: MLABCELL_X34_Y29_N24
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ = ( \A[20]~input_o\ & ( !\AddnSub~input_o\ $ (\B[20]~input_o\) ) ) # ( !\A[20]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\B[20]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101010101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[20]~input_o\,
	dataf => \ALT_INV_A[20]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X34_Y29_N8
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\);

-- Location: LABCELL_X32_Y31_N10
\Shifter|stage~153\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~153_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((!\Shifter|Equal9~0_combout\)) # (\Shifter|stage[2][52]~91_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][36]~90_combout\)))) ) ) # ( 
-- !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][52]~91_combout\ & ((\Shifter|Equal9~0_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][36]~90_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110011000001010011001111110101001100111111010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][52]~91_combout\,
	datab => \Shifter|ALT_INV_stage[2][36]~90_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~153_combout\);

-- Location: LABCELL_X32_Y31_N24
\Shifter|stage~154\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~154_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\) # (\Shifter|stage[2][59]~94_combout\) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( (\Shifter|Equal10~0_combout\ & \Shifter|stage[2][59]~94_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shifter|ALT_INV_Equal10~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][59]~94_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~154_combout\);

-- Location: LABCELL_X38_Y29_N2
\Y_internal~66\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~66_combout\ = ( \Shifter|stage~154_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][20]~89_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][43]~126_combout\))) ) ) ) # ( 
-- !\Shifter|stage~154_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][20]~89_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][43]~126_combout\))) ) ) ) # ( \Shifter|stage~154_combout\ & ( 
-- !\Shifter|Equal11~0_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|stage~153_combout\) ) ) ) # ( !\Shifter|stage~154_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (\Shifter|stage~153_combout\ & !\Shifter|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~153_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][20]~89_combout\,
	datad => \Shifter|ALT_INV_stage[2][43]~126_combout\,
	datae => \Shifter|ALT_INV_stage~154_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~66_combout\);

-- Location: MLABCELL_X34_Y29_N10
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\);

-- Location: MLABCELL_X34_Y29_N36
\Y_internal~65\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~65_combout\ = ( \LogicFN[0]~input_o\ & ( (!\A[20]~input_o\ & (\B[20]~input_o\ & !\LogicFN[1]~input_o\)) # (\A[20]~input_o\ & (!\B[20]~input_o\ $ (\LogicFN[1]~input_o\))) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (((\B[8]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\B[20]~input_o\)) # (\A[20]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111110111000001111111011101100001011000010110000101100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[20]~input_o\,
	datab => \ALT_INV_B[20]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_B[8]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Y_internal~65_combout\);

-- Location: MLABCELL_X34_Y29_N20
\Y_internal~283\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~283_combout\ = ( !\Y_internal~39_combout\ & ( (!\Y_internal~38_combout\ & ((((\Y_internal~65_combout\))))) # (\Y_internal~38_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\)))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\)))) ) ) # ( \Y_internal~39_combout\ & ( (((\Y_internal~66_combout\ & 
-- ((!\Y_internal~38_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000011110000111100010001101110110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~combout\,
	datac => \ALT_INV_Y_internal~66_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~combout\,
	datae => \ALT_INV_Y_internal~39_combout\,
	dataf => \ALT_INV_Y_internal~38_combout\,
	datag => \ALT_INV_Y_internal~65_combout\,
	combout => \Y_internal~283_combout\);

-- Location: MLABCELL_X34_Y29_N26
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\ = !\AddnSub~input_o\ $ (!\B[21]~input_o\ $ (\A[21]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010101011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[21]~input_o\,
	datad => \ALT_INV_A[21]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X34_Y29_N0
\Y_internal~67\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~67_combout\ = ( \LogicFN[0]~input_o\ & ( (!\A[21]~input_o\ & (\B[21]~input_o\ & !\LogicFN[1]~input_o\)) # (\A[21]~input_o\ & (!\B[21]~input_o\ $ (\LogicFN[1]~input_o\))) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (((\B[9]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\B[21]~input_o\)) # (\A[21]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111110111000001111111011101100001011000010110000101100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[21]~input_o\,
	datab => \ALT_INV_B[21]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_B[9]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Y_internal~67_combout\);

-- Location: LABCELL_X32_Y32_N10
\Shifter|stage~156\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~156_combout\ = (!\Shifter|Equal10~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][58]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][58]~100_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~156_combout\);

-- Location: LABCELL_X32_Y32_N20
\Shifter|stage~155\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~155_combout\ = ( \Shifter|stage[2][53]~97_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][37]~96_combout\)))) ) ) # ( 
-- !\Shifter|stage[2][53]~97_combout\ & ( (!\Shifter|Equal10~0_combout\ & (!\Shifter|Equal9~0_combout\ & (\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][37]~96_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal9~0_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][37]~96_combout\,
	dataf => \Shifter|ALT_INV_stage[2][53]~97_combout\,
	combout => \Shifter|stage~155_combout\);

-- Location: LABCELL_X32_Y32_N32
\Y_internal~68\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~68_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][42]~122_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][21]~95_combout\ ) ) ) # ( 
-- \Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~156_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~155_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][21]~95_combout\,
	datab => \Shifter|ALT_INV_stage~156_combout\,
	datac => \Shifter|ALT_INV_stage~155_combout\,
	datad => \Shifter|ALT_INV_stage[2][42]~122_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~68_combout\);

-- Location: MLABCELL_X34_Y29_N32
\Y_internal~69\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~69_combout\ = ( \Y_internal~68_combout\ & ( (!\Y_internal~38_combout\ & ((\Y_internal~67_combout\) # (\Y_internal~39_combout\))) ) ) # ( !\Y_internal~68_combout\ & ( (!\Y_internal~39_combout\ & (!\Y_internal~38_combout\ & 
-- \Y_internal~67_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Y_internal~39_combout\,
	datac => \ALT_INV_Y_internal~38_combout\,
	datad => \ALT_INV_Y_internal~67_combout\,
	dataf => \ALT_INV_Y_internal~68_combout\,
	combout => \Y_internal~69_combout\);

-- Location: MLABCELL_X34_Y29_N12
\Y_internal~70\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~70_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( \Y_internal~52_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\)) # (\Y_internal~69_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( \Y_internal~52_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\)) # (\Y_internal~69_combout\) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( !\Y_internal~52_combout\ & ( \Y_internal~69_combout\ ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( !\Y_internal~52_combout\ & ( \Y_internal~69_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100111111110011110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_sum~0_combout\,
	datac => \ALT_INV_Y_internal~69_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_Y_internal~52_combout\,
	combout => \Y_internal~70_combout\);

-- Location: LABCELL_X35_Y30_N0
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\ = ( \B[22]~input_o\ & ( !\A[22]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[22]~input_o\ & ( 
-- !\A[22]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[22]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[22]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\);

-- Location: LABCELL_X35_Y31_N18
\Shifter|stage~157\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~157_combout\ = ( \Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][54]~103_combout\ & ( \Shifter|stage[2][38]~102_combout\ ) ) ) # ( !\Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][54]~103_combout\ & ( (\Shifter|sign_bit~0_combout\) # 
-- (\Shifter|Equal9~0_combout\) ) ) ) # ( \Shifter|Equal10~0_combout\ & ( !\Shifter|stage[2][54]~103_combout\ & ( \Shifter|stage[2][38]~102_combout\ ) ) ) # ( !\Shifter|Equal10~0_combout\ & ( !\Shifter|stage[2][54]~103_combout\ & ( 
-- (!\Shifter|Equal9~0_combout\ & \Shifter|sign_bit~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000001111111100111111001111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal9~0_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][38]~102_combout\,
	datae => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][54]~103_combout\,
	combout => \Shifter|stage~157_combout\);

-- Location: LABCELL_X35_Y35_N30
\Shifter|stage~158\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~158_combout\ = ( \Shifter|stage[2][57]~106_combout\ & ( (\Shifter|sign_bit~0_combout\) # (\Shifter|Equal10~0_combout\) ) ) # ( !\Shifter|stage[2][57]~106_combout\ & ( (!\Shifter|Equal10~0_combout\ & \Shifter|sign_bit~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shifter|ALT_INV_Equal10~0_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][57]~106_combout\,
	combout => \Shifter|stage~158_combout\);

-- Location: LABCELL_X35_Y31_N2
\Y_internal~72\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~72_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][41]~118_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][22]~101_combout\ ) ) ) # ( 
-- \Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~158_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~157_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~157_combout\,
	datab => \Shifter|ALT_INV_stage~158_combout\,
	datac => \Shifter|ALT_INV_stage[2][41]~118_combout\,
	datad => \Shifter|ALT_INV_stage[2][22]~101_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~72_combout\);

-- Location: LABCELL_X40_Y30_N6
\Y_internal~71\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~71_combout\ = ( \B[10]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\A[22]~input_o\ $ (!\B[22]~input_o\)))) # (\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[22]~input_o\) # (\A[22]~input_o\))) # 
-- (\LogicFN[0]~input_o\ & (\A[22]~input_o\ & \B[22]~input_o\)))) ) ) # ( !\B[10]~input_o\ & ( (!\A[22]~input_o\ & (\B[22]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\)))) # (\A[22]~input_o\ & (!\LogicFN[1]~input_o\ $ (((!\LogicFN[0]~input_o\) 
-- # (\B[22]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001100101000001100110010110001110111011011000111011101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_A[22]~input_o\,
	datad => \ALT_INV_B[22]~input_o\,
	dataf => \ALT_INV_B[10]~input_o\,
	combout => \Y_internal~71_combout\);

-- Location: LABCELL_X40_Y29_N18
\Y_internal~73\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~73_combout\ = ( \Y_internal~71_combout\ & ( (!\Y_internal~38_combout\ & ((!\Y_internal~39_combout\) # (\Y_internal~72_combout\))) ) ) # ( !\Y_internal~71_combout\ & ( (!\Y_internal~38_combout\ & (\Y_internal~39_combout\ & 
-- \Y_internal~72_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datac => \ALT_INV_Y_internal~39_combout\,
	datad => \ALT_INV_Y_internal~72_combout\,
	dataf => \ALT_INV_Y_internal~71_combout\,
	combout => \Y_internal~73_combout\);

-- Location: LABCELL_X35_Y30_N26
\Y_internal~74\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~74_combout\ = ( \Y_internal~73_combout\ & ( \Y_internal~52_combout\ ) ) # ( !\Y_internal~73_combout\ & ( \Y_internal~52_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\))))) ) ) ) # ( \Y_internal~73_combout\ & ( !\Y_internal~52_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100100111110110001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_sum~0_combout\,
	datae => \ALT_INV_Y_internal~73_combout\,
	dataf => \ALT_INV_Y_internal~52_combout\,
	combout => \Y_internal~74_combout\);

-- Location: LABCELL_X35_Y30_N4
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\ = ( \B[23]~input_o\ & ( !\A[23]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[23]~input_o\ & ( 
-- !\A[23]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[23]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[23]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\);

-- Location: LABCELL_X35_Y35_N2
\Shifter|stage~159\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~159_combout\ = ( \Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][39]~108_combout\ ) ) # ( !\Shifter|Equal10~0_combout\ & ( (!\Shifter|Equal9~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal9~0_combout\ & 
-- (\Shifter|stage[2][55]~109_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][39]~108_combout\,
	datab => \Shifter|ALT_INV_stage[2][55]~109_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_Equal10~0_combout\,
	combout => \Shifter|stage~159_combout\);

-- Location: LABCELL_X35_Y35_N12
\Shifter|stage~160\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~160_combout\ = ( \Shifter|stage[2][56]~112_combout\ & ( (\Shifter|Equal10~0_combout\) # (\Shifter|sign_bit~0_combout\) ) ) # ( !\Shifter|stage[2][56]~112_combout\ & ( (\Shifter|sign_bit~0_combout\ & !\Shifter|Equal10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][56]~112_combout\,
	combout => \Shifter|stage~160_combout\);

-- Location: LABCELL_X35_Y35_N38
\Y_internal~76\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~76_combout\ = ( \Shifter|stage[2][40]~114_combout\ & ( \Shifter|Equal2~0_combout\ & ( (\Shifter|stage~160_combout\) # (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage[2][40]~114_combout\ & ( \Shifter|Equal2~0_combout\ & ( 
-- (!\Shifter|Equal11~0_combout\ & \Shifter|stage~160_combout\) ) ) ) # ( \Shifter|stage[2][40]~114_combout\ & ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~159_combout\))) # (\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage[2][23]~107_combout\)) ) ) ) # ( !\Shifter|stage[2][40]~114_combout\ & ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~159_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][23]~107_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][23]~107_combout\,
	datac => \Shifter|ALT_INV_stage~159_combout\,
	datad => \Shifter|ALT_INV_stage~160_combout\,
	datae => \Shifter|ALT_INV_stage[2][40]~114_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Y_internal~76_combout\);

-- Location: LABCELL_X35_Y30_N14
\Y_internal~75\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~75_combout\ = ( \B[11]~input_o\ & ( (!\A[23]~input_o\ & ((!\B[23]~input_o\ & (!\LogicFN[1]~input_o\ & !\LogicFN[0]~input_o\)) # (\B[23]~input_o\ & ((!\LogicFN[1]~input_o\) # (!\LogicFN[0]~input_o\))))) # (\A[23]~input_o\ & 
-- ((!\LogicFN[0]~input_o\) # (!\B[23]~input_o\ $ (\LogicFN[1]~input_o\)))) ) ) # ( !\B[11]~input_o\ & ( (!\A[23]~input_o\ & (\B[23]~input_o\ & (!\LogicFN[1]~input_o\ $ (!\LogicFN[0]~input_o\)))) # (\A[23]~input_o\ & (!\LogicFN[1]~input_o\ $ 
-- (((!\LogicFN[0]~input_o\) # (\B[23]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011101100001000001110110000111110111011000011111011101100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[23]~input_o\,
	datab => \ALT_INV_B[23]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_B[11]~input_o\,
	combout => \Y_internal~75_combout\);

-- Location: LABCELL_X35_Y30_N36
\Y_internal~77\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~77_combout\ = ( \Y_internal~75_combout\ & ( (!\Y_internal~38_combout\ & ((!\Y_internal~39_combout\) # (\Y_internal~76_combout\))) ) ) # ( !\Y_internal~75_combout\ & ( (!\Y_internal~38_combout\ & (\Y_internal~39_combout\ & 
-- \Y_internal~76_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datab => \ALT_INV_Y_internal~39_combout\,
	datad => \ALT_INV_Y_internal~76_combout\,
	dataf => \ALT_INV_Y_internal~75_combout\,
	combout => \Y_internal~77_combout\);

-- Location: LABCELL_X35_Y30_N10
\Y_internal~78\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~78_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( \Y_internal~52_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\)) # (\Y_internal~77_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( \Y_internal~52_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\)) # (\Y_internal~77_combout\) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( !\Y_internal~52_combout\ & ( \Y_internal~77_combout\ ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( !\Y_internal~52_combout\ & ( \Y_internal~77_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101111011011110110111011110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_sum~0_combout\,
	datab => \ALT_INV_Y_internal~77_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_Y_internal~52_combout\,
	combout => \Y_internal~78_combout\);

-- Location: LABCELL_X35_Y35_N14
\Shifter|stage~161\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~161_combout\ = ( \Shifter|stage[2][56]~112_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((\Shifter|Equal9~0_combout\)) # (\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][40]~114_combout\)))) ) ) # ( 
-- !\Shifter|stage[2][56]~112_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|sign_bit~0_combout\ & (!\Shifter|Equal9~0_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][40]~114_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110011010000000111001101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][40]~114_combout\,
	dataf => \Shifter|ALT_INV_stage[2][56]~112_combout\,
	combout => \Shifter|stage~161_combout\);

-- Location: LABCELL_X35_Y35_N6
\Shifter|stage~162\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~162_combout\ = ( \Shifter|stage[2][55]~109_combout\ & ( (\Shifter|sign_bit~0_combout\) # (\Shifter|Equal10~0_combout\) ) ) # ( !\Shifter|stage[2][55]~109_combout\ & ( (!\Shifter|Equal10~0_combout\ & \Shifter|sign_bit~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][55]~109_combout\,
	combout => \Shifter|stage~162_combout\);

-- Location: LABCELL_X35_Y35_N20
\Y_internal~80\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~80_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][24]~113_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][39]~108_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][24]~113_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\ & (\Shifter|stage~161_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~162_combout\))) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage[2][24]~113_combout\ & ( (\Shifter|stage[2][39]~108_combout\ & 
-- \Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage[2][24]~113_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage~161_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~162_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][39]~108_combout\,
	datab => \Shifter|ALT_INV_stage~161_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~162_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][24]~113_combout\,
	combout => \Y_internal~80_combout\);

-- Location: LABCELL_X35_Y29_N18
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\ = ( \B[24]~input_o\ & ( !\A[24]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[24]~input_o\ & ( 
-- !\A[24]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[24]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[24]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\);

-- Location: LABCELL_X35_Y29_N16
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\ ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\);

-- Location: LABCELL_X35_Y29_N6
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ = 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\);

-- Location: LABCELL_X35_Y33_N30
\Y_internal~79\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~79_combout\ = ( \A[24]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\LogicFN[1]~input_o\)) # (\B[12]~input_o\))) # (\LogicFN[0]~input_o\ & ((!\LogicFN[1]~input_o\ $ (\B[24]~input_o\)))) ) ) # ( !\A[24]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & (\B[12]~input_o\)) # (\LogicFN[0]~input_o\ & ((\B[24]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\B[24]~input_o\ & !\LogicFN[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100001100010001110000110001110111110000110111011111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[12]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[24]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_A[24]~input_o\,
	combout => \Y_internal~79_combout\);

-- Location: LABCELL_X35_Y29_N20
\Y_internal~279\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~279_combout\ = ( !\Y_internal~39_combout\ & ( (!\Y_internal~38_combout\ & (((\Y_internal~79_combout\)))) # (\Y_internal~38_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\)))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\)))))) ) ) # ( \Y_internal~39_combout\ & ( (!\Y_internal~38_combout\ & 
-- (((\Y_internal~80_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001001110000010100000101000011011010111110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \ALT_INV_Y_internal~80_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~combout\,
	datae => \ALT_INV_Y_internal~39_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~combout\,
	datag => \ALT_INV_Y_internal~79_combout\,
	combout => \Y_internal~279_combout\);

-- Location: LABCELL_X35_Y31_N4
\Shifter|stage~164\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~164_combout\ = ( \Shifter|stage[2][54]~103_combout\ & ( (\Shifter|sign_bit~0_combout\) # (\Shifter|Equal10~0_combout\) ) ) # ( !\Shifter|stage[2][54]~103_combout\ & ( (!\Shifter|Equal10~0_combout\ & \Shifter|sign_bit~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][54]~103_combout\,
	combout => \Shifter|stage~164_combout\);

-- Location: LABCELL_X35_Y31_N6
\Shifter|stage~163\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~163_combout\ = ( \Shifter|stage[2][41]~118_combout\ & ( ((!\Shifter|Equal9~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][57]~106_combout\)))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][41]~118_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][57]~106_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001000000010101001110101011111110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal10~0_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][57]~106_combout\,
	dataf => \Shifter|ALT_INV_stage[2][41]~118_combout\,
	combout => \Shifter|stage~163_combout\);

-- Location: LABCELL_X35_Y29_N26
\Y_internal~82\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~82_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][38]~102_combout\ & ( (\Shifter|stage~164_combout\) # (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][38]~102_combout\ & ( 
-- (!\Shifter|Equal11~0_combout\ & (\Shifter|stage~163_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][25]~117_combout\))) ) ) ) # ( \Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][38]~102_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- \Shifter|stage~164_combout\) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][38]~102_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|stage~163_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][25]~117_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_stage~164_combout\,
	datac => \Shifter|ALT_INV_stage~163_combout\,
	datad => \Shifter|ALT_INV_stage[2][25]~117_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][38]~102_combout\,
	combout => \Y_internal~82_combout\);

-- Location: LABCELL_X35_Y29_N28
\Y_internal~81\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~81_combout\ = ( \LogicFN[1]~input_o\ & ( (!\B[25]~input_o\ & (\A[25]~input_o\ & !\LogicFN[0]~input_o\)) # (\B[25]~input_o\ & ((!\LogicFN[0]~input_o\) # (\A[25]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- (((\B[13]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[25]~input_o\ $ ((!\A[25]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011110110000001101111011001110001011100010111000101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[25]~input_o\,
	datab => \ALT_INV_A[25]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[13]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~81_combout\);

-- Location: LABCELL_X35_Y29_N0
\Y_internal~83\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~83_combout\ = ( \Y_internal~81_combout\ & ( (!\Y_internal~38_combout\ & ((!\Y_internal~39_combout\) # (\Y_internal~82_combout\))) ) ) # ( !\Y_internal~81_combout\ & ( (\Y_internal~39_combout\ & (\Y_internal~82_combout\ & 
-- !\Y_internal~38_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000010110000101100001011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~39_combout\,
	datab => \ALT_INV_Y_internal~82_combout\,
	datac => \ALT_INV_Y_internal~38_combout\,
	dataf => \ALT_INV_Y_internal~81_combout\,
	combout => \Y_internal~83_combout\);

-- Location: LABCELL_X35_Y29_N2
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\ = ( \B[25]~input_o\ & ( !\AddnSub~input_o\ $ (\A[25]~input_o\) ) ) # ( !\B[25]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\A[25]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[25]~input_o\,
	dataf => \ALT_INV_B[25]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\);

-- Location: LABCELL_X35_Y29_N8
\Y_internal~84\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~84_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( \Y_internal~52_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\ $ 
-- (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\)))) # (\Y_internal~83_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( \Y_internal~52_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\)))) # (\Y_internal~83_combout\) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( !\Y_internal~52_combout\ & ( \Y_internal~83_combout\ ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( !\Y_internal~52_combout\ & ( \Y_internal~83_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010111111111011101111101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~83_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_Y_internal~52_combout\,
	combout => \Y_internal~84_combout\);

-- Location: LABCELL_X40_Y29_N16
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\ = ( \B[26]~input_o\ & ( !\AddnSub~input_o\ $ (\A[26]~input_o\) ) ) # ( !\B[26]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\A[26]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[26]~input_o\,
	dataf => \ALT_INV_B[26]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\);

-- Location: LABCELL_X40_Y29_N26
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\ ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\);

-- Location: LABCELL_X32_Y32_N36
\Shifter|stage~165\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~165_combout\ = ( \Shifter|stage[2][42]~122_combout\ & ( ((!\Shifter|Equal9~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][58]~100_combout\)))) # (\Shifter|Equal10~0_combout\) ) ) # ( 
-- !\Shifter|stage[2][42]~122_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((!\Shifter|Equal9~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\ & ((\Shifter|stage[2][58]~100_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000000100110001110011011111110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][58]~100_combout\,
	dataf => \Shifter|ALT_INV_stage[2][42]~122_combout\,
	combout => \Shifter|stage~165_combout\);

-- Location: LABCELL_X32_Y32_N38
\Shifter|stage~166\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~166_combout\ = ( \Shifter|stage[2][53]~97_combout\ & ( (\Shifter|Equal10~0_combout\) # (\Shifter|sign_bit~0_combout\) ) ) # ( !\Shifter|stage[2][53]~97_combout\ & ( (\Shifter|sign_bit~0_combout\ & !\Shifter|Equal10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][53]~97_combout\,
	combout => \Shifter|stage~166_combout\);

-- Location: LABCELL_X32_Y32_N2
\Y_internal~86\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~86_combout\ = ( \Shifter|stage[2][37]~96_combout\ & ( \Shifter|Equal11~0_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][26]~121_combout\) ) ) ) # ( !\Shifter|stage[2][37]~96_combout\ & ( \Shifter|Equal11~0_combout\ & ( 
-- (\Shifter|stage[2][26]~121_combout\ & !\Shifter|Equal2~0_combout\) ) ) ) # ( \Shifter|stage[2][37]~96_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage~165_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage~166_combout\))) ) ) ) # ( !\Shifter|stage[2][37]~96_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage~165_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~166_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][26]~121_combout\,
	datab => \Shifter|ALT_INV_stage~165_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~166_combout\,
	datae => \Shifter|ALT_INV_stage[2][37]~96_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~86_combout\);

-- Location: LABCELL_X40_Y29_N2
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\);

-- Location: LABCELL_X40_Y29_N0
\Y_internal~85\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~85_combout\ = ( \LogicFN[1]~input_o\ & ( (!\B[26]~input_o\ & (!\LogicFN[0]~input_o\ & \A[26]~input_o\)) # (\B[26]~input_o\ & ((!\LogicFN[0]~input_o\) # (\A[26]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- (((\B[14]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[26]~input_o\ $ (((!\A[26]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100111010001101010011101001010000111101010101000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[26]~input_o\,
	datab => \ALT_INV_B[14]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_A[26]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~85_combout\);

-- Location: LABCELL_X40_Y29_N20
\Y_internal~275\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~275_combout\ = ( !\Y_internal~39_combout\ & ( (!\Y_internal~38_combout\ & (((\Y_internal~85_combout\)))) # (\Y_internal~38_combout\ & 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\)))))) ) ) # ( \Y_internal~39_combout\ & ( (!\Y_internal~38_combout\ & 
-- (((\Y_internal~86_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001101100011011000010100000101000001010010111110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\,
	datac => \ALT_INV_Y_internal~86_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\,
	datae => \ALT_INV_Y_internal~39_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datag => \ALT_INV_Y_internal~85_combout\,
	combout => \Y_internal~275_combout\);

-- Location: LABCELL_X32_Y31_N36
\Shifter|stage~168\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~168_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\) # (\Shifter|stage[2][52]~91_combout\) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( (\Shifter|stage[2][52]~91_combout\ & \Shifter|Equal10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][52]~91_combout\,
	datac => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~168_combout\);

-- Location: LABCELL_X32_Y31_N12
\Shifter|stage~167\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~167_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((!\Shifter|Equal9~0_combout\)) # (\Shifter|stage[2][59]~94_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][43]~126_combout\)))) ) ) # ( 
-- !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][59]~94_combout\ & ((\Shifter|Equal9~0_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][43]~126_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110011000001010011001111110101001100111111010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][59]~94_combout\,
	datab => \Shifter|ALT_INV_stage[2][43]~126_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~167_combout\);

-- Location: LABCELL_X32_Y31_N2
\Y_internal~88\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~88_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage~167_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|stage~168_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][36]~90_combout\))) ) ) ) # ( 
-- !\Shifter|Equal2~0_combout\ & ( \Shifter|stage~167_combout\ & ( (!\Shifter|Equal11~0_combout\) # (\Shifter|stage[2][27]~125_combout\) ) ) ) # ( \Shifter|Equal2~0_combout\ & ( !\Shifter|stage~167_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage~168_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][36]~90_combout\))) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|stage~167_combout\ & ( (\Shifter|Equal11~0_combout\ & \Shifter|stage[2][27]~125_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_stage~168_combout\,
	datac => \Shifter|ALT_INV_stage[2][27]~125_combout\,
	datad => \Shifter|ALT_INV_stage[2][36]~90_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage~167_combout\,
	combout => \Y_internal~88_combout\);

-- Location: LABCELL_X40_Y29_N24
\Y_internal~87\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~87_combout\ = ( \B[27]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[15]~input_o\) # (\LogicFN[1]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[27]~input_o\ $ ((\LogicFN[1]~input_o\)))) ) ) # ( !\B[27]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- ((!\LogicFN[0]~input_o\ & ((\B[15]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[27]~input_o\)))) # (\LogicFN[1]~input_o\ & (\A[27]~input_o\ & ((!\LogicFN[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110101000100000111010100010000111111100110010011111110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[27]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[15]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_B[27]~input_o\,
	combout => \Y_internal~87_combout\);

-- Location: LABCELL_X40_Y29_N8
\Y_internal~89\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~89_combout\ = ( \Y_internal~87_combout\ & ( (!\Y_internal~38_combout\ & ((!\Y_internal~39_combout\) # (\Y_internal~88_combout\))) ) ) # ( !\Y_internal~87_combout\ & ( (!\Y_internal~38_combout\ & (\Y_internal~39_combout\ & 
-- \Y_internal~88_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~38_combout\,
	datab => \ALT_INV_Y_internal~39_combout\,
	datad => \ALT_INV_Y_internal~88_combout\,
	dataf => \ALT_INV_Y_internal~87_combout\,
	combout => \Y_internal~89_combout\);

-- Location: LABCELL_X40_Y29_N10
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\ = ( \B[27]~input_o\ & ( !\AddnSub~input_o\ $ (\A[27]~input_o\) ) ) # ( !\B[27]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\A[27]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[27]~input_o\,
	dataf => \ALT_INV_B[27]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\);

-- Location: LABCELL_X40_Y29_N34
\Y_internal~90\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~90_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( ((\Y_internal~52_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\)))) # (\Y_internal~89_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( ((\Y_internal~52_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\)))) # (\Y_internal~89_combout\) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\ & \Y_internal~52_combout\)) # (\Y_internal~89_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\ & \Y_internal~52_combout\)) # (\Y_internal~89_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010111010101110101010111010111010101011101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~89_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~0_combout\,
	datac => \ALT_INV_Y_internal~52_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Y_internal~90_combout\);

-- Location: LABCELL_X38_Y29_N6
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ = !\A[28]~input_o\ $ (!\B[28]~input_o\ $ (\AddnSub~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010101011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[28]~input_o\,
	datac => \ALT_INV_B[28]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\);

-- Location: LABCELL_X38_Y29_N4
\Y_internal~91\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~91_combout\ = ( \LogicFN[0]~input_o\ & ( (!\A[28]~input_o\ & (\B[28]~input_o\ & !\LogicFN[1]~input_o\)) # (\A[28]~input_o\ & (!\B[28]~input_o\ $ (\LogicFN[1]~input_o\))) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (((\B[16]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\B[28]~input_o\)) # (\A[28]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101110111000011110111011101100110000100010110011000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[28]~input_o\,
	datab => \ALT_INV_B[28]~input_o\,
	datac => \ALT_INV_B[16]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Y_internal~91_combout\);

-- Location: MLABCELL_X37_Y31_N6
\Shifter|stage~170\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~170_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\) # (\Shifter|stage[2][51]~81_combout\) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( (\Shifter|stage[2][51]~81_combout\ & \Shifter|Equal10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Shifter|ALT_INV_stage[2][51]~81_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~170_combout\);

-- Location: MLABCELL_X37_Y31_N14
\Shifter|stage~169\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~169_combout\ = ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((!\Shifter|Equal9~0_combout\)) # (\Shifter|stage[2][60]~88_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][44]~130_combout\)))) ) ) # ( 
-- !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][60]~88_combout\ & ((\Shifter|Equal9~0_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][44]~130_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110011000001010011001111110101001100111111010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][60]~88_combout\,
	datab => \Shifter|ALT_INV_stage[2][44]~130_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Shifter|stage~169_combout\);

-- Location: MLABCELL_X37_Y31_N24
\Y_internal~92\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~92_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][35]~76_combout\ ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage~170_combout\ ) ) ) # ( 
-- \Shifter|Equal11~0_combout\ & ( !\Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][28]~129_combout\ ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|Equal2~0_combout\ & ( \Shifter|stage~169_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][28]~129_combout\,
	datab => \Shifter|ALT_INV_stage~170_combout\,
	datac => \Shifter|ALT_INV_stage[2][35]~76_combout\,
	datad => \Shifter|ALT_INV_stage~169_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Y_internal~92_combout\);

-- Location: LABCELL_X38_Y29_N14
\Y_internal~93\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~93_combout\ = ( \Y_internal~92_combout\ & ( (!\Y_internal~38_combout\ & ((\Y_internal~91_combout\) # (\Y_internal~39_combout\))) ) ) # ( !\Y_internal~92_combout\ & ( (!\Y_internal~39_combout\ & (!\Y_internal~38_combout\ & 
-- \Y_internal~91_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~39_combout\,
	datab => \ALT_INV_Y_internal~38_combout\,
	datad => \ALT_INV_Y_internal~91_combout\,
	dataf => \ALT_INV_Y_internal~92_combout\,
	combout => \Y_internal~93_combout\);

-- Location: LABCELL_X38_Y29_N8
\Y_internal~94\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~94_combout\ = ( \Y_internal~52_combout\ & ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ $ 
-- (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\)))) # (\Y_internal~93_combout\) ) ) ) # ( !\Y_internal~52_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( \Y_internal~93_combout\ ) ) ) # ( \Y_internal~52_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\)))) # (\Y_internal~93_combout\) ) ) ) # ( !\Y_internal~52_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( \Y_internal~93_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001101101111111100000000111111111001110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_Y_internal~93_combout\,
	datae => \ALT_INV_Y_internal~52_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Y_internal~94_combout\);

-- Location: MLABCELL_X34_Y32_N26
\Shifter|stage~171\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~171_combout\ = ( \Shifter|stage[2][61]~66_combout\ & ( (!\Shifter|Equal10~0_combout\ & (((\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal9~0_combout\))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][45]~134_combout\)))) ) ) # ( 
-- !\Shifter|stage[2][61]~66_combout\ & ( (!\Shifter|Equal10~0_combout\ & (!\Shifter|Equal9~0_combout\ & ((\Shifter|sign_bit~0_combout\)))) # (\Shifter|Equal10~0_combout\ & (((\Shifter|stage[2][45]~134_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal9~0_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][45]~134_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][61]~66_combout\,
	combout => \Shifter|stage~171_combout\);

-- Location: MLABCELL_X34_Y32_N38
\Shifter|stage~172\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~172_combout\ = ( \Shifter|stage[2][50]~59_combout\ & ( (\Shifter|sign_bit~0_combout\) # (\Shifter|Equal10~0_combout\) ) ) # ( !\Shifter|stage[2][50]~59_combout\ & ( (!\Shifter|Equal10~0_combout\ & \Shifter|sign_bit~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][50]~59_combout\,
	combout => \Shifter|stage~172_combout\);

-- Location: MLABCELL_X34_Y32_N20
\Y_internal~96\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~96_combout\ = ( \Shifter|stage[2][29]~133_combout\ & ( \Shifter|stage~172_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\) # (\Shifter|stage~171_combout\)))) # (\Shifter|Equal11~0_combout\ & 
-- (((!\Shifter|Equal2~0_combout\)) # (\Shifter|stage[2][34]~55_combout\))) ) ) ) # ( !\Shifter|stage[2][29]~133_combout\ & ( \Shifter|stage~172_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\) # (\Shifter|stage~171_combout\)))) # 
-- (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][34]~55_combout\ & ((\Shifter|Equal2~0_combout\)))) ) ) ) # ( \Shifter|stage[2][29]~133_combout\ & ( !\Shifter|stage~172_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((\Shifter|stage~171_combout\ & 
-- !\Shifter|Equal2~0_combout\)))) # (\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\)) # (\Shifter|stage[2][34]~55_combout\))) ) ) ) # ( !\Shifter|stage[2][29]~133_combout\ & ( !\Shifter|stage~172_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- (((\Shifter|stage~171_combout\ & !\Shifter|Equal2~0_combout\)))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][34]~55_combout\ & ((\Shifter|Equal2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][34]~55_combout\,
	datab => \Shifter|ALT_INV_stage~171_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][29]~133_combout\,
	dataf => \Shifter|ALT_INV_stage~172_combout\,
	combout => \Y_internal~96_combout\);

-- Location: MLABCELL_X37_Y29_N20
\Y_internal~95\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~95_combout\ = ( \LogicFN[1]~input_o\ & ( (!\B[29]~input_o\ & (!\LogicFN[0]~input_o\ & \A[29]~input_o\)) # (\B[29]~input_o\ & ((!\LogicFN[0]~input_o\) # (\A[29]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- (((\B[17]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[29]~input_o\ $ (((!\A[29]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100111010001101010011101001010000111101010101000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[29]~input_o\,
	datab => \ALT_INV_B[17]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_A[29]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~95_combout\);

-- Location: MLABCELL_X37_Y29_N0
\Y_internal~97\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~97_combout\ = ( \Y_internal~95_combout\ & ( (!\Y_internal~38_combout\ & ((!\Y_internal~39_combout\) # (\Y_internal~96_combout\))) ) ) # ( !\Y_internal~95_combout\ & ( (!\Y_internal~38_combout\ & (\Y_internal~96_combout\ & 
-- \Y_internal~39_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Y_internal~38_combout\,
	datac => \ALT_INV_Y_internal~96_combout\,
	datad => \ALT_INV_Y_internal~39_combout\,
	dataf => \ALT_INV_Y_internal~95_combout\,
	combout => \Y_internal~97_combout\);

-- Location: MLABCELL_X37_Y29_N36
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ = ( \B[29]~input_o\ & ( !\A[29]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\B[29]~input_o\ & ( 
-- !\A[29]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[29]~input_o\,
	datad => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_B[29]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X37_Y29_N6
\Y_internal~98\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~98_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( \Y_internal~52_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) # (\Y_internal~97_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( \Y_internal~52_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) # (\Y_internal~97_combout\) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( !\Y_internal~52_combout\ & ( \Y_internal~97_combout\ ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( !\Y_internal~52_combout\ & ( \Y_internal~97_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101111101010111110111110111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~97_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_Y_internal~52_combout\,
	combout => \Y_internal~98_combout\);

-- Location: MLABCELL_X37_Y29_N10
\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\ = !\B[30]~input_o\ $ (!\AddnSub~input_o\ $ (\A[30]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[30]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[30]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X34_Y32_N28
\Shifter|stage~173\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~173_combout\ = ( \Shifter|Equal9~0_combout\ & ( (!\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][62]~45_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][46]~138_combout\)) ) ) # ( !\Shifter|Equal9~0_combout\ & ( 
-- (!\Shifter|Equal10~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal10~0_combout\ & (\Shifter|stage[2][46]~138_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][46]~138_combout\,
	datab => \Shifter|ALT_INV_stage[2][62]~45_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_Equal10~0_combout\,
	dataf => \Shifter|ALT_INV_Equal9~0_combout\,
	combout => \Shifter|stage~173_combout\);

-- Location: MLABCELL_X34_Y32_N34
\Shifter|stage~174\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~174_combout\ = (!\Shifter|Equal10~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal10~0_combout\ & ((\Shifter|stage[2][49]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \Shifter|ALT_INV_Equal10~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][49]~37_combout\,
	combout => \Shifter|stage~174_combout\);

-- Location: MLABCELL_X34_Y32_N4
\Y_internal~100\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~100_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage~174_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][30]~137_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][33]~32_combout\)) ) ) ) # ( 
-- !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~174_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|stage~173_combout\) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage~174_combout\ & ( (!\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][30]~137_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][33]~32_combout\)) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage~174_combout\ & ( (\Shifter|stage~173_combout\ & !\Shifter|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][33]~32_combout\,
	datab => \Shifter|ALT_INV_stage[2][30]~137_combout\,
	datac => \Shifter|ALT_INV_stage~173_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage~174_combout\,
	combout => \Y_internal~100_combout\);

-- Location: MLABCELL_X37_Y29_N32
\Y_internal~99\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~99_combout\ = ( \LogicFN[1]~input_o\ & ( (!\B[30]~input_o\ & (\A[30]~input_o\ & !\LogicFN[0]~input_o\)) # (\B[30]~input_o\ & ((!\LogicFN[0]~input_o\) # (\A[30]~input_o\))) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & 
-- (((\B[18]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[30]~input_o\ $ ((!\A[30]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011110110000001101111011001110001011100010111000101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[30]~input_o\,
	datab => \ALT_INV_A[30]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[18]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~99_combout\);

-- Location: MLABCELL_X37_Y29_N30
\Y_internal~101\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~101_combout\ = ( \Y_internal~99_combout\ & ( (!\Y_internal~38_combout\ & ((!\Y_internal~39_combout\) # (\Y_internal~100_combout\))) ) ) # ( !\Y_internal~99_combout\ & ( (!\Y_internal~38_combout\ & (\Y_internal~100_combout\ & 
-- \Y_internal~39_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Y_internal~38_combout\,
	datac => \ALT_INV_Y_internal~100_combout\,
	datad => \ALT_INV_Y_internal~39_combout\,
	dataf => \ALT_INV_Y_internal~99_combout\,
	combout => \Y_internal~101_combout\);

-- Location: MLABCELL_X37_Y29_N12
\Y_internal~102\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~102_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( ((\Y_internal~52_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\)) # (\Y_internal~101_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( ((\Y_internal~52_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) # (\Y_internal~101_combout\) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( ((\Y_internal~52_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) # (\Y_internal~101_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( ((\Y_internal~52_combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\)) # (\Y_internal~101_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111010000011111111100010100111111110100010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~52_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_sum~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_Y_internal~101_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Y_internal~102_combout\);

-- Location: MLABCELL_X37_Y36_N0
\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ = ( \A[31]~input_o\ & ( \B[31]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\))))) ) ) ) # ( !\A[31]~input_o\ & ( \B[31]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\))))) ) ) ) # ( \A[31]~input_o\ & ( !\B[31]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\))))) ) ) ) # ( !\A[31]~input_o\ & ( !\B[31]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001110101100101011000101001110101100010100110101001110101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_AddnSub~input_o\,
	datae => \ALT_INV_A[31]~input_o\,
	dataf => \ALT_INV_B[31]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\);

-- Location: MLABCELL_X37_Y36_N12
\LogicUnit|Mux32~0\ : arriaii_lcell_comb
-- Equation(s):
-- \LogicUnit|Mux32~0_combout\ = ( \LogicFN[0]~input_o\ & ( (!\B[31]~input_o\ & (\A[31]~input_o\ & !\LogicFN[1]~input_o\)) # (\B[31]~input_o\ & (!\A[31]~input_o\ $ (\LogicFN[1]~input_o\))) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (((\B[19]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\A[31]~input_o\)) # (\B[31]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101110111000011110111011101100110000100010110011000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[31]~input_o\,
	datab => \ALT_INV_A[31]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \LogicUnit|Mux32~0_combout\);

-- Location: LABCELL_X35_Y34_N8
\Shifter|stage~175\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~175_combout\ = ( \Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][47]~142_combout\ ) ) # ( !\Shifter|Equal10~0_combout\ & ( (!\Shifter|Equal9~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal9~0_combout\ & 
-- (\Shifter|stage[2][63]~22_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][47]~142_combout\,
	datab => \Shifter|ALT_INV_stage[2][63]~22_combout\,
	datac => \Shifter|ALT_INV_Equal9~0_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_Equal10~0_combout\,
	combout => \Shifter|stage~175_combout\);

-- Location: LABCELL_X35_Y34_N34
\Shifter|stage~176\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage~176_combout\ = ( \Shifter|Equal10~0_combout\ & ( \Shifter|stage[2][48]~14_combout\ ) ) # ( !\Shifter|Equal10~0_combout\ & ( \Shifter|sign_bit~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Shifter|ALT_INV_stage[2][48]~14_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_Equal10~0_combout\,
	combout => \Shifter|stage~176_combout\);

-- Location: LABCELL_X35_Y34_N20
\Shifter|stage_out[31]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Shifter|stage_out[31]~0_combout\ = ( \Shifter|stage~176_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][31]~141_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][32]~9_combout\))) ) ) ) # ( 
-- !\Shifter|stage~176_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][31]~141_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][32]~9_combout\))) ) ) ) # ( \Shifter|stage~176_combout\ & ( 
-- !\Shifter|Equal11~0_combout\ & ( (\Shifter|stage~175_combout\) # (\Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|stage~176_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & \Shifter|stage~175_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][31]~141_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage~175_combout\,
	datad => \Shifter|ALT_INV_stage[2][32]~9_combout\,
	datae => \Shifter|ALT_INV_stage~176_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Shifter|stage_out[31]~0_combout\);

-- Location: LABCELL_X35_Y33_N16
\Y_internal~103\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~103_combout\ = ( \LogicUnit|Mux32~0_combout\ & ( \Shifter|stage_out[31]~0_combout\ & ( (!\FuncClass[1]~input_o\ & (((!\Y_internal~0_combout\) # (\FuncClass[0]~input_o\)) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) 
-- ) # ( !\LogicUnit|Mux32~0_combout\ & ( \Shifter|stage_out[31]~0_combout\ & ( (!\FuncClass[1]~input_o\ & (!\FuncClass[0]~input_o\ & ((!\Y_internal~0_combout\) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( 
-- \LogicUnit|Mux32~0_combout\ & ( !\Shifter|stage_out[31]~0_combout\ & ( (!\FuncClass[1]~input_o\ & (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & \Y_internal~0_combout\)) # (\FuncClass[0]~input_o\))) ) ) ) # ( 
-- !\LogicUnit|Mux32~0_combout\ & ( !\Shifter|stage_out[31]~0_combout\ & ( (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & (!\FuncClass[1]~input_o\ & (!\FuncClass[0]~input_o\ & \Y_internal~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000011000100110011000000010000001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datab => \ALT_INV_FuncClass[1]~input_o\,
	datac => \ALT_INV_FuncClass[0]~input_o\,
	datad => \ALT_INV_Y_internal~0_combout\,
	datae => \LogicUnit|ALT_INV_Mux32~0_combout\,
	dataf => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	combout => \Y_internal~103_combout\);

-- Location: LABCELL_X35_Y36_N0
\Y_internal~105\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~105_combout\ = ( !\FuncClass[1]~input_o\ & ( (\FuncClass[0]~input_o\ & ((!\LogicFN[1]~input_o\) # (\LogicFN[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001011101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_FuncClass[0]~input_o\,
	dataf => \ALT_INV_FuncClass[1]~input_o\,
	combout => \Y_internal~105_combout\);

-- Location: LABCELL_X35_Y33_N36
\Y_internal~106\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~106_combout\ = ( \LogicFN[1]~input_o\ & ( (!\FuncClass[1]~input_o\ & (!\LogicFN[0]~input_o\ & \FuncClass[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_FuncClass[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_FuncClass[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~106_combout\);

-- Location: MLABCELL_X34_Y36_N14
\Y_internal~107\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~107_combout\ = ( \Y_internal~106_combout\ & ( (\B[32]~input_o\) # (\A[32]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[32]~input_o\,
	datab => \ALT_INV_B[32]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~107_combout\);

-- Location: MLABCELL_X34_Y36_N12
\Y_internal~104\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~104_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\A[32]~input_o\ $ (!\B[32]~input_o\)))) # (\LogicFN[1]~input_o\ & (\A[32]~input_o\ & (\B[32]~input_o\))) ) ) # ( !\B[19]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & (\LogicFN[0]~input_o\ & (!\A[32]~input_o\ $ (!\B[32]~input_o\)))) # (\LogicFN[1]~input_o\ & (\A[32]~input_o\ & (\B[32]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101100001000000010110000111110001011000011111000101100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[32]~input_o\,
	datab => \ALT_INV_B[32]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Y_internal~104_combout\);

-- Location: MLABCELL_X34_Y36_N8
\Adder|S[32]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[32]~1_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( !\A[32]~input_o\ $ (!\B_In[32]~2_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( !\A[32]~input_o\ $ (!\B_In[32]~2_combout\ $ 
-- (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011001100110100110011001011010011001100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[32]~input_o\,
	datab => \ALT_INV_B_In[32]~2_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[32]~1_combout\);

-- Location: LABCELL_X35_Y34_N24
\Y_internal~108\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~108_combout\ = ( \Shifter|stage~176_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][32]~9_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][31]~141_combout\)) ) ) ) # ( 
-- !\Shifter|stage~176_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][32]~9_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][31]~141_combout\)) ) ) ) # ( \Shifter|stage~176_combout\ & ( 
-- !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage~175_combout\) ) ) ) # ( !\Shifter|stage~176_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (\Shifter|Equal2~0_combout\ & \Shifter|stage~175_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][31]~141_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage~175_combout\,
	datad => \Shifter|ALT_INV_stage[2][32]~9_combout\,
	datae => \Shifter|ALT_INV_stage~176_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~108_combout\);

-- Location: MLABCELL_X34_Y36_N16
\Y_internal~109\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~109_combout\ = ( \Adder|S[32]~1_combout\ & ( \Y_internal~108_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[32]~1_combout\ & ( \Y_internal~108_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & (\ExtWord~input_o\))) ) ) ) # ( \Adder|S[32]~1_combout\ & ( !\Y_internal~108_combout\ & ( (!\Y_internal~0_combout\ & (((\ExtWord~input_o\ & \Shifter|stage_out[31]~0_combout\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[32]~1_combout\ & ( !\Y_internal~108_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \Adder|ALT_INV_S[32]~1_combout\,
	dataf => \ALT_INV_Y_internal~108_combout\,
	combout => \Y_internal~109_combout\);

-- Location: MLABCELL_X34_Y36_N20
\Y_internal~110\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~110_combout\ = ( \Y_internal~5_combout\ & ( (((\Y_internal~105_combout\ & \Y_internal~104_combout\)) # (\Y_internal~109_combout\)) # (\Y_internal~107_combout\) ) ) # ( !\Y_internal~5_combout\ & ( ((\Y_internal~105_combout\ & 
-- \Y_internal~104_combout\)) # (\Y_internal~107_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~105_combout\,
	datab => \ALT_INV_Y_internal~107_combout\,
	datac => \ALT_INV_Y_internal~104_combout\,
	datad => \ALT_INV_Y_internal~109_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~110_combout\);

-- Location: MLABCELL_X34_Y36_N4
\Y_internal~112\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~112_combout\ = ( \Y_internal~106_combout\ & ( (\A[33]~input_o\) # (\B[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[33]~input_o\,
	datad => \ALT_INV_A[33]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~112_combout\);

-- Location: MLABCELL_X34_Y36_N26
\Y_internal~111\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~111_combout\ = ( \B[33]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\A[33]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\A[33]~input_o\)))) ) ) # ( !\B[33]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\A[33]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000000001011100001100110101110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_A[33]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[33]~input_o\,
	combout => \Y_internal~111_combout\);

-- Location: MLABCELL_X34_Y36_N22
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ = ( \B_In[33]~3_combout\ & ( !\A[33]~input_o\ ) ) # ( !\B_In[33]~3_combout\ & ( \A[33]~input_o\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_A[33]~input_o\,
	dataf => \ALT_INV_B_In[33]~3_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X34_Y36_N30
\Adder|S[33]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[33]~2_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( \B_In[32]~2_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & !\A[32]~input_o\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( \B_In[32]~2_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & !\A[32]~input_o\))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( !\B_In[32]~2_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # (!\A[32]~input_o\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( !\B_In[32]~2_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # (!\A[32]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111100000011110101101000111100111100000101101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~0_combout\,
	datad => \ALT_INV_A[32]~input_o\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B_In[32]~2_combout\,
	combout => \Adder|S[33]~2_combout\);

-- Location: MLABCELL_X34_Y32_N10
\Y_internal~113\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~113_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage~174_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][33]~32_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][30]~137_combout\))) ) ) ) # ( 
-- !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~174_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage~173_combout\) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage~174_combout\ & ( (!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][33]~32_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][30]~137_combout\))) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage~174_combout\ & ( (\Shifter|Equal2~0_combout\ & \Shifter|stage~173_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][33]~32_combout\,
	datab => \Shifter|ALT_INV_stage[2][30]~137_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~173_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage~174_combout\,
	combout => \Y_internal~113_combout\);

-- Location: MLABCELL_X34_Y36_N18
\Y_internal~114\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~114_combout\ = ( \Adder|S[33]~2_combout\ & ( \Y_internal~113_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[33]~2_combout\ & ( \Y_internal~113_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & ((\ExtWord~input_o\)))) ) ) ) # ( \Adder|S[33]~2_combout\ & ( !\Y_internal~113_combout\ & ( (!\Y_internal~0_combout\ & (((\Shifter|stage_out[31]~0_combout\ & \ExtWord~input_o\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[33]~2_combout\ & ( !\Y_internal~113_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S[33]~2_combout\,
	dataf => \ALT_INV_Y_internal~113_combout\,
	combout => \Y_internal~114_combout\);

-- Location: MLABCELL_X34_Y36_N6
\Y_internal~115\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~115_combout\ = ( \Y_internal~105_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~114_combout\)) # (\Y_internal~111_combout\)) # (\Y_internal~112_combout\) ) ) # ( !\Y_internal~105_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~114_combout\)) # (\Y_internal~112_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111101110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~112_combout\,
	datab => \ALT_INV_Y_internal~111_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~114_combout\,
	dataf => \ALT_INV_Y_internal~105_combout\,
	combout => \Y_internal~115_combout\);

-- Location: LABCELL_X35_Y36_N2
\Y_internal~116\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~116_combout\ = ( \A[34]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\B[34]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\B[34]~input_o\)))) ) ) # ( !\A[34]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[34]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000100101101011010010010110101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[34]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_A[34]~input_o\,
	combout => \Y_internal~116_combout\);

-- Location: LABCELL_X35_Y36_N4
\Y_internal~117\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~117_combout\ = ( \A[34]~input_o\ & ( \Y_internal~106_combout\ ) ) # ( !\A[34]~input_o\ & ( (\Y_internal~106_combout\ & \B[34]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Y_internal~106_combout\,
	datad => \ALT_INV_B[34]~input_o\,
	dataf => \ALT_INV_A[34]~input_o\,
	combout => \Y_internal~117_combout\);

-- Location: MLABCELL_X37_Y36_N28
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\ = ( \A[34]~input_o\ & ( !\AddnSub~input_o\ $ (\B[34]~input_o\) ) ) # ( !\A[34]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\B[34]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[34]~input_o\,
	dataf => \ALT_INV_A[34]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X34_Y36_N34
\Adder|S[34]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[34]~3_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010001110100010101011111000010001011100010111010101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~0_combout\,
	combout => \Adder|S[34]~3_combout\);

-- Location: MLABCELL_X34_Y32_N12
\Y_internal~118\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~118_combout\ = ( \Shifter|stage[2][29]~133_combout\ & ( \Shifter|stage~172_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\) # (\Shifter|stage~171_combout\)))) # (\Shifter|Equal11~0_combout\ & 
-- (((\Shifter|Equal2~0_combout\)) # (\Shifter|stage[2][34]~55_combout\))) ) ) ) # ( !\Shifter|stage[2][29]~133_combout\ & ( \Shifter|stage~172_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\) # (\Shifter|stage~171_combout\)))) # 
-- (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][34]~55_combout\ & ((!\Shifter|Equal2~0_combout\)))) ) ) ) # ( \Shifter|stage[2][29]~133_combout\ & ( !\Shifter|stage~172_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((\Shifter|stage~171_combout\ & 
-- \Shifter|Equal2~0_combout\)))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\)) # (\Shifter|stage[2][34]~55_combout\))) ) ) ) # ( !\Shifter|stage[2][29]~133_combout\ & ( !\Shifter|stage~172_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- (((\Shifter|stage~171_combout\ & \Shifter|Equal2~0_combout\)))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][34]~55_combout\ & ((!\Shifter|Equal2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][34]~55_combout\,
	datab => \Shifter|ALT_INV_stage~171_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][29]~133_combout\,
	dataf => \Shifter|ALT_INV_stage~172_combout\,
	combout => \Y_internal~118_combout\);

-- Location: LABCELL_X35_Y36_N10
\Y_internal~119\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~119_combout\ = ( \Adder|S[34]~3_combout\ & ( \Y_internal~118_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[34]~3_combout\ & ( \Y_internal~118_combout\ & ( (!\ExtWord~input_o\ & (((!\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) ) # ( \Adder|S[34]~3_combout\ & ( !\Y_internal~118_combout\ & ( (!\ExtWord~input_o\ & (((\Y_internal~0_combout\)))) 
-- # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) ) # ( !\Adder|S[34]~3_combout\ & ( !\Y_internal~118_combout\ & ( 
-- (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ExtWord~input_o\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_Y_internal~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datae => \Adder|ALT_INV_S[34]~3_combout\,
	dataf => \ALT_INV_Y_internal~118_combout\,
	combout => \Y_internal~119_combout\);

-- Location: LABCELL_X35_Y36_N6
\Y_internal~120\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~120_combout\ = ( \Y_internal~119_combout\ & ( (((\Y_internal~116_combout\ & \Y_internal~105_combout\)) # (\Y_internal~117_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~119_combout\ & ( ((\Y_internal~116_combout\ & 
-- \Y_internal~105_combout\)) # (\Y_internal~117_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~116_combout\,
	datac => \ALT_INV_Y_internal~105_combout\,
	datad => \ALT_INV_Y_internal~117_combout\,
	dataf => \ALT_INV_Y_internal~119_combout\,
	combout => \Y_internal~120_combout\);

-- Location: LABCELL_X35_Y36_N12
\Y_internal~122\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~122_combout\ = ( \Y_internal~106_combout\ & ( (\B[35]~input_o\) # (\A[35]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[35]~input_o\,
	datab => \ALT_INV_B[35]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~122_combout\);

-- Location: LABCELL_X38_Y36_N2
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\ = ( \A[35]~input_o\ & ( !\AddnSub~input_o\ $ (\B[35]~input_o\) ) ) # ( !\A[35]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\B[35]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101010101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[35]~input_o\,
	dataf => \ALT_INV_A[35]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\);

-- Location: LABCELL_X38_Y36_N24
\Adder|S[35]~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[35]~4_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110011001001100111100001101100110110011000011110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[35]~4_combout\);

-- Location: MLABCELL_X37_Y31_N8
\Y_internal~123\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~123_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][28]~129_combout\ ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage~169_combout\ ) ) ) # ( 
-- \Shifter|Equal11~0_combout\ & ( !\Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][35]~76_combout\ ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|Equal2~0_combout\ & ( \Shifter|stage~170_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][28]~129_combout\,
	datab => \Shifter|ALT_INV_stage~170_combout\,
	datac => \Shifter|ALT_INV_stage[2][35]~76_combout\,
	datad => \Shifter|ALT_INV_stage~169_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Y_internal~123_combout\);

-- Location: LABCELL_X35_Y36_N8
\Y_internal~124\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~124_combout\ = ( \Adder|S[35]~4_combout\ & ( \Y_internal~123_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[35]~4_combout\ & ( \Y_internal~123_combout\ & ( (!\ExtWord~input_o\ & (((!\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) ) # ( \Adder|S[35]~4_combout\ & ( !\Y_internal~123_combout\ & ( (!\ExtWord~input_o\ & (((\Y_internal~0_combout\)))) 
-- # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) ) # ( !\Adder|S[35]~4_combout\ & ( !\Y_internal~123_combout\ & ( 
-- (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ExtWord~input_o\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datad => \ALT_INV_Y_internal~0_combout\,
	datae => \Adder|ALT_INV_S[35]~4_combout\,
	dataf => \ALT_INV_Y_internal~123_combout\,
	combout => \Y_internal~124_combout\);

-- Location: LABCELL_X35_Y36_N14
\Y_internal~121\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~121_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[35]~input_o\ & \B[35]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[35]~input_o\ $ ((!\B[35]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011110110000001101111011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[35]~input_o\,
	datab => \ALT_INV_B[35]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~121_combout\);

-- Location: LABCELL_X35_Y36_N16
\Y_internal~125\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~125_combout\ = ( \Y_internal~121_combout\ & ( (((\Y_internal~124_combout\ & \Y_internal~5_combout\)) # (\Y_internal~122_combout\)) # (\Y_internal~105_combout\) ) ) # ( !\Y_internal~121_combout\ & ( ((\Y_internal~124_combout\ & 
-- \Y_internal~5_combout\)) # (\Y_internal~122_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111101110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~105_combout\,
	datab => \ALT_INV_Y_internal~122_combout\,
	datac => \ALT_INV_Y_internal~124_combout\,
	datad => \ALT_INV_Y_internal~5_combout\,
	dataf => \ALT_INV_Y_internal~121_combout\,
	combout => \Y_internal~125_combout\);

-- Location: LABCELL_X38_Y36_N0
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ = !\AddnSub~input_o\ $ (!\B[36]~input_o\ $ (\A[36]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010101011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[36]~input_o\,
	datad => \ALT_INV_A[36]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\);

-- Location: LABCELL_X38_Y36_N10
\Adder|S[36]~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[36]~5_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\)))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\)))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\)))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\)))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011011111111111010010000000000111100011111111100001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[36]~5_combout\);

-- Location: LABCELL_X32_Y31_N4
\Y_internal~128\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~128_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage~167_combout\ & ( (!\Shifter|Equal11~0_combout\) # (\Shifter|stage[2][27]~125_combout\) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|stage~167_combout\ & ( 
-- (!\Shifter|Equal11~0_combout\ & (\Shifter|stage~168_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][36]~90_combout\))) ) ) ) # ( \Shifter|Equal2~0_combout\ & ( !\Shifter|stage~167_combout\ & ( (\Shifter|Equal11~0_combout\ & 
-- \Shifter|stage[2][27]~125_combout\) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|stage~167_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|stage~168_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][36]~90_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_stage~168_combout\,
	datac => \Shifter|ALT_INV_stage[2][36]~90_combout\,
	datad => \Shifter|ALT_INV_stage[2][27]~125_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage~167_combout\,
	combout => \Y_internal~128_combout\);

-- Location: LABCELL_X35_Y36_N26
\Y_internal~129\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~129_combout\ = ( \Adder|S[36]~5_combout\ & ( \Y_internal~128_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[36]~5_combout\ & ( \Y_internal~128_combout\ & ( (!\ExtWord~input_o\ & (((!\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) ) # ( \Adder|S[36]~5_combout\ & ( !\Y_internal~128_combout\ & ( (!\ExtWord~input_o\ & (((\Y_internal~0_combout\)))) 
-- # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) ) # ( !\Adder|S[36]~5_combout\ & ( !\Y_internal~128_combout\ & ( 
-- (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ExtWord~input_o\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_Y_internal~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datae => \Adder|ALT_INV_S[36]~5_combout\,
	dataf => \ALT_INV_Y_internal~128_combout\,
	combout => \Y_internal~129_combout\);

-- Location: LABCELL_X35_Y36_N20
\Y_internal~126\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~126_combout\ = ( \A[36]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\B[36]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\B[36]~input_o\)))) ) ) # ( !\A[36]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\B[36]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001110000010011110111000001001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_B[36]~input_o\,
	dataf => \ALT_INV_A[36]~input_o\,
	combout => \Y_internal~126_combout\);

-- Location: LABCELL_X35_Y36_N18
\Y_internal~127\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~127_combout\ = ( \Y_internal~106_combout\ & ( (\B[36]~input_o\) # (\A[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[36]~input_o\,
	datad => \ALT_INV_B[36]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~127_combout\);

-- Location: LABCELL_X35_Y36_N28
\Y_internal~130\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~130_combout\ = ( \Y_internal~105_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~129_combout\)) # (\Y_internal~127_combout\)) # (\Y_internal~126_combout\) ) ) # ( !\Y_internal~105_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~129_combout\)) # (\Y_internal~127_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~129_combout\,
	datac => \ALT_INV_Y_internal~126_combout\,
	datad => \ALT_INV_Y_internal~127_combout\,
	dataf => \ALT_INV_Y_internal~105_combout\,
	combout => \Y_internal~130_combout\);

-- Location: LABCELL_X35_Y36_N22
\Y_internal~131\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~131_combout\ = ( \LogicFN[1]~input_o\ & ( (\B[37]~input_o\ & \A[37]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\B[37]~input_o\ $ (!\A[37]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101110100010001110111010000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[37]~input_o\,
	datad => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~131_combout\);

-- Location: LABCELL_X35_Y36_N30
\Y_internal~132\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~132_combout\ = ( \Y_internal~106_combout\ & ( (\B[37]~input_o\) # (\A[37]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[37]~input_o\,
	datad => \ALT_INV_B[37]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~132_combout\);

-- Location: LABCELL_X38_Y29_N34
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\ = ( \A[37]~input_o\ & ( !\AddnSub~input_o\ $ (\B[37]~input_o\) ) ) # ( !\A[37]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\B[37]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[37]~input_o\,
	dataf => \ALT_INV_A[37]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\);

-- Location: LABCELL_X38_Y36_N34
\Adder|S[37]~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[37]~6_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100100111001001111000011001101101100011011000011110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_sum~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[37]~6_combout\);

-- Location: LABCELL_X32_Y32_N6
\Y_internal~133\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~133_combout\ = ( \Shifter|stage[2][37]~96_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][26]~121_combout\) ) ) ) # ( !\Shifter|stage[2][37]~96_combout\ & ( \Shifter|Equal11~0_combout\ & ( 
-- (\Shifter|stage[2][26]~121_combout\ & \Shifter|Equal2~0_combout\) ) ) ) # ( \Shifter|stage[2][37]~96_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~166_combout\))) # (\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage~165_combout\)) ) ) ) # ( !\Shifter|stage[2][37]~96_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~166_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~165_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][26]~121_combout\,
	datab => \Shifter|ALT_INV_stage~165_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~166_combout\,
	datae => \Shifter|ALT_INV_stage[2][37]~96_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~133_combout\);

-- Location: LABCELL_X35_Y36_N24
\Y_internal~134\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~134_combout\ = ( \Adder|S[37]~6_combout\ & ( \Y_internal~133_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[37]~6_combout\ & ( \Y_internal~133_combout\ & ( (!\ExtWord~input_o\ & (((!\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) ) # ( \Adder|S[37]~6_combout\ & ( !\Y_internal~133_combout\ & ( (!\ExtWord~input_o\ & (((\Y_internal~0_combout\)))) 
-- # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) ) # ( !\Adder|S[37]~6_combout\ & ( !\Y_internal~133_combout\ & ( 
-- (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ExtWord~input_o\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datad => \ALT_INV_Y_internal~0_combout\,
	datae => \Adder|ALT_INV_S[37]~6_combout\,
	dataf => \ALT_INV_Y_internal~133_combout\,
	combout => \Y_internal~134_combout\);

-- Location: LABCELL_X35_Y36_N34
\Y_internal~135\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~135_combout\ = ( \Y_internal~134_combout\ & ( (((\Y_internal~105_combout\ & \Y_internal~131_combout\)) # (\Y_internal~132_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~134_combout\ & ( ((\Y_internal~105_combout\ & 
-- \Y_internal~131_combout\)) # (\Y_internal~132_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~105_combout\,
	datac => \ALT_INV_Y_internal~131_combout\,
	datad => \ALT_INV_Y_internal~132_combout\,
	dataf => \ALT_INV_Y_internal~134_combout\,
	combout => \Y_internal~135_combout\);

-- Location: LABCELL_X35_Y36_N32
\Y_internal~137\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~137_combout\ = ( \Y_internal~106_combout\ & ( (\B[38]~input_o\) # (\A[38]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[38]~input_o\,
	datad => \ALT_INV_B[38]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~137_combout\);

-- Location: LABCELL_X35_Y33_N22
\Y_internal~136\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~136_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[38]~input_o\ & \B[38]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[38]~input_o\ $ ((!\B[38]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101100110000011110110011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[38]~input_o\,
	datab => \ALT_INV_B[38]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~136_combout\);

-- Location: MLABCELL_X37_Y37_N6
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\ = ( \A[38]~input_o\ & ( !\B[38]~input_o\ $ (\AddnSub~input_o\) ) ) # ( !\A[38]~input_o\ & ( 
-- !\B[38]~input_o\ $ (!\AddnSub~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[38]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	dataf => \ALT_INV_A[38]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X37_Y37_N10
\Adder|S[38]~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[38]~7_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\) # 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\) # 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000011110010010110000111101011010110100100111100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_sum~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[38]~7_combout\);

-- Location: LABCELL_X35_Y29_N12
\Y_internal~138\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~138_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][38]~102_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~163_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][25]~117_combout\)) ) ) ) # ( 
-- !\Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][38]~102_combout\ & ( (\Shifter|stage~164_combout\) # (\Shifter|Equal11~0_combout\) ) ) ) # ( \Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][38]~102_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- ((\Shifter|stage~163_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][25]~117_combout\)) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][38]~102_combout\ & ( (!\Shifter|Equal11~0_combout\ & \Shifter|stage~164_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_stage~164_combout\,
	datac => \Shifter|ALT_INV_stage[2][25]~117_combout\,
	datad => \Shifter|ALT_INV_stage~163_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][38]~102_combout\,
	combout => \Y_internal~138_combout\);

-- Location: LABCELL_X40_Y30_N30
\Y_internal~139\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~139_combout\ = ( \Adder|S[38]~7_combout\ & ( \Y_internal~138_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[38]~7_combout\ & ( \Y_internal~138_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & 
-- (((\ExtWord~input_o\ & \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( \Adder|S[38]~7_combout\ & ( !\Y_internal~138_combout\ & ( (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & (\ExtWord~input_o\))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[38]~7_combout\ & ( !\Y_internal~138_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datae => \Adder|ALT_INV_S[38]~7_combout\,
	dataf => \ALT_INV_Y_internal~138_combout\,
	combout => \Y_internal~139_combout\);

-- Location: LABCELL_X35_Y33_N26
\Y_internal~140\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~140_combout\ = ( \Y_internal~139_combout\ & ( (((\Y_internal~136_combout\ & \Y_internal~105_combout\)) # (\Y_internal~137_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~139_combout\ & ( ((\Y_internal~136_combout\ & 
-- \Y_internal~105_combout\)) # (\Y_internal~137_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111101110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~137_combout\,
	datac => \ALT_INV_Y_internal~136_combout\,
	datad => \ALT_INV_Y_internal~105_combout\,
	dataf => \ALT_INV_Y_internal~139_combout\,
	combout => \Y_internal~140_combout\);

-- Location: MLABCELL_X37_Y37_N4
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\ = ( \B[39]~input_o\ & ( !\AddnSub~input_o\ $ (\A[39]~input_o\) ) ) # ( !\B[39]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\A[39]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[39]~input_o\,
	dataf => \ALT_INV_B[39]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X37_Y37_N12
\Adder|S[39]~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[39]~8_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\ $ 
-- ((((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\) # 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110100110010101011001010101011001101010100110101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_sum~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[39]~8_combout\);

-- Location: LABCELL_X35_Y35_N24
\Y_internal~143\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~143_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][24]~113_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][39]~108_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][24]~113_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~162_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~161_combout\)) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage[2][24]~113_combout\ & ( (\Shifter|stage[2][39]~108_combout\ & 
-- !\Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage[2][24]~113_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~162_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~161_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][39]~108_combout\,
	datab => \Shifter|ALT_INV_stage~161_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~162_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][24]~113_combout\,
	combout => \Y_internal~143_combout\);

-- Location: LABCELL_X35_Y35_N8
\Y_internal~144\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~144_combout\ = ( \Adder|S[39]~8_combout\ & ( \Y_internal~143_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[39]~8_combout\ & ( \Y_internal~143_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & ((\ExtWord~input_o\)))) ) ) ) # ( \Adder|S[39]~8_combout\ & ( !\Y_internal~143_combout\ & ( (!\Y_internal~0_combout\ & (((\Shifter|stage_out[31]~0_combout\ & \ExtWord~input_o\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[39]~8_combout\ & ( !\Y_internal~143_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S[39]~8_combout\,
	dataf => \ALT_INV_Y_internal~143_combout\,
	combout => \Y_internal~144_combout\);

-- Location: MLABCELL_X39_Y36_N4
\Y_internal~142\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~142_combout\ = ( \B[39]~input_o\ & ( \Y_internal~106_combout\ ) ) # ( !\B[39]~input_o\ & ( (\A[39]~input_o\ & \Y_internal~106_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[39]~input_o\,
	datad => \ALT_INV_Y_internal~106_combout\,
	dataf => \ALT_INV_B[39]~input_o\,
	combout => \Y_internal~142_combout\);

-- Location: MLABCELL_X39_Y36_N6
\Y_internal~141\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~141_combout\ = ( \B[39]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\A[39]~input_o\)))) # (\LogicFN[1]~input_o\ & (\A[39]~input_o\)) ) ) # ( !\B[39]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[39]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000011101100110010001110110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[39]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_B[39]~input_o\,
	combout => \Y_internal~141_combout\);

-- Location: MLABCELL_X39_Y36_N8
\Y_internal~145\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~145_combout\ = ( \Y_internal~141_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~144_combout\)) # (\Y_internal~142_combout\)) # (\Y_internal~105_combout\) ) ) # ( !\Y_internal~141_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~144_combout\)) # (\Y_internal~142_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~105_combout\,
	datac => \ALT_INV_Y_internal~144_combout\,
	datad => \ALT_INV_Y_internal~142_combout\,
	dataf => \ALT_INV_Y_internal~141_combout\,
	combout => \Y_internal~145_combout\);

-- Location: MLABCELL_X37_Y37_N0
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\ = ( \A[40]~input_o\ & ( !\AddnSub~input_o\ $ (\B[40]~input_o\) ) ) # ( !\A[40]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\B[40]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[40]~input_o\,
	dataf => \ALT_INV_A[40]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X37_Y37_N38
\Adder|S[40]~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[40]~9_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\ $ 
-- ((((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\) # 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001010110010110010101010101011010100110100110101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[40]~9_combout\);

-- Location: LABCELL_X35_Y35_N32
\Y_internal~148\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~148_combout\ = ( \Shifter|stage[2][40]~114_combout\ & ( \Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~159_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][23]~107_combout\)) ) ) ) # ( 
-- !\Shifter|stage[2][40]~114_combout\ & ( \Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~159_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][23]~107_combout\)) ) ) ) # ( \Shifter|stage[2][40]~114_combout\ & ( 
-- !\Shifter|Equal2~0_combout\ & ( (\Shifter|stage~160_combout\) # (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage[2][40]~114_combout\ & ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & \Shifter|stage~160_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][23]~107_combout\,
	datac => \Shifter|ALT_INV_stage~160_combout\,
	datad => \Shifter|ALT_INV_stage~159_combout\,
	datae => \Shifter|ALT_INV_stage[2][40]~114_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Y_internal~148_combout\);

-- Location: LABCELL_X35_Y35_N10
\Y_internal~149\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~149_combout\ = ( \Adder|S[40]~9_combout\ & ( \Y_internal~148_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[40]~9_combout\ & ( \Y_internal~148_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & (\ExtWord~input_o\))) ) ) ) # ( \Adder|S[40]~9_combout\ & ( !\Y_internal~148_combout\ & ( (!\Y_internal~0_combout\ & (((\ExtWord~input_o\ & \Shifter|stage_out[31]~0_combout\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[40]~9_combout\ & ( !\Y_internal~148_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \Adder|ALT_INV_S[40]~9_combout\,
	dataf => \ALT_INV_Y_internal~148_combout\,
	combout => \Y_internal~149_combout\);

-- Location: MLABCELL_X39_Y36_N34
\Y_internal~147\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~147_combout\ = (\Y_internal~106_combout\ & ((\B[40]~input_o\) # (\A[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[40]~input_o\,
	datab => \ALT_INV_B[40]~input_o\,
	datac => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~147_combout\);

-- Location: MLABCELL_X39_Y36_N32
\Y_internal~146\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~146_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[40]~input_o\ & \B[40]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[40]~input_o\ $ ((!\B[40]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101100110000011110110011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[40]~input_o\,
	datab => \ALT_INV_B[40]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~146_combout\);

-- Location: MLABCELL_X39_Y36_N10
\Y_internal~150\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~150_combout\ = ( \Y_internal~146_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~149_combout\)) # (\Y_internal~147_combout\)) # (\Y_internal~105_combout\) ) ) # ( !\Y_internal~146_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~149_combout\)) # (\Y_internal~147_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~105_combout\,
	datac => \ALT_INV_Y_internal~149_combout\,
	datad => \ALT_INV_Y_internal~147_combout\,
	dataf => \ALT_INV_Y_internal~146_combout\,
	combout => \Y_internal~150_combout\);

-- Location: MLABCELL_X39_Y36_N18
\Y_internal~151\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~151_combout\ = ( \B[41]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\A[41]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\A[41]~input_o\)))) ) ) # ( !\B[41]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\A[41]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000000100110001001100011100110100110001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_A[41]~input_o\,
	dataf => \ALT_INV_B[41]~input_o\,
	combout => \Y_internal~151_combout\);

-- Location: MLABCELL_X37_Y36_N20
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\ = ( \B[41]~input_o\ & ( !\AddnSub~input_o\ $ (\A[41]~input_o\) ) ) # ( !\B[41]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\A[41]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[41]~input_o\,
	dataf => \ALT_INV_B[41]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X37_Y36_N26
\Adder|S[41]~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[41]~10_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\) # 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001000100101011111011101101011111011101111010000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[41]~10_combout\);

-- Location: LABCELL_X35_Y31_N28
\Y_internal~153\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~153_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][22]~101_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][41]~118_combout\ ) ) ) # ( 
-- \Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~157_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~158_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~157_combout\,
	datab => \Shifter|ALT_INV_stage~158_combout\,
	datac => \Shifter|ALT_INV_stage[2][22]~101_combout\,
	datad => \Shifter|ALT_INV_stage[2][41]~118_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~153_combout\);

-- Location: MLABCELL_X39_Y34_N18
\Y_internal~154\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~154_combout\ = ( \Adder|S[41]~10_combout\ & ( \Y_internal~153_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[41]~10_combout\ & ( \Y_internal~153_combout\ & ( (!\Y_internal~0_combout\ & ((!\ExtWord~input_o\) # ((\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ 
-- & (\ExtWord~input_o\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( \Adder|S[41]~10_combout\ & ( !\Y_internal~153_combout\ & ( (!\Y_internal~0_combout\ & (\ExtWord~input_o\ & (\Shifter|stage_out[31]~0_combout\))) # 
-- (\Y_internal~0_combout\ & ((!\ExtWord~input_o\) # ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[41]~10_combout\ & ( !\Y_internal~153_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \ALT_INV_ExtWord~input_o\,
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datae => \Adder|ALT_INV_S[41]~10_combout\,
	dataf => \ALT_INV_Y_internal~153_combout\,
	combout => \Y_internal~154_combout\);

-- Location: MLABCELL_X39_Y36_N2
\Y_internal~152\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~152_combout\ = ( \B[41]~input_o\ & ( \Y_internal~106_combout\ ) ) # ( !\B[41]~input_o\ & ( (\Y_internal~106_combout\ & \A[41]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Y_internal~106_combout\,
	datad => \ALT_INV_A[41]~input_o\,
	dataf => \ALT_INV_B[41]~input_o\,
	combout => \Y_internal~152_combout\);

-- Location: MLABCELL_X39_Y36_N0
\Y_internal~155\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~155_combout\ = ( \Y_internal~152_combout\ ) # ( !\Y_internal~152_combout\ & ( (!\Y_internal~151_combout\ & (((\Y_internal~5_combout\ & \Y_internal~154_combout\)))) # (\Y_internal~151_combout\ & (((\Y_internal~5_combout\ & 
-- \Y_internal~154_combout\)) # (\Y_internal~105_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111000100010001111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~151_combout\,
	datab => \ALT_INV_Y_internal~105_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~154_combout\,
	dataf => \ALT_INV_Y_internal~152_combout\,
	combout => \Y_internal~155_combout\);

-- Location: MLABCELL_X39_Y36_N26
\Y_internal~157\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~157_combout\ = ( \B[42]~input_o\ & ( \Y_internal~106_combout\ ) ) # ( !\B[42]~input_o\ & ( (\Y_internal~106_combout\ & \A[42]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Y_internal~106_combout\,
	datad => \ALT_INV_A[42]~input_o\,
	dataf => \ALT_INV_B[42]~input_o\,
	combout => \Y_internal~157_combout\);

-- Location: MLABCELL_X37_Y36_N36
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\ = ( \B[42]~input_o\ & ( !\AddnSub~input_o\ $ (\A[42]~input_o\) ) ) # ( !\B[42]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\A[42]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[42]~input_o\,
	dataf => \ALT_INV_B[42]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X37_Y36_N8
\Adder|S[42]~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[42]~11_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\ ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101101010011010101001010110011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[42]~11_combout\);

-- Location: LABCELL_X32_Y32_N30
\Y_internal~158\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~158_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][21]~95_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][42]~122_combout\ ) ) ) # ( 
-- \Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~155_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~156_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][21]~95_combout\,
	datab => \Shifter|ALT_INV_stage~156_combout\,
	datac => \Shifter|ALT_INV_stage[2][42]~122_combout\,
	datad => \Shifter|ALT_INV_stage~155_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~158_combout\);

-- Location: MLABCELL_X39_Y33_N32
\Y_internal~159\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~159_combout\ = ( \Adder|S[42]~11_combout\ & ( \Y_internal~158_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[42]~11_combout\ & ( \Y_internal~158_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ 
-- & (((\ExtWord~input_o\ & \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( \Adder|S[42]~11_combout\ & ( !\Y_internal~158_combout\ & ( (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & (\ExtWord~input_o\))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[42]~11_combout\ & ( !\Y_internal~158_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datae => \Adder|ALT_INV_S[42]~11_combout\,
	dataf => \ALT_INV_Y_internal~158_combout\,
	combout => \Y_internal~159_combout\);

-- Location: MLABCELL_X39_Y36_N16
\Y_internal~156\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~156_combout\ = ( \B[42]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\A[42]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\A[42]~input_o\)))) ) ) # ( !\B[42]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\A[42]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000000100110001001100011100110100110001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_A[42]~input_o\,
	dataf => \ALT_INV_B[42]~input_o\,
	combout => \Y_internal~156_combout\);

-- Location: MLABCELL_X39_Y36_N24
\Y_internal~160\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~160_combout\ = ( \Y_internal~156_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~159_combout\)) # (\Y_internal~157_combout\)) # (\Y_internal~105_combout\) ) ) # ( !\Y_internal~156_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~159_combout\)) # (\Y_internal~157_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111101110111011111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~105_combout\,
	datab => \ALT_INV_Y_internal~157_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~159_combout\,
	dataf => \ALT_INV_Y_internal~156_combout\,
	combout => \Y_internal~160_combout\);

-- Location: MLABCELL_X39_Y36_N12
\Y_internal~162\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~162_combout\ = ( \Y_internal~106_combout\ & ( (\B[43]~input_o\) # (\A[43]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[43]~input_o\,
	datad => \ALT_INV_B[43]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~162_combout\);

-- Location: MLABCELL_X39_Y36_N30
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\ = ( \AddnSub~input_o\ & ( !\A[43]~input_o\ $ (\B[43]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( 
-- !\A[43]~input_o\ $ (!\B[43]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101010101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[43]~input_o\,
	datad => \ALT_INV_B[43]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X37_Y36_N34
\Adder|S[43]~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[43]~12_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101101010011001100110011001100101011010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[43]~12_combout\);

-- Location: LABCELL_X38_Y29_N16
\Y_internal~163\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~163_combout\ = ( \Shifter|stage~154_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][43]~126_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][20]~89_combout\))) ) ) ) # ( 
-- !\Shifter|stage~154_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][43]~126_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][20]~89_combout\))) ) ) ) # ( \Shifter|stage~154_combout\ & ( 
-- !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage~153_combout\) ) ) ) # ( !\Shifter|stage~154_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (\Shifter|stage~153_combout\ & \Shifter|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~153_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][43]~126_combout\,
	datad => \Shifter|ALT_INV_stage[2][20]~89_combout\,
	datae => \Shifter|ALT_INV_stage~154_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~163_combout\);

-- Location: LABCELL_X35_Y36_N36
\Y_internal~164\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~164_combout\ = ( \Adder|S[43]~12_combout\ & ( \Y_internal~163_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[43]~12_combout\ & ( \Y_internal~163_combout\ & ( (!\ExtWord~input_o\ & (!\Y_internal~0_combout\)) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( \Adder|S[43]~12_combout\ & ( !\Y_internal~163_combout\ & ( (!\ExtWord~input_o\ & (\Y_internal~0_combout\)) # 
-- (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[43]~12_combout\ & ( !\Y_internal~163_combout\ & ( 
-- (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ExtWord~input_o\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \Adder|ALT_INV_S[43]~12_combout\,
	dataf => \ALT_INV_Y_internal~163_combout\,
	combout => \Y_internal~164_combout\);

-- Location: MLABCELL_X39_Y36_N28
\Y_internal~161\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~161_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[43]~input_o\ & \B[43]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[43]~input_o\ $ (((!\B[43]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100101110000111010010111000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[43]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_B[43]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~161_combout\);

-- Location: MLABCELL_X39_Y36_N14
\Y_internal~165\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~165_combout\ = ( \Y_internal~161_combout\ & ( (((\Y_internal~164_combout\ & \Y_internal~5_combout\)) # (\Y_internal~105_combout\)) # (\Y_internal~162_combout\) ) ) # ( !\Y_internal~161_combout\ & ( ((\Y_internal~164_combout\ & 
-- \Y_internal~5_combout\)) # (\Y_internal~162_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~162_combout\,
	datab => \ALT_INV_Y_internal~164_combout\,
	datac => \ALT_INV_Y_internal~105_combout\,
	datad => \ALT_INV_Y_internal~5_combout\,
	dataf => \ALT_INV_Y_internal~161_combout\,
	combout => \Y_internal~165_combout\);

-- Location: MLABCELL_X42_Y34_N26
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ = ( \AddnSub~input_o\ & ( !\B[44]~input_o\ $ (\A[44]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( 
-- !\B[44]~input_o\ $ (!\A[44]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[44]~input_o\,
	datac => \ALT_INV_A[44]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X42_Y34_N4
\Adder|S[44]~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[44]~13_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111110110000010011100100111110110001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[44]~13_combout\);

-- Location: MLABCELL_X37_Y31_N34
\Y_internal~168\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~168_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][19]~71_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][44]~130_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][19]~71_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~152_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~151_combout\)) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage[2][19]~71_combout\ & ( (\Shifter|stage[2][44]~130_combout\ & 
-- !\Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage[2][19]~71_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~152_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~151_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~151_combout\,
	datab => \Shifter|ALT_INV_stage~152_combout\,
	datac => \Shifter|ALT_INV_stage[2][44]~130_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][19]~71_combout\,
	combout => \Y_internal~168_combout\);

-- Location: MLABCELL_X37_Y30_N4
\Y_internal~169\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~169_combout\ = ( \Adder|S[44]~13_combout\ & ( \Y_internal~168_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[44]~13_combout\ & ( \Y_internal~168_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ 
-- & (((\ExtWord~input_o\ & \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( \Adder|S[44]~13_combout\ & ( !\Y_internal~168_combout\ & ( (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & (\ExtWord~input_o\))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[44]~13_combout\ & ( !\Y_internal~168_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datae => \Adder|ALT_INV_S[44]~13_combout\,
	dataf => \ALT_INV_Y_internal~168_combout\,
	combout => \Y_internal~169_combout\);

-- Location: MLABCELL_X37_Y30_N36
\Y_internal~166\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~166_combout\ = ( \A[44]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\B[44]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\B[44]~input_o\)))) ) ) # ( !\A[44]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\B[44]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000000110001000111110000110100011111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[44]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_A[44]~input_o\,
	combout => \Y_internal~166_combout\);

-- Location: MLABCELL_X37_Y30_N0
\Y_internal~167\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~167_combout\ = ( \A[44]~input_o\ & ( \Y_internal~106_combout\ ) ) # ( !\A[44]~input_o\ & ( (\B[44]~input_o\ & \Y_internal~106_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[44]~input_o\,
	datad => \ALT_INV_Y_internal~106_combout\,
	dataf => \ALT_INV_A[44]~input_o\,
	combout => \Y_internal~167_combout\);

-- Location: MLABCELL_X37_Y30_N2
\Y_internal~170\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~170_combout\ = ( \Y_internal~167_combout\ ) # ( !\Y_internal~167_combout\ & ( (!\Y_internal~169_combout\ & (((\Y_internal~105_combout\ & \Y_internal~166_combout\)))) # (\Y_internal~169_combout\ & (((\Y_internal~105_combout\ & 
-- \Y_internal~166_combout\)) # (\Y_internal~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111000100010001111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~169_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~105_combout\,
	datad => \ALT_INV_Y_internal~166_combout\,
	dataf => \ALT_INV_Y_internal~167_combout\,
	combout => \Y_internal~170_combout\);

-- Location: MLABCELL_X42_Y34_N36
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ = ( \A[45]~input_o\ & ( !\AddnSub~input_o\ $ (\B[45]~input_o\) ) ) # ( !\A[45]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\B[45]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[45]~input_o\,
	dataf => \ALT_INV_A[45]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X42_Y34_N8
\Adder|S[45]~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[45]~14_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010010111011010100001010111101110111100010000101111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[45]~14_combout\);

-- Location: MLABCELL_X37_Y32_N36
\Y_internal~173\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~173_combout\ = ( \Shifter|stage[2][18]~50_combout\ & ( \Shifter|stage[2][45]~134_combout\ & ( ((!\Shifter|Equal2~0_combout\ & ((\Shifter|stage~150_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~149_combout\))) # 
-- (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage[2][18]~50_combout\ & ( \Shifter|stage[2][45]~134_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\) # (\Shifter|stage~150_combout\)))) # (\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage~149_combout\ & ((!\Shifter|Equal11~0_combout\)))) ) ) ) # ( \Shifter|stage[2][18]~50_combout\ & ( !\Shifter|stage[2][45]~134_combout\ & ( (!\Shifter|Equal2~0_combout\ & (((\Shifter|stage~150_combout\ & !\Shifter|Equal11~0_combout\)))) # 
-- (\Shifter|Equal2~0_combout\ & (((\Shifter|Equal11~0_combout\)) # (\Shifter|stage~149_combout\))) ) ) ) # ( !\Shifter|stage[2][18]~50_combout\ & ( !\Shifter|stage[2][45]~134_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage~150_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~149_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~149_combout\,
	datab => \Shifter|ALT_INV_stage~150_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_Equal11~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][18]~50_combout\,
	dataf => \Shifter|ALT_INV_stage[2][45]~134_combout\,
	combout => \Y_internal~173_combout\);

-- Location: MLABCELL_X37_Y30_N34
\Y_internal~174\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~174_combout\ = ( \Adder|S[45]~14_combout\ & ( \Y_internal~173_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[45]~14_combout\ & ( \Y_internal~173_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ 
-- & (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & \ExtWord~input_o\)))) ) ) ) # ( \Adder|S[45]~14_combout\ & ( !\Y_internal~173_combout\ & ( (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & ((\ExtWord~input_o\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[45]~14_combout\ & ( !\Y_internal~173_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datac => \ALT_INV_Y_internal~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S[45]~14_combout\,
	dataf => \ALT_INV_Y_internal~173_combout\,
	combout => \Y_internal~174_combout\);

-- Location: MLABCELL_X37_Y30_N8
\Y_internal~172\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~172_combout\ = ( \Y_internal~106_combout\ & ( (\A[45]~input_o\) # (\B[45]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[45]~input_o\,
	datad => \ALT_INV_A[45]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~172_combout\);

-- Location: MLABCELL_X37_Y30_N38
\Y_internal~171\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~171_combout\ = ( \B[45]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\A[45]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\A[45]~input_o\)))) ) ) # ( !\B[45]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\A[45]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000000100110001001100011100110100110001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_A[45]~input_o\,
	dataf => \ALT_INV_B[45]~input_o\,
	combout => \Y_internal~171_combout\);

-- Location: MLABCELL_X37_Y30_N10
\Y_internal~175\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~175_combout\ = ( \Y_internal~171_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~174_combout\)) # (\Y_internal~172_combout\)) # (\Y_internal~105_combout\) ) ) # ( !\Y_internal~171_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~174_combout\)) # (\Y_internal~172_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~105_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~174_combout\,
	datad => \ALT_INV_Y_internal~172_combout\,
	dataf => \ALT_INV_Y_internal~171_combout\,
	combout => \Y_internal~175_combout\);

-- Location: LABCELL_X35_Y30_N2
\Y_internal~176\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~176_combout\ = ( \A[46]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\B[46]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\B[46]~input_o\)))) ) ) # ( !\A[46]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\B[46]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001000000111000001110000001011110111000000101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_B[46]~input_o\,
	dataf => \ALT_INV_A[46]~input_o\,
	combout => \Y_internal~176_combout\);

-- Location: MLABCELL_X42_Y34_N12
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\ = ( \AddnSub~input_o\ & ( !\A[46]~input_o\ $ (\B[46]~input_o\) ) ) # ( !\AddnSub~input_o\ & ( 
-- !\A[46]~input_o\ $ (!\B[46]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[46]~input_o\,
	datab => \ALT_INV_B[46]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X42_Y34_N34
\Adder|S[46]~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[46]~15_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101011001010110100101010101101010011010100101101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_sum~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[46]~15_combout\);

-- Location: LABCELL_X35_Y32_N38
\Y_internal~178\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~178_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][17]~27_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][46]~138_combout\ ) ) ) # ( 
-- \Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~147_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~148_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][17]~27_combout\,
	datab => \Shifter|ALT_INV_stage[2][46]~138_combout\,
	datac => \Shifter|ALT_INV_stage~148_combout\,
	datad => \Shifter|ALT_INV_stage~147_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~178_combout\);

-- Location: MLABCELL_X37_Y30_N6
\Y_internal~179\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~179_combout\ = ( \Adder|S[46]~15_combout\ & ( \Y_internal~178_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[46]~15_combout\ & ( \Y_internal~178_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ 
-- & (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & \ExtWord~input_o\)))) ) ) ) # ( \Adder|S[46]~15_combout\ & ( !\Y_internal~178_combout\ & ( (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & ((\ExtWord~input_o\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[46]~15_combout\ & ( !\Y_internal~178_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S[46]~15_combout\,
	dataf => \ALT_INV_Y_internal~178_combout\,
	combout => \Y_internal~179_combout\);

-- Location: LABCELL_X35_Y30_N32
\Y_internal~177\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~177_combout\ = ( \Y_internal~106_combout\ & ( (\B[46]~input_o\) # (\A[46]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[46]~input_o\,
	datad => \ALT_INV_B[46]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~177_combout\);

-- Location: LABCELL_X35_Y30_N34
\Y_internal~180\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~180_combout\ = ( \Y_internal~5_combout\ & ( (((\Y_internal~176_combout\ & \Y_internal~105_combout\)) # (\Y_internal~177_combout\)) # (\Y_internal~179_combout\) ) ) # ( !\Y_internal~5_combout\ & ( ((\Y_internal~176_combout\ & 
-- \Y_internal~105_combout\)) # (\Y_internal~177_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~176_combout\,
	datab => \ALT_INV_Y_internal~105_combout\,
	datac => \ALT_INV_Y_internal~179_combout\,
	datad => \ALT_INV_Y_internal~177_combout\,
	dataf => \ALT_INV_Y_internal~5_combout\,
	combout => \Y_internal~180_combout\);

-- Location: LABCELL_X40_Y30_N32
\Y_internal~182\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~182_combout\ = ( \A[47]~input_o\ & ( \Y_internal~106_combout\ ) ) # ( !\A[47]~input_o\ & ( (\B[47]~input_o\ & \Y_internal~106_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[47]~input_o\,
	datad => \ALT_INV_Y_internal~106_combout\,
	dataf => \ALT_INV_A[47]~input_o\,
	combout => \Y_internal~182_combout\);

-- Location: LABCELL_X40_Y30_N34
\Y_internal~181\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~181_combout\ = ( \A[47]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\B[47]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\B[47]~input_o\)))) ) ) # ( !\A[47]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\B[47]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000000001011100001100110101110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[19]~input_o\,
	datab => \ALT_INV_B[47]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_A[47]~input_o\,
	combout => \Y_internal~181_combout\);

-- Location: MLABCELL_X42_Y34_N0
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ = ( \B[47]~input_o\ & ( !\AddnSub~input_o\ $ (\A[47]~input_o\) ) ) # ( !\B[47]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\A[47]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_A[47]~input_o\,
	dataf => \ALT_INV_B[47]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X42_Y34_N16
\Adder|S[47]~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[47]~16_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110011001010101011010010101100110101010100101101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[47]~16_combout\);

-- Location: LABCELL_X35_Y34_N28
\Y_internal~183\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~183_combout\ = ( \Shifter|stage~145_combout\ & ( \Shifter|stage~146_combout\ & ( (!\Shifter|Equal11~0_combout\) # ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][47]~142_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][16]~4_combout\)))) ) ) ) # ( !\Shifter|stage~145_combout\ & ( \Shifter|stage~146_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\)) # (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][47]~142_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][16]~4_combout\))))) ) ) ) # ( \Shifter|stage~145_combout\ & ( !\Shifter|stage~146_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|Equal2~0_combout\)) # 
-- (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][47]~142_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][16]~4_combout\))))) ) ) ) # ( !\Shifter|stage~145_combout\ & ( !\Shifter|stage~146_combout\ & ( 
-- (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][47]~142_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][16]~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][47]~142_combout\,
	datad => \Shifter|ALT_INV_stage[2][16]~4_combout\,
	datae => \Shifter|ALT_INV_stage~145_combout\,
	dataf => \Shifter|ALT_INV_stage~146_combout\,
	combout => \Y_internal~183_combout\);

-- Location: LABCELL_X40_Y30_N28
\Y_internal~184\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~184_combout\ = ( \Adder|S[47]~16_combout\ & ( \Y_internal~183_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[47]~16_combout\ & ( \Y_internal~183_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ 
-- & (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & \ExtWord~input_o\)))) ) ) ) # ( \Adder|S[47]~16_combout\ & ( !\Y_internal~183_combout\ & ( (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & ((\ExtWord~input_o\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[47]~16_combout\ & ( !\Y_internal~183_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S[47]~16_combout\,
	dataf => \ALT_INV_Y_internal~183_combout\,
	combout => \Y_internal~184_combout\);

-- Location: LABCELL_X40_Y30_N16
\Y_internal~185\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~185_combout\ = ( \Y_internal~184_combout\ & ( (((\Y_internal~105_combout\ & \Y_internal~181_combout\)) # (\Y_internal~182_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~184_combout\ & ( ((\Y_internal~105_combout\ & 
-- \Y_internal~181_combout\)) # (\Y_internal~182_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~105_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~182_combout\,
	datad => \ALT_INV_Y_internal~181_combout\,
	dataf => \ALT_INV_Y_internal~184_combout\,
	combout => \Y_internal~185_combout\);

-- Location: LABCELL_X38_Y33_N0
\Adder|S[48]~35\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[48]~35_combout\ = ( !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( !\A[48]~input_o\ $ (!\B_In[48]~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))))) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( !\A[48]~input_o\ $ (!\B_In[48]~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101001110101100010100111010110010101100010100111010110001010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_A[48]~input_o\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B_In[48]~0_combout\,
	datag => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[48]~35_combout\);

-- Location: LABCELL_X35_Y34_N12
\Y_internal~188\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~188_combout\ = ( \Shifter|stage[2][48]~14_combout\ & ( \Shifter|stage~143_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\))) # (\Shifter|Equal11~0_combout\ & 
-- ((!\Shifter|Equal2~0_combout\) # ((\Shifter|stage[2][15]~144_combout\)))) ) ) ) # ( !\Shifter|stage[2][48]~14_combout\ & ( \Shifter|stage~143_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\))) # 
-- (\Shifter|Equal11~0_combout\ & (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][15]~144_combout\)))) ) ) ) # ( \Shifter|stage[2][48]~14_combout\ & ( !\Shifter|stage~143_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\) # ((\Shifter|stage[2][15]~144_combout\)))) ) ) ) # ( !\Shifter|stage[2][48]~14_combout\ & ( !\Shifter|stage~143_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- (!\Shifter|Equal2~0_combout\ & (\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][15]~144_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][15]~144_combout\,
	datae => \Shifter|ALT_INV_stage[2][48]~14_combout\,
	dataf => \Shifter|ALT_INV_stage~143_combout\,
	combout => \Y_internal~188_combout\);

-- Location: MLABCELL_X39_Y33_N34
\Y_internal~189\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~189_combout\ = ( \Adder|S[48]~35_combout\ & ( \Y_internal~188_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[48]~35_combout\ & ( \Y_internal~188_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ 
-- & (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & \ExtWord~input_o\)))) ) ) ) # ( \Adder|S[48]~35_combout\ & ( !\Y_internal~188_combout\ & ( (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & ((\ExtWord~input_o\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[48]~35_combout\ & ( !\Y_internal~188_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S[48]~35_combout\,
	dataf => \ALT_INV_Y_internal~188_combout\,
	combout => \Y_internal~189_combout\);

-- Location: MLABCELL_X39_Y36_N36
\Y_internal~187\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~187_combout\ = ( \B[48]~input_o\ & ( \Y_internal~106_combout\ ) ) # ( !\B[48]~input_o\ & ( (\A[48]~input_o\ & \Y_internal~106_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[48]~input_o\,
	datad => \ALT_INV_Y_internal~106_combout\,
	dataf => \ALT_INV_B[48]~input_o\,
	combout => \Y_internal~187_combout\);

-- Location: MLABCELL_X39_Y36_N20
\Y_internal~186\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~186_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[48]~input_o\ & \B[48]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[48]~input_o\ $ ((!\B[48]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101100110000011110110011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[48]~input_o\,
	datab => \ALT_INV_B[48]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~186_combout\);

-- Location: MLABCELL_X39_Y36_N38
\Y_internal~190\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~190_combout\ = ( \Y_internal~186_combout\ & ( (((\Y_internal~189_combout\ & \Y_internal~5_combout\)) # (\Y_internal~105_combout\)) # (\Y_internal~187_combout\) ) ) # ( !\Y_internal~186_combout\ & ( ((\Y_internal~189_combout\ & 
-- \Y_internal~5_combout\)) # (\Y_internal~187_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111001100110111011100111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~189_combout\,
	datab => \ALT_INV_Y_internal~187_combout\,
	datac => \ALT_INV_Y_internal~105_combout\,
	datad => \ALT_INV_Y_internal~5_combout\,
	dataf => \ALT_INV_Y_internal~186_combout\,
	combout => \Y_internal~190_combout\);

-- Location: MLABCELL_X34_Y33_N24
\Y_internal~192\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~192_combout\ = ( \A[49]~input_o\ & ( \Y_internal~106_combout\ ) ) # ( !\A[49]~input_o\ & ( (\Y_internal~106_combout\ & \B[49]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Y_internal~106_combout\,
	datad => \ALT_INV_B[49]~input_o\,
	dataf => \ALT_INV_A[49]~input_o\,
	combout => \Y_internal~192_combout\);

-- Location: LABCELL_X38_Y33_N18
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\ = ( \B_In[49]~1_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|inter_sig\(2) $ (\A[49]~input_o\) ) ) # ( !\B_In[49]~1_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|inter_sig\(2) $ (!\A[49]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:0:FA_inst|ALT_INV_inter_sig\(2),
	datab => \ALT_INV_A[49]~input_o\,
	dataf => \ALT_INV_B_In[49]~1_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\);

-- Location: LABCELL_X38_Y33_N30
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\ = ( \B_In[49]~1_combout\ & ( !\A[49]~input_o\ $ (((\A[48]~input_o\) # (\B_In[48]~0_combout\))) 
-- ) ) # ( !\B_In[49]~1_combout\ & ( !\A[49]~input_o\ $ (((!\B_In[48]~0_combout\ & !\A[48]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110001101100011011000110110010010011100100111001001110010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B_In[48]~0_combout\,
	datab => \ALT_INV_A[49]~input_o\,
	datac => \ALT_INV_A[48]~input_o\,
	dataf => \ALT_INV_B_In[49]~1_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\);

-- Location: LABCELL_X38_Y33_N20
\Adder|S[49]~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[49]~17_combout\ = (!\Adder|S[63]~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\)) # (\Adder|S[63]~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[63]~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~combout\,
	combout => \Adder|S[49]~17_combout\);

-- Location: MLABCELL_X34_Y33_N18
\Y_internal~193\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~193_combout\ = ( \Shifter|stage~139_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][49]~37_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][14]~140_combout\)) ) ) ) # ( 
-- !\Shifter|stage~139_combout\ & ( \Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][49]~37_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][14]~140_combout\)) ) ) ) # ( \Shifter|stage~139_combout\ & ( 
-- !\Shifter|Equal11~0_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|sign_bit~0_combout\) ) ) ) # ( !\Shifter|stage~139_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (\Shifter|sign_bit~0_combout\ & !\Shifter|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][14]~140_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][49]~37_combout\,
	datae => \Shifter|ALT_INV_stage~139_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~193_combout\);

-- Location: LABCELL_X35_Y36_N38
\Y_internal~194\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~194_combout\ = ( \Adder|S[49]~17_combout\ & ( \Y_internal~193_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[49]~17_combout\ & ( \Y_internal~193_combout\ & ( (!\ExtWord~input_o\ & (!\Y_internal~0_combout\)) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) ) # ( \Adder|S[49]~17_combout\ & ( !\Y_internal~193_combout\ & ( (!\ExtWord~input_o\ & (\Y_internal~0_combout\)) # 
-- (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) ) # ( !\Adder|S[49]~17_combout\ & ( !\Y_internal~193_combout\ & ( 
-- (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ExtWord~input_o\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datae => \Adder|ALT_INV_S[49]~17_combout\,
	dataf => \ALT_INV_Y_internal~193_combout\,
	combout => \Y_internal~194_combout\);

-- Location: MLABCELL_X34_Y33_N32
\Y_internal~191\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~191_combout\ = ( \A[49]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\B[49]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\B[49]~input_o\)))) ) ) # ( !\A[49]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\B[49]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101000101010010111010010101001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_B[49]~input_o\,
	dataf => \ALT_INV_A[49]~input_o\,
	combout => \Y_internal~191_combout\);

-- Location: LABCELL_X38_Y33_N26
\Y_internal~195\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~195_combout\ = ( \Y_internal~191_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~194_combout\)) # (\Y_internal~105_combout\)) # (\Y_internal~192_combout\) ) ) # ( !\Y_internal~191_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~194_combout\)) # (\Y_internal~192_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~192_combout\,
	datac => \ALT_INV_Y_internal~194_combout\,
	datad => \ALT_INV_Y_internal~105_combout\,
	dataf => \ALT_INV_Y_internal~191_combout\,
	combout => \Y_internal~195_combout\);

-- Location: LABCELL_X38_Y33_N4
\Adder|S[50]~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[50]~18_combout\ = ( \B[50]~input_o\ & ( \A[50]~input_o\ & ( !\AddnSub~input_o\ $ (((!\Adder|S[63]~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\))) # (\Adder|S[63]~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\)))) ) ) ) # ( !\B[50]~input_o\ & ( \A[50]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (((!\Adder|S[63]~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\))) # (\Adder|S[63]~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\)))) ) ) ) # ( \B[50]~input_o\ & ( !\A[50]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (((!\Adder|S[63]~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\))) # (\Adder|S[63]~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\)))) ) ) ) # ( !\B[50]~input_o\ & ( !\A[50]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (((!\Adder|S[63]~0_combout\ & ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\))) # (\Adder|S[63]~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|cout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100111001001110001100011011011000110001101100011100111001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|ALT_INV_S[63]~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_cout~0_combout\,
	datae => \ALT_INV_B[50]~input_o\,
	dataf => \ALT_INV_A[50]~input_o\,
	combout => \Adder|S[50]~18_combout\);

-- Location: MLABCELL_X34_Y32_N18
\Y_internal~198\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~198_combout\ = ( \Shifter|sign_bit~0_combout\ & ( \Shifter|stage[2][50]~59_combout\ & ( (!\Shifter|Equal2~0_combout\) # ((!\Shifter|Equal11~0_combout\ & (\Shifter|stage~135_combout\)) # (\Shifter|Equal11~0_combout\ & 
-- ((\Shifter|stage[2][13]~136_combout\)))) ) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( \Shifter|stage[2][50]~59_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|stage~135_combout\ & (\Shifter|Equal2~0_combout\))) # (\Shifter|Equal11~0_combout\ & 
-- (((!\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][13]~136_combout\)))) ) ) ) # ( \Shifter|sign_bit~0_combout\ & ( !\Shifter|stage[2][50]~59_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\)) # (\Shifter|stage~135_combout\))) 
-- # (\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\ & \Shifter|stage[2][13]~136_combout\)))) ) ) ) # ( !\Shifter|sign_bit~0_combout\ & ( !\Shifter|stage[2][50]~59_combout\ & ( (\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage~135_combout\)) # (\Shifter|Equal11~0_combout\ & ((\Shifter|stage[2][13]~136_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_stage~135_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage[2][13]~136_combout\,
	datae => \Shifter|ALT_INV_sign_bit~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][50]~59_combout\,
	combout => \Y_internal~198_combout\);

-- Location: MLABCELL_X39_Y33_N38
\Y_internal~199\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~199_combout\ = ( \Adder|S[50]~18_combout\ & ( \Y_internal~198_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[50]~18_combout\ & ( \Y_internal~198_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ 
-- & (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & \ExtWord~input_o\)))) ) ) ) # ( \Adder|S[50]~18_combout\ & ( !\Y_internal~198_combout\ & ( (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & ((\ExtWord~input_o\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[50]~18_combout\ & ( !\Y_internal~198_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S[50]~18_combout\,
	dataf => \ALT_INV_Y_internal~198_combout\,
	combout => \Y_internal~199_combout\);

-- Location: LABCELL_X40_Y30_N24
\Y_internal~197\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~197_combout\ = ( \Y_internal~106_combout\ & ( (\B[50]~input_o\) # (\A[50]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[50]~input_o\,
	datad => \ALT_INV_B[50]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~197_combout\);

-- Location: LABCELL_X40_Y30_N22
\Y_internal~196\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~196_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\B[50]~input_o\ $ (!\A[50]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\B[50]~input_o\ & \A[50]~input_o\)))) ) ) # ( !\B[19]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & (\LogicFN[0]~input_o\ & (!\B[50]~input_o\ $ (!\A[50]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\B[50]~input_o\ & \A[50]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100101000000100010010110001010101011011000101010101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[50]~input_o\,
	datad => \ALT_INV_A[50]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Y_internal~196_combout\);

-- Location: LABCELL_X40_Y30_N26
\Y_internal~200\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~200_combout\ = ( \Y_internal~196_combout\ & ( (((\Y_internal~199_combout\ & \Y_internal~5_combout\)) # (\Y_internal~197_combout\)) # (\Y_internal~105_combout\) ) ) # ( !\Y_internal~196_combout\ & ( ((\Y_internal~199_combout\ & 
-- \Y_internal~5_combout\)) # (\Y_internal~197_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~105_combout\,
	datab => \ALT_INV_Y_internal~199_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~197_combout\,
	dataf => \ALT_INV_Y_internal~196_combout\,
	combout => \Y_internal~200_combout\);

-- Location: LABCELL_X40_Y33_N0
\Y_internal~201\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~201_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\B[51]~input_o\ $ (!\A[51]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[51]~input_o\ & (\A[51]~input_o\))) ) ) # ( !\B[19]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & (\LogicFN[0]~input_o\ & (!\B[51]~input_o\ $ (!\A[51]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[51]~input_o\ & (\A[51]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101100001000000010110000111110001011000011111000101100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[51]~input_o\,
	datab => \ALT_INV_A[51]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Y_internal~201_combout\);

-- Location: LABCELL_X40_Y33_N32
\Y_internal~202\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~202_combout\ = ( \Y_internal~106_combout\ & ( (\A[51]~input_o\) # (\B[51]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[51]~input_o\,
	datad => \ALT_INV_A[51]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~202_combout\);

-- Location: LABCELL_X40_Y33_N18
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( !\B[51]~input_o\ $ (!\AddnSub~input_o\ $ (!\A[51]~input_o\)) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( !\B[51]~input_o\ $ (!\AddnSub~input_o\ $ (\A[51]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010110100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[51]~input_o\,
	datac => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[51]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\);

-- Location: LABCELL_X40_Y33_N16
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( !\B[51]~input_o\ $ (!\AddnSub~input_o\ $ (!\A[51]~input_o\)) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( !\B[51]~input_o\ $ (!\AddnSub~input_o\ $ (\A[51]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100110011001011001101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[51]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_A[51]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\);

-- Location: LABCELL_X40_Y33_N20
\Adder|S[51]~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[51]~19_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\) # (\Adder|S[63]~0_combout\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ & ( (!\Adder|S[63]~0_combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[63]~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~combout\,
	combout => \Adder|S[51]~19_combout\);

-- Location: MLABCELL_X39_Y33_N2
\Y_internal~203\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~203_combout\ = ( \Shifter|stage[2][12]~132_combout\ & ( \Shifter|stage[2][51]~81_combout\ & ( ((!\Shifter|Equal2~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~131_combout\)))) # 
-- (\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|stage[2][12]~132_combout\ & ( \Shifter|stage[2][51]~81_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage~131_combout\))))) # (\Shifter|Equal11~0_combout\ & (((!\Shifter|Equal2~0_combout\)))) ) ) ) # ( \Shifter|stage[2][12]~132_combout\ & ( !\Shifter|stage[2][51]~81_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~131_combout\))))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|Equal2~0_combout\)))) ) ) ) # ( !\Shifter|stage[2][12]~132_combout\ & ( !\Shifter|stage[2][51]~81_combout\ & ( 
-- (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~131_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_stage~131_combout\,
	datae => \Shifter|ALT_INV_stage[2][12]~132_combout\,
	dataf => \Shifter|ALT_INV_stage[2][51]~81_combout\,
	combout => \Y_internal~203_combout\);

-- Location: MLABCELL_X39_Y33_N24
\Y_internal~204\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~204_combout\ = ( \Adder|S[51]~19_combout\ & ( \Y_internal~203_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[51]~19_combout\ & ( \Y_internal~203_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & (\ExtWord~input_o\))) ) ) ) # ( \Adder|S[51]~19_combout\ & ( !\Y_internal~203_combout\ & ( (!\Y_internal~0_combout\ & (((\ExtWord~input_o\ & \Shifter|stage_out[31]~0_combout\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[51]~19_combout\ & ( !\Y_internal~203_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \Adder|ALT_INV_S[51]~19_combout\,
	dataf => \ALT_INV_Y_internal~203_combout\,
	combout => \Y_internal~204_combout\);

-- Location: LABCELL_X40_Y33_N34
\Y_internal~205\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~205_combout\ = ( \Y_internal~204_combout\ & ( (((\Y_internal~105_combout\ & \Y_internal~201_combout\)) # (\Y_internal~202_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~204_combout\ & ( ((\Y_internal~105_combout\ & 
-- \Y_internal~201_combout\)) # (\Y_internal~202_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~105_combout\,
	datac => \ALT_INV_Y_internal~201_combout\,
	datad => \ALT_INV_Y_internal~202_combout\,
	dataf => \ALT_INV_Y_internal~204_combout\,
	combout => \Y_internal~205_combout\);

-- Location: LABCELL_X40_Y33_N24
\Y_internal~206\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~206_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\B[52]~input_o\ $ (!\A[52]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[52]~input_o\ & (\A[52]~input_o\))) ) ) # ( !\B[19]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & (\LogicFN[0]~input_o\ & (!\B[52]~input_o\ $ (!\A[52]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[52]~input_o\ & (\A[52]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101100001000000010110000111110001011000011111000101100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[52]~input_o\,
	datab => \ALT_INV_A[52]~input_o\,
	datac => \ALT_INV_LogicFN[1]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Y_internal~206_combout\);

-- Location: LABCELL_X40_Y33_N26
\Y_internal~207\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~207_combout\ = (\Y_internal~106_combout\ & ((\A[52]~input_o\) # (\B[52]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[52]~input_o\,
	datab => \ALT_INV_A[52]~input_o\,
	datac => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~207_combout\);

-- Location: LABCELL_X40_Y33_N30
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ = ( \A[52]~input_o\ & ( !\AddnSub~input_o\ $ (\B[52]~input_o\) ) ) # ( !\A[52]~input_o\ & ( 
-- !\AddnSub~input_o\ $ (!\B[52]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AddnSub~input_o\,
	datad => \ALT_INV_B[52]~input_o\,
	dataf => \ALT_INV_A[52]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\);

-- Location: LABCELL_X40_Y33_N22
\Adder|S[52]~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[52]~20_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ $ (((!\Adder|S[63]~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\))) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\) # (\Adder|S[63]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110100101000011111010010101011010111100000101101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[63]~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[52]~20_combout\);

-- Location: LABCELL_X32_Y31_N30
\Y_internal~208\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~208_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][11]~128_combout\ & ( (\Shifter|Equal11~0_combout\) # (\Shifter|stage~127_combout\) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][11]~128_combout\ & ( 
-- (!\Shifter|Equal11~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][52]~91_combout\)) ) ) ) # ( \Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][11]~128_combout\ & ( (\Shifter|stage~127_combout\ & 
-- !\Shifter|Equal11~0_combout\) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][11]~128_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][52]~91_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][52]~91_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_stage~127_combout\,
	datad => \Shifter|ALT_INV_Equal11~0_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][11]~128_combout\,
	combout => \Y_internal~208_combout\);

-- Location: MLABCELL_X39_Y34_N16
\Y_internal~209\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~209_combout\ = ( \Adder|S[52]~20_combout\ & ( \Y_internal~208_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[52]~20_combout\ & ( \Y_internal~208_combout\ & ( (!\Y_internal~0_combout\ & ((!\ExtWord~input_o\) # ((\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & 
-- (\ExtWord~input_o\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( \Adder|S[52]~20_combout\ & ( !\Y_internal~208_combout\ & ( (!\Y_internal~0_combout\ & (\ExtWord~input_o\ & ((\Shifter|stage_out[31]~0_combout\)))) # 
-- (\Y_internal~0_combout\ & ((!\ExtWord~input_o\) # ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[52]~20_combout\ & ( !\Y_internal~208_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \ALT_INV_ExtWord~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \Adder|ALT_INV_S[52]~20_combout\,
	dataf => \ALT_INV_Y_internal~208_combout\,
	combout => \Y_internal~209_combout\);

-- Location: LABCELL_X40_Y33_N8
\Y_internal~210\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~210_combout\ = ( \Y_internal~209_combout\ & ( (((\Y_internal~105_combout\ & \Y_internal~206_combout\)) # (\Y_internal~207_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~209_combout\ & ( ((\Y_internal~105_combout\ & 
-- \Y_internal~206_combout\)) # (\Y_internal~207_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~105_combout\,
	datac => \ALT_INV_Y_internal~206_combout\,
	datad => \ALT_INV_Y_internal~207_combout\,
	dataf => \ALT_INV_Y_internal~209_combout\,
	combout => \Y_internal~210_combout\);

-- Location: LABCELL_X40_Y33_N14
\Y_internal~211\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~211_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\B[53]~input_o\ $ (!\A[53]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[53]~input_o\ & (\A[53]~input_o\))) ) ) # ( !\B[19]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & (\LogicFN[0]~input_o\ & (!\B[53]~input_o\ $ (!\A[53]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[53]~input_o\ & (\A[53]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000010001000001100001000111110110000100011111011000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[53]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Y_internal~211_combout\);

-- Location: LABCELL_X40_Y33_N12
\Y_internal~212\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~212_combout\ = (\Y_internal~106_combout\ & ((\A[53]~input_o\) # (\B[53]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[53]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datad => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~212_combout\);

-- Location: MLABCELL_X39_Y33_N8
\Adder|S[53]~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[53]~21_combout\ = ( \B[53]~input_o\ & ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( !\AddnSub~input_o\ $ (!\A[53]~input_o\ 
-- $ (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & !\Adder|S[63]~0_combout\)))) ) ) ) # ( !\B[53]~input_o\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( !\AddnSub~input_o\ $ (!\A[53]~input_o\ $ (((\Adder|S[63]~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\)))) ) ) ) # ( \B[53]~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( !\AddnSub~input_o\ $ (!\A[53]~input_o\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\) # (\Adder|S[63]~0_combout\)))) ) ) ) # ( !\B[53]~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( !\AddnSub~input_o\ $ (!\A[53]~input_o\ $ 
-- (((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & !\Adder|S[63]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100100111000110001101101100100100111001001101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|ALT_INV_S[63]~0_combout\,
	datad => \ALT_INV_A[53]~input_o\,
	datae => \ALT_INV_B[53]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[53]~21_combout\);

-- Location: LABCELL_X32_Y32_N12
\Y_internal~213\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~213_combout\ = ( \Shifter|stage[2][10]~124_combout\ & ( \Shifter|Equal11~0_combout\ & ( (\Shifter|stage[2][53]~97_combout\) # (\Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|stage[2][10]~124_combout\ & ( \Shifter|Equal11~0_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\ & \Shifter|stage[2][53]~97_combout\) ) ) ) # ( \Shifter|stage[2][10]~124_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage~123_combout\))) ) ) ) # ( !\Shifter|stage[2][10]~124_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~123_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage~123_combout\,
	datad => \Shifter|ALT_INV_stage[2][53]~97_combout\,
	datae => \Shifter|ALT_INV_stage[2][10]~124_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~213_combout\);

-- Location: MLABCELL_X39_Y33_N26
\Y_internal~214\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~214_combout\ = ( \Adder|S[53]~21_combout\ & ( \Y_internal~213_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[53]~21_combout\ & ( \Y_internal~213_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & ((\ExtWord~input_o\)))) ) ) ) # ( \Adder|S[53]~21_combout\ & ( !\Y_internal~213_combout\ & ( (!\Y_internal~0_combout\ & (((\Shifter|stage_out[31]~0_combout\ & \ExtWord~input_o\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[53]~21_combout\ & ( !\Y_internal~213_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S[53]~21_combout\,
	dataf => \ALT_INV_Y_internal~213_combout\,
	combout => \Y_internal~214_combout\);

-- Location: LABCELL_X40_Y33_N10
\Y_internal~215\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~215_combout\ = ( \Y_internal~214_combout\ & ( (((\Y_internal~105_combout\ & \Y_internal~211_combout\)) # (\Y_internal~212_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~214_combout\ & ( ((\Y_internal~105_combout\ & 
-- \Y_internal~211_combout\)) # (\Y_internal~212_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~105_combout\,
	datac => \ALT_INV_Y_internal~211_combout\,
	datad => \ALT_INV_Y_internal~212_combout\,
	dataf => \ALT_INV_Y_internal~214_combout\,
	combout => \Y_internal~215_combout\);

-- Location: MLABCELL_X39_Y30_N28
\Y_internal~217\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~217_combout\ = ( \Y_internal~106_combout\ & ( (\A[54]~input_o\) # (\B[54]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[54]~input_o\,
	datab => \ALT_INV_A[54]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~217_combout\);

-- Location: MLABCELL_X39_Y30_N30
\Y_internal~216\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~216_combout\ = ( \LogicFN[1]~input_o\ & ( (\B[54]~input_o\ & \A[54]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\B[54]~input_o\ $ ((!\A[54]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101100110000011110110011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[54]~input_o\,
	datab => \ALT_INV_A[54]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~216_combout\);

-- Location: MLABCELL_X39_Y33_N12
\Adder|S[54]~22\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[54]~22_combout\ = ( \B[54]~input_o\ & ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( !\A[54]~input_o\ $ (!\AddnSub~input_o\ 
-- $ (((!\Adder|S[63]~0_combout\ & !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\)))) ) ) ) # ( !\B[54]~input_o\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( !\A[54]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\) # (\Adder|S[63]~0_combout\)))) ) ) ) # ( \B[54]~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( !\A[54]~input_o\ $ (!\AddnSub~input_o\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\) # (\Adder|S[63]~0_combout\)))) ) ) ) # ( !\B[54]~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( !\A[54]~input_o\ $ (!\AddnSub~input_o\ $ (((!\Adder|S[63]~0_combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010010110100110010110100101101001100110011001011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[54]~input_o\,
	datab => \ALT_INV_AddnSub~input_o\,
	datac => \Adder|ALT_INV_S[63]~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	datae => \ALT_INV_B[54]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[54]~22_combout\);

-- Location: LABCELL_X35_Y31_N34
\Y_internal~218\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~218_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][54]~103_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~119_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][9]~120_combout\)) ) ) ) # ( 
-- !\Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][54]~103_combout\ & ( (\Shifter|sign_bit~0_combout\) # (\Shifter|Equal11~0_combout\) ) ) ) # ( \Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][54]~103_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- ((\Shifter|stage~119_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][9]~120_combout\)) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][54]~103_combout\ & ( (!\Shifter|Equal11~0_combout\ & \Shifter|sign_bit~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][9]~120_combout\,
	datab => \Shifter|ALT_INV_Equal11~0_combout\,
	datac => \Shifter|ALT_INV_sign_bit~0_combout\,
	datad => \Shifter|ALT_INV_stage~119_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][54]~103_combout\,
	combout => \Y_internal~218_combout\);

-- Location: MLABCELL_X39_Y33_N36
\Y_internal~219\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~219_combout\ = ( \Adder|S[54]~22_combout\ & ( \Y_internal~218_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[54]~22_combout\ & ( \Y_internal~218_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ 
-- & (((\ExtWord~input_o\ & \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( \Adder|S[54]~22_combout\ & ( !\Y_internal~218_combout\ & ( (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & (\ExtWord~input_o\))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[54]~22_combout\ & ( !\Y_internal~218_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datae => \Adder|ALT_INV_S[54]~22_combout\,
	dataf => \ALT_INV_Y_internal~218_combout\,
	combout => \Y_internal~219_combout\);

-- Location: MLABCELL_X39_Y30_N12
\Y_internal~220\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~220_combout\ = ( \Y_internal~219_combout\ & ( (((\Y_internal~105_combout\ & \Y_internal~216_combout\)) # (\Y_internal~217_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~219_combout\ & ( ((\Y_internal~105_combout\ & 
-- \Y_internal~216_combout\)) # (\Y_internal~217_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~105_combout\,
	datac => \ALT_INV_Y_internal~217_combout\,
	datad => \ALT_INV_Y_internal~216_combout\,
	dataf => \ALT_INV_Y_internal~219_combout\,
	combout => \Y_internal~220_combout\);

-- Location: MLABCELL_X39_Y30_N16
\Y_internal~221\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~221_combout\ = ( \LogicFN[1]~input_o\ & ( (\A[55]~input_o\ & \B[55]~input_o\) ) ) # ( !\LogicFN[1]~input_o\ & ( (!\LogicFN[0]~input_o\ & (((\B[19]~input_o\)))) # (\LogicFN[0]~input_o\ & (!\A[55]~input_o\ $ ((!\B[55]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101100110000011110110011000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \ALT_INV_B[55]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[0]~input_o\,
	dataf => \ALT_INV_LogicFN[1]~input_o\,
	combout => \Y_internal~221_combout\);

-- Location: MLABCELL_X39_Y30_N18
\Y_internal~222\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~222_combout\ = ( \Y_internal~106_combout\ & ( (\B[55]~input_o\) # (\A[55]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \ALT_INV_B[55]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~222_combout\);

-- Location: MLABCELL_X39_Y30_N2
\Adder|S[55]~23\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[55]~23_combout\ = ( \AddnSub~input_o\ & ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( !\A[55]~input_o\ $ (!\B[55]~input_o\ 
-- $ (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & \Adder|S[63]~0_combout\)))) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( !\A[55]~input_o\ $ (!\B[55]~input_o\ $ (((!\Adder|S[63]~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\)))) ) ) ) # ( \AddnSub~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( !\A[55]~input_o\ $ (!\B[55]~input_o\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\) # (!\Adder|S[63]~0_combout\)))) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( !\A[55]~input_o\ $ (!\B[55]~input_o\ $ 
-- (((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & \Adder|S[63]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001101001101001011001011010100101011010010101101010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	datac => \ALT_INV_B[55]~input_o\,
	datad => \Adder|ALT_INV_S[63]~0_combout\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[55]~23_combout\);

-- Location: LABCELL_X35_Y35_N18
\Y_internal~223\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~223_combout\ = ( \Shifter|stage~115_combout\ & ( \Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\) # (\Shifter|stage[2][8]~116_combout\) ) ) ) # ( !\Shifter|stage~115_combout\ & ( \Shifter|Equal2~0_combout\ & ( 
-- (\Shifter|Equal11~0_combout\ & \Shifter|stage[2][8]~116_combout\) ) ) ) # ( \Shifter|stage~115_combout\ & ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal11~0_combout\ & 
-- (\Shifter|stage[2][55]~109_combout\)) ) ) ) # ( !\Shifter|stage~115_combout\ & ( !\Shifter|Equal2~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][55]~109_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_stage[2][8]~116_combout\,
	datac => \Shifter|ALT_INV_stage[2][55]~109_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	datae => \Shifter|ALT_INV_stage~115_combout\,
	dataf => \Shifter|ALT_INV_Equal2~0_combout\,
	combout => \Y_internal~223_combout\);

-- Location: MLABCELL_X37_Y30_N32
\Y_internal~224\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~224_combout\ = ( \Adder|S[55]~23_combout\ & ( \Y_internal~223_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[55]~23_combout\ & ( \Y_internal~223_combout\ & ( (!\ExtWord~input_o\ & (((!\Y_internal~0_combout\)))) # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) ) # ( \Adder|S[55]~23_combout\ & ( !\Y_internal~223_combout\ & ( (!\ExtWord~input_o\ & (((\Y_internal~0_combout\)))) 
-- # (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) ) # ( !\Adder|S[55]~23_combout\ & ( !\Y_internal~223_combout\ & ( 
-- (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \ALT_INV_Y_internal~0_combout\,
	datae => \Adder|ALT_INV_S[55]~23_combout\,
	dataf => \ALT_INV_Y_internal~223_combout\,
	combout => \Y_internal~224_combout\);

-- Location: MLABCELL_X39_Y30_N24
\Y_internal~225\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~225_combout\ = ( \Y_internal~224_combout\ & ( (((\Y_internal~221_combout\ & \Y_internal~105_combout\)) # (\Y_internal~222_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~224_combout\ & ( ((\Y_internal~221_combout\ & 
-- \Y_internal~105_combout\)) # (\Y_internal~222_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~221_combout\,
	datac => \ALT_INV_Y_internal~222_combout\,
	datad => \ALT_INV_Y_internal~105_combout\,
	dataf => \ALT_INV_Y_internal~224_combout\,
	combout => \Y_internal~225_combout\);

-- Location: MLABCELL_X39_Y30_N26
\Y_internal~227\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~227_combout\ = ( \B[56]~input_o\ & ( \Y_internal~106_combout\ ) ) # ( !\B[56]~input_o\ & ( (\Y_internal~106_combout\ & \A[56]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Y_internal~106_combout\,
	datad => \ALT_INV_A[56]~input_o\,
	dataf => \ALT_INV_B[56]~input_o\,
	combout => \Y_internal~227_combout\);

-- Location: MLABCELL_X39_Y30_N32
\Adder|S[56]~24\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[56]~24_combout\ = ( \A[56]~input_o\ & ( \B[56]~input_o\ & ( !\AddnSub~input_o\ $ (((!\Adder|S[63]~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\)) # (\Adder|S[63]~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\))))) ) ) ) # ( !\A[56]~input_o\ & ( \B[56]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (((!\Adder|S[63]~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\)) # (\Adder|S[63]~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\))))) ) ) ) # ( \A[56]~input_o\ & ( !\B[56]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (((!\Adder|S[63]~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\)) # (\Adder|S[63]~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\))))) ) ) ) # ( !\A[56]~input_o\ & ( !\B[56]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (((!\Adder|S[63]~0_combout\ & (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\)) # (\Adder|S[63]~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|cout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001011010100110011010010110011001101001010110011001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|ALT_INV_S[63]~0_combout\,
	datae => \ALT_INV_A[56]~input_o\,
	dataf => \ALT_INV_B[56]~input_o\,
	combout => \Adder|S[56]~24_combout\);

-- Location: LABCELL_X35_Y31_N38
\Y_internal~228\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~228_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][56]~112_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((\Shifter|stage~110_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][7]~111_combout\)) ) ) ) # ( 
-- !\Shifter|Equal2~0_combout\ & ( \Shifter|stage[2][56]~112_combout\ & ( (\Shifter|Equal11~0_combout\) # (\Shifter|sign_bit~0_combout\) ) ) ) # ( \Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][56]~112_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- ((\Shifter|stage~110_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][7]~111_combout\)) ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|stage[2][56]~112_combout\ & ( (\Shifter|sign_bit~0_combout\ & !\Shifter|Equal11~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][7]~111_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_Equal11~0_combout\,
	datad => \Shifter|ALT_INV_stage~110_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][56]~112_combout\,
	combout => \Y_internal~228_combout\);

-- Location: LABCELL_X40_Y30_N8
\Y_internal~229\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~229_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & ( \Y_internal~228_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & 
-- (((\ExtWord~input_o\)) # (\Adder|S[56]~24_combout\))) ) ) ) # ( !\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & ( \Y_internal~228_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # 
-- (\Y_internal~0_combout\ & (\Adder|S[56]~24_combout\ & ((!\ExtWord~input_o\)))) ) ) ) # ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & ( !\Y_internal~228_combout\ & ( (!\Y_internal~0_combout\ & (((\Shifter|stage_out[31]~0_combout\ & 
-- \ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (((\ExtWord~input_o\)) # (\Adder|S[56]~24_combout\))) ) ) ) # ( !\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & ( !\Y_internal~228_combout\ & ( (!\Y_internal~0_combout\ & 
-- (((\Shifter|stage_out[31]~0_combout\ & \ExtWord~input_o\)))) # (\Y_internal~0_combout\ & (\Adder|S[56]~24_combout\ & ((!\ExtWord~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[56]~24_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	dataf => \ALT_INV_Y_internal~228_combout\,
	combout => \Y_internal~229_combout\);

-- Location: MLABCELL_X39_Y30_N8
\Y_internal~226\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~226_combout\ = ( \B[56]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((!\A[56]~input_o\))))) # (\LogicFN[1]~input_o\ & (((\A[56]~input_o\)))) ) ) # ( !\B[56]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & (\B[19]~input_o\)) # (\LogicFN[0]~input_o\ & ((\A[56]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110001001100001110110100110000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_A[56]~input_o\,
	dataf => \ALT_INV_B[56]~input_o\,
	combout => \Y_internal~226_combout\);

-- Location: LABCELL_X40_Y30_N14
\Y_internal~230\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~230_combout\ = ( \Y_internal~226_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~229_combout\)) # (\Y_internal~227_combout\)) # (\Y_internal~105_combout\) ) ) # ( !\Y_internal~226_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~229_combout\)) # (\Y_internal~227_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~105_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~227_combout\,
	datad => \ALT_INV_Y_internal~229_combout\,
	dataf => \ALT_INV_Y_internal~226_combout\,
	combout => \Y_internal~230_combout\);

-- Location: LABCELL_X40_Y30_N4
\Y_internal~231\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~231_combout\ = ( \A[57]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\B[57]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\B[57]~input_o\)))) ) ) # ( !\A[57]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\B[57]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000100101101011010010010110101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_B[57]~input_o\,
	datad => \ALT_INV_B[19]~input_o\,
	dataf => \ALT_INV_A[57]~input_o\,
	combout => \Y_internal~231_combout\);

-- Location: LABCELL_X40_Y30_N18
\Y_internal~232\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~232_combout\ = ( \B[57]~input_o\ & ( \Y_internal~106_combout\ ) ) # ( !\B[57]~input_o\ & ( (\A[57]~input_o\ & \Y_internal~106_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[57]~input_o\,
	datad => \ALT_INV_Y_internal~106_combout\,
	dataf => \ALT_INV_B[57]~input_o\,
	combout => \Y_internal~232_combout\);

-- Location: LABCELL_X32_Y32_N16
\Y_internal~233\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~233_combout\ = ( \Shifter|stage[2][6]~105_combout\ & ( \Shifter|Equal11~0_combout\ & ( (\Shifter|stage[2][57]~106_combout\) # (\Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|stage[2][6]~105_combout\ & ( \Shifter|Equal11~0_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\ & \Shifter|stage[2][57]~106_combout\) ) ) ) # ( \Shifter|stage[2][6]~105_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage~104_combout\))) ) ) ) # ( !\Shifter|stage[2][6]~105_combout\ & ( !\Shifter|Equal11~0_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~104_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage~104_combout\,
	datad => \Shifter|ALT_INV_stage[2][57]~106_combout\,
	datae => \Shifter|ALT_INV_stage[2][6]~105_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~233_combout\);

-- Location: LABCELL_X38_Y30_N0
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\ = ( \A[57]~input_o\ & ( \B[57]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\) ) ) ) # ( !\A[57]~input_o\ & ( \B[57]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\) ) ) ) # ( \A[57]~input_o\ & ( !\B[57]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\) ) ) ) # ( !\A[57]~input_o\ & ( !\B[57]~input_o\ & ( !\AddnSub~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010101010100101010110101010010101010101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	datae => \ALT_INV_A[57]~input_o\,
	dataf => \ALT_INV_B[57]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\);

-- Location: MLABCELL_X39_Y34_N26
\Adder|S[57]~26\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[57]~26_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111000100001110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~combout\,
	combout => \Adder|S[57]~26_combout\);

-- Location: LABCELL_X38_Y30_N16
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\ = ( \A[57]~input_o\ & ( \B[57]~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ $ (!\AddnSub~input_o\) ) ) ) # ( !\A[57]~input_o\ & ( \B[57]~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ $ (\AddnSub~input_o\) ) ) ) # ( \A[57]~input_o\ & ( !\B[57]~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ $ (\AddnSub~input_o\) ) ) ) # ( !\A[57]~input_o\ & ( !\B[57]~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ $ (!\AddnSub~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100110000111100001111000011110000110011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	datac => \ALT_INV_AddnSub~input_o\,
	datae => \ALT_INV_A[57]~input_o\,
	dataf => \ALT_INV_B[57]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\);

-- Location: MLABCELL_X39_Y34_N22
\Adder|S[57]~25\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[57]~25_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\ & ( 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000111011110001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~combout\,
	combout => \Adder|S[57]~25_combout\);

-- Location: MLABCELL_X39_Y34_N8
\Y_internal~271\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~271_combout\ = ( !\ExtWord~input_o\ & ( ((!\Y_internal~0_combout\ & (\Y_internal~233_combout\)) # (\Y_internal~0_combout\ & (((\Adder|S[57]~26_combout\) # (\Adder|S[57]~25_combout\))))) ) ) # ( \ExtWord~input_o\ & ( (((!\Y_internal~0_combout\ 
-- & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101001100110011001100001111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~233_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datad => \Adder|ALT_INV_S[57]~26_combout\,
	datae => \ALT_INV_ExtWord~input_o\,
	dataf => \ALT_INV_Y_internal~0_combout\,
	datag => \Adder|ALT_INV_S[57]~25_combout\,
	combout => \Y_internal~271_combout\);

-- Location: LABCELL_X40_Y30_N12
\Y_internal~234\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~234_combout\ = ( \Y_internal~271_combout\ & ( (((\Y_internal~105_combout\ & \Y_internal~231_combout\)) # (\Y_internal~232_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~271_combout\ & ( ((\Y_internal~105_combout\ & 
-- \Y_internal~231_combout\)) # (\Y_internal~232_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~105_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~231_combout\,
	datad => \ALT_INV_Y_internal~232_combout\,
	dataf => \ALT_INV_Y_internal~271_combout\,
	combout => \Y_internal~234_combout\);

-- Location: MLABCELL_X39_Y30_N38
\Y_internal~236\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~236_combout\ = ( \Y_internal~106_combout\ & ( (\A[58]~input_o\) # (\B[58]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[58]~input_o\,
	datad => \ALT_INV_A[58]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~236_combout\);

-- Location: MLABCELL_X39_Y32_N34
\Y_internal~237\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~237_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage~98_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][58]~100_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][5]~99_combout\)) ) ) ) # ( 
-- !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~98_combout\ & ( (\Shifter|sign_bit~0_combout\) # (\Shifter|Equal2~0_combout\) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage~98_combout\ & ( (!\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage[2][58]~100_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][5]~99_combout\)) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage~98_combout\ & ( (!\Shifter|Equal2~0_combout\ & \Shifter|sign_bit~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage[2][5]~99_combout\,
	datab => \Shifter|ALT_INV_stage[2][58]~100_combout\,
	datac => \Shifter|ALT_INV_Equal2~0_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage~98_combout\,
	combout => \Y_internal~237_combout\);

-- Location: LABCELL_X38_Y30_N30
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ = ( \A[58]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[58]~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\)) ) ) # ( !\A[58]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[58]~input_o\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010110100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[58]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[58]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\);

-- Location: MLABCELL_X39_Y34_N24
\Adder|S[58]~28\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[58]~28_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111110111100100001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\,
	combout => \Adder|S[58]~28_combout\);

-- Location: LABCELL_X38_Y30_N22
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ = ( \A[58]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[58]~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\)) ) ) # ( !\A[58]~input_o\ & ( !\AddnSub~input_o\ $ (!\B[58]~input_o\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|cout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010110100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datac => \ALT_INV_B[58]~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_A[58]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\);

-- Location: MLABCELL_X39_Y34_N20
\Adder|S[58]~27\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[58]~27_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ & ( 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000011011110111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\,
	combout => \Adder|S[58]~27_combout\);

-- Location: MLABCELL_X39_Y34_N4
\Y_internal~267\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~267_combout\ = ( !\ExtWord~input_o\ & ( ((!\Y_internal~0_combout\ & (\Y_internal~237_combout\)) # (\Y_internal~0_combout\ & (((\Adder|S[58]~28_combout\) # (\Adder|S[58]~27_combout\))))) ) ) # ( \ExtWord~input_o\ & ( ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100001111001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~237_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datad => \ALT_INV_Y_internal~0_combout\,
	datae => \ALT_INV_ExtWord~input_o\,
	dataf => \Adder|ALT_INV_S[58]~28_combout\,
	datag => \Adder|ALT_INV_S[58]~27_combout\,
	combout => \Y_internal~267_combout\);

-- Location: MLABCELL_X39_Y30_N10
\Y_internal~235\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~235_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\B[58]~input_o\ $ (!\A[58]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\B[58]~input_o\ & \A[58]~input_o\)))) ) ) # ( !\B[19]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & (\LogicFN[0]~input_o\ & (!\B[58]~input_o\ $ (!\A[58]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\B[58]~input_o\ & \A[58]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000011000001000100001110001100110010111000110011001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[0]~input_o\,
	datab => \ALT_INV_LogicFN[1]~input_o\,
	datac => \ALT_INV_B[58]~input_o\,
	datad => \ALT_INV_A[58]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Y_internal~235_combout\);

-- Location: MLABCELL_X39_Y30_N36
\Y_internal~238\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~238_combout\ = ( \Y_internal~235_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~267_combout\)) # (\Y_internal~105_combout\)) # (\Y_internal~236_combout\) ) ) # ( !\Y_internal~235_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~267_combout\)) # (\Y_internal~236_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~236_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~267_combout\,
	datad => \ALT_INV_Y_internal~105_combout\,
	dataf => \ALT_INV_Y_internal~235_combout\,
	combout => \Y_internal~238_combout\);

-- Location: LABCELL_X32_Y31_N34
\Y_internal~241\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~241_combout\ = ( \Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][4]~93_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][59]~94_combout\ ) ) ) # ( 
-- \Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~92_combout\ ) ) ) # ( !\Shifter|Equal2~0_combout\ & ( !\Shifter|Equal11~0_combout\ & ( \Shifter|sign_bit~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~92_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][4]~93_combout\,
	datad => \Shifter|ALT_INV_stage[2][59]~94_combout\,
	datae => \Shifter|ALT_INV_Equal2~0_combout\,
	dataf => \Shifter|ALT_INV_Equal11~0_combout\,
	combout => \Y_internal~241_combout\);

-- Location: LABCELL_X38_Y30_N8
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ = ( \AddnSub~input_o\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( !\B[59]~input_o\ $ (!\A[59]~input_o\) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( !\B[59]~input_o\ $ (\A[59]~input_o\) ) ) ) # ( \AddnSub~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( !\B[59]~input_o\ $ (\A[59]~input_o\) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( !\B[59]~input_o\ $ (!\A[59]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010101001011010010110100101101001010101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[59]~input_o\,
	datac => \ALT_INV_A[59]~input_o\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\);

-- Location: MLABCELL_X39_Y34_N32
\Adder|S[59]~30\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[59]~30_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010101000100000000000001010100010100000001000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[59]~30_combout\);

-- Location: LABCELL_X38_Y30_N26
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ = ( \AddnSub~input_o\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( !\A[59]~input_o\ $ (!\B[59]~input_o\) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( !\A[59]~input_o\ $ (\B[59]~input_o\) ) ) ) # ( \AddnSub~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( !\A[59]~input_o\ $ (\B[59]~input_o\) ) ) ) # ( !\AddnSub~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ & ( !\A[59]~input_o\ $ (!\B[59]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010101010100101010110101010010101010101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[59]~input_o\,
	datad => \ALT_INV_B[59]~input_o\,
	datae => \ALT_INV_AddnSub~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\);

-- Location: MLABCELL_X39_Y34_N30
\Adder|S[59]~29\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[59]~29_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ & ( 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000101011111011111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~combout\,
	combout => \Adder|S[59]~29_combout\);

-- Location: MLABCELL_X39_Y34_N0
\Y_internal~263\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~263_combout\ = ( !\ExtWord~input_o\ & ( (!\Y_internal~0_combout\ & (\Y_internal~241_combout\)) # (\Y_internal~0_combout\ & ((((\Adder|S[59]~30_combout\)) # (\Adder|S[59]~29_combout\)))) ) ) # ( \ExtWord~input_o\ & ( ((!\Y_internal~0_combout\ & 
-- (((\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~241_combout\,
	datab => \ALT_INV_Y_internal~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \ALT_INV_ExtWord~input_o\,
	dataf => \Adder|ALT_INV_S[59]~30_combout\,
	datag => \Adder|ALT_INV_S[59]~29_combout\,
	combout => \Y_internal~263_combout\);

-- Location: LABCELL_X40_Y30_N38
\Y_internal~240\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~240_combout\ = ( \Y_internal~106_combout\ & ( (\A[59]~input_o\) # (\B[59]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[59]~input_o\,
	datad => \ALT_INV_A[59]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~240_combout\);

-- Location: LABCELL_X40_Y30_N20
\Y_internal~239\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~239_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\A[59]~input_o\ $ (!\B[59]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\A[59]~input_o\ & \B[59]~input_o\)))) ) ) # ( !\B[19]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & (\LogicFN[0]~input_o\ & (!\A[59]~input_o\ $ (!\B[59]~input_o\)))) # (\LogicFN[1]~input_o\ & (((\A[59]~input_o\ & \B[59]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100101000000100010010110001010101011011000101010101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LogicFN[1]~input_o\,
	datab => \ALT_INV_LogicFN[0]~input_o\,
	datac => \ALT_INV_A[59]~input_o\,
	datad => \ALT_INV_B[59]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Y_internal~239_combout\);

-- Location: LABCELL_X40_Y30_N36
\Y_internal~242\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~242_combout\ = ( \Y_internal~239_combout\ & ( (((\Y_internal~263_combout\ & \Y_internal~5_combout\)) # (\Y_internal~240_combout\)) # (\Y_internal~105_combout\) ) ) # ( !\Y_internal~239_combout\ & ( ((\Y_internal~263_combout\ & 
-- \Y_internal~5_combout\)) # (\Y_internal~240_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~105_combout\,
	datab => \ALT_INV_Y_internal~263_combout\,
	datac => \ALT_INV_Y_internal~240_combout\,
	datad => \ALT_INV_Y_internal~5_combout\,
	dataf => \ALT_INV_Y_internal~239_combout\,
	combout => \Y_internal~242_combout\);

-- Location: MLABCELL_X34_Y31_N28
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\ = ( \AddnSub~input_o\ & ( !\B[60]~input_o\ $ (!\A[60]~input_o\ $ 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\)) ) ) # ( !\AddnSub~input_o\ & ( !\B[60]~input_o\ $ (!\A[60]~input_o\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100110010110100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[60]~input_o\,
	datab => \ALT_INV_A[60]~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\);

-- Location: MLABCELL_X34_Y31_N0
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\ = ( \AddnSub~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ $ (!\B[60]~input_o\ $ (!\A[60]~input_o\)) ) ) # ( !\AddnSub~input_o\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ $ (!\B[60]~input_o\ $ (\A[60]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	datac => \ALT_INV_B[60]~input_o\,
	datad => \ALT_INV_A[60]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\);

-- Location: MLABCELL_X34_Y31_N22
\Adder|S[60]~31\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[60]~31_combout\ = (!\Adder|S[63]~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\)) # (\Adder|S[63]~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[63]~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~combout\,
	combout => \Adder|S[60]~31_combout\);

-- Location: MLABCELL_X37_Y31_N18
\Y_internal~245\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~245_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][60]~88_combout\ & ( (!\Shifter|Equal2~0_combout\) # (\Shifter|stage[2][3]~87_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( \Shifter|stage[2][60]~88_combout\ & ( 
-- (!\Shifter|Equal2~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~82_combout\)) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage[2][60]~88_combout\ & ( (\Shifter|stage[2][3]~87_combout\ & 
-- \Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage[2][60]~88_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal2~0_combout\ & (\Shifter|stage~82_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_stage~82_combout\,
	datab => \Shifter|ALT_INV_sign_bit~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][3]~87_combout\,
	datad => \Shifter|ALT_INV_Equal2~0_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage[2][60]~88_combout\,
	combout => \Y_internal~245_combout\);

-- Location: MLABCELL_X34_Y31_N6
\Y_internal~246\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~246_combout\ = ( \Adder|S[60]~31_combout\ & ( \Y_internal~245_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[60]~31_combout\ & ( \Y_internal~245_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & (\ExtWord~input_o\))) ) ) ) # ( \Adder|S[60]~31_combout\ & ( !\Y_internal~245_combout\ & ( (!\Y_internal~0_combout\ & (((\ExtWord~input_o\ & \Shifter|stage_out[31]~0_combout\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[60]~31_combout\ & ( !\Y_internal~245_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datae => \Adder|ALT_INV_S[60]~31_combout\,
	dataf => \ALT_INV_Y_internal~245_combout\,
	combout => \Y_internal~246_combout\);

-- Location: MLABCELL_X34_Y31_N36
\Y_internal~244\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~244_combout\ = (\Y_internal~106_combout\ & ((\A[60]~input_o\) # (\B[60]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[60]~input_o\,
	datab => \ALT_INV_A[60]~input_o\,
	datad => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~244_combout\);

-- Location: MLABCELL_X34_Y31_N38
\Y_internal~243\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~243_combout\ = ( \LogicFN[0]~input_o\ & ( (!\B[60]~input_o\ & (\A[60]~input_o\ & !\LogicFN[1]~input_o\)) # (\B[60]~input_o\ & (!\A[60]~input_o\ $ (\LogicFN[1]~input_o\))) ) ) # ( !\LogicFN[0]~input_o\ & ( (!\LogicFN[1]~input_o\ & 
-- (((\B[19]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[60]~input_o\ & (\A[60]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100010001000011110001000101100110000100010110011000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[60]~input_o\,
	datab => \ALT_INV_A[60]~input_o\,
	datac => \ALT_INV_B[19]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_LogicFN[0]~input_o\,
	combout => \Y_internal~243_combout\);

-- Location: MLABCELL_X39_Y30_N14
\Y_internal~247\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~247_combout\ = ( \Y_internal~243_combout\ & ( (((\Y_internal~5_combout\ & \Y_internal~246_combout\)) # (\Y_internal~244_combout\)) # (\Y_internal~105_combout\) ) ) # ( !\Y_internal~243_combout\ & ( ((\Y_internal~5_combout\ & 
-- \Y_internal~246_combout\)) # (\Y_internal~244_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~5_combout\,
	datab => \ALT_INV_Y_internal~105_combout\,
	datac => \ALT_INV_Y_internal~246_combout\,
	datad => \ALT_INV_Y_internal~244_combout\,
	dataf => \ALT_INV_Y_internal~243_combout\,
	combout => \Y_internal~247_combout\);

-- Location: MLABCELL_X34_Y31_N24
\Y_internal~248\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~248_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\A[61]~input_o\ $ (!\B[61]~input_o\)))) # (\LogicFN[1]~input_o\ & (\A[61]~input_o\ & (\B[61]~input_o\))) ) ) # ( !\B[19]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & (\LogicFN[0]~input_o\ & (!\A[61]~input_o\ $ (!\B[61]~input_o\)))) # (\LogicFN[1]~input_o\ & (\A[61]~input_o\ & (\B[61]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000010001000001100001000111110110000100011111011000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[61]~input_o\,
	datab => \ALT_INV_B[61]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Y_internal~248_combout\);

-- Location: MLABCELL_X34_Y31_N8
\Y_internal~249\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~249_combout\ = ( \B[61]~input_o\ & ( \Y_internal~106_combout\ ) ) # ( !\B[61]~input_o\ & ( (\A[61]~input_o\ & \Y_internal~106_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[61]~input_o\,
	datad => \ALT_INV_Y_internal~106_combout\,
	dataf => \ALT_INV_B[61]~input_o\,
	combout => \Y_internal~249_combout\);

-- Location: MLABCELL_X34_Y31_N14
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ = !\AddnSub~input_o\ $ (!\B[61]~input_o\ $ (\A[61]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AddnSub~input_o\,
	datab => \ALT_INV_B[61]~input_o\,
	datad => \ALT_INV_A[61]~input_o\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\);

-- Location: MLABCELL_X34_Y31_N20
\Adder|S[61]~32\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[61]~32_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ $ (((!\Adder|S[63]~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\))) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\) # (\Adder|S[63]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110011001001100111001100101100110110011000110011011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[63]~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|S[61]~32_combout\);

-- Location: LABCELL_X32_Y31_N18
\Y_internal~250\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~250_combout\ = ( \Shifter|stage[2][2]~65_combout\ & ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\) # ((\Shifter|stage~60_combout\)))) # (\Shifter|Equal11~0_combout\ & 
-- (((\Shifter|stage[2][61]~66_combout\)) # (\Shifter|Equal2~0_combout\))) ) ) ) # ( !\Shifter|stage[2][2]~65_combout\ & ( \Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & ((!\Shifter|Equal2~0_combout\) # ((\Shifter|stage~60_combout\)))) # 
-- (\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][61]~66_combout\))) ) ) ) # ( \Shifter|stage[2][2]~65_combout\ & ( !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & (\Shifter|Equal2~0_combout\ & 
-- ((\Shifter|stage~60_combout\)))) # (\Shifter|Equal11~0_combout\ & (((\Shifter|stage[2][61]~66_combout\)) # (\Shifter|Equal2~0_combout\))) ) ) ) # ( !\Shifter|stage[2][2]~65_combout\ & ( !\Shifter|sign_bit~0_combout\ & ( (!\Shifter|Equal11~0_combout\ & 
-- (\Shifter|Equal2~0_combout\ & ((\Shifter|stage~60_combout\)))) # (\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][61]~66_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][61]~66_combout\,
	datad => \Shifter|ALT_INV_stage~60_combout\,
	datae => \Shifter|ALT_INV_stage[2][2]~65_combout\,
	dataf => \Shifter|ALT_INV_sign_bit~0_combout\,
	combout => \Y_internal~250_combout\);

-- Location: MLABCELL_X34_Y31_N4
\Y_internal~251\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~251_combout\ = ( \Adder|S[61]~32_combout\ & ( \Y_internal~250_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[61]~32_combout\ & ( \Y_internal~250_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Shifter|stage_out[31]~0_combout\)))) # (\Y_internal~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & ((\ExtWord~input_o\)))) ) ) ) # ( \Adder|S[61]~32_combout\ & ( !\Y_internal~250_combout\ & ( (!\Y_internal~0_combout\ & (((\Shifter|stage_out[31]~0_combout\ & \ExtWord~input_o\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))) ) ) ) # ( !\Adder|S[61]~32_combout\ & ( !\Y_internal~250_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- ((\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datac => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S[61]~32_combout\,
	dataf => \ALT_INV_Y_internal~250_combout\,
	combout => \Y_internal~251_combout\);

-- Location: MLABCELL_X34_Y31_N10
\Y_internal~252\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~252_combout\ = ( \Y_internal~251_combout\ & ( (((\Y_internal~248_combout\ & \Y_internal~105_combout\)) # (\Y_internal~249_combout\)) # (\Y_internal~5_combout\) ) ) # ( !\Y_internal~251_combout\ & ( ((\Y_internal~248_combout\ & 
-- \Y_internal~105_combout\)) # (\Y_internal~249_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~248_combout\,
	datab => \ALT_INV_Y_internal~5_combout\,
	datac => \ALT_INV_Y_internal~105_combout\,
	datad => \ALT_INV_Y_internal~249_combout\,
	dataf => \ALT_INV_Y_internal~251_combout\,
	combout => \Y_internal~252_combout\);

-- Location: MLABCELL_X34_Y34_N8
\Adder|S[62]~33\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[62]~33_combout\ = ( \B[62]~input_o\ & ( \AddnSub~input_o\ & ( !\A[62]~input_o\ $ (((!\Adder|S[63]~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\)) # (\Adder|S[63]~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\))))) ) ) ) # ( !\B[62]~input_o\ & ( \AddnSub~input_o\ & ( !\A[62]~input_o\ $ 
-- (((!\Adder|S[63]~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\)) # (\Adder|S[63]~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\))))) ) ) ) # ( \B[62]~input_o\ & ( !\AddnSub~input_o\ & ( !\A[62]~input_o\ $ 
-- (((!\Adder|S[63]~0_combout\ & (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\)) # (\Adder|S[63]~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\))))) ) ) ) # ( !\B[62]~input_o\ & ( !\AddnSub~input_o\ & ( !\A[62]~input_o\ $ 
-- (((!\Adder|S[63]~0_combout\ & (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\)) # (\Adder|S[63]~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001101101100100111001001001110011100100100110110001101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	datab => \ALT_INV_A[62]~input_o\,
	datac => \Adder|ALT_INV_S[63]~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	datae => \ALT_INV_B[62]~input_o\,
	dataf => \ALT_INV_AddnSub~input_o\,
	combout => \Adder|S[62]~33_combout\);

-- Location: MLABCELL_X39_Y32_N36
\Y_internal~255\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~255_combout\ = ( \Shifter|Equal11~0_combout\ & ( \Shifter|stage~38_combout\ & ( (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][62]~45_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][1]~43_combout\))) ) ) ) # ( 
-- !\Shifter|Equal11~0_combout\ & ( \Shifter|stage~38_combout\ & ( (\Shifter|Equal2~0_combout\) # (\Shifter|sign_bit~0_combout\) ) ) ) # ( \Shifter|Equal11~0_combout\ & ( !\Shifter|stage~38_combout\ & ( (!\Shifter|Equal2~0_combout\ & 
-- (\Shifter|stage[2][62]~45_combout\)) # (\Shifter|Equal2~0_combout\ & ((\Shifter|stage[2][1]~43_combout\))) ) ) ) # ( !\Shifter|Equal11~0_combout\ & ( !\Shifter|stage~38_combout\ & ( (\Shifter|sign_bit~0_combout\ & !\Shifter|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_sign_bit~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][62]~45_combout\,
	datad => \Shifter|ALT_INV_stage[2][1]~43_combout\,
	datae => \Shifter|ALT_INV_Equal11~0_combout\,
	dataf => \Shifter|ALT_INV_stage~38_combout\,
	combout => \Y_internal~255_combout\);

-- Location: MLABCELL_X34_Y34_N34
\Y_internal~256\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~256_combout\ = ( \Adder|S[62]~33_combout\ & ( \Y_internal~255_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[62]~33_combout\ & ( \Y_internal~255_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ 
-- & (((\ExtWord~input_o\ & \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( \Adder|S[62]~33_combout\ & ( !\Y_internal~255_combout\ & ( (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & (\ExtWord~input_o\))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[62]~33_combout\ & ( !\Y_internal~255_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \ALT_INV_ExtWord~input_o\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datae => \Adder|ALT_INV_S[62]~33_combout\,
	dataf => \ALT_INV_Y_internal~255_combout\,
	combout => \Y_internal~256_combout\);

-- Location: MLABCELL_X34_Y34_N24
\Y_internal~254\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~254_combout\ = ( \Y_internal~106_combout\ & ( (\A[62]~input_o\) # (\B[62]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[62]~input_o\,
	datad => \ALT_INV_A[62]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~254_combout\);

-- Location: MLABCELL_X34_Y34_N4
\Y_internal~253\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~253_combout\ = ( \B[19]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\) # (!\B[62]~input_o\ $ (!\A[62]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[62]~input_o\ & (\A[62]~input_o\))) ) ) # ( !\B[19]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & (\LogicFN[0]~input_o\ & (!\B[62]~input_o\ $ (!\A[62]~input_o\)))) # (\LogicFN[1]~input_o\ & (\B[62]~input_o\ & (\A[62]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000010001000001100001000111110110000100011111011000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[62]~input_o\,
	datab => \ALT_INV_A[62]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[19]~input_o\,
	combout => \Y_internal~253_combout\);

-- Location: MLABCELL_X34_Y34_N26
\Y_internal~257\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~257_combout\ = ( \Y_internal~253_combout\ & ( (((\Y_internal~256_combout\ & \Y_internal~5_combout\)) # (\Y_internal~254_combout\)) # (\Y_internal~105_combout\) ) ) # ( !\Y_internal~253_combout\ & ( ((\Y_internal~256_combout\ & 
-- \Y_internal~5_combout\)) # (\Y_internal~254_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~105_combout\,
	datab => \ALT_INV_Y_internal~256_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~254_combout\,
	dataf => \ALT_INV_Y_internal~253_combout\,
	combout => \Y_internal~257_combout\);

-- Location: MLABCELL_X34_Y34_N38
\Y_internal~259\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~259_combout\ = ( \Y_internal~106_combout\ & ( (\B[63]~input_o\) # (\A[63]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datac => \ALT_INV_B[63]~input_o\,
	dataf => \ALT_INV_Y_internal~106_combout\,
	combout => \Y_internal~259_combout\);

-- Location: MLABCELL_X34_Y34_N36
\Y_internal~258\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~258_combout\ = ( \B[63]~input_o\ & ( (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (!\A[63]~input_o\)))) # (\LogicFN[1]~input_o\ & (\A[63]~input_o\)) ) ) # ( !\B[63]~input_o\ & ( 
-- (!\LogicFN[1]~input_o\ & ((!\LogicFN[0]~input_o\ & ((\B[19]~input_o\))) # (\LogicFN[0]~input_o\ & (\A[63]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000000000111010010101010011101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[63]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_LogicFN[0]~input_o\,
	datad => \ALT_INV_LogicFN[1]~input_o\,
	dataf => \ALT_INV_B[63]~input_o\,
	combout => \Y_internal~258_combout\);

-- Location: LABCELL_X38_Y33_N8
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\);

-- Location: LABCELL_X38_Y33_N10
\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\ = ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\);

-- Location: LABCELL_X38_Y33_N22
\Adder|S[63]~34\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|S[63]~34_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\) # (\Adder|S[63]~0_combout\) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\ & ( (!\Adder|S[63]~0_combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[63]~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~combout\,
	combout => \Adder|S[63]~34_combout\);

-- Location: LABCELL_X35_Y34_N38
\Y_internal~260\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~260_combout\ = ( \Shifter|stage[2][0]~20_combout\ & ( \Shifter|stage~15_combout\ & ( ((!\Shifter|Equal11~0_combout\ & ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][63]~22_combout\))) # 
-- (\Shifter|Equal2~0_combout\) ) ) ) # ( !\Shifter|stage[2][0]~20_combout\ & ( \Shifter|stage~15_combout\ & ( (!\Shifter|Equal11~0_combout\ & (((\Shifter|sign_bit~0_combout\)) # (\Shifter|Equal2~0_combout\))) # (\Shifter|Equal11~0_combout\ & 
-- (!\Shifter|Equal2~0_combout\ & (\Shifter|stage[2][63]~22_combout\))) ) ) ) # ( \Shifter|stage[2][0]~20_combout\ & ( !\Shifter|stage~15_combout\ & ( (!\Shifter|Equal11~0_combout\ & (!\Shifter|Equal2~0_combout\ & ((\Shifter|sign_bit~0_combout\)))) # 
-- (\Shifter|Equal11~0_combout\ & (((\Shifter|stage[2][63]~22_combout\)) # (\Shifter|Equal2~0_combout\))) ) ) ) # ( !\Shifter|stage[2][0]~20_combout\ & ( !\Shifter|stage~15_combout\ & ( (!\Shifter|Equal2~0_combout\ & ((!\Shifter|Equal11~0_combout\ & 
-- ((\Shifter|sign_bit~0_combout\))) # (\Shifter|Equal11~0_combout\ & (\Shifter|stage[2][63]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Shifter|ALT_INV_Equal11~0_combout\,
	datab => \Shifter|ALT_INV_Equal2~0_combout\,
	datac => \Shifter|ALT_INV_stage[2][63]~22_combout\,
	datad => \Shifter|ALT_INV_sign_bit~0_combout\,
	datae => \Shifter|ALT_INV_stage[2][0]~20_combout\,
	dataf => \Shifter|ALT_INV_stage~15_combout\,
	combout => \Y_internal~260_combout\);

-- Location: MLABCELL_X34_Y34_N32
\Y_internal~261\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~261_combout\ = ( \Adder|S[63]~34_combout\ & ( \Y_internal~260_combout\ & ( (!\ExtWord~input_o\) # ((!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[63]~34_combout\ & ( \Y_internal~260_combout\ & ( (!\Y_internal~0_combout\ & (((!\ExtWord~input_o\)) # (\Shifter|stage_out[31]~0_combout\))) # (\Y_internal~0_combout\ 
-- & (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & \ExtWord~input_o\)))) ) ) ) # ( \Adder|S[63]~34_combout\ & ( !\Y_internal~260_combout\ & ( (!\Y_internal~0_combout\ & (\Shifter|stage_out[31]~0_combout\ & ((\ExtWord~input_o\)))) # 
-- (\Y_internal~0_combout\ & (((!\ExtWord~input_o\) # (\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\)))) ) ) ) # ( !\Adder|S[63]~34_combout\ & ( !\Y_internal~260_combout\ & ( (\ExtWord~input_o\ & ((!\Y_internal~0_combout\ & 
-- (\Shifter|stage_out[31]~0_combout\)) # (\Y_internal~0_combout\ & ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~0_combout\,
	datab => \Shifter|ALT_INV_stage_out[31]~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	datad => \ALT_INV_ExtWord~input_o\,
	datae => \Adder|ALT_INV_S[63]~34_combout\,
	dataf => \ALT_INV_Y_internal~260_combout\,
	combout => \Y_internal~261_combout\);

-- Location: MLABCELL_X34_Y34_N18
\Y_internal~262\ : arriaii_lcell_comb
-- Equation(s):
-- \Y_internal~262_combout\ = ( \Y_internal~261_combout\ & ( (((\Y_internal~105_combout\ & \Y_internal~258_combout\)) # (\Y_internal~5_combout\)) # (\Y_internal~259_combout\) ) ) # ( !\Y_internal~261_combout\ & ( ((\Y_internal~105_combout\ & 
-- \Y_internal~258_combout\)) # (\Y_internal~259_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111001100110111011100111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Y_internal~105_combout\,
	datab => \ALT_INV_Y_internal~259_combout\,
	datac => \ALT_INV_Y_internal~5_combout\,
	datad => \ALT_INV_Y_internal~258_combout\,
	dataf => \ALT_INV_Y_internal~261_combout\,
	combout => \Y_internal~262_combout\);

-- Location: MLABCELL_X34_Y29_N16
\Equal3~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|cout~0_combout\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100000000110000001100000010011001000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_sum~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Equal3~0_combout\);

-- Location: MLABCELL_X37_Y36_N18
\Equal3~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~1_combout\ = ( \Equal3~0_combout\ & ( !\Adder|S[39]~8_combout\ & ( (!\Adder|S[40]~9_combout\ & (!\Adder|S[41]~10_combout\ & (!\Adder|S[43]~12_combout\ & !\Adder|S[42]~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[40]~9_combout\,
	datab => \Adder|ALT_INV_S[41]~10_combout\,
	datac => \Adder|ALT_INV_S[43]~12_combout\,
	datad => \Adder|ALT_INV_S[42]~11_combout\,
	datae => \ALT_INV_Equal3~0_combout\,
	dataf => \Adder|ALT_INV_S[39]~8_combout\,
	combout => \Equal3~1_combout\);

-- Location: MLABCELL_X37_Y29_N38
\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[29]~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[29]~4_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\)) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111111111010010100001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[29]~4_combout\);

-- Location: LABCELL_X35_Y29_N38
\Equal3~17\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~17_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\)) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\)) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\)))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~0_combout\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|cout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000010000101010110000000110110000000100000000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~combout\,
	combout => \Equal3~17_combout\);

-- Location: MLABCELL_X37_Y29_N28
\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[30]~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[30]~5_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\)) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- ((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\))) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|cout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111111111010010100001111101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_sum~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[30]~5_combout\);

-- Location: MLABCELL_X37_Y29_N2
\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[28]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[28]~3_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\))) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110100101000011111010010101011010111100000101101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[28]~3_combout\);

-- Location: LABCELL_X40_Y29_N38
\Equal3~18\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~18_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~0_combout\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|cout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000110011000000000000000010010000100100001001000010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Equal3~18_combout\);

-- Location: MLABCELL_X37_Y29_N16
\Equal3~19\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~19_combout\ = ( !\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[31]~0_combout\ & ( \Equal3~18_combout\ & ( (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[29]~4_combout\ & (\Equal3~17_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[30]~5_combout\ & !\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[28]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[29]~4_combout\,
	datab => \ALT_INV_Equal3~17_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[30]~5_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[28]~3_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[31]~0_combout\,
	dataf => \ALT_INV_Equal3~18_combout\,
	combout => \Equal3~19_combout\);

-- Location: MLABCELL_X39_Y29_N18
\Equal3~14\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~14_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|cout~0_combout\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001010000010111100000000000010000010100000100000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Equal3~14_combout\);

-- Location: LABCELL_X38_Y33_N32
\Equal3~15\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~15_combout\ = ( !\Adder|S[63]~0_combout\ & ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\ & (\Equal3~14_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\)) ) ) ) # ( \Adder|S[63]~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\ & \Equal3~14_combout\) ) ) ) # ( !\Adder|S[63]~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\ & (\Equal3~14_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000011000000110000001010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~combout\,
	datac => \ALT_INV_Equal3~14_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~combout\,
	datae => \Adder|ALT_INV_S[63]~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~combout\,
	combout => \Equal3~15_combout\);

-- Location: LABCELL_X35_Y30_N16
\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[23]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[23]~2_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\))) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|cout~0_combout\) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110100101000011111010010101011010111100000101101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_sum~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[23]~2_combout\);

-- Location: LABCELL_X35_Y30_N18
\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[22]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[22]~1_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\ $ 
-- (((\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\))) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~0_combout\ $ 
-- (((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\) # 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|cout~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111010000001011111101010101111010100001010111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_sum~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Adder|Recursive_Step_Generate:CSA_Lower_Half|S[22]~1_combout\);

-- Location: MLABCELL_X37_Y30_N18
\Equal3~16\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~16_combout\ = ( !\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[23]~2_combout\ & ( !\Adder|Recursive_Step_Generate:CSA_Lower_Half|S[22]~1_combout\ & ( (!\Adder|S[45]~14_combout\ & (!\Adder|S[46]~15_combout\ & (!\Adder|S[47]~16_combout\ & 
-- !\Adder|S[44]~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[45]~14_combout\,
	datab => \Adder|ALT_INV_S[46]~15_combout\,
	datac => \Adder|ALT_INV_S[47]~16_combout\,
	datad => \Adder|ALT_INV_S[44]~13_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[23]~2_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|ALT_INV_S[22]~1_combout\,
	combout => \Equal3~16_combout\);

-- Location: LABCELL_X38_Y33_N36
\Equal3~20\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~20_combout\ = ( !\Adder|S[38]~7_combout\ & ( !\Adder|S[48]~35_combout\ & ( (!\Adder|S[50]~18_combout\ & (\Equal3~19_combout\ & (\Equal3~15_combout\ & \Equal3~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[50]~18_combout\,
	datab => \ALT_INV_Equal3~19_combout\,
	datac => \ALT_INV_Equal3~15_combout\,
	datad => \ALT_INV_Equal3~16_combout\,
	datae => \Adder|ALT_INV_S[38]~7_combout\,
	dataf => \Adder|ALT_INV_S[48]~35_combout\,
	combout => \Equal3~20_combout\);

-- Location: MLABCELL_X42_Y32_N32
\Equal3~4\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~4_combout\ = ( \B[0]~input_o\ & ( (\A[0]~input_o\ & !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\) ) ) # ( !\B[0]~input_o\ & ( (!\A[0]~input_o\ 
-- & !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[0]~input_o\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~combout\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \Equal3~4_combout\);

-- Location: MLABCELL_X42_Y32_N0
\Equal3~5\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~5_combout\ = ( !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|sum~combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~combout\ & (\Equal3~4_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|sum~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~combout\,
	datac => \ALT_INV_Equal3~4_combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:5:FA_inst|ALT_INV_sum~combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:2:FA_inst|ALT_INV_sum~combout\,
	combout => \Equal3~5_combout\);

-- Location: MLABCELL_X37_Y33_N18
\Equal3~6\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~6_combout\ = ( \Equal3~5_combout\ & ( !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|sum~combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|sum~combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|sum~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:9:FA_inst|ALT_INV_sum~combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:6:FA_inst|ALT_INV_sum~combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:7:FA_inst|ALT_INV_sum~combout\,
	datae => \ALT_INV_Equal3~5_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:8:FA_inst|ALT_INV_sum~combout\,
	combout => \Equal3~6_combout\);

-- Location: MLABCELL_X34_Y33_N28
\Equal3~7\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~7_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & \Equal3~6_combout\))) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|cout~0_combout\ & \Equal3~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_sum~combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:10:FA_inst|ALT_INV_sum~combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:11:FA_inst|ALT_INV_cout~0_combout\,
	datad => \ALT_INV_Equal3~6_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~0_combout\,
	combout => \Equal3~7_combout\);

-- Location: MLABCELL_X34_Y33_N8
\Equal3~8\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~8_combout\ = ( \Equal3~7_combout\ & ( (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|cout~0_combout\ $ 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|sum~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000010000001000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:14:FA_inst|ALT_INV_sum~combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_sum~0_combout\,
	dataf => \ALT_INV_Equal3~7_combout\,
	combout => \Equal3~8_combout\);

-- Location: LABCELL_X38_Y29_N32
\Equal3~9\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~9_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ & ( (\Equal3~8_combout\ & 
-- ((!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & (\B_In[16]~4_combout\ & \A[16]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & (!\B_In[16]~4_combout\ $ (!\A[16]~input_o\))))) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ & ( (\Equal3~8_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & (!\B_In[16]~4_combout\ & !\A[16]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000001000101000000000100010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~8_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \ALT_INV_B_In[16]~4_combout\,
	datad => \ALT_INV_A[16]~input_o\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~0_combout\,
	combout => \Equal3~9_combout\);

-- Location: MLABCELL_X34_Y36_N38
\Equal3~10\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~10_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( \B_In[32]~2_combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ $ (!\A[32]~input_o\))) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( \B_In[32]~2_combout\ & ( 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ $ (!\A[32]~input_o\))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( !\B_In[32]~2_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ & !\A[32]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ & \A[32]~input_o\)) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & ( !\B_In[32]~2_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ & !\A[32]~input_o\)) # 
-- (\Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|cout~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|sum~0_combout\ & \A[32]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000011101000000000010100000011000011000000010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:1:FA_inst|ALT_INV_sum~0_combout\,
	datad => \ALT_INV_A[32]~input_o\,
	datae => \Adder|Recursive_Step_Generate:CSA_Lower_Half|Recursive_Step_Generate:CSA_Lower_Half|Base_Case_Generate:RCA_Actual|gen_adders:15:FA_inst|ALT_INV_cout~0_combout\,
	dataf => \ALT_INV_B_In[32]~2_combout\,
	combout => \Equal3~10_combout\);

-- Location: LABCELL_X38_Y36_N18
\Equal3~11\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~11_combout\ = ( \Equal3~10_combout\ & ( !\Adder|S[35]~4_combout\ & ( (!\Adder|S[34]~3_combout\ & (!\Adder|S[37]~6_combout\ & (!\Adder|S[36]~5_combout\ & \Equal3~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[34]~3_combout\,
	datab => \Adder|ALT_INV_S[37]~6_combout\,
	datac => \Adder|ALT_INV_S[36]~5_combout\,
	datad => \ALT_INV_Equal3~9_combout\,
	datae => \ALT_INV_Equal3~10_combout\,
	dataf => \Adder|ALT_INV_S[35]~4_combout\,
	combout => \Equal3~11_combout\);

-- Location: LABCELL_X40_Y33_N38
\Equal3~12\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~12_combout\ = ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (\Adder|S[63]~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\)) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (!\Adder|S[63]~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ $ 
-- (((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\))))) # (\Adder|S[63]~0_combout\ & 
-- (\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\))) ) ) ) # ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (\Adder|S[63]~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\)) ) ) ) # ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\ & ( (!\Adder|S[63]~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ $ 
-- (((\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|cout~0_combout\))))) # (\Adder|S[63]~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|sum~0_combout\ & 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|sum~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100001100010010000000100000010011000001100100001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[63]~0_combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:4:FA_inst|ALT_INV_sum~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_sum~combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:3:FA_inst|ALT_INV_cout~0_combout\,
	combout => \Equal3~12_combout\);

-- Location: MLABCELL_X39_Y33_N16
\Equal3~13\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~13_combout\ = ( !\Adder|S[53]~21_combout\ & ( !\Adder|S[56]~24_combout\ & ( (!\Adder|S[54]~22_combout\ & (\Equal3~11_combout\ & (!\Adder|S[55]~23_combout\ & \Equal3~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[54]~22_combout\,
	datab => \ALT_INV_Equal3~11_combout\,
	datac => \Adder|ALT_INV_S[55]~23_combout\,
	datad => \ALT_INV_Equal3~12_combout\,
	datae => \Adder|ALT_INV_S[53]~21_combout\,
	dataf => \Adder|ALT_INV_S[56]~24_combout\,
	combout => \Equal3~13_combout\);

-- Location: MLABCELL_X39_Y34_N38
\Equal3~2\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~2_combout\ = ( !\Adder|S[59]~29_combout\ & ( !\Adder|S[58]~28_combout\ & ( (!\Adder|S[58]~27_combout\ & (!\Adder|S[57]~26_combout\ & (!\Adder|S[57]~25_combout\ & !\Adder|S[59]~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|ALT_INV_S[58]~27_combout\,
	datab => \Adder|ALT_INV_S[57]~26_combout\,
	datac => \Adder|ALT_INV_S[57]~25_combout\,
	datad => \Adder|ALT_INV_S[59]~30_combout\,
	datae => \Adder|ALT_INV_S[59]~29_combout\,
	dataf => \Adder|ALT_INV_S[58]~28_combout\,
	combout => \Equal3~2_combout\);

-- Location: MLABCELL_X34_Y31_N32
\Equal3~3\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~3_combout\ = ( \Adder|S[63]~0_combout\ & ( \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\) ) ) ) # ( !\Adder|S[63]~0_combout\ & ( 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\ & 
-- \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\) ) ) ) # ( \Adder|S[63]~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\) ) ) ) # ( !\Adder|S[63]~0_combout\ & ( 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|sum~0_combout\ & ( 
-- (!\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|sum~combout\ & 
-- !\Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|cout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000100010001000100000000000111100000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~combout\,
	datab => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	datac => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_sum~combout\,
	datad => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:12:FA_inst|ALT_INV_cout~0_combout\,
	datae => \Adder|ALT_INV_S[63]~0_combout\,
	dataf => \Adder|Recursive_Step_Generate:CSA_Upper_Half_MidC1|Recursive_Step_Generate:CSA_Upper_Half_MidC0|Base_Case_Generate:RCA_Actual|gen_adders:13:FA_inst|ALT_INV_sum~0_combout\,
	combout => \Equal3~3_combout\);

-- Location: MLABCELL_X34_Y31_N16
\Equal3~21\ : arriaii_lcell_comb
-- Equation(s):
-- \Equal3~21_combout\ = ( \Equal3~2_combout\ & ( \Equal3~3_combout\ & ( (\Equal3~1_combout\ & (\Equal3~20_combout\ & (!\Adder|S[62]~33_combout\ & \Equal3~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~1_combout\,
	datab => \ALT_INV_Equal3~20_combout\,
	datac => \Adder|ALT_INV_S[62]~33_combout\,
	datad => \ALT_INV_Equal3~13_combout\,
	datae => \ALT_INV_Equal3~2_combout\,
	dataf => \ALT_INV_Equal3~3_combout\,
	combout => \Equal3~21_combout\);

ww_Y(0) <= \Y[0]~output_o\;

ww_Y(1) <= \Y[1]~output_o\;

ww_Y(2) <= \Y[2]~output_o\;

ww_Y(3) <= \Y[3]~output_o\;

ww_Y(4) <= \Y[4]~output_o\;

ww_Y(5) <= \Y[5]~output_o\;

ww_Y(6) <= \Y[6]~output_o\;

ww_Y(7) <= \Y[7]~output_o\;

ww_Y(8) <= \Y[8]~output_o\;

ww_Y(9) <= \Y[9]~output_o\;

ww_Y(10) <= \Y[10]~output_o\;

ww_Y(11) <= \Y[11]~output_o\;

ww_Y(12) <= \Y[12]~output_o\;

ww_Y(13) <= \Y[13]~output_o\;

ww_Y(14) <= \Y[14]~output_o\;

ww_Y(15) <= \Y[15]~output_o\;

ww_Y(16) <= \Y[16]~output_o\;

ww_Y(17) <= \Y[17]~output_o\;

ww_Y(18) <= \Y[18]~output_o\;

ww_Y(19) <= \Y[19]~output_o\;

ww_Y(20) <= \Y[20]~output_o\;

ww_Y(21) <= \Y[21]~output_o\;

ww_Y(22) <= \Y[22]~output_o\;

ww_Y(23) <= \Y[23]~output_o\;

ww_Y(24) <= \Y[24]~output_o\;

ww_Y(25) <= \Y[25]~output_o\;

ww_Y(26) <= \Y[26]~output_o\;

ww_Y(27) <= \Y[27]~output_o\;

ww_Y(28) <= \Y[28]~output_o\;

ww_Y(29) <= \Y[29]~output_o\;

ww_Y(30) <= \Y[30]~output_o\;

ww_Y(31) <= \Y[31]~output_o\;

ww_Y(32) <= \Y[32]~output_o\;

ww_Y(33) <= \Y[33]~output_o\;

ww_Y(34) <= \Y[34]~output_o\;

ww_Y(35) <= \Y[35]~output_o\;

ww_Y(36) <= \Y[36]~output_o\;

ww_Y(37) <= \Y[37]~output_o\;

ww_Y(38) <= \Y[38]~output_o\;

ww_Y(39) <= \Y[39]~output_o\;

ww_Y(40) <= \Y[40]~output_o\;

ww_Y(41) <= \Y[41]~output_o\;

ww_Y(42) <= \Y[42]~output_o\;

ww_Y(43) <= \Y[43]~output_o\;

ww_Y(44) <= \Y[44]~output_o\;

ww_Y(45) <= \Y[45]~output_o\;

ww_Y(46) <= \Y[46]~output_o\;

ww_Y(47) <= \Y[47]~output_o\;

ww_Y(48) <= \Y[48]~output_o\;

ww_Y(49) <= \Y[49]~output_o\;

ww_Y(50) <= \Y[50]~output_o\;

ww_Y(51) <= \Y[51]~output_o\;

ww_Y(52) <= \Y[52]~output_o\;

ww_Y(53) <= \Y[53]~output_o\;

ww_Y(54) <= \Y[54]~output_o\;

ww_Y(55) <= \Y[55]~output_o\;

ww_Y(56) <= \Y[56]~output_o\;

ww_Y(57) <= \Y[57]~output_o\;

ww_Y(58) <= \Y[58]~output_o\;

ww_Y(59) <= \Y[59]~output_o\;

ww_Y(60) <= \Y[60]~output_o\;

ww_Y(61) <= \Y[61]~output_o\;

ww_Y(62) <= \Y[62]~output_o\;

ww_Y(63) <= \Y[63]~output_o\;

ww_Zero <= \Zero~output_o\;

ww_AltB <= \AltB~output_o\;

ww_AltBu <= \AltBu~output_o\;
END structure;


