Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 01:56:34 2025
| Host         : DESKTOP-T92VI6B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rapid_soc_timing_summary_routed.rpt -pb rapid_soc_timing_summary_routed.pb -rpx rapid_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rapid_soc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1378)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3628)
5. checking no_input_delay (1)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1378)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_reset (HIGH)

 There are 1321 register/latch pins with no clock driven by root clock pin: cpu_clk_div/out_clk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: lcd/mux/selectClockDivider/out_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3628)
---------------------------------------------------
 There are 3628 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 0 ports with no output delay specified.

 There are 26 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.964        0.000                      0                  104        0.141        0.000                      0                  104        4.500        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
ext_100mhz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ext_100mhz          0.964        0.000                      0                  104        0.141        0.000                      0                  104        4.500        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ext_100mhz                  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ext_100mhz                  
(none)                      ext_100mhz    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ext_100mhz
  To Clock:  ext_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_2/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 1.786ns (48.559%)  route 1.892ns (51.441%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.614     5.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.163 r  <hidden>
                         net (fo=1, routed)           0.065     6.228    <hidden>
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.653 r  <hidden>
                         net (fo=1, routed)           1.222     7.875    <hidden>
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.999 r  <hidden>
                         net (fo=1, routed)           0.000     7.999    <hidden>
    SLICE_X52Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.208 r  <hidden>
                         net (fo=12, routed)          0.605     8.813    graphics_engine/pixelData
    SLICE_X51Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.448     9.789    graphics_engine/CLK
    SLICE_X51Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_2/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X51Y12         FDRE (Setup_fdre_C_D)       -0.237     9.777    graphics_engine/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_9/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.786ns (48.795%)  route 1.874ns (51.205%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.614     5.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.163 r  <hidden>
                         net (fo=1, routed)           0.065     6.228    <hidden>
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.653 r  <hidden>
                         net (fo=1, routed)           1.222     7.875    <hidden>
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.999 r  <hidden>
                         net (fo=1, routed)           0.000     7.999    <hidden>
    SLICE_X52Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.208 r  <hidden>
                         net (fo=12, routed)          0.587     8.795    graphics_engine/pixelData
    SLICE_X51Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.448     9.789    graphics_engine/CLK
    SLICE_X51Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_9/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X51Y12         FDRE (Setup_fdre_C_D)       -0.228     9.786    graphics_engine/red_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 1.786ns (48.559%)  route 1.892ns (51.441%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.614     5.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.163 r  <hidden>
                         net (fo=1, routed)           0.065     6.228    <hidden>
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.653 r  <hidden>
                         net (fo=1, routed)           1.222     7.875    <hidden>
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.999 r  <hidden>
                         net (fo=1, routed)           0.000     7.999    <hidden>
    SLICE_X52Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.208 r  <hidden>
                         net (fo=12, routed)          0.605     8.813    graphics_engine/pixelData
    SLICE_X50Y12         FDRE                                         r  graphics_engine/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.448     9.789    graphics_engine/CLK
    SLICE_X50Y12         FDRE                                         r  graphics_engine/red_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)       -0.199     9.815    graphics_engine/red_reg[3]
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_8/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 1.786ns (48.806%)  route 1.873ns (51.194%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.614     5.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.163 r  <hidden>
                         net (fo=1, routed)           0.065     6.228    <hidden>
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.653 r  <hidden>
                         net (fo=1, routed)           1.222     7.875    <hidden>
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.999 r  <hidden>
                         net (fo=1, routed)           0.000     7.999    <hidden>
    SLICE_X52Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.208 r  <hidden>
                         net (fo=12, routed)          0.586     8.794    graphics_engine/pixelData
    SLICE_X52Y13         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.447     9.788    graphics_engine/CLK
    SLICE_X52Y13         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_8/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X52Y13         FDRE (Setup_fdre_C_D)       -0.196     9.817    graphics_engine/red_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_5/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 1.786ns (49.376%)  route 1.831ns (50.624%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.614     5.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.163 r  <hidden>
                         net (fo=1, routed)           0.065     6.228    <hidden>
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.653 r  <hidden>
                         net (fo=1, routed)           1.222     7.875    <hidden>
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.999 r  <hidden>
                         net (fo=1, routed)           0.000     7.999    <hidden>
    SLICE_X52Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.208 r  <hidden>
                         net (fo=12, routed)          0.544     8.752    graphics_engine/pixelData
    SLICE_X51Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.448     9.789    graphics_engine/CLK
    SLICE_X51Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_5/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X51Y12         FDRE (Setup_fdre_C_D)       -0.231     9.783    graphics_engine/red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_3/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 1.786ns (51.194%)  route 1.703ns (48.806%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.614     5.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.163 r  <hidden>
                         net (fo=1, routed)           0.065     6.228    <hidden>
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.653 r  <hidden>
                         net (fo=1, routed)           1.222     7.875    <hidden>
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.999 r  <hidden>
                         net (fo=1, routed)           0.000     7.999    <hidden>
    SLICE_X52Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.208 r  <hidden>
                         net (fo=12, routed)          0.415     8.623    graphics_engine/pixelData
    SLICE_X51Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.448     9.789    graphics_engine/CLK
    SLICE_X51Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_3/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X51Y12         FDRE (Setup_fdre_C_D)       -0.251     9.763    graphics_engine/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          9.763    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 1.786ns (51.194%)  route 1.703ns (48.806%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.789 - 5.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.614     5.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.163 r  <hidden>
                         net (fo=1, routed)           0.065     6.228    <hidden>
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.653 r  <hidden>
                         net (fo=1, routed)           1.222     7.875    <hidden>
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.999 r  <hidden>
                         net (fo=1, routed)           0.000     7.999    <hidden>
    SLICE_X52Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.208 r  <hidden>
                         net (fo=12, routed)          0.415     8.623    graphics_engine/pixelData
    SLICE_X50Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.448     9.789    graphics_engine/CLK
    SLICE_X50Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.260    10.049    
                         clock uncertainty           -0.035    10.014    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)       -0.213     9.801    graphics_engine/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.801    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_6/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.786ns (51.352%)  route 1.692ns (48.648%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.614     5.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.163 r  <hidden>
                         net (fo=1, routed)           0.065     6.228    <hidden>
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.653 r  <hidden>
                         net (fo=1, routed)           1.222     7.875    <hidden>
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.999 r  <hidden>
                         net (fo=1, routed)           0.000     7.999    <hidden>
    SLICE_X52Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.208 r  <hidden>
                         net (fo=12, routed)          0.405     8.613    graphics_engine/pixelData
    SLICE_X52Y13         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.447     9.788    graphics_engine/CLK
    SLICE_X52Y13         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_6/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X52Y13         FDRE (Setup_fdre_C_D)       -0.213     9.800    graphics_engine/red_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_4/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.786ns (51.352%)  route 1.692ns (48.648%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.614     5.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.163 r  <hidden>
                         net (fo=1, routed)           0.065     6.228    <hidden>
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.653 r  <hidden>
                         net (fo=1, routed)           1.222     7.875    <hidden>
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.999 r  <hidden>
                         net (fo=1, routed)           0.000     7.999    <hidden>
    SLICE_X52Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.208 r  <hidden>
                         net (fo=12, routed)          0.405     8.613    graphics_engine/pixelData
    SLICE_X52Y13         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.447     9.788    graphics_engine/CLK
    SLICE_X52Y13         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_4/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X52Y13         FDRE (Setup_fdre_C_D)       -0.199     9.814    graphics_engine/red_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_engine/red_reg[3]_lopt_replica_7/D
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ext_100mhz fall@5.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 1.786ns (51.468%)  route 1.684ns (48.532%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 9.788 - 5.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.614     5.135    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.163 r  <hidden>
                         net (fo=1, routed)           0.065     6.228    <hidden>
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.653 r  <hidden>
                         net (fo=1, routed)           1.222     7.875    <hidden>
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.999 r  <hidden>
                         net (fo=1, routed)           0.000     7.999    <hidden>
    SLICE_X52Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     8.208 r  <hidden>
                         net (fo=12, routed)          0.397     8.605    graphics_engine/pixelData
    SLICE_X52Y13         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.447     9.788    graphics_engine/CLK
    SLICE_X52Y13         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_7/C  (IS_INVERTED)
                         clock pessimism              0.260    10.048    
                         clock uncertainty           -0.035    10.013    
    SLICE_X52Y13         FDRE (Setup_fdre_C_D)       -0.196     9.817    graphics_engine/red_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  1.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 lcd/driver0/o_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.560     1.443    lcd/driver0/CLK
    SLICE_X47Y15         FDRE                                         r  lcd/driver0/o_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  lcd/driver0/o_signal_reg[0]/Q
                         net (fo=1, routed)           0.089     1.673    lcd/mux/o_signal_reg[7]_1[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.718 r  lcd/mux/o_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     1.718    lcd/mux/o_signal[0]_i_1_n_1
    SLICE_X46Y15         FDRE                                         r  lcd/mux/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.828     1.955    lcd/mux/CLK
    SLICE_X46Y15         FDRE                                         r  lcd/mux/o_signal_reg[0]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X46Y15         FDRE (Hold_fdre_C_D)         0.121     1.577    lcd/mux/o_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 lcd/driver3/o_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.442    lcd/driver3/CLK
    SLICE_X46Y16         FDRE                                         r  lcd/driver3/o_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  lcd/driver3/o_signal_reg[2]/Q
                         net (fo=1, routed)           0.049     1.655    lcd/mux/o_signal_reg[7]_2[2]
    SLICE_X47Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.700 r  lcd/mux/o_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     1.700    lcd/mux/o_signal[2]_i_1_n_1
    SLICE_X47Y16         FDRE                                         r  lcd/mux/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.827     1.954    lcd/mux/CLK
    SLICE_X47Y16         FDRE                                         r  lcd/mux/o_signal_reg[2]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.092     1.547    lcd/mux/o_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver2/o_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.442    lcd/dsp/CLK
    SLICE_X47Y16         FDRE                                         r  lcd/dsp/digits_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  lcd/dsp/digits_reg[2][1]/Q
                         net (fo=8, routed)           0.110     1.693    lcd/driver2/Q[1]
    SLICE_X46Y16         LUT4 (Prop_lut4_I1_O)        0.048     1.741 r  lcd/driver2/o_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.741    lcd/driver2/o_signal[3]
    SLICE_X46Y16         FDRE                                         r  lcd/driver2/o_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.827     1.954    lcd/driver2/CLK
    SLICE_X46Y16         FDRE                                         r  lcd/driver2/o_signal_reg[3]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.131     1.586    lcd/driver2/o_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver2/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.442    lcd/dsp/CLK
    SLICE_X47Y16         FDRE                                         r  lcd/dsp/digits_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/dsp/digits_reg[2][1]/Q
                         net (fo=8, routed)           0.110     1.693    lcd/driver2/Q[1]
    SLICE_X46Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.738 r  lcd/driver2/o_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     1.738    lcd/driver2/o_signal[2]
    SLICE_X46Y16         FDRE                                         r  lcd/driver2/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.827     1.954    lcd/driver2/CLK
    SLICE_X46Y16         FDRE                                         r  lcd/driver2/o_signal_reg[2]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.120     1.575    lcd/driver2/o_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver1/o_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.882%)  route 0.098ns (34.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.442    lcd/dsp/CLK
    SLICE_X44Y16         FDRE                                         r  lcd/dsp/digits_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/dsp/digits_reg[1][2]/Q
                         net (fo=8, routed)           0.098     1.681    lcd/driver1/Q[2]
    SLICE_X45Y16         LUT4 (Prop_lut4_I2_O)        0.048     1.729 r  lcd/driver1/o_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.729    lcd/driver1/o_signal[3]
    SLICE_X45Y16         FDRE                                         r  lcd/driver1/o_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.827     1.954    lcd/driver1/CLK
    SLICE_X45Y16         FDRE                                         r  lcd/driver1/o_signal_reg[3]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X45Y16         FDRE (Hold_fdre_C_D)         0.107     1.562    lcd/driver1/o_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver1/o_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.195%)  route 0.110ns (36.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.558     1.441    lcd/dsp/CLK
    SLICE_X44Y17         FDRE                                         r  lcd/dsp/digits_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  lcd/dsp/digits_reg[1][0]/Q
                         net (fo=8, routed)           0.110     1.692    lcd/driver1/Q[0]
    SLICE_X45Y17         LUT4 (Prop_lut4_I1_O)        0.048     1.740 r  lcd/driver1/o_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     1.740    lcd/driver1/o_signal[5]
    SLICE_X45Y17         FDRE                                         r  lcd/driver1/o_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.953    lcd/driver1/CLK
    SLICE_X45Y17         FDRE                                         r  lcd/driver1/o_signal_reg[5]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.107     1.561    lcd/driver1/o_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver1/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.442    lcd/dsp/CLK
    SLICE_X44Y16         FDRE                                         r  lcd/dsp/digits_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/dsp/digits_reg[1][2]/Q
                         net (fo=8, routed)           0.098     1.681    lcd/driver1/Q[2]
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.726 r  lcd/driver1/o_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     1.726    lcd/driver1/o_signal[2]
    SLICE_X45Y16         FDRE                                         r  lcd/driver1/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.827     1.954    lcd/driver1/CLK
    SLICE_X45Y16         FDRE                                         r  lcd/driver1/o_signal_reg[2]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X45Y16         FDRE (Hold_fdre_C_D)         0.091     1.546    lcd/driver1/o_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 lcd/driver1/o_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.415%)  route 0.132ns (41.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.558     1.441    lcd/driver1/CLK
    SLICE_X45Y17         FDRE                                         r  lcd/driver1/o_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  lcd/driver1/o_signal_reg[4]/Q
                         net (fo=1, routed)           0.132     1.715    lcd/mux/o_signal_reg[7]_0[4]
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  lcd/mux/o_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     1.760    lcd/mux/o_signal[4]_i_1_n_1
    SLICE_X46Y17         FDRE                                         r  lcd/mux/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.953    lcd/mux/CLK
    SLICE_X46Y17         FDRE                                         r  lcd/mux/o_signal_reg[4]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.121     1.576    lcd/mux/o_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 lcd/driver3/o_signal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.129%)  route 0.101ns (30.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.558     1.441    lcd/driver3/CLK
    SLICE_X45Y17         FDRE                                         r  lcd/driver3/o_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  lcd/driver3/o_signal_reg[5]/Q
                         net (fo=1, routed)           0.101     1.670    lcd/mux/o_signal_reg[7]_2[5]
    SLICE_X46Y17         LUT6 (Prop_lut6_I2_O)        0.098     1.768 r  lcd/mux/o_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     1.768    lcd/mux/o_signal[5]_i_1_n_1
    SLICE_X46Y17         FDRE                                         r  lcd/mux/o_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.953    lcd/mux/CLK
    SLICE_X46Y17         FDRE                                         r  lcd/mux/o_signal_reg[5]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.121     1.576    lcd/mux/o_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver1/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.822%)  route 0.110ns (37.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.558     1.441    lcd/dsp/CLK
    SLICE_X44Y17         FDRE                                         r  lcd/dsp/digits_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  lcd/dsp/digits_reg[1][0]/Q
                         net (fo=8, routed)           0.110     1.692    lcd/driver1/Q[0]
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.045     1.737 r  lcd/driver1/o_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     1.737    lcd/driver1/o_signal[4]
    SLICE_X45Y17         FDRE                                         r  lcd/driver1/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.953    lcd/driver1/CLK
    SLICE_X45Y17         FDRE                                         r  lcd/driver1/o_signal_reg[4]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.091     1.545    lcd/driver1/o_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/out_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/out_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y12  graphics_engine/red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y12  graphics_engine/red_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y12  graphics_engine/red_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y12  graphics_engine/red_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y12  graphics_engine/red_reg[3]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y12  graphics_engine/red_reg[3]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/out_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  cpu_clk_div/out_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y12  graphics_engine/red_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y12  graphics_engine/red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y12  graphics_engine/red_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y12  graphics_engine/red_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y12  graphics_engine/red_reg[3]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y12  graphics_engine/red_reg[3]_lopt_replica_10/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/display_driver/yCoord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.280ns  (logic 4.564ns (44.398%)  route 5.716ns (55.602%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE                         0.000     0.000 r  graphics_engine/display_driver/yCoord_reg[4]/C
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.689     0.689 r  graphics_engine/display_driver/yCoord_reg[4]/Q
                         net (fo=9, routed)           1.033     1.722    graphics_engine/display_driver/yCoord_reg_n_1_[4]
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124     1.846 r  graphics_engine/display_driver/vSync_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.286     2.133    graphics_engine/display_driver/vSync_OBUF_inst_i_3_n_1
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124     2.257 r  graphics_engine/display_driver/vSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.846     3.102    graphics_engine/display_driver/vSync_OBUF_inst_i_2_n_1
    SLICE_X54Y15         LUT5 (Prop_lut5_I0_O)        0.124     3.226 r  graphics_engine/display_driver/vSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.551     6.777    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.280 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    10.280    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/display_driver/xCoord_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.766ns  (logic 4.434ns (45.399%)  route 5.332ns (54.601%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE                         0.000     0.000 r  graphics_engine/display_driver/xCoord_reg[3]/C
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.689     0.689 f  graphics_engine/display_driver/xCoord_reg[3]/Q
                         net (fo=5, routed)           0.879     1.568    graphics_engine/display_driver/xCoord[3]
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     1.692 r  graphics_engine/display_driver/hSync_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.665     2.358    graphics_engine/display_driver/hSync_OBUF_inst_i_3_n_1
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.482 r  graphics_engine/display_driver/hSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.787     6.269    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     9.766 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     9.766    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/display_driver/yCoord_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.443ns (49.951%)  route 1.446ns (50.049%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE                         0.000     0.000 r  graphics_engine/display_driver/yCoord_reg[6]/C
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.194     0.194 f  graphics_engine/display_driver/yCoord_reg[6]/Q
                         net (fo=7, routed)           0.134     0.328    graphics_engine/display_driver/yCoord_reg_n_1_[6]
    SLICE_X54Y15         LUT5 (Prop_lut5_I2_O)        0.045     0.373 r  graphics_engine/display_driver/vSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.313     1.685    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.890 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     2.890    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/display_driver/xCoord_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.961ns  (logic 1.437ns (48.522%)  route 1.524ns (51.478%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE                         0.000     0.000 r  graphics_engine/display_driver/xCoord_reg[6]/C
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  graphics_engine/display_driver/xCoord_reg[6]/Q
                         net (fo=7, routed)           0.136     0.330    graphics_engine/display_driver/xCoord[6]
    SLICE_X57Y16         LUT6 (Prop_lut6_I2_O)        0.045     0.375 r  graphics_engine/display_driver/hSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.388     1.763    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.961 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     2.961    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ext_100mhz
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_8/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.054ns (49.784%)  route 4.090ns (50.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.566    10.087    graphics_engine/CLK
    SLICE_X52Y13         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_8/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.524    10.611 r  graphics_engine/red_reg[3]_lopt_replica_8/Q
                         net (fo=1, routed)           4.090    14.701    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530    18.231 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.231    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_10/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.075ns  (logic 4.043ns (50.070%)  route 4.032ns (49.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567    10.088    graphics_engine/CLK
    SLICE_X50Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_10/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.524    10.612 r  graphics_engine/red_reg[3]_lopt_replica_10/Q
                         net (fo=1, routed)           4.032    14.644    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519    18.164 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.164    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_7/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.053ns (51.212%)  route 3.861ns (48.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.566    10.087    graphics_engine/CLK
    SLICE_X52Y13         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_7/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.524    10.611 r  graphics_engine/red_reg[3]_lopt_replica_7/Q
                         net (fo=1, routed)           3.861    14.472    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529    18.002 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.002    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_6/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.876ns  (logic 4.029ns (51.163%)  route 3.846ns (48.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.566    10.087    graphics_engine/CLK
    SLICE_X52Y13         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.524    10.611 r  graphics_engine/red_reg[3]_lopt_replica_6/Q
                         net (fo=1, routed)           3.846    14.458    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.505    17.963 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.963    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_5/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.805ns  (logic 3.980ns (50.992%)  route 3.825ns (49.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567    10.088    graphics_engine/CLK
    SLICE_X51Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.459    10.547 r  graphics_engine/red_reg[3]_lopt_replica_5/Q
                         net (fo=1, routed)           3.825    14.372    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    17.893 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.893    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_3/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.768ns  (logic 3.978ns (51.210%)  route 3.790ns (48.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567    10.088    graphics_engine/CLK
    SLICE_X51Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.459    10.547 r  graphics_engine/red_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           3.790    14.337    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519    17.856 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.856    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_11/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.750ns  (logic 4.048ns (52.230%)  route 3.702ns (47.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567    10.088    graphics_engine/CLK
    SLICE_X50Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_11/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.524    10.612 r  graphics_engine/red_reg[3]_lopt_replica_11/Q
                         net (fo=1, routed)           3.702    14.315    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.838 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.838    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_4/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.731ns  (logic 4.049ns (52.371%)  route 3.682ns (47.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.566    10.087    graphics_engine/CLK
    SLICE_X52Y13         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.524    10.611 r  graphics_engine/red_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           3.682    14.293    lopt_3
    J18                  OBUF (Prop_obuf_I_O)         3.525    17.818 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.818    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.674ns  (logic 4.026ns (52.472%)  route 3.647ns (47.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567    10.088    graphics_engine/CLK
    SLICE_X50Y12         FDRE                                         r  graphics_engine/red_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.524    10.612 r  graphics_engine/red_reg[3]/Q
                         net (fo=1, routed)           3.647    14.259    blue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    17.762 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.762    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_2/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 3.962ns (51.973%)  route 3.662ns (48.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567    10.088    graphics_engine/CLK
    SLICE_X51Y12         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.459    10.547 r  graphics_engine/red_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.662    14.209    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    17.712 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.712    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.364ns (80.003%)  route 0.341ns (19.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.583     1.466    lcd/mux/CLK
    SLICE_X64Y26         FDRE                                         r  lcd/mux/o_anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  lcd/mux/o_anode_select_reg[1]/Q
                         net (fo=1, routed)           0.341     1.971    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.171 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.171    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.412ns (81.168%)  route 0.328ns (18.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.583     1.466    lcd/mux/CLK
    SLICE_X64Y26         FDRE                                         r  lcd/mux/o_anode_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  lcd/mux/o_anode_select_reg[3]/Q
                         net (fo=1, routed)           0.328     1.942    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.264     3.206 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.206    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.426ns (80.986%)  route 0.335ns (19.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.583     1.466    lcd/mux/CLK
    SLICE_X64Y26         FDRE                                         r  lcd/mux/o_anode_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  lcd/mux/o_anode_select_reg[2]/Q
                         net (fo=1, routed)           0.335     1.949    anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.278     3.227 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.227    anode[2]
    V4                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.368ns (76.606%)  route 0.418ns (23.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.583     1.466    lcd/mux/CLK
    SLICE_X64Y26         FDRE                                         r  lcd/mux/o_anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  lcd/mux/o_anode_select_reg[0]/Q
                         net (fo=1, routed)           0.418     2.048    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.252 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.252    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.347ns (65.386%)  route 0.713ns (34.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.442    lcd/mux/CLK
    SLICE_X47Y16         FDRE                                         r  lcd/mux/o_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  lcd/mux/o_signal_reg[2]/Q
                         net (fo=1, routed)           0.713     2.296    segement_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.501 r  segement_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.501    segement[2]
    V5                                                                r  segement[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.353ns (64.809%)  route 0.735ns (35.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.558     1.441    lcd/mux/CLK
    SLICE_X47Y17         FDRE                                         r  lcd/mux/o_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  lcd/mux/o_signal_reg[7]/Q
                         net (fo=1, routed)           0.735     2.317    segement_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.528 r  segement_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.528    segement[7]
    W7                                                                r  segement[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.363ns (64.506%)  route 0.750ns (35.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.560     1.443    lcd/mux/CLK
    SLICE_X46Y15         FDRE                                         r  lcd/mux/o_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  lcd/mux/o_signal_reg[0]/Q
                         net (fo=1, routed)           0.750     2.357    segement_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.556 r  segement_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.556    segement[0]
    V7                                                                r  segement[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.385ns (64.772%)  route 0.753ns (35.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.442    lcd/mux/CLK
    SLICE_X46Y16         FDRE                                         r  lcd/mux/o_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  lcd/mux/o_signal_reg[3]/Q
                         net (fo=1, routed)           0.753     2.359    segement_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.580 r  segement_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.580    segement[3]
    U5                                                                r  segement[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.400ns (65.151%)  route 0.749ns (34.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.558     1.441    lcd/mux/CLK
    SLICE_X46Y17         FDRE                                         r  lcd/mux/o_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  lcd/mux/o_signal_reg[4]/Q
                         net (fo=1, routed)           0.749     2.354    segement_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.591 r  segement_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.591    segement[4]
    V8                                                                r  segement[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.371ns (63.018%)  route 0.805ns (36.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.558     1.441    lcd/mux/CLK
    SLICE_X47Y17         FDRE                                         r  lcd/mux/o_signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  lcd/mux/o_signal_reg[6]/Q
                         net (fo=1, routed)           0.805     2.387    segement_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.617 r  segement_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.617    segement[6]
    W6                                                                r  segement[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3628 Endpoints
Min Delay          3628 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs1_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.871ns  (logic 2.489ns (12.526%)  route 17.382ns (87.474%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=84, routed)          2.367     2.823    cpu/memory_unit/iv_control_signal_reg[mem_n_1_]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=34, routed)          0.885     3.832    cpu/memory_unit/regs[1][31]_i_3_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.956 r  cpu/memory_unit/iv_data_in[31]_i_31/O
                         net (fo=63, routed)          3.010     6.966    cpu/memory_unit/ex_stage/forward_rs11
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.090 r  cpu/memory_unit/iv_data_in[6]_i_9/O
                         net (fo=23, routed)          4.390    11.480    cpu/memory_unit/forward_rs1[6]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.604 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_68/O
                         net (fo=1, routed)           0.000    11.604    cpu/memory_unit/iv_control_signal[cond_branch]_i_68_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.002 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.002    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.116    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.344 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    13.565    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    13.878 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    15.209    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    15.362 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         4.178    19.540    cpu/memory_unit/ex_pc_load
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.331    19.871 r  cpu/memory_unit/iv_rs1[12]_i_1/O
                         net (fo=1, routed)           0.000    19.871    cpu/ex_stage/iv_rs1_reg[31]_1[12]
    SLICE_X34Y35         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs1_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.863ns  (logic 2.489ns (12.531%)  route 17.374ns (87.469%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=84, routed)          2.367     2.823    cpu/memory_unit/iv_control_signal_reg[mem_n_1_]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=34, routed)          0.885     3.832    cpu/memory_unit/regs[1][31]_i_3_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.956 r  cpu/memory_unit/iv_data_in[31]_i_31/O
                         net (fo=63, routed)          3.010     6.966    cpu/memory_unit/ex_stage/forward_rs11
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.090 r  cpu/memory_unit/iv_data_in[6]_i_9/O
                         net (fo=23, routed)          4.390    11.480    cpu/memory_unit/forward_rs1[6]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.604 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_68/O
                         net (fo=1, routed)           0.000    11.604    cpu/memory_unit/iv_control_signal[cond_branch]_i_68_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.002 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.002    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.116    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.344 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    13.565    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    13.878 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    15.209    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    15.362 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         4.170    19.532    cpu/memory_unit/ex_pc_load
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.331    19.863 r  cpu/memory_unit/iv_rs1[19]_i_1/O
                         net (fo=1, routed)           0.000    19.863    cpu/ex_stage/iv_rs1_reg[31]_1[19]
    SLICE_X34Y35         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs2_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.692ns  (logic 2.489ns (12.640%)  route 17.203ns (87.360%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=84, routed)          2.367     2.823    cpu/memory_unit/iv_control_signal_reg[mem_n_1_]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=34, routed)          0.885     3.832    cpu/memory_unit/regs[1][31]_i_3_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.956 r  cpu/memory_unit/iv_data_in[31]_i_31/O
                         net (fo=63, routed)          3.010     6.966    cpu/memory_unit/ex_stage/forward_rs11
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.090 r  cpu/memory_unit/iv_data_in[6]_i_9/O
                         net (fo=23, routed)          4.390    11.480    cpu/memory_unit/forward_rs1[6]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.604 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_68/O
                         net (fo=1, routed)           0.000    11.604    cpu/memory_unit/iv_control_signal[cond_branch]_i_68_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.002 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.002    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.116    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.344 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    13.565    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    13.878 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    15.209    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    15.362 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.999    19.361    cpu/memory_unit/ex_pc_load
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.331    19.692 r  cpu/memory_unit/iv_rs2[25]_i_1/O
                         net (fo=1, routed)           0.000    19.692    cpu/ex_stage/iv_rs2_reg[31]_2[25]
    SLICE_X42Y39         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs2_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.673ns  (logic 2.489ns (12.652%)  route 17.184ns (87.348%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=84, routed)          2.367     2.823    cpu/memory_unit/iv_control_signal_reg[mem_n_1_]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=34, routed)          0.885     3.832    cpu/memory_unit/regs[1][31]_i_3_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.956 r  cpu/memory_unit/iv_data_in[31]_i_31/O
                         net (fo=63, routed)          3.010     6.966    cpu/memory_unit/ex_stage/forward_rs11
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.090 r  cpu/memory_unit/iv_data_in[6]_i_9/O
                         net (fo=23, routed)          4.390    11.480    cpu/memory_unit/forward_rs1[6]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.604 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_68/O
                         net (fo=1, routed)           0.000    11.604    cpu/memory_unit/iv_control_signal[cond_branch]_i_68_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.002 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.002    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.116    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.344 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    13.565    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    13.878 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    15.209    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    15.362 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.980    19.342    cpu/memory_unit/ex_pc_load
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.331    19.673 r  cpu/memory_unit/iv_rs2[16]_i_1/O
                         net (fo=1, routed)           0.000    19.673    cpu/ex_stage/iv_rs2_reg[31]_2[16]
    SLICE_X42Y39         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs2_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.548ns  (logic 2.489ns (12.733%)  route 17.059ns (87.267%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=84, routed)          2.367     2.823    cpu/memory_unit/iv_control_signal_reg[mem_n_1_]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=34, routed)          0.885     3.832    cpu/memory_unit/regs[1][31]_i_3_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.956 r  cpu/memory_unit/iv_data_in[31]_i_31/O
                         net (fo=63, routed)          3.010     6.966    cpu/memory_unit/ex_stage/forward_rs11
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.090 r  cpu/memory_unit/iv_data_in[6]_i_9/O
                         net (fo=23, routed)          4.390    11.480    cpu/memory_unit/forward_rs1[6]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.604 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_68/O
                         net (fo=1, routed)           0.000    11.604    cpu/memory_unit/iv_control_signal[cond_branch]_i_68_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.002 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.002    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.116    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.344 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    13.565    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    13.878 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    15.209    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    15.362 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.855    19.217    cpu/memory_unit/ex_pc_load
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.331    19.548 r  cpu/memory_unit/iv_rs2[20]_i_1/O
                         net (fo=1, routed)           0.000    19.548    cpu/ex_stage/iv_rs2_reg[31]_2[20]
    SLICE_X40Y36         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs2_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.547ns  (logic 2.489ns (12.734%)  route 17.058ns (87.266%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=84, routed)          2.367     2.823    cpu/memory_unit/iv_control_signal_reg[mem_n_1_]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=34, routed)          0.885     3.832    cpu/memory_unit/regs[1][31]_i_3_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.956 r  cpu/memory_unit/iv_data_in[31]_i_31/O
                         net (fo=63, routed)          3.010     6.966    cpu/memory_unit/ex_stage/forward_rs11
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.090 r  cpu/memory_unit/iv_data_in[6]_i_9/O
                         net (fo=23, routed)          4.390    11.480    cpu/memory_unit/forward_rs1[6]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.604 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_68/O
                         net (fo=1, routed)           0.000    11.604    cpu/memory_unit/iv_control_signal[cond_branch]_i_68_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.002 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.002    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.116    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.344 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    13.565    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    13.878 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    15.209    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    15.362 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.854    19.216    cpu/memory_unit/ex_pc_load
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.331    19.547 r  cpu/memory_unit/iv_rs2[19]_i_1/O
                         net (fo=1, routed)           0.000    19.547    cpu/ex_stage/iv_rs2_reg[31]_2[19]
    SLICE_X40Y36         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs1_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.524ns  (logic 2.489ns (12.749%)  route 17.035ns (87.251%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=84, routed)          2.367     2.823    cpu/memory_unit/iv_control_signal_reg[mem_n_1_]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=34, routed)          0.885     3.832    cpu/memory_unit/regs[1][31]_i_3_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.956 r  cpu/memory_unit/iv_data_in[31]_i_31/O
                         net (fo=63, routed)          3.010     6.966    cpu/memory_unit/ex_stage/forward_rs11
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.090 r  cpu/memory_unit/iv_data_in[6]_i_9/O
                         net (fo=23, routed)          4.390    11.480    cpu/memory_unit/forward_rs1[6]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.604 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_68/O
                         net (fo=1, routed)           0.000    11.604    cpu/memory_unit/iv_control_signal[cond_branch]_i_68_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.002 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.002    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.116    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.344 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    13.565    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    13.878 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    15.209    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    15.362 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.831    19.193    cpu/memory_unit/ex_pc_load
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.331    19.524 r  cpu/memory_unit/iv_rs1[16]_i_1/O
                         net (fo=1, routed)           0.000    19.524    cpu/ex_stage/iv_rs1_reg[31]_1[16]
    SLICE_X42Y39         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs1_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.522ns  (logic 2.489ns (12.750%)  route 17.033ns (87.250%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=84, routed)          2.367     2.823    cpu/memory_unit/iv_control_signal_reg[mem_n_1_]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=34, routed)          0.885     3.832    cpu/memory_unit/regs[1][31]_i_3_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.956 r  cpu/memory_unit/iv_data_in[31]_i_31/O
                         net (fo=63, routed)          3.010     6.966    cpu/memory_unit/ex_stage/forward_rs11
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.090 r  cpu/memory_unit/iv_data_in[6]_i_9/O
                         net (fo=23, routed)          4.390    11.480    cpu/memory_unit/forward_rs1[6]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.604 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_68/O
                         net (fo=1, routed)           0.000    11.604    cpu/memory_unit/iv_control_signal[cond_branch]_i_68_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.002 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.002    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.116    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.344 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    13.565    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    13.878 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    15.209    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    15.362 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.829    19.191    cpu/memory_unit/ex_pc_load
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.331    19.522 r  cpu/memory_unit/iv_rs1[25]_i_1/O
                         net (fo=1, routed)           0.000    19.522    cpu/ex_stage/iv_rs1_reg[31]_1[25]
    SLICE_X42Y39         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs2_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.521ns  (logic 2.489ns (12.750%)  route 17.032ns (87.250%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=84, routed)          2.367     2.823    cpu/memory_unit/iv_control_signal_reg[mem_n_1_]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=34, routed)          0.885     3.832    cpu/memory_unit/regs[1][31]_i_3_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.956 r  cpu/memory_unit/iv_data_in[31]_i_31/O
                         net (fo=63, routed)          3.010     6.966    cpu/memory_unit/ex_stage/forward_rs11
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.090 r  cpu/memory_unit/iv_data_in[6]_i_9/O
                         net (fo=23, routed)          4.390    11.480    cpu/memory_unit/forward_rs1[6]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.604 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_68/O
                         net (fo=1, routed)           0.000    11.604    cpu/memory_unit/iv_control_signal[cond_branch]_i_68_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.002 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.002    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.116    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.344 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    13.565    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    13.878 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    15.209    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    15.362 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.828    19.190    cpu/memory_unit/ex_pc_load
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.331    19.521 r  cpu/memory_unit/iv_rs2[31]_i_1/O
                         net (fo=1, routed)           0.000    19.521    cpu/ex_stage/iv_rs2_reg[31]_2[31]
    SLICE_X42Y36         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs2_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.489ns  (logic 2.489ns (12.771%)  route 17.000ns (87.229%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=84, routed)          2.367     2.823    cpu/memory_unit/iv_control_signal_reg[mem_n_1_]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     2.947 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=34, routed)          0.885     3.832    cpu/memory_unit/regs[1][31]_i_3_n_1
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.956 r  cpu/memory_unit/iv_data_in[31]_i_31/O
                         net (fo=63, routed)          3.010     6.966    cpu/memory_unit/ex_stage/forward_rs11
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.090 r  cpu/memory_unit/iv_data_in[6]_i_9/O
                         net (fo=23, routed)          4.390    11.480    cpu/memory_unit/forward_rs1[6]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.604 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_68/O
                         net (fo=1, routed)           0.000    11.604    cpu/memory_unit/iv_control_signal[cond_branch]_i_68_n_1
    SLICE_X47Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.002 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.002    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_26_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.116    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.344 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    13.565    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    13.878 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    15.209    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    15.362 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.796    19.158    cpu/memory_unit/ex_pc_load
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.331    19.489 r  cpu/memory_unit/iv_rs2[8]_i_1/O
                         net (fo=1, routed)           0.000    19.489    cpu/ex_stage/iv_rs2_reg[31]_2[8]
    SLICE_X60Y31         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[rd][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[rd][4]/C
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_stage/iv_control_signal_reg[rd][4]/Q
                         net (fo=1, routed)           0.116     0.280    cpu/memory_unit/iv_control_signal_reg[rd][4]_7[4]
    SLICE_X55Y26         FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[rd][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.164ns (53.223%)  route 0.144ns (46.777%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[rd][1]/C
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_stage/iv_control_signal_reg[rd][1]/Q
                         net (fo=1, routed)           0.144     0.308    cpu/memory_unit/iv_control_signal_reg[rd][4]_7[1]
    SLICE_X56Y27         FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[rd][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.081%)  route 0.170ns (50.919%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[rd][2]/C
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_stage/iv_control_signal_reg[rd][2]/Q
                         net (fo=1, routed)           0.170     0.334    cpu/memory_unit/iv_control_signal_reg[rd][4]_7[2]
    SLICE_X56Y27         FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[15]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cpu/de_stage/iv_pc_reg[15]/Q
                         net (fo=1, routed)           0.094     0.242    cpu/de_stage/de_pc[15]
    SLICE_X50Y22         LUT2 (Prop_lut2_I0_O)        0.101     0.343 r  cpu/de_stage/iv_pc[15]_i_1/O
                         net (fo=1, routed)           0.000     0.343    cpu/ex_stage/iv_pc_reg[31]_0[15]
    SLICE_X50Y22         FDCE                                         r  cpu/ex_stage/iv_pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[17]/C
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cpu/de_stage/iv_pc_reg[17]/Q
                         net (fo=1, routed)           0.094     0.242    cpu/de_stage/de_pc[17]
    SLICE_X50Y23         LUT2 (Prop_lut2_I0_O)        0.101     0.343 r  cpu/de_stage/iv_pc[17]_i_1/O
                         net (fo=1, routed)           0.000     0.343    cpu/ex_stage/iv_pc_reg[31]_0[17]
    SLICE_X50Y23         FDCE                                         r  cpu/ex_stage/iv_pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[rd][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (40.967%)  route 0.203ns (59.033%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[rd][0]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_stage/iv_control_signal_reg[rd][0]/Q
                         net (fo=1, routed)           0.203     0.344    cpu/memory_unit/iv_control_signal_reg[rd][4]_7[0]
    SLICE_X56Y27         FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[18]/C
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_stage/iv_pc_reg[18]/Q
                         net (fo=1, routed)           0.159     0.300    cpu/de_stage/de_pc[18]
    SLICE_X55Y25         LUT2 (Prop_lut2_I0_O)        0.045     0.345 r  cpu/de_stage/iv_pc[18]_i_1/O
                         net (fo=1, routed)           0.000     0.345    cpu/ex_stage/iv_pc_reg[31]_0[18]
    SLICE_X55Y25         FDCE                                         r  cpu/ex_stage/iv_pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[8]/C
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_stage/iv_pc_reg[8]/Q
                         net (fo=1, routed)           0.159     0.300    cpu/de_stage/de_pc[8]
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.345 r  cpu/de_stage/iv_pc[8]_i_1/O
                         net (fo=1, routed)           0.000     0.345    cpu/ex_stage/iv_pc_reg[31]_0[8]
    SLICE_X49Y19         FDCE                                         r  cpu/ex_stage/iv_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[30]/C
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_stage/iv_pc_reg[30]/Q
                         net (fo=1, routed)           0.164     0.305    cpu/de_stage/de_pc[30]
    SLICE_X48Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.350 r  cpu/de_stage/iv_pc[30]_i_1/O
                         net (fo=1, routed)           0.000     0.350    cpu/ex_stage/iv_pc_reg[31]_0[30]
    SLICE_X48Y29         FDCE                                         r  cpu/ex_stage/iv_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/display_driver/xCoord_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics_engine/display_driver/xCoord_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.239ns (66.307%)  route 0.121ns (33.693%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE                         0.000     0.000 r  graphics_engine/display_driver/xCoord_reg[0]/C
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  graphics_engine/display_driver/xCoord_reg[0]/Q
                         net (fo=8, routed)           0.121     0.315    graphics_engine/display_driver/xCoord[0]
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.045     0.360 r  graphics_engine/display_driver/xCoord[1]_i_1/O
                         net (fo=2, routed)           0.000     0.360    graphics_engine/display_driver/D[1]
    SLICE_X56Y16         FDRE                                         r  graphics_engine/display_driver/xCoord_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ext_100mhz
  To Clock:  

Max Delay          1311 Endpoints
Min Delay          1311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs1_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.017ns  (logic 3.329ns (19.563%)  route 13.688ns (80.437%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.599     5.120    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.002 r  <hidden>
                         net (fo=2, routed)           1.031     7.032    cpu/memory_unit/doutb[15]
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.270     8.427    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  cpu/memory_unit/regs[1][17]_i_1/O
                         net (fo=37, routed)          2.067    10.617    cpu/memory_unit/mem_rd_output[17]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.152    10.769 r  cpu/memory_unit/iv_memory_data[17]_i_1/O
                         net (fo=8, routed)           1.782    12.552    cpu/memory_unit/ex_memory_data[17]
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.348    12.900 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_66/O
                         net (fo=2, routed)           0.808    13.708    cpu/memory_unit/iv_control_signal[cond_branch]_i_66_n_1
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.832 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_29/O
                         net (fo=1, routed)           0.000    13.832    cpu/memory_unit/iv_control_signal[cond_branch]_i_29_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.382 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.382    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.610 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    15.831    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    16.144 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    17.475    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    17.628 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         4.178    21.806    cpu/memory_unit/ex_pc_load
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.331    22.137 r  cpu/memory_unit/iv_rs1[12]_i_1/O
                         net (fo=1, routed)           0.000    22.137    cpu/ex_stage/iv_rs1_reg[31]_1[12]
    SLICE_X34Y35         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs1_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.009ns  (logic 3.329ns (19.572%)  route 13.680ns (80.428%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.599     5.120    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.002 r  <hidden>
                         net (fo=2, routed)           1.031     7.032    cpu/memory_unit/doutb[15]
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.270     8.427    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  cpu/memory_unit/regs[1][17]_i_1/O
                         net (fo=37, routed)          2.067    10.617    cpu/memory_unit/mem_rd_output[17]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.152    10.769 r  cpu/memory_unit/iv_memory_data[17]_i_1/O
                         net (fo=8, routed)           1.782    12.552    cpu/memory_unit/ex_memory_data[17]
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.348    12.900 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_66/O
                         net (fo=2, routed)           0.808    13.708    cpu/memory_unit/iv_control_signal[cond_branch]_i_66_n_1
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.832 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_29/O
                         net (fo=1, routed)           0.000    13.832    cpu/memory_unit/iv_control_signal[cond_branch]_i_29_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.382 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.382    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.610 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    15.831    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    16.144 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    17.475    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    17.628 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         4.170    21.798    cpu/memory_unit/ex_pc_load
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.331    22.129 r  cpu/memory_unit/iv_rs1[19]_i_1/O
                         net (fo=1, routed)           0.000    22.129    cpu/ex_stage/iv_rs1_reg[31]_1[19]
    SLICE_X34Y35         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs2_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.838ns  (logic 3.329ns (19.771%)  route 13.509ns (80.229%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.599     5.120    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.002 r  <hidden>
                         net (fo=2, routed)           1.031     7.032    cpu/memory_unit/doutb[15]
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.270     8.427    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  cpu/memory_unit/regs[1][17]_i_1/O
                         net (fo=37, routed)          2.067    10.617    cpu/memory_unit/mem_rd_output[17]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.152    10.769 r  cpu/memory_unit/iv_memory_data[17]_i_1/O
                         net (fo=8, routed)           1.782    12.552    cpu/memory_unit/ex_memory_data[17]
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.348    12.900 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_66/O
                         net (fo=2, routed)           0.808    13.708    cpu/memory_unit/iv_control_signal[cond_branch]_i_66_n_1
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.832 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_29/O
                         net (fo=1, routed)           0.000    13.832    cpu/memory_unit/iv_control_signal[cond_branch]_i_29_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.382 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.382    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.610 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    15.831    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    16.144 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    17.475    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    17.628 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.999    21.627    cpu/memory_unit/ex_pc_load
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.331    21.958 r  cpu/memory_unit/iv_rs2[25]_i_1/O
                         net (fo=1, routed)           0.000    21.958    cpu/ex_stage/iv_rs2_reg[31]_2[25]
    SLICE_X42Y39         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs2_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.819ns  (logic 3.329ns (19.793%)  route 13.490ns (80.207%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.599     5.120    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.002 r  <hidden>
                         net (fo=2, routed)           1.031     7.032    cpu/memory_unit/doutb[15]
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.270     8.427    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  cpu/memory_unit/regs[1][17]_i_1/O
                         net (fo=37, routed)          2.067    10.617    cpu/memory_unit/mem_rd_output[17]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.152    10.769 r  cpu/memory_unit/iv_memory_data[17]_i_1/O
                         net (fo=8, routed)           1.782    12.552    cpu/memory_unit/ex_memory_data[17]
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.348    12.900 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_66/O
                         net (fo=2, routed)           0.808    13.708    cpu/memory_unit/iv_control_signal[cond_branch]_i_66_n_1
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.832 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_29/O
                         net (fo=1, routed)           0.000    13.832    cpu/memory_unit/iv_control_signal[cond_branch]_i_29_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.382 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.382    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.610 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    15.831    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    16.144 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    17.475    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    17.628 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.980    21.608    cpu/memory_unit/ex_pc_load
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.331    21.939 r  cpu/memory_unit/iv_rs2[16]_i_1/O
                         net (fo=1, routed)           0.000    21.939    cpu/ex_stage/iv_rs2_reg[31]_2[16]
    SLICE_X42Y39         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs2_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.694ns  (logic 3.329ns (19.941%)  route 13.365ns (80.059%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.599     5.120    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.002 r  <hidden>
                         net (fo=2, routed)           1.031     7.032    cpu/memory_unit/doutb[15]
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.270     8.427    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  cpu/memory_unit/regs[1][17]_i_1/O
                         net (fo=37, routed)          2.067    10.617    cpu/memory_unit/mem_rd_output[17]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.152    10.769 r  cpu/memory_unit/iv_memory_data[17]_i_1/O
                         net (fo=8, routed)           1.782    12.552    cpu/memory_unit/ex_memory_data[17]
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.348    12.900 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_66/O
                         net (fo=2, routed)           0.808    13.708    cpu/memory_unit/iv_control_signal[cond_branch]_i_66_n_1
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.832 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_29/O
                         net (fo=1, routed)           0.000    13.832    cpu/memory_unit/iv_control_signal[cond_branch]_i_29_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.382 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.382    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.610 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    15.831    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    16.144 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    17.475    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    17.628 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.855    21.483    cpu/memory_unit/ex_pc_load
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.331    21.814 r  cpu/memory_unit/iv_rs2[20]_i_1/O
                         net (fo=1, routed)           0.000    21.814    cpu/ex_stage/iv_rs2_reg[31]_2[20]
    SLICE_X40Y36         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs2_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.693ns  (logic 3.329ns (19.943%)  route 13.364ns (80.057%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.599     5.120    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.002 r  <hidden>
                         net (fo=2, routed)           1.031     7.032    cpu/memory_unit/doutb[15]
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.270     8.427    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  cpu/memory_unit/regs[1][17]_i_1/O
                         net (fo=37, routed)          2.067    10.617    cpu/memory_unit/mem_rd_output[17]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.152    10.769 r  cpu/memory_unit/iv_memory_data[17]_i_1/O
                         net (fo=8, routed)           1.782    12.552    cpu/memory_unit/ex_memory_data[17]
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.348    12.900 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_66/O
                         net (fo=2, routed)           0.808    13.708    cpu/memory_unit/iv_control_signal[cond_branch]_i_66_n_1
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.832 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_29/O
                         net (fo=1, routed)           0.000    13.832    cpu/memory_unit/iv_control_signal[cond_branch]_i_29_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.382 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.382    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.610 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    15.831    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    16.144 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    17.475    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    17.628 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.854    21.482    cpu/memory_unit/ex_pc_load
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.331    21.813 r  cpu/memory_unit/iv_rs2[19]_i_1/O
                         net (fo=1, routed)           0.000    21.813    cpu/ex_stage/iv_rs2_reg[31]_2[19]
    SLICE_X40Y36         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs1_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.670ns  (logic 3.329ns (19.970%)  route 13.341ns (80.030%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.599     5.120    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.002 r  <hidden>
                         net (fo=2, routed)           1.031     7.032    cpu/memory_unit/doutb[15]
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.270     8.427    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  cpu/memory_unit/regs[1][17]_i_1/O
                         net (fo=37, routed)          2.067    10.617    cpu/memory_unit/mem_rd_output[17]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.152    10.769 r  cpu/memory_unit/iv_memory_data[17]_i_1/O
                         net (fo=8, routed)           1.782    12.552    cpu/memory_unit/ex_memory_data[17]
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.348    12.900 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_66/O
                         net (fo=2, routed)           0.808    13.708    cpu/memory_unit/iv_control_signal[cond_branch]_i_66_n_1
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.832 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_29/O
                         net (fo=1, routed)           0.000    13.832    cpu/memory_unit/iv_control_signal[cond_branch]_i_29_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.382 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.382    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.610 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    15.831    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    16.144 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    17.475    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    17.628 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.831    21.459    cpu/memory_unit/ex_pc_load
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.331    21.790 r  cpu/memory_unit/iv_rs1[16]_i_1/O
                         net (fo=1, routed)           0.000    21.790    cpu/ex_stage/iv_rs1_reg[31]_1[16]
    SLICE_X42Y39         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs1_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.668ns  (logic 3.329ns (19.972%)  route 13.339ns (80.028%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.599     5.120    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.002 r  <hidden>
                         net (fo=2, routed)           1.031     7.032    cpu/memory_unit/doutb[15]
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.270     8.427    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  cpu/memory_unit/regs[1][17]_i_1/O
                         net (fo=37, routed)          2.067    10.617    cpu/memory_unit/mem_rd_output[17]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.152    10.769 r  cpu/memory_unit/iv_memory_data[17]_i_1/O
                         net (fo=8, routed)           1.782    12.552    cpu/memory_unit/ex_memory_data[17]
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.348    12.900 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_66/O
                         net (fo=2, routed)           0.808    13.708    cpu/memory_unit/iv_control_signal[cond_branch]_i_66_n_1
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.832 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_29/O
                         net (fo=1, routed)           0.000    13.832    cpu/memory_unit/iv_control_signal[cond_branch]_i_29_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.382 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.382    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.610 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    15.831    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    16.144 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    17.475    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    17.628 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.829    21.457    cpu/memory_unit/ex_pc_load
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.331    21.788 r  cpu/memory_unit/iv_rs1[25]_i_1/O
                         net (fo=1, routed)           0.000    21.788    cpu/ex_stage/iv_rs1_reg[31]_1[25]
    SLICE_X42Y39         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs2_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.667ns  (logic 3.329ns (19.973%)  route 13.338ns (80.027%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.599     5.120    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.002 r  <hidden>
                         net (fo=2, routed)           1.031     7.032    cpu/memory_unit/doutb[15]
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.270     8.427    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  cpu/memory_unit/regs[1][17]_i_1/O
                         net (fo=37, routed)          2.067    10.617    cpu/memory_unit/mem_rd_output[17]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.152    10.769 r  cpu/memory_unit/iv_memory_data[17]_i_1/O
                         net (fo=8, routed)           1.782    12.552    cpu/memory_unit/ex_memory_data[17]
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.348    12.900 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_66/O
                         net (fo=2, routed)           0.808    13.708    cpu/memory_unit/iv_control_signal[cond_branch]_i_66_n_1
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.832 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_29/O
                         net (fo=1, routed)           0.000    13.832    cpu/memory_unit/iv_control_signal[cond_branch]_i_29_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.382 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.382    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.610 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    15.831    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    16.144 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    17.475    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    17.628 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.828    21.456    cpu/memory_unit/ex_pc_load
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.331    21.787 r  cpu/memory_unit/iv_rs2[31]_i_1/O
                         net (fo=1, routed)           0.000    21.787    cpu/ex_stage/iv_rs2_reg[31]_2[31]
    SLICE_X42Y36         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs2_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.635ns  (logic 3.329ns (20.012%)  route 13.306ns (79.988%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.599     5.120    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     6.002 r  <hidden>
                         net (fo=2, routed)           1.031     7.032    cpu/memory_unit/doutb[15]
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.156 r  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=16, routed)          1.270     8.427    cpu/memory_unit/regs[1][31]_i_4_n_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.551 r  cpu/memory_unit/regs[1][17]_i_1/O
                         net (fo=37, routed)          2.067    10.617    cpu/memory_unit/mem_rd_output[17]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.152    10.769 r  cpu/memory_unit/iv_memory_data[17]_i_1/O
                         net (fo=8, routed)           1.782    12.552    cpu/memory_unit/ex_memory_data[17]
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.348    12.900 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_66/O
                         net (fo=2, routed)           0.808    13.708    cpu/memory_unit/iv_control_signal[cond_branch]_i_66_n_1
    SLICE_X47Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.832 r  cpu/memory_unit/iv_control_signal[cond_branch]_i_29/O
                         net (fo=1, routed)           0.000    13.832    cpu/memory_unit/iv_control_signal[cond_branch]_i_29_n_1
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.382 r  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.382    cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_12_n_1
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.610 f  cpu/memory_unit/iv_control_signal_reg[cond_branch]_i_6/CO[2]
                         net (fo=1, routed)           1.221    15.831    cpu/memory_unit/ex_stage/data1
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.313    16.144 f  cpu/memory_unit/iv_control_signal[cond_branch]_i_4/O
                         net (fo=2, routed)           1.331    17.475    cpu/ex_stage/iv_rs1_reg[0]_0
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.153    17.628 f  cpu/ex_stage/iv_control_signal[cond_branch]_i_3/O
                         net (fo=157, routed)         3.796    21.424    cpu/memory_unit/ex_pc_load
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.331    21.755 r  cpu/memory_unit/iv_rs2[8]_i_1/O
                         net (fo=1, routed)           0.000    21.755    cpu/ex_stage/iv_rs2_reg[31]_2[8]
    SLICE_X60Y31         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.249ns (51.501%)  route 0.234ns (48.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.234     1.920    cpu/de_stage/douta[28]
    SLICE_X50Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.965 r  cpu/de_stage/iv_instruction[28]_i_1/O
                         net (fo=1, routed)           0.000     1.965    cpu/de_stage/iv_instruction[28]_i_1_n_1
    SLICE_X50Y31         FDCE                                         r  cpu/de_stage/iv_instruction_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.249ns (47.276%)  route 0.278ns (52.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.589     1.472    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.204     1.676 r  <hidden>
                         net (fo=1, routed)           0.278     1.954    cpu/de_stage/douta[14]
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.045     1.999 r  cpu/de_stage/iv_instruction[14]_i_1/O
                         net (fo=1, routed)           0.000     1.999    cpu/de_stage/iv_instruction[14]_i_1_n_1
    SLICE_X50Y24         FDCE                                         r  cpu/de_stage/iv_instruction_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.249ns (47.898%)  route 0.271ns (52.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.271     1.956    cpu/de_stage/douta[26]
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.045     2.001 r  cpu/de_stage/iv_instruction[26]_i_1/O
                         net (fo=1, routed)           0.000     2.001    cpu/de_stage/iv_instruction[26]_i_1_n_1
    SLICE_X48Y32         FDCE                                         r  cpu/de_stage/iv_instruction_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.249ns (46.674%)  route 0.284ns (53.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.284     1.970    cpu/de_stage/douta[24]
    SLICE_X50Y31         LUT3 (Prop_lut3_I1_O)        0.045     2.015 r  cpu/de_stage/iv_instruction[24]_i_1/O
                         net (fo=1, routed)           0.000     2.015    cpu/de_stage/iv_instruction[24]_i_1_n_1
    SLICE_X50Y31         FDCE                                         r  cpu/de_stage/iv_instruction_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.249ns (44.617%)  route 0.309ns (55.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.309     1.995    cpu/de_stage/douta[30]
    SLICE_X50Y31         LUT3 (Prop_lut3_I1_O)        0.045     2.040 r  cpu/de_stage/iv_instruction[30]_i_1/O
                         net (fo=1, routed)           0.000     2.040    cpu/de_stage/iv_instruction[30]_i_1_n_1
    SLICE_X50Y31         FDCE                                         r  cpu/de_stage/iv_instruction_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.248ns (40.894%)  route 0.358ns (59.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.358     2.044    cpu/de_stage/douta[31]
    SLICE_X50Y31         LUT3 (Prop_lut3_I1_O)        0.044     2.088 r  cpu/de_stage/iv_instruction[31]_i_1/O
                         net (fo=1, routed)           0.000     2.088    cpu/de_stage/iv_instruction[31]_i_1_n_1
    SLICE_X50Y31         FDCE                                         r  cpu/de_stage/iv_instruction_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.246ns (40.501%)  route 0.361ns (59.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.685 r  <hidden>
                         net (fo=2, routed)           0.361     2.047    cpu/de_stage/douta[16]
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.042     2.089 r  cpu/de_stage/iv_instruction[16]_i_1/O
                         net (fo=1, routed)           0.000     2.089    cpu/de_stage/iv_instruction[16]_i_1_n_1
    SLICE_X48Y32         FDCE                                         r  cpu/de_stage/iv_instruction_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.247ns (40.123%)  route 0.369ns (59.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.369     2.054    cpu/de_stage/douta[19]
    SLICE_X50Y31         LUT3 (Prop_lut3_I1_O)        0.043     2.097 r  cpu/de_stage/iv_instruction[19]_i_1/O
                         net (fo=1, routed)           0.000     2.097    cpu/de_stage/iv_instruction[19]_i_1_n_1
    SLICE_X50Y31         FDCE                                         r  cpu/de_stage/iv_instruction_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.247ns (39.475%)  route 0.379ns (60.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.589     1.472    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.676 r  <hidden>
                         net (fo=1, routed)           0.379     2.055    cpu/de_stage/douta[5]
    SLICE_X54Y23         LUT3 (Prop_lut3_I1_O)        0.043     2.098 r  cpu/de_stage/iv_instruction[5]_i_1/O
                         net (fo=1, routed)           0.000     2.098    cpu/de_stage/iv_instruction[5]_i_1_n_1
    SLICE_X54Y23         FDCE                                         r  cpu/de_stage/iv_instruction_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.249ns (39.181%)  route 0.387ns (60.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.589     1.472    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.676 r  <hidden>
                         net (fo=1, routed)           0.387     2.063    cpu/de_stage/douta[6]
    SLICE_X53Y23         LUT3 (Prop_lut3_I1_O)        0.045     2.108 r  cpu/de_stage/iv_instruction[6]_i_1/O
                         net (fo=1, routed)           0.000     2.108    cpu/de_stage/iv_instruction[6]_i_1_n_1
    SLICE_X53Y23         FDCE                                         r  cpu/de_stage/iv_instruction_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ext_100mhz

Max Delay           499 Endpoints
Min Delay           499 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.362ns  (logic 1.456ns (10.898%)  route 11.906ns (89.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1302, routed)       11.906    13.362    lcd/AS[0]
    SLICE_X52Y17         FDCE                                         f  lcd/lcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.444     4.785    lcd/CLK
    SLICE_X52Y17         FDCE                                         r  lcd/lcd_value_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[10]/CLR
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.220ns  (logic 1.456ns (11.015%)  route 11.764ns (88.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1302, routed)       11.764    13.220    lcd/AS[0]
    SLICE_X48Y16         FDCE                                         f  lcd/lcd_value_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.444     4.785    lcd/CLK
    SLICE_X48Y16         FDCE                                         r  lcd/lcd_value_reg[10]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[1]/PRE
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.220ns  (logic 1.456ns (11.015%)  route 11.764ns (88.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1302, routed)       11.764    13.220    lcd/AS[0]
    SLICE_X48Y16         FDPE                                         f  lcd/lcd_value_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.444     4.785    lcd/CLK
    SLICE_X48Y16         FDPE                                         r  lcd/lcd_value_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[4]/PRE
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.220ns  (logic 1.456ns (11.015%)  route 11.764ns (88.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1302, routed)       11.764    13.220    lcd/AS[0]
    SLICE_X48Y16         FDPE                                         f  lcd/lcd_value_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.444     4.785    lcd/CLK
    SLICE_X48Y16         FDPE                                         r  lcd/lcd_value_reg[4]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[9]/CLR
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.220ns  (logic 1.456ns (11.015%)  route 11.764ns (88.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1302, routed)       11.764    13.220    lcd/AS[0]
    SLICE_X48Y16         FDCE                                         f  lcd/lcd_value_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.444     4.785    lcd/CLK
    SLICE_X48Y16         FDCE                                         r  lcd/lcd_value_reg[9]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.924ns  (logic 1.456ns (11.267%)  route 11.468ns (88.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1302, routed)       11.468    12.924    lcd/AS[0]
    SLICE_X49Y18         FDCE                                         f  lcd/lcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.441     4.782    lcd/CLK
    SLICE_X49Y18         FDCE                                         r  lcd/lcd_value_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[7]/CLR
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.924ns  (logic 1.456ns (11.267%)  route 11.468ns (88.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1302, routed)       11.468    12.924    lcd/AS[0]
    SLICE_X49Y18         FDCE                                         f  lcd/lcd_value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.441     4.782    lcd/CLK
    SLICE_X49Y18         FDCE                                         r  lcd/lcd_value_reg[7]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[8]/CLR
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.924ns  (logic 1.456ns (11.267%)  route 11.468ns (88.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1302, routed)       11.468    12.924    lcd/AS[0]
    SLICE_X49Y18         FDCE                                         f  lcd/lcd_value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.441     4.782    lcd/CLK
    SLICE_X49Y18         FDCE                                         r  lcd/lcd_value_reg[8]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[11]/PRE
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.914ns  (logic 1.456ns (11.276%)  route 11.457ns (88.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1302, routed)       11.457    12.914    lcd/AS[0]
    SLICE_X48Y19         FDPE                                         f  lcd/lcd_value_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440     4.781    lcd/CLK
    SLICE_X48Y19         FDPE                                         r  lcd/lcd_value_reg[11]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            lcd/lcd_value_reg[12]/PRE
                            (recovery check against rising-edge clock ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.914ns  (logic 1.456ns (11.276%)  route 11.457ns (88.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_reset_IBUF_inst/O
                         net (fo=1302, routed)       11.457    12.914    lcd/AS[0]
    SLICE_X48Y19         FDPE                                         f  lcd/lcd_value_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440     4.781    lcd/CLK
    SLICE_X48Y19         FDPE                                         r  lcd/lcd_value_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.083%)  route 0.217ns (50.917%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.217     0.381    lcd/mux/select_signal[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.426 r  lcd/mux/o_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.426    lcd/mux/o_signal[1]_i_1_n_1
    SLICE_X46Y15         FDRE                                         r  lcd/mux/o_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.828     1.955    lcd/mux/CLK
    SLICE_X46Y15         FDRE                                         r  lcd/mux/o_signal_reg[1]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.854%)  route 0.219ns (51.146%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.219     0.383    lcd/mux/select_signal[0]
    SLICE_X46Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.428 r  lcd/mux/o_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    lcd/mux/o_signal[0]_i_1_n_1
    SLICE_X46Y15         FDRE                                         r  lcd/mux/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.828     1.955    lcd/mux/CLK
    SLICE_X46Y15         FDRE                                         r  lcd/mux/o_signal_reg[0]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.246ns (56.140%)  route 0.192ns (43.860%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[1]/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          0.192     0.340    lcd/mux/select_signal[1]
    SLICE_X46Y16         LUT6 (Prop_lut6_I3_O)        0.098     0.438 r  lcd/mux/o_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     0.438    lcd/mux/o_signal[3]_i_1_n_1
    SLICE_X46Y16         FDRE                                         r  lcd/mux/o_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.827     1.954    lcd/mux/CLK
    SLICE_X46Y16         FDRE                                         r  lcd/mux/o_signal_reg[3]/C

Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/o_pc_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.146ns (31.339%)  route 0.320ns (68.661%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE                         0.000     0.000 r  cpu/instruction_fetch_unit/o_pc_reg[9]/C
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  cpu/instruction_fetch_unit/o_pc_reg[9]/Q
                         net (fo=5, routed)           0.320     0.466    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.863     1.991    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.362%)  route 0.262ns (55.638%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.262     0.426    lcd/mux/select_signal[0]
    SLICE_X47Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.471 r  lcd/mux/o_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     0.471    lcd/mux/o_signal[2]_i_1_n_1
    SLICE_X47Y16         FDRE                                         r  lcd/mux/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.827     1.954    lcd/mux/CLK
    SLICE_X47Y16         FDRE                                         r  lcd/mux/o_signal_reg[2]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.246ns (49.471%)  route 0.251ns (50.529%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[1]/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          0.251     0.399    lcd/mux/select_signal[1]
    SLICE_X47Y17         LUT6 (Prop_lut6_I3_O)        0.098     0.497 r  lcd/mux/o_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     0.497    lcd/mux/o_signal[6]_i_1_n_1
    SLICE_X47Y17         FDRE                                         r  lcd/mux/o_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.953    lcd/mux/CLK
    SLICE_X47Y17         FDRE                                         r  lcd/mux/o_signal_reg[6]/C

Slack:                    inf
  Source:                 cpu/memory_unit/iv_memory_data_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.195%)  route 0.328ns (63.805%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_memory_data_reg[18]/C
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/memory_unit/iv_memory_data_reg[18]/Q
                         net (fo=1, routed)           0.221     0.362    cpu/memory_unit/iv_memory_data[18]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.407 r  cpu/memory_unit/cpu_ram_i_28/O
                         net (fo=1, routed)           0.107     0.514    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.869     1.997    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.643%)  route 0.305ns (59.357%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.305     0.469    lcd/mux/select_signal[0]
    SLICE_X46Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.514 r  lcd/mux/o_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.514    lcd/mux/o_signal[4]_i_1_n_1
    SLICE_X46Y17         FDRE                                         r  lcd/mux/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.826     1.953    lcd/mux/CLK
    SLICE_X46Y17         FDRE                                         r  lcd/mux/o_signal_reg[4]/C

Slack:                    inf
  Source:                 cpu/memory_unit/iv_memory_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.184ns (35.662%)  route 0.332ns (64.338%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_memory_data_reg[21]/C
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/memory_unit/iv_memory_data_reg[21]/Q
                         net (fo=1, routed)           0.162     0.303    cpu/memory_unit/iv_memory_data[21]
    SLICE_X48Y31         LUT3 (Prop_lut3_I0_O)        0.043     0.346 r  cpu/memory_unit/cpu_ram_i_25/O
                         net (fo=1, routed)           0.170     0.516    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.869     1.997    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_memory_data_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.184ns (35.594%)  route 0.333ns (64.406%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_memory_data_reg[19]/C
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/memory_unit/iv_memory_data_reg[19]/Q
                         net (fo=1, routed)           0.158     0.299    cpu/memory_unit/iv_memory_data[19]
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.043     0.342 r  cpu/memory_unit/cpu_ram_i_27/O
                         net (fo=1, routed)           0.175     0.517    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.869     1.997    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>





