
# 📘 Day 2 – Timing Libraries, Hierarchical vs Flat Synthesis, and Efficient Flop Coding Styles

This day covers **timing libraries (.lib files)**, **hierarchical vs flat synthesis**, and **efficient flop coding styles**, including hands-on labs for synthesis optimization.

---

## 📂 Skills Covered

### 🔹 Skill 1 – Introduction to Timing `.lib` Files
| Lesson | Title |
|--------|-------|
| L1-L3 | Lab4 – Introduction to dot Lib |

👉 [Read Notes](D2SK1_Introduction_to_dot_lib.md)

---

### 🔹 Skill 2 – Hierarchical vs Flat Synthesis
| Lesson | Title |
|--------|-------|
| L1 | Lab05 – Hierarchical vs Flat Synthesis (Part 1) |
| L2 | Lab05 – Hierarchical vs Flat Synthesis (Part 2) |

👉 [Read Notes](D2SK2_Hierarchical_vs_Flat_Synthesis.md)

---

### 🔹 Skill 3 – Various Flop Coding Styles and Optimization
| Lesson | Title |
|--------|-------|
| L1-L2 | Why Flops and Flop Coding Styles |
| L3-L4 | Lab – Flop Synthesis Simulations |
| L5-L6 | Interesting Optimisations |
👉 [Read Notes](D2SK3_Flop_Coding_Styles_and_Optimisation.md)

---

## ✅ Progress Tracker
- [x] Skill 1 – Timing `.lib` Introduction  
- [x] Skill 2 – Hierarchical vs Flat Synthesis  
- [x] Skill 3 – Flop Coding Styles and Optimisation  

---

## 📝 Notes
- **Timing `.lib` files** are essential for accurate synthesis and timing analysis.  
- **Hierarchical vs flat synthesis** affects area, timing, and readability of RTL designs.  
- **Efficient flop coding** reduces area, improves timing, and enables better synthesis optimizations.  

---

🚀 End of Day 2 – Timing-aware RTL synthesis and optimization workflows introduced.
