Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Sep 11 08:18:11 2017
| Host         : DESKTOP-R4VK0U2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ECentralController_control_sets_placed.rpt
| Design       : ECentralController
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    13 |
| Minimum Number of register sites lost to control set restrictions |    39 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           32 |
| Yes          | No                    | No                     |               9 |            7 |
| Yes          | No                    | Yes                    |              20 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+-----------------------------------+------------------+----------------+
|  clockscan/CLK |                                 |                                   |                1 |              3 |
|  CLK_IBUF_BUFG |                                 |                                   |                4 |              4 |
|  clock1s/CLK   | ms/t_upgo/cnt[3]_i_1_n_0        | ms/t_upgo/cnt[3]_i_3_n_0          |                2 |              4 |
|  clock1s/CLK   | ms/t_opening/cnt[3]_i_1__1_n_0  | ms/t_opening/cnt[3]_i_3__1_n_0    |                1 |              4 |
|  clock1s/CLK   | ms/t_opened/cnt[3]_i_1__2_n_0   | ms/t_opened/cnt[3]_i_3__3_n_0     |                1 |              4 |
|  clock1s/CLK   | ms/t_downgo/cnt[3]_i_1__0_n_0   | ms/t_downgo/cnt[3]_i_3__0_n_0     |                1 |              4 |
|  clock1s/CLK   | ms/t_closing/cnt[3]_i_1__3_n_0  | ms/t_closing/cnt[3]_i_3__2_n_0    |                1 |              4 |
|  i_clk_BUFG    | ms/FSM_onehot_status[8]_i_1_n_0 |                                   |                7 |              9 |
|  CLK_IBUF_BUFG |                                 | dis/flash_clock/cnt[0]_i_1__5_n_0 |                8 |             32 |
|  CLK_IBUF_BUFG |                                 | clockscan/cnt[0]_i_1__7_n_0       |                8 |             32 |
|  CLK_IBUF_BUFG |                                 | clockinput/cnt[0]_i_1__6_n_0      |                8 |             32 |
|  CLK_IBUF_BUFG |                                 | clock1s/cnt[0]_i_1__8_n_0         |                8 |             32 |
|  i_clk_BUFG    |                                 |                                   |               17 |             37 |
+----------------+---------------------------------+-----------------------------------+------------------+----------------+


