#include "instructions_8bit.h"

auto get_8bit_instructions() -> std::vector<Instruction>
{
	return std::vector<Instruction>{
		{"NOP", 0x00, 1},
		{"LD BC, d16", 0x01, 3},
		{"LD DE, d16", 0x11, 3},
		{"LD HL, d16", 0x21, 3},
		{"LD SP, d16", 0x31, 3},
		{"LD (BC), A", 0x02, 1},
		{"LD (DE), A", 0x12, 1},
		{"LD (HL+), A", 0x22, 1},
		{"LD (HL-), A", 0x32, 1},
		{"INC BC", 0x03, 1},
		{"INC DE", 0x13, 1},
		{"INC HL", 0x23, 1},
		{"INC SP", 0x33, 1},
		{"INC B", 0x04, 1},
		{"INC C", 0x0c, 1},
		{"INC E", 0x1c, 1},
		{"INC L", 0x2c, 1},
		{"INC A", 0x3c, 1},
		{"INC D", 0x14, 1},
		{"INC H", 0x24, 1},
		{"INC (HL)", 0x34, 1},
		{"DEC B", 0x05, 1},
		{"DEC C", 0x0d, 1},
		{"DEC E", 0x1d, 1},
		{"DEC L", 0x2d, 1},
		{"DEC A", 0x3d, 1},
		{"DEC D", 0x15, 1},
		{"DEC H", 0x25, 1},
		{"DEC (HL)", 0x35, 1},
		{"LD B, d8", 0x06, 2},
		{"LD D, d8", 0x16, 2},
		{"LD H, d8", 0x26, 2},
		{"LD (HL), d8", 0x36, 2},
		{"LD A, (BC)", 0x0a, 1},
		{"LD A, (DE)", 0x1a, 1},
		{"LD A, (HL+)", 0x2a, 1},
		{"LD A, (HL-)", 0x3a, 1},
		{"LD C, d8", 0x0e, 2},
		{"LD E, d8", 0x1e, 2},
		{"LD L, d8", 0x2e, 2},
		{"LD A, d8", 0x3e, 2},
		{"LD B, B", 0x40, 1},
		{"LD B, C", 0x41, 1},
		{"LD B, D", 0x42, 1},
		{"LD B, E", 0x43, 1},
		{"LD B, H", 0x44, 1},
		{"LD B, L", 0x45, 1},
		{"LD B, (HL)", 0x46, 1},
		{"LD B, A", 0x47, 1},
		{"LD C, B", 0x48, 1},
		{"LD C, C", 0x49, 1},
		{"LD C, D", 0x4a, 1},
		{"LD C, E", 0x4b, 1},
		{"LD C, H", 0x4c, 1},
		{"LD C, L", 0x4d, 1},
		{"LD C, (HL)", 0x4e, 1},
		{"LD C, A", 0x4f, 1},
		{"LD D, B", 0x50, 1},
		{"LD D, C", 0x51, 1},
		{"LD D, D", 0x52, 1},
		{"LD D, E", 0x53, 1},
		{"LD D, H", 0x54, 1},
		{"LD D, L", 0x55, 1},
		{"LD D, (HL)", 0x56, 1},
		{"LD D, A", 0x57, 1},
		{"LD E, B", 0x58, 1},
		{"LD E, C", 0x59, 1},
		{"LD E, D", 0x5a, 1},
		{"LD E, E", 0x5b, 1},
		{"LD E, H", 0x5c, 1},
		{"LD E, L", 0x5d, 1},
		{"LD E, (HL)", 0x5e, 1},
		{"LD E, A", 0x5f, 1},
		{"LD H, B", 0x60, 1},
		{"LD H, C", 0x61, 1},
		{"LD H, D", 0x62, 1},
		{"LD H, E", 0x63, 1},
		{"LD H, H", 0x64, 1},
		{"LD H, L", 0x65, 1},
		{"LD H, (HL)", 0x66, 1},
		{"LD H, A", 0x67, 1},
		{"LD L, B", 0x68, 1},
		{"LD L, C", 0x69, 1},
		{"LD L, D", 0x6a, 1},
		{"LD L, E", 0x6b, 1},
		{"LD L, H", 0x6c, 1},
		{"LD L, L", 0x6d, 1},
		{"LD L, (HL)", 0x6e, 1},
		{"LD L, A", 0x6f, 1},
		{"LD (HL), B", 0x70, 1},
		{"LD (HL), C", 0x71, 1},
		{"LD (HL), D", 0x72, 1},
		{"LD (HL), E", 0x73, 1},
		{"LD (HL), H", 0x74, 1},
		{"LD (HL), L", 0x75, 1},
		{"LD (HL), A", 0x77, 1},
		{"LD A, B", 0x78, 1},
		{"LD A, C", 0x79, 1},
		{"LD A, D", 0x7a, 1},
		{"LD A, E", 0x7b, 1},
		{"LD A, H", 0x7c, 1},
		{"LD A, L", 0x7d, 1},
		{"LD A, (HL)", 0x7e, 1},
		{"LD A, A", 0x7f, 1},
		{"LD (a8), A", 0xe0, 2},
		{"LD A, (a8)", 0xf0, 2},
		{"LD (C), A", 0xe2, 1},
		{"LD A, (C)", 0xf2, 1},
		{"POP BC", 0xc1, 1},
		{"POP DE", 0xd1, 1},
		{"POP HL", 0xe1, 1},
		{"POP AF", 0xf1, 1},
		{"PUSH BC", 0xc5, 1},
		{"PUSH DE", 0xd5, 1},
		{"PUSH HL", 0xe5, 1},
		{"PUSH AF", 0xf5, 1},
		{"LD HL, SP+s8", 0xf8, 2},
		{"LD SP, HL", 0xf9, 1},
		{"DEC BC", 0x0b, 1},
		{"DEC DE", 0x1b, 1},
		{"DEC HL", 0x2b, 1},
		{"DEC SP", 0x3b, 1},
		{"RLCA", 0x07, 1},
		{"RLA", 0x17, 1},
		{"RRCA", 0x0f, 1},
		{"RRA", 0x1f, 1},
		{"LD (a16), SP", 0x08, 3},
		{"LD (a16), A", 0xea, 3},
		{"LD A, (a16)", 0xfa, 3},
		{"DAA", 0x27, 1},
		{"SCF", 0x37, 1},
		{"HALT", 0x76, 1},
		{"CPL", 0x2f, 1},
		{"CCF", 0x3f, 1},
		{"DI", 0xf3, 1},
		{"EI", 0xfb, 1},
		{"ADD HL, BC", 0x09, 1},
		{"ADD HL, DE", 0x19, 1},
		{"ADD HL, HL", 0x29, 1},
		{"ADD HL, SP", 0x39, 1},
		{"ADD A, B", 0x80, 1},
		{"ADD A, C", 0x81, 1},
		{"ADD A, D", 0x82, 1},
		{"ADD A, E", 0x83, 1},
		{"ADD A, H", 0x84, 1},
		{"ADD A, L", 0x85, 1},
		{"ADD A, (HL)", 0x86, 1},
		{"ADD A, L", 0x87, 1},
		{"ADC A, B", 0x88, 1},
		{"ADC A, C", 0x89, 1},
		{"ADC A, D", 0x8a, 1},
		{"ADC A, E", 0x8b, 1},
		{"ADC A, H", 0x8c, 1},
		{"ADC A, L", 0x8d, 1},
		{"ADC A, (HL)", 0x8e, 1},
		{"ADC A, A", 0x8f, 1},
		{"ADC A, d8", 0xce, 2},
		{"SUB B", 0x90, 1},
		{"SUB C", 0x91, 1},
		{"SUB D", 0x92, 1},
		{"SUB E", 0x93, 1},
		{"SUB H", 0x94, 1},
		{"SUB L", 0x95, 1},
		{"SUB (HL)", 0x96, 1},
		{"SUB A", 0x97, 1},
		{"SBC A, B", 0x98, 1},
		{"SBC A, C", 0x99, 1},
		{"SBC A, D", 0x9a, 1},
		{"SBC A, E", 0x9b, 1},
		{"SBC A, H", 0x9c, 1},
		{"SBC A, L", 0x9d, 1},
		{"SBC A, (HL)", 0x9e, 1},
		{"SBC A, A", 0x9f, 1},
		{"SBC A, d8", 0xde, 2},
		{"AND B", 0xa0, 1},
		{"AND C", 0xa1, 1},
		{"AND D", 0xa2, 1},
		{"AND E", 0xa3, 1},
		{"AND H", 0xa4, 1},
		{"AND L", 0xa5, 1},
		{"AND (HL)", 0xa6, 1},
		{"AND A", 0xa7, 1},
		{"XOR B", 0xa8, 1},
		{"XOR C", 0xa9, 1},
		{"XOR D", 0xaa, 1},
		{"XOR E", 0xab, 1},
		{"XOR H", 0xac, 1},
		{"XOR L", 0xad, 1},
		{"XOR (HL)", 0xae, 1},
		{"XOR A", 0xaf, 1},
		{"XOR d8", 0xee, 2},
		{"OR B", 0xb0, 1},
		{"OR C", 0xb1, 1},
		{"OR D", 0xb2, 1},
		{"OR E", 0xb3, 1},
		{"OR H", 0xb4, 1},
		{"OR L", 0xb5, 1},
		{"OR (HL)", 0xb6, 1},
		{"OR A", 0xb7, 1},
		{"CP B", 0xb8, 1},
		{"CP C", 0xb9, 1},
		{"CP D", 0xba, 1},
		{"CP E", 0xbb, 1},
		{"CP H", 0xbc, 1},
		{"CP L", 0xbd, 1},
		{"CP (HL)", 0xbe, 1},
		{"CP A", 0xbf, 1},
		{"CP d8", 0xfe, 2},
		{"ADD A, d8", 0xc6, 2},
		{"SUB A, d8", 0xd6, 2},
		{"AND d8", 0xe6, 2},
		{"OR d8", 0xf6, 2},
		{"ADD SP, s8", 0xe8, 2},
		{"JR s8", 0x18, 2},
		{"JR, Z s8", 0x28, 2},
		{"JR, C s8", 0x38, 2},
		{"RET NZ", 0xc0, 1},
		{"RET NC", 0xd0, 1},
		{"RET Z", 0xc8, 1},
		{"RET C", 0xd8, 1},
		{"RETI", 0xd9, 1},
		{"RET", 0xc9, 1},
		{"JP NZ, a16", 0xc2, 3},
		{"JP Z, a16", 0xca, 3},
		{"JP NC, a16", 0xd2, 3},
		{"JP C, a16", 0xda, 3},
		{"JP a16", 0xc3, 3},
		{"JP (HL)", 0xe9, 1},
		{"CALL NZ, a16", 0xc4, 3},
		{"CALL Z, a16", 0xcc, 3},
		{"CALL NC, a16", 0xd4, 3},
		{"CALL C, a16", 0xdc, 3},
		{"CALL a16", 0xcd, 3},
		{"RST 0", 0xc7, 1},
		{"RST 2", 0xd7, 1},
		{"RST 4", 0xe7, 1},
		{"RST 6", 0xf7, 1},
		{"RST 1", 0xcf, 1},
		{"RST 3", 0xdf, 1},
		{"RST 5", 0xef, 1},
		{"RST 7", 0xff, 1},
		{"JR NZ, s8", 0x20, 2},
		{"JR NC, s8", 0x30, 2},
	};
}
