
Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_lvt are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__pfet_01v8_lvt and sky130_fd_pr__pfet_01v8_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__nfet_01v8_lvt are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__nfet_01v8_lvt and sky130_fd_pr__nfet_01v8_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_1 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_1 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__cap_mim_m3_1 and sky130_fd_pr__cap_mim_m3_1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_L7EPZQ in circuit bias_generator (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_LBMMZQ in circuit bias_generator (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_GQTHCS in circuit bias_generator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_N4YVNS in circuit bias_generator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_QGAK58 in circuit bias_generator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_BMAEVH in circuit bias_generator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_92UKLN in circuit bias_generator (0)(9 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_798YF4 in circuit bias_generator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_XLZA2Q in circuit bias_generator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_EE6UX6 in circuit bias_generator (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_X6KF3T in circuit bias_generator (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_LHEPZQ in circuit bias_generator (0)(1 instance)

Class bias_generator (0):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: bias_generator                  |Circuit 2: bias_generator                  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (5)                |sky130_fd_pr__pfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_lvt (4)            |sky130_fd_pr__pfet_01v8_lvt (4)            
sky130_fd_pr__nfet_01v8 (15->7)            |sky130_fd_pr__nfet_01v8 (15->7)            
sky130_fd_pr__nfet_01v8_lvt (2)            |sky130_fd_pr__nfet_01v8_lvt (2)            
Number of devices: 18                      |Number of devices: 18                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: bias_generator                  |Circuit 2: bias_generator                  
-------------------------------------------|-------------------------------------------
m1_8340_6460#                              |i_out **Mismatch**                         
VSUBS                                      |VGND **Mismatch**                          
m1_3200_5840#                              |VDPWR **Mismatch**                         
---------------------------------------------------------------------------------------
Cell pin lists for bias_generator and bias_generator altered to match.
Device classes bias_generator and bias_generator are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_M5XJZ4 in circuit op_amp_3stage (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_PP2UM9 in circuit op_amp_3stage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_MD8735 in circuit op_amp_3stage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_M7ZRRL in circuit op_amp_3stage (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_QW8YAA in circuit op_amp_3stage (0)(5 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_WA2NKZ in circuit op_amp_3stage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_MXC9RL in circuit op_amp_3stage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_W9NHZX in circuit op_amp_3stage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_545GKL in circuit op_amp_3stage (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_M7ZEKL in circuit op_amp_3stage (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_C84B7J in circuit op_amp_3stage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_SHAVFW in circuit op_amp_3stage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_QQJVLQ in circuit op_amp_3stage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_Q53FMB in circuit op_amp_3stage (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_PD3USF in circuit op_amp_3stage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_SLP2FE in circuit op_amp_3stage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_MV5GT4 in circuit op_amp_3stage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_A4BC7Z in circuit op_amp_3stage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_MF6SRL in circuit op_amp_3stage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_N28DAC in circuit op_amp_3stage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_5HBWYY in circuit op_amp_3stage (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_JHT74A in circuit op_amp_3stage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_FWQUH5 in circuit op_amp_3stage (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_F4HV3A in circuit op_amp_3stage (0)(1 instance)

Class op_amp_3stage (0):  Merged 260 parallel devices.
Subcircuit summary:
Circuit 1: op_amp_3stage                   |Circuit 2: op_amp_3stage_xschem.spice      
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (53->13)           |sky130_fd_pr__pfet_01v8 (21->13)           
sky130_fd_pr__nfet_01v8_lvt (77->18)       |sky130_fd_pr__nfet_01v8_lvt (29->18)       
sky130_fd_pr__pfet_01v8_lvt (168->13)      |sky130_fd_pr__pfet_01v8_lvt (24->13)       
bias_generator (1)                         |bias_generator (1)                         
sky130_fd_pr__cap_mim_m3_1 (10->4)         |sky130_fd_pr__cap_mim_m3_1 (4)             
Number of devices: 49                      |Number of devices: 49                      
Number of nets: 33                         |Number of nets: 33                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: op_amp_3stage                   |Circuit 2: op_amp_3stage_xschem.spice      
-------------------------------------------|-------------------------------------------
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes op_amp_3stage and op_amp_3stage_xschem.spice are equivalent.

Final result: Circuits match uniquely with port errors.
