<stg><name>padding2d_fix16.4</name>


<trans_list>

<trans id="98" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="7" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader7.preheader.critedge:0  %output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="21" op_0_bw="16">
<![CDATA[
.preheader7.preheader.critedge:1  %tmp_41_cast = zext i16 %output_width_read to i21

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.preheader.critedge:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader.critedge:3  br label %.preheader6.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader6.0:0  %width = phi i5 [ %width_1, %0 ], [ 0, %.preheader7.preheader.critedge ]

]]></Node>
<StgValue><ssdm name="width"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.0:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.0:2  %exitcond1 = icmp eq i5 %width, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.0:3  %width_1 = add i5 %width, 1

]]></Node>
<StgValue><ssdm name="width_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.0:4  br i1 %exitcond1, label %.preheader5.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_s = zext i5 %width to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:2  store i16 0, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader6.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:0  %height1 = phi i5 [ %height_1, %3 ], [ 1, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="height1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:2  %exitcond9 = icmp eq i5 %height1, -3

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:3  br i1 %exitcond9, label %.loopexit.preheader, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="21" op_0_bw="5">
<![CDATA[
.preheader4.preheader:0  %tmp_446_cast_cast = zext i5 %height1 to i21

]]></Node>
<StgValue><ssdm name="tmp_446_cast_cast"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader4.preheader:1  %tmp_37 = mul i21 %tmp_446_cast_cast, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.preheader:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="21">
<![CDATA[
.preheader4.preheader:2  %tmp_38 = zext i21 %tmp_37 to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:3  %output_addr_1 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader4.preheader:4  store i16 0, i16* %output_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4.preheader:5  %tmp2 = add i5 %height1, -1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4.preheader:6  %p_shl3 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp2, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="10">
<![CDATA[
.preheader4.preheader:7  %p_shl3_cast = zext i10 %p_shl3 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader4.preheader:8  %p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="7">
<![CDATA[
.preheader4.preheader:9  %p_shl4_cast = zext i7 %p_shl4 to i11

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader4.preheader:10  %tmp3 = sub i11 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:11  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader3:0  %width3 = phi i5 [ %width_2, %1 ], [ 1, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="width3"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="21" op_0_bw="5">
<![CDATA[
.preheader3:1  %tmp_52_cast = zext i5 %width3 to i21

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:3  %exitcond8 = icmp eq i5 %width3, -3

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond8, label %.preheader2.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp4 = add i5 %width3, -1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="5">
<![CDATA[
:1  %tmp4_cast = zext i5 %tmp4 to i11

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_40 = add i11 %tmp4_cast, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="11">
<![CDATA[
:3  %tmp_59_cast = sext i11 %tmp_40 to i32

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_41 = zext i32 %tmp_59_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_0_addr = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="10">
<![CDATA[
:6  %input_0_load = load i16* %input_0_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %width_2 = add i5 %width3, 1

]]></Node>
<StgValue><ssdm name="width_2"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="10">
<![CDATA[
:6  %input_0_load = load i16* %input_0_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_42 = add i21 %tmp_37, %tmp_52_cast

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_43 = zext i21 %tmp_42 to i64

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_2 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:10  store i16 %input_0_load, i16* %output_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader2:0  %width_3 = phi i3 [ %phitmp, %2 ], [ -3, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="width_3"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="3">
<![CDATA[
.preheader2:1  %width_3_cast = sext i3 %width_3 to i5

]]></Node>
<StgValue><ssdm name="width_3_cast"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="21" op_0_bw="5">
<![CDATA[
.preheader2:2  %tmp_64_cast = zext i5 %width_3_cast to i21

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:4  %exitcond7 = icmp eq i3 %width_3, -2

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %exitcond7, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp_45 = add i21 %tmp_37, %tmp_64_cast

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="21">
<![CDATA[
:1  %tmp_46 = zext i21 %tmp_45 to i64

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr_3 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="output_addr_3"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:3  store i16 0, i16* %output_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %phitmp = add i3 %width_3, 1

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %height_1 = add i5 %height1, 1

]]></Node>
<StgValue><ssdm name="height_1"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %height = phi i3 [ %phitmp5, %.loopexit.loopexit ], [ -3, %.loopexit.preheader ]

]]></Node>
<StgValue><ssdm name="height"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="3">
<![CDATA[
.loopexit:1  %height_cast = sext i3 %height to i5

]]></Node>
<StgValue><ssdm name="height_cast"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="21" op_0_bw="5">
<![CDATA[
.loopexit:2  %tmp_50_cast = zext i5 %height_cast to i21

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:4  %exitcond6 = icmp eq i3 %height, -2

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond6, label %5, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:0  %tmp_39 = mul i21 %tmp_50_cast, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %width6 = phi i5 [ %width_4, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="width6"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="21" op_0_bw="5">
<![CDATA[
.preheader:1  %tmp_63_cast = zext i5 %width6 to i21

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %exitcond = icmp eq i5 %width6, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %width_4 = add i5 %width6, 1

]]></Node>
<StgValue><ssdm name="width_4"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp5 = add i21 %tmp_39, %tmp_63_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="21">
<![CDATA[
:1  %tmp_44 = zext i21 %tmp5 to i64

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr_4 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:3  store i16 0, i16* %output_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit.loopexit:0  %phitmp5 = add i3 %height, 1

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="114" name="input_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="output_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_width"/></StgValue>
</port>
<port id="116" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="118" from="_ssdm_op_Read.ap_auto.i16" to="output_width_read" fromId="117" toId="10">
</dataflow>
<dataflow id="119" from="output_width" to="output_width_read" fromId="115" toId="10">
</dataflow>
<dataflow id="120" from="output_width_read" to="tmp_41_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="121" toId="12">
</dataflow>
<dataflow id="124" from="StgValue_123" to="empty" fromId="123" toId="12">
</dataflow>
<dataflow id="125" from="StgValue_123" to="empty" fromId="123" toId="12">
</dataflow>
<dataflow id="126" from="StgValue_123" to="empty" fromId="123" toId="12">
</dataflow>
<dataflow id="127" from="width_1" to="width" fromId="17" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="StgValue_22" to="width" fromId="22" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="130" from="StgValue_129" to="width" fromId="129" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="StgValue_13" to="width" fromId="13" toId="14">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="121" toId="15">
</dataflow>
<dataflow id="134" from="StgValue_133" to="empty_9" fromId="133" toId="15">
</dataflow>
<dataflow id="135" from="StgValue_133" to="empty_9" fromId="133" toId="15">
</dataflow>
<dataflow id="136" from="StgValue_133" to="empty_9" fromId="133" toId="15">
</dataflow>
<dataflow id="137" from="width" to="exitcond1" fromId="14" toId="16">
</dataflow>
<dataflow id="139" from="StgValue_138" to="exitcond1" fromId="138" toId="16">
</dataflow>
<dataflow id="140" from="width" to="width_1" fromId="14" toId="17">
</dataflow>
<dataflow id="142" from="StgValue_141" to="width_1" fromId="141" toId="17">
</dataflow>
<dataflow id="143" from="exitcond1" to="StgValue_18" fromId="16" toId="18">
</dataflow>
<dataflow id="144" from="width" to="tmp_s" fromId="14" toId="19">
</dataflow>
<dataflow id="145" from="output_r" to="output_addr" fromId="116" toId="20">
</dataflow>
<dataflow id="147" from="StgValue_146" to="output_addr" fromId="146" toId="20">
</dataflow>
<dataflow id="148" from="tmp_s" to="output_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="150" from="StgValue_149" to="StgValue_21" fromId="149" toId="21">
</dataflow>
<dataflow id="151" from="output_addr" to="StgValue_21" fromId="20" toId="21">
</dataflow>
<dataflow id="152" from="height_1" to="height1" fromId="73" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="153" from="StgValue_74" to="height1" fromId="74" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="154" from="StgValue_141" to="height1" fromId="141" toId="24">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="155" from="StgValue_23" to="height1" fromId="23" toId="24">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="121" toId="25">
</dataflow>
<dataflow id="158" from="StgValue_157" to="empty_10" fromId="157" toId="25">
</dataflow>
<dataflow id="159" from="StgValue_157" to="empty_10" fromId="157" toId="25">
</dataflow>
<dataflow id="160" from="StgValue_157" to="empty_10" fromId="157" toId="25">
</dataflow>
<dataflow id="161" from="height1" to="exitcond9" fromId="24" toId="26">
</dataflow>
<dataflow id="163" from="StgValue_162" to="exitcond9" fromId="162" toId="26">
</dataflow>
<dataflow id="164" from="exitcond9" to="StgValue_27" fromId="26" toId="27">
</dataflow>
<dataflow id="165" from="height1" to="tmp_446_cast_cast" fromId="24" toId="28">
</dataflow>
<dataflow id="166" from="tmp_446_cast_cast" to="tmp_37" fromId="28" toId="29">
</dataflow>
<dataflow id="167" from="tmp_41_cast" to="tmp_37" fromId="11" toId="29">
</dataflow>
<dataflow id="168" from="tmp_37" to="tmp_38" fromId="29" toId="31">
</dataflow>
<dataflow id="169" from="output_r" to="output_addr_1" fromId="116" toId="32">
</dataflow>
<dataflow id="170" from="StgValue_146" to="output_addr_1" fromId="146" toId="32">
</dataflow>
<dataflow id="171" from="tmp_38" to="output_addr_1" fromId="31" toId="32">
</dataflow>
<dataflow id="172" from="StgValue_149" to="StgValue_33" fromId="149" toId="33">
</dataflow>
<dataflow id="173" from="output_addr_1" to="StgValue_33" fromId="32" toId="33">
</dataflow>
<dataflow id="174" from="height1" to="tmp2" fromId="24" toId="34">
</dataflow>
<dataflow id="176" from="StgValue_175" to="tmp2" fromId="175" toId="34">
</dataflow>
<dataflow id="178" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl3" fromId="177" toId="35">
</dataflow>
<dataflow id="179" from="tmp2" to="p_shl3" fromId="34" toId="35">
</dataflow>
<dataflow id="180" from="StgValue_129" to="p_shl3" fromId="129" toId="35">
</dataflow>
<dataflow id="181" from="p_shl3" to="p_shl3_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="183" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="p_shl4" fromId="182" toId="37">
</dataflow>
<dataflow id="184" from="tmp2" to="p_shl4" fromId="34" toId="37">
</dataflow>
<dataflow id="186" from="StgValue_185" to="p_shl4" fromId="185" toId="37">
</dataflow>
<dataflow id="187" from="p_shl4" to="p_shl4_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="188" from="p_shl3_cast" to="tmp3" fromId="36" toId="39">
</dataflow>
<dataflow id="189" from="p_shl4_cast" to="tmp3" fromId="38" toId="39">
</dataflow>
<dataflow id="190" from="width_2" to="width3" fromId="53" toId="41">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="191" from="StgValue_60" to="width3" fromId="60" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="192" from="StgValue_141" to="width3" fromId="141" toId="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="193" from="StgValue_40" to="width3" fromId="40" toId="41">
</dataflow>
<dataflow id="194" from="width3" to="tmp_52_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecLoopTripCount" to="empty_11" fromId="121" toId="43">
</dataflow>
<dataflow id="196" from="StgValue_157" to="empty_11" fromId="157" toId="43">
</dataflow>
<dataflow id="197" from="StgValue_157" to="empty_11" fromId="157" toId="43">
</dataflow>
<dataflow id="198" from="StgValue_157" to="empty_11" fromId="157" toId="43">
</dataflow>
<dataflow id="199" from="width3" to="exitcond8" fromId="41" toId="44">
</dataflow>
<dataflow id="200" from="StgValue_162" to="exitcond8" fromId="162" toId="44">
</dataflow>
<dataflow id="201" from="exitcond8" to="StgValue_45" fromId="44" toId="45">
</dataflow>
<dataflow id="202" from="width3" to="tmp4" fromId="41" toId="46">
</dataflow>
<dataflow id="203" from="StgValue_175" to="tmp4" fromId="175" toId="46">
</dataflow>
<dataflow id="204" from="tmp4" to="tmp4_cast" fromId="46" toId="47">
</dataflow>
<dataflow id="205" from="tmp4_cast" to="tmp_40" fromId="47" toId="48">
</dataflow>
<dataflow id="206" from="tmp3" to="tmp_40" fromId="39" toId="48">
</dataflow>
<dataflow id="207" from="tmp_40" to="tmp_59_cast" fromId="48" toId="49">
</dataflow>
<dataflow id="208" from="tmp_59_cast" to="tmp_41" fromId="49" toId="50">
</dataflow>
<dataflow id="209" from="input_0" to="input_0_addr" fromId="114" toId="51">
</dataflow>
<dataflow id="210" from="StgValue_146" to="input_0_addr" fromId="146" toId="51">
</dataflow>
<dataflow id="211" from="tmp_41" to="input_0_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="212" from="input_0_addr" to="input_0_load" fromId="51" toId="52">
</dataflow>
<dataflow id="213" from="width3" to="width_2" fromId="41" toId="53">
</dataflow>
<dataflow id="214" from="StgValue_141" to="width_2" fromId="141" toId="53">
</dataflow>
<dataflow id="215" from="input_0_addr" to="input_0_load" fromId="51" toId="55">
</dataflow>
<dataflow id="216" from="tmp_37" to="tmp_42" fromId="29" toId="56">
</dataflow>
<dataflow id="217" from="tmp_52_cast" to="tmp_42" fromId="42" toId="56">
</dataflow>
<dataflow id="218" from="tmp_42" to="tmp_43" fromId="56" toId="57">
</dataflow>
<dataflow id="219" from="output_r" to="output_addr_2" fromId="116" toId="58">
</dataflow>
<dataflow id="220" from="StgValue_146" to="output_addr_2" fromId="146" toId="58">
</dataflow>
<dataflow id="221" from="tmp_43" to="output_addr_2" fromId="57" toId="58">
</dataflow>
<dataflow id="222" from="input_0_load" to="StgValue_59" fromId="55" toId="59">
</dataflow>
<dataflow id="223" from="output_addr_2" to="StgValue_59" fromId="58" toId="59">
</dataflow>
<dataflow id="224" from="phitmp" to="width_3" fromId="71" toId="61">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="225" from="StgValue_72" to="width_3" fromId="72" toId="61">
<BackEdge/>
</dataflow>
<dataflow id="227" from="StgValue_226" to="width_3" fromId="226" toId="61">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="228" from="StgValue_54" to="width_3" fromId="54" toId="61">
</dataflow>
<dataflow id="229" from="width_3" to="width_3_cast" fromId="61" toId="62">
</dataflow>
<dataflow id="230" from="width_3_cast" to="tmp_64_cast" fromId="62" toId="63">
</dataflow>
<dataflow id="231" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="121" toId="64">
</dataflow>
<dataflow id="232" from="StgValue_123" to="empty_12" fromId="123" toId="64">
</dataflow>
<dataflow id="233" from="StgValue_123" to="empty_12" fromId="123" toId="64">
</dataflow>
<dataflow id="234" from="StgValue_123" to="empty_12" fromId="123" toId="64">
</dataflow>
<dataflow id="235" from="width_3" to="exitcond7" fromId="61" toId="65">
</dataflow>
<dataflow id="237" from="StgValue_236" to="exitcond7" fromId="236" toId="65">
</dataflow>
<dataflow id="238" from="exitcond7" to="StgValue_66" fromId="65" toId="66">
</dataflow>
<dataflow id="239" from="tmp_37" to="tmp_45" fromId="29" toId="67">
</dataflow>
<dataflow id="240" from="tmp_64_cast" to="tmp_45" fromId="63" toId="67">
</dataflow>
<dataflow id="241" from="tmp_45" to="tmp_46" fromId="67" toId="68">
</dataflow>
<dataflow id="242" from="output_r" to="output_addr_3" fromId="116" toId="69">
</dataflow>
<dataflow id="243" from="StgValue_146" to="output_addr_3" fromId="146" toId="69">
</dataflow>
<dataflow id="244" from="tmp_46" to="output_addr_3" fromId="68" toId="69">
</dataflow>
<dataflow id="245" from="StgValue_149" to="StgValue_70" fromId="149" toId="70">
</dataflow>
<dataflow id="246" from="output_addr_3" to="StgValue_70" fromId="69" toId="70">
</dataflow>
<dataflow id="247" from="width_3" to="phitmp" fromId="61" toId="71">
</dataflow>
<dataflow id="249" from="StgValue_248" to="phitmp" fromId="248" toId="71">
</dataflow>
<dataflow id="250" from="height1" to="height_1" fromId="24" toId="73">
</dataflow>
<dataflow id="251" from="StgValue_141" to="height_1" fromId="141" toId="73">
</dataflow>
<dataflow id="252" from="phitmp5" to="height" fromId="96" toId="75">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="253" from="StgValue_97" to="height" fromId="97" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="254" from="StgValue_226" to="height" fromId="226" toId="75">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="255" from="StgValue_30" to="height" fromId="30" toId="75">
</dataflow>
<dataflow id="256" from="height" to="height_cast" fromId="75" toId="76">
</dataflow>
<dataflow id="257" from="height_cast" to="tmp_50_cast" fromId="76" toId="77">
</dataflow>
<dataflow id="258" from="_ssdm_op_SpecLoopTripCount" to="empty_13" fromId="121" toId="78">
</dataflow>
<dataflow id="259" from="StgValue_123" to="empty_13" fromId="123" toId="78">
</dataflow>
<dataflow id="260" from="StgValue_123" to="empty_13" fromId="123" toId="78">
</dataflow>
<dataflow id="261" from="StgValue_123" to="empty_13" fromId="123" toId="78">
</dataflow>
<dataflow id="262" from="height" to="exitcond6" fromId="75" toId="79">
</dataflow>
<dataflow id="263" from="StgValue_236" to="exitcond6" fromId="236" toId="79">
</dataflow>
<dataflow id="264" from="exitcond6" to="StgValue_80" fromId="79" toId="80">
</dataflow>
<dataflow id="265" from="tmp_50_cast" to="tmp_39" fromId="77" toId="81">
</dataflow>
<dataflow id="266" from="tmp_41_cast" to="tmp_39" fromId="11" toId="81">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecLoopTripCount" to="empty_15" fromId="121" toId="83">
</dataflow>
<dataflow id="268" from="StgValue_123" to="empty_15" fromId="123" toId="83">
</dataflow>
<dataflow id="269" from="StgValue_123" to="empty_15" fromId="123" toId="83">
</dataflow>
<dataflow id="270" from="StgValue_123" to="empty_15" fromId="123" toId="83">
</dataflow>
<dataflow id="271" from="width_4" to="width6" fromId="89" toId="85">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="272" from="StgValue_95" to="width6" fromId="95" toId="85">
<BackEdge/>
</dataflow>
<dataflow id="273" from="StgValue_129" to="width6" fromId="129" toId="85">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="274" from="StgValue_82" to="width6" fromId="82" toId="85">
</dataflow>
<dataflow id="275" from="width6" to="tmp_63_cast" fromId="85" toId="86">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="121" toId="87">
</dataflow>
<dataflow id="277" from="StgValue_133" to="empty_14" fromId="133" toId="87">
</dataflow>
<dataflow id="278" from="StgValue_133" to="empty_14" fromId="133" toId="87">
</dataflow>
<dataflow id="279" from="StgValue_133" to="empty_14" fromId="133" toId="87">
</dataflow>
<dataflow id="280" from="width6" to="exitcond" fromId="85" toId="88">
</dataflow>
<dataflow id="281" from="StgValue_138" to="exitcond" fromId="138" toId="88">
</dataflow>
<dataflow id="282" from="width6" to="width_4" fromId="85" toId="89">
</dataflow>
<dataflow id="283" from="StgValue_141" to="width_4" fromId="141" toId="89">
</dataflow>
<dataflow id="284" from="exitcond" to="StgValue_90" fromId="88" toId="90">
</dataflow>
<dataflow id="285" from="tmp_39" to="tmp5" fromId="81" toId="91">
</dataflow>
<dataflow id="286" from="tmp_63_cast" to="tmp5" fromId="86" toId="91">
</dataflow>
<dataflow id="287" from="tmp5" to="tmp_44" fromId="91" toId="92">
</dataflow>
<dataflow id="288" from="output_r" to="output_addr_4" fromId="116" toId="93">
</dataflow>
<dataflow id="289" from="StgValue_146" to="output_addr_4" fromId="146" toId="93">
</dataflow>
<dataflow id="290" from="tmp_44" to="output_addr_4" fromId="92" toId="93">
</dataflow>
<dataflow id="291" from="StgValue_149" to="StgValue_94" fromId="149" toId="94">
</dataflow>
<dataflow id="292" from="output_addr_4" to="StgValue_94" fromId="93" toId="94">
</dataflow>
<dataflow id="293" from="height" to="phitmp5" fromId="75" toId="96">
</dataflow>
<dataflow id="294" from="StgValue_248" to="phitmp5" fromId="248" toId="96">
</dataflow>
<dataflow id="295" from="exitcond1" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="296" from="exitcond9" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="297" from="exitcond8" to="StgValue_5" fromId="44" toId="5">
</dataflow>
<dataflow id="298" from="exitcond7" to="StgValue_7" fromId="65" toId="7">
</dataflow>
<dataflow id="299" from="exitcond6" to="StgValue_8" fromId="79" toId="8">
</dataflow>
<dataflow id="300" from="exitcond" to="StgValue_9" fromId="88" toId="9">
</dataflow>
</dataflows>


</stg>
