Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date              : Wed Jul 31 21:22:55 2024
| Host              : LAPTOP-5IM3UC4N running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_4_wrapper_timing_summary_routed.rpt -pb design_4_wrapper_timing_summary_routed.pb -rpx design_4_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_4_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.827        0.000                      0                71269        0.011        0.000                      0                71269        8.500        0.000                       0                 28359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_1            4.827        0.000                      0                71077        0.011        0.000                      0                71077        8.500        0.000                       0                 28359  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_1           clk_pl_1                18.325        0.000                      0                  192        0.207        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_1      
(none)        clk_pl_1      clk_pl_1      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        4.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        14.752ns  (logic 5.660ns (38.368%)  route 9.092ns (61.632%))
  Logic Levels:           36  (CARRY8=18 LUT3=7 LUT4=6 LUT5=5)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.933ns = ( 22.933 - 20.000 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.584ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.717ns (routing 1.450ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.154     3.421    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X54Y122        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.536 r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/Q
                         net (fo=2, routed)           0.482     4.018    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_0[1]
    SLICE_X54Y135        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.199     4.217 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7/O
                         net (fo=2, routed)           0.174     4.391    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7_n_4
    SLICE_X54Y135        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080     4.471 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14/O
                         net (fo=1, routed)           0.029     4.500    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14_n_4
    SLICE_X54Y135        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.729 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.759    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1_n_4
    SLICE_X54Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.824 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.854    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1_n_4
    SLICE_X54Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.919 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.949    design_4_i/sha256d_0/inst/m_U_n_556
    SLICE_X54Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.110 r  design_4_i/sha256d_0/inst/add_ln84_38_reg_19850_reg[31]_i_1/O[5]
                         net (fo=13, routed)          0.529     5.639    design_4_i/sha256d_0/inst/trunc_ln84_110_fu_7857_p1[29]
    SLICE_X55Y134        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.772 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22/O
                         net (fo=2, routed)           0.351     6.123    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22_n_4
    SLICE_X52Y134        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     6.315 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4/O
                         net (fo=2, routed)           0.177     6.492    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4_n_4
    SLICE_X52Y134        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.136     6.628 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12/O
                         net (fo=1, routed)           0.015     6.643    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12_n_4
    SLICE_X52Y134        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.875 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.905    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1_n_4
    SLICE_X52Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.062 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[23]_i_1/O[6]
                         net (fo=12, routed)          0.774     7.836    design_4_i/sha256d_0/inst/trunc_ln84_118_fu_7997_p1[22]
    SLICE_X48Y137        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     8.053 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22/O
                         net (fo=2, routed)           0.496     8.549    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22_n_4
    SLICE_X49Y136        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     8.741 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4/O
                         net (fo=2, routed)           0.218     8.959    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4_n_4
    SLICE_X49Y136        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     9.040 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12/O
                         net (fo=1, routed)           0.015     9.055    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12_n_4
    SLICE_X49Y136        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.287 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.317    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1_n_4
    SLICE_X49Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     9.478 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[23]_i_1/O[5]
                         net (fo=12, routed)          0.809    10.287    design_4_i/sha256d_0/inst/trunc_ln84_126_fu_8137_p1[21]
    SLICE_X45Y127        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.186    10.473 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24/O
                         net (fo=2, routed)           0.472    10.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24_n_4
    SLICE_X46Y125        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187    11.132 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5/O
                         net (fo=2, routed)           0.258    11.390    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5_n_4
    SLICE_X46Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187    11.577 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12/O
                         net (fo=1, routed)           0.011    11.588    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12_n_4
    SLICE_X46Y125        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232    11.820 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.850    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1_n_4
    SLICE_X46Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.915 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1_n_4
    SLICE_X46Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    12.010 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    12.040    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1_n_4
    SLICE_X46Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.169    12.209 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[31]_i_1/O[5]
                         net (fo=12, routed)          0.792    13.001    design_4_i/sha256d_0/inst/trunc_ln84_134_fu_8277_p1[29]
    SLICE_X52Y128        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152    13.153 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21/O
                         net (fo=2, routed)           0.486    13.639    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21_n_4
    SLICE_X52Y123        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.199    13.838 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3/O
                         net (fo=2, routed)           0.275    14.113    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3_n_4
    SLICE_X52Y123        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082    14.195 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11/O
                         net (fo=1, routed)           0.012    14.207    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11_n_4
    SLICE_X52Y123        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    14.378 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.408    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1_n_4
    SLICE_X52Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    14.579 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[23]_i_1/O[7]
                         net (fo=10, routed)          0.789    15.368    design_4_i/sha256d_0/inst/trunc_ln84_142_fu_8417_p1[23]
    SLICE_X44Y124        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.159    15.527 f  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18/O
                         net (fo=2, routed)           0.377    15.904    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18_n_4
    SLICE_X45Y122        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.155    16.059 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2/O
                         net (fo=2, routed)           0.362    16.421    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2_n_4
    SLICE_X45Y122        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138    16.559 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9/O
                         net (fo=1, routed)           0.021    16.580    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9_n_4
    SLICE_X45Y122        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175    16.755 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.785    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1_n_4
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    16.850 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.880    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1_n_4
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    16.945 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.975    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[23]_i_1_n_4
    SLICE_X45Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.165    17.140 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[31]_i_1/O[6]
                         net (fo=7, routed)           0.727    17.867    design_4_i/sha256d_0/inst/trunc_ln84_96_fu_7707_p1[30]
    SLICE_X41Y106        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.225    18.092 r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995[23]_i_1/O
                         net (fo=1, routed)           0.081    18.173    design_4_i/sha256d_0/inst/xor_ln84_151_fu_8611_p2[23]
    SLICE_X41Y106        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.717    22.933    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X41Y106        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[23]/C
                         clock pessimism              0.185    23.118    
                         clock uncertainty           -0.161    22.957    
    SLICE_X41Y106        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    23.000    design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[23]
  -------------------------------------------------------------------
                         required time                         23.000    
                         arrival time                         -18.173    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        14.709ns  (logic 5.552ns (37.746%)  route 9.157ns (62.254%))
  Logic Levels:           35  (CARRY8=17 LUT3=7 LUT4=6 LUT5=5)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 22.934 - 20.000 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.584ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.718ns (routing 1.450ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.154     3.421    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X54Y122        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.536 r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/Q
                         net (fo=2, routed)           0.482     4.018    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_0[1]
    SLICE_X54Y135        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.199     4.217 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7/O
                         net (fo=2, routed)           0.174     4.391    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7_n_4
    SLICE_X54Y135        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080     4.471 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14/O
                         net (fo=1, routed)           0.029     4.500    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14_n_4
    SLICE_X54Y135        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.729 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.759    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1_n_4
    SLICE_X54Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.824 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.854    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1_n_4
    SLICE_X54Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.919 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.949    design_4_i/sha256d_0/inst/m_U_n_556
    SLICE_X54Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.110 r  design_4_i/sha256d_0/inst/add_ln84_38_reg_19850_reg[31]_i_1/O[5]
                         net (fo=13, routed)          0.529     5.639    design_4_i/sha256d_0/inst/trunc_ln84_110_fu_7857_p1[29]
    SLICE_X55Y134        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.772 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22/O
                         net (fo=2, routed)           0.351     6.123    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22_n_4
    SLICE_X52Y134        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     6.315 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4/O
                         net (fo=2, routed)           0.177     6.492    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4_n_4
    SLICE_X52Y134        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.136     6.628 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12/O
                         net (fo=1, routed)           0.015     6.643    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12_n_4
    SLICE_X52Y134        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.875 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.905    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1_n_4
    SLICE_X52Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.062 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[23]_i_1/O[6]
                         net (fo=12, routed)          0.774     7.836    design_4_i/sha256d_0/inst/trunc_ln84_118_fu_7997_p1[22]
    SLICE_X48Y137        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     8.053 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22/O
                         net (fo=2, routed)           0.496     8.549    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22_n_4
    SLICE_X49Y136        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     8.741 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4/O
                         net (fo=2, routed)           0.218     8.959    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4_n_4
    SLICE_X49Y136        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     9.040 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12/O
                         net (fo=1, routed)           0.015     9.055    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12_n_4
    SLICE_X49Y136        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.287 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.317    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1_n_4
    SLICE_X49Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     9.478 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[23]_i_1/O[5]
                         net (fo=12, routed)          0.809    10.287    design_4_i/sha256d_0/inst/trunc_ln84_126_fu_8137_p1[21]
    SLICE_X45Y127        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.186    10.473 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24/O
                         net (fo=2, routed)           0.472    10.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24_n_4
    SLICE_X46Y125        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187    11.132 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5/O
                         net (fo=2, routed)           0.258    11.390    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5_n_4
    SLICE_X46Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187    11.577 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12/O
                         net (fo=1, routed)           0.011    11.588    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12_n_4
    SLICE_X46Y125        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232    11.820 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.850    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1_n_4
    SLICE_X46Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.915 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1_n_4
    SLICE_X46Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    12.010 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    12.040    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1_n_4
    SLICE_X46Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.169    12.209 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[31]_i_1/O[5]
                         net (fo=12, routed)          0.792    13.001    design_4_i/sha256d_0/inst/trunc_ln84_134_fu_8277_p1[29]
    SLICE_X52Y128        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152    13.153 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21/O
                         net (fo=2, routed)           0.486    13.639    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21_n_4
    SLICE_X52Y123        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.199    13.838 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3/O
                         net (fo=2, routed)           0.275    14.113    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3_n_4
    SLICE_X52Y123        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082    14.195 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11/O
                         net (fo=1, routed)           0.012    14.207    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11_n_4
    SLICE_X52Y123        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    14.378 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.408    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1_n_4
    SLICE_X52Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    14.579 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[23]_i_1/O[7]
                         net (fo=10, routed)          0.789    15.368    design_4_i/sha256d_0/inst/trunc_ln84_142_fu_8417_p1[23]
    SLICE_X44Y124        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.159    15.527 f  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18/O
                         net (fo=2, routed)           0.377    15.904    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18_n_4
    SLICE_X45Y122        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.155    16.059 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2/O
                         net (fo=2, routed)           0.362    16.421    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2_n_4
    SLICE_X45Y122        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138    16.559 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9/O
                         net (fo=1, routed)           0.021    16.580    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9_n_4
    SLICE_X45Y122        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175    16.755 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.785    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1_n_4
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    16.850 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.880    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1_n_4
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161    17.041 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[23]_i_1/O[5]
                         net (fo=7, routed)           0.808    17.849    design_4_i/sha256d_0/inst/trunc_ln84_96_fu_7707_p1[21]
    SLICE_X41Y108        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186    18.035 r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995[18]_i_1/O
                         net (fo=1, routed)           0.095    18.130    design_4_i/sha256d_0/inst/xor_ln84_151_fu_8611_p2[18]
    SLICE_X41Y108        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.718    22.934    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X41Y108        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[18]/C
                         clock pessimism              0.185    23.119    
                         clock uncertainty           -0.161    22.958    
    SLICE_X41Y108        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    23.001    design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[18]
  -------------------------------------------------------------------
                         required time                         23.001    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        14.687ns  (logic 5.490ns (37.380%)  route 9.197ns (62.620%))
  Logic Levels:           34  (CARRY8=16 LUT3=7 LUT4=6 LUT5=5)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.933ns = ( 22.933 - 20.000 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.584ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.717ns (routing 1.450ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.154     3.421    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X54Y122        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.536 r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/Q
                         net (fo=2, routed)           0.482     4.018    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_0[1]
    SLICE_X54Y135        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.199     4.217 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7/O
                         net (fo=2, routed)           0.174     4.391    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7_n_4
    SLICE_X54Y135        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080     4.471 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14/O
                         net (fo=1, routed)           0.029     4.500    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14_n_4
    SLICE_X54Y135        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.729 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.759    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1_n_4
    SLICE_X54Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.824 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.854    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1_n_4
    SLICE_X54Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.919 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.949    design_4_i/sha256d_0/inst/m_U_n_556
    SLICE_X54Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.110 r  design_4_i/sha256d_0/inst/add_ln84_38_reg_19850_reg[31]_i_1/O[5]
                         net (fo=13, routed)          0.529     5.639    design_4_i/sha256d_0/inst/trunc_ln84_110_fu_7857_p1[29]
    SLICE_X55Y134        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.772 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22/O
                         net (fo=2, routed)           0.351     6.123    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22_n_4
    SLICE_X52Y134        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     6.315 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4/O
                         net (fo=2, routed)           0.177     6.492    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4_n_4
    SLICE_X52Y134        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.136     6.628 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12/O
                         net (fo=1, routed)           0.015     6.643    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12_n_4
    SLICE_X52Y134        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.875 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.905    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1_n_4
    SLICE_X52Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.062 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[23]_i_1/O[6]
                         net (fo=12, routed)          0.774     7.836    design_4_i/sha256d_0/inst/trunc_ln84_118_fu_7997_p1[22]
    SLICE_X48Y137        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     8.053 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22/O
                         net (fo=2, routed)           0.496     8.549    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22_n_4
    SLICE_X49Y136        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     8.741 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4/O
                         net (fo=2, routed)           0.218     8.959    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4_n_4
    SLICE_X49Y136        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     9.040 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12/O
                         net (fo=1, routed)           0.015     9.055    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12_n_4
    SLICE_X49Y136        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.287 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.317    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1_n_4
    SLICE_X49Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     9.478 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[23]_i_1/O[5]
                         net (fo=12, routed)          0.809    10.287    design_4_i/sha256d_0/inst/trunc_ln84_126_fu_8137_p1[21]
    SLICE_X45Y127        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.186    10.473 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24/O
                         net (fo=2, routed)           0.472    10.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24_n_4
    SLICE_X46Y125        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187    11.132 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5/O
                         net (fo=2, routed)           0.258    11.390    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5_n_4
    SLICE_X46Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187    11.577 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12/O
                         net (fo=1, routed)           0.011    11.588    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12_n_4
    SLICE_X46Y125        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232    11.820 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.850    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1_n_4
    SLICE_X46Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.915 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1_n_4
    SLICE_X46Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    12.010 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    12.040    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1_n_4
    SLICE_X46Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.169    12.209 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[31]_i_1/O[5]
                         net (fo=12, routed)          0.792    13.001    design_4_i/sha256d_0/inst/trunc_ln84_134_fu_8277_p1[29]
    SLICE_X52Y128        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152    13.153 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21/O
                         net (fo=2, routed)           0.486    13.639    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21_n_4
    SLICE_X52Y123        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.199    13.838 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3/O
                         net (fo=2, routed)           0.275    14.113    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3_n_4
    SLICE_X52Y123        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082    14.195 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11/O
                         net (fo=1, routed)           0.012    14.207    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11_n_4
    SLICE_X52Y123        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    14.378 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.408    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1_n_4
    SLICE_X52Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    14.579 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[23]_i_1/O[7]
                         net (fo=10, routed)          0.789    15.368    design_4_i/sha256d_0/inst/trunc_ln84_142_fu_8417_p1[23]
    SLICE_X44Y124        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.159    15.527 f  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18/O
                         net (fo=2, routed)           0.377    15.904    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18_n_4
    SLICE_X45Y122        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.155    16.059 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2/O
                         net (fo=2, routed)           0.362    16.421    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2_n_4
    SLICE_X45Y122        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138    16.559 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9/O
                         net (fo=1, routed)           0.021    16.580    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9_n_4
    SLICE_X45Y122        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175    16.755 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.785    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1_n_4
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161    16.946 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1/O[5]
                         net (fo=7, routed)           0.900    17.846    design_4_i/sha256d_0/inst/trunc_ln84_96_fu_7707_p1[13]
    SLICE_X41Y106        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.189    18.035 r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995[27]_i_1/O
                         net (fo=1, routed)           0.073    18.108    design_4_i/sha256d_0/inst/xor_ln84_151_fu_8611_p2[27]
    SLICE_X41Y106        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.717    22.933    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X41Y106        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[27]/C
                         clock pessimism              0.185    23.118    
                         clock uncertainty           -0.161    22.957    
    SLICE_X41Y106        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    23.001    design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[27]
  -------------------------------------------------------------------
                         required time                         23.001    
                         arrival time                         -18.108    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        14.679ns  (logic 5.552ns (37.823%)  route 9.127ns (62.177%))
  Logic Levels:           35  (CARRY8=17 LUT3=7 LUT4=6 LUT5=5)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 22.931 - 20.000 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.584ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.715ns (routing 1.450ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.154     3.421    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X54Y122        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.536 r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/Q
                         net (fo=2, routed)           0.482     4.018    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_0[1]
    SLICE_X54Y135        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.199     4.217 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7/O
                         net (fo=2, routed)           0.174     4.391    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7_n_4
    SLICE_X54Y135        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080     4.471 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14/O
                         net (fo=1, routed)           0.029     4.500    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14_n_4
    SLICE_X54Y135        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.729 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.759    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1_n_4
    SLICE_X54Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.824 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.854    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1_n_4
    SLICE_X54Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.919 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.949    design_4_i/sha256d_0/inst/m_U_n_556
    SLICE_X54Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.110 r  design_4_i/sha256d_0/inst/add_ln84_38_reg_19850_reg[31]_i_1/O[5]
                         net (fo=13, routed)          0.529     5.639    design_4_i/sha256d_0/inst/trunc_ln84_110_fu_7857_p1[29]
    SLICE_X55Y134        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.772 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22/O
                         net (fo=2, routed)           0.351     6.123    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22_n_4
    SLICE_X52Y134        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     6.315 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4/O
                         net (fo=2, routed)           0.177     6.492    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4_n_4
    SLICE_X52Y134        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.136     6.628 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12/O
                         net (fo=1, routed)           0.015     6.643    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12_n_4
    SLICE_X52Y134        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.875 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.905    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1_n_4
    SLICE_X52Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.062 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[23]_i_1/O[6]
                         net (fo=12, routed)          0.774     7.836    design_4_i/sha256d_0/inst/trunc_ln84_118_fu_7997_p1[22]
    SLICE_X48Y137        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     8.053 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22/O
                         net (fo=2, routed)           0.496     8.549    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22_n_4
    SLICE_X49Y136        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     8.741 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4/O
                         net (fo=2, routed)           0.218     8.959    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4_n_4
    SLICE_X49Y136        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     9.040 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12/O
                         net (fo=1, routed)           0.015     9.055    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12_n_4
    SLICE_X49Y136        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.287 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.317    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1_n_4
    SLICE_X49Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     9.478 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[23]_i_1/O[5]
                         net (fo=12, routed)          0.809    10.287    design_4_i/sha256d_0/inst/trunc_ln84_126_fu_8137_p1[21]
    SLICE_X45Y127        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.186    10.473 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24/O
                         net (fo=2, routed)           0.472    10.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24_n_4
    SLICE_X46Y125        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187    11.132 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5/O
                         net (fo=2, routed)           0.258    11.390    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5_n_4
    SLICE_X46Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187    11.577 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12/O
                         net (fo=1, routed)           0.011    11.588    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12_n_4
    SLICE_X46Y125        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232    11.820 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.850    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1_n_4
    SLICE_X46Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.915 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1_n_4
    SLICE_X46Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    12.010 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    12.040    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1_n_4
    SLICE_X46Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.169    12.209 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[31]_i_1/O[5]
                         net (fo=12, routed)          0.792    13.001    design_4_i/sha256d_0/inst/trunc_ln84_134_fu_8277_p1[29]
    SLICE_X52Y128        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152    13.153 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21/O
                         net (fo=2, routed)           0.486    13.639    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21_n_4
    SLICE_X52Y123        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.199    13.838 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3/O
                         net (fo=2, routed)           0.275    14.113    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3_n_4
    SLICE_X52Y123        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082    14.195 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11/O
                         net (fo=1, routed)           0.012    14.207    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11_n_4
    SLICE_X52Y123        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    14.378 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.408    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1_n_4
    SLICE_X52Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    14.579 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[23]_i_1/O[7]
                         net (fo=10, routed)          0.789    15.368    design_4_i/sha256d_0/inst/trunc_ln84_142_fu_8417_p1[23]
    SLICE_X44Y124        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.159    15.527 f  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18/O
                         net (fo=2, routed)           0.377    15.904    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18_n_4
    SLICE_X45Y122        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.155    16.059 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2/O
                         net (fo=2, routed)           0.362    16.421    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2_n_4
    SLICE_X45Y122        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138    16.559 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9/O
                         net (fo=1, routed)           0.021    16.580    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9_n_4
    SLICE_X45Y122        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175    16.755 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.785    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1_n_4
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    16.850 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.880    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1_n_4
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119    16.999 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[23]_i_1/O[4]
                         net (fo=7, routed)           0.793    17.792    design_4_i/sha256d_0/inst/trunc_ln84_96_fu_7707_p1[20]
    SLICE_X41Y117        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228    18.020 r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995[13]_i_1/O
                         net (fo=1, routed)           0.080    18.100    design_4_i/sha256d_0/inst/xor_ln84_151_fu_8611_p2[13]
    SLICE_X41Y117        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.715    22.931    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X41Y117        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[13]/C
                         clock pessimism              0.185    23.116    
                         clock uncertainty           -0.161    22.955    
    SLICE_X41Y117        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    22.999    design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[13]
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                         -18.100    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        14.689ns  (logic 5.662ns (38.546%)  route 9.027ns (61.454%))
  Logic Levels:           36  (CARRY8=18 LUT3=7 LUT4=6 LUT5=5)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 22.941 - 20.000 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.584ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.725ns (routing 1.450ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.154     3.421    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X54Y122        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.536 r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/Q
                         net (fo=2, routed)           0.482     4.018    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_0[1]
    SLICE_X54Y135        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.199     4.217 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7/O
                         net (fo=2, routed)           0.174     4.391    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7_n_4
    SLICE_X54Y135        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080     4.471 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14/O
                         net (fo=1, routed)           0.029     4.500    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14_n_4
    SLICE_X54Y135        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.729 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.759    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1_n_4
    SLICE_X54Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.824 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.854    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1_n_4
    SLICE_X54Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.919 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.949    design_4_i/sha256d_0/inst/m_U_n_556
    SLICE_X54Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.110 r  design_4_i/sha256d_0/inst/add_ln84_38_reg_19850_reg[31]_i_1/O[5]
                         net (fo=13, routed)          0.529     5.639    design_4_i/sha256d_0/inst/trunc_ln84_110_fu_7857_p1[29]
    SLICE_X55Y134        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.772 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22/O
                         net (fo=2, routed)           0.351     6.123    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22_n_4
    SLICE_X52Y134        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     6.315 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4/O
                         net (fo=2, routed)           0.177     6.492    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4_n_4
    SLICE_X52Y134        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.136     6.628 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12/O
                         net (fo=1, routed)           0.015     6.643    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12_n_4
    SLICE_X52Y134        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.875 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.905    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1_n_4
    SLICE_X52Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.062 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[23]_i_1/O[6]
                         net (fo=12, routed)          0.774     7.836    design_4_i/sha256d_0/inst/trunc_ln84_118_fu_7997_p1[22]
    SLICE_X48Y137        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     8.053 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22/O
                         net (fo=2, routed)           0.496     8.549    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22_n_4
    SLICE_X49Y136        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     8.741 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4/O
                         net (fo=2, routed)           0.218     8.959    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4_n_4
    SLICE_X49Y136        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     9.040 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12/O
                         net (fo=1, routed)           0.015     9.055    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12_n_4
    SLICE_X49Y136        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.287 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.317    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1_n_4
    SLICE_X49Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     9.478 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[23]_i_1/O[5]
                         net (fo=12, routed)          0.809    10.287    design_4_i/sha256d_0/inst/trunc_ln84_126_fu_8137_p1[21]
    SLICE_X45Y127        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.186    10.473 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24/O
                         net (fo=2, routed)           0.472    10.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24_n_4
    SLICE_X46Y125        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187    11.132 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5/O
                         net (fo=2, routed)           0.258    11.390    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5_n_4
    SLICE_X46Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187    11.577 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12/O
                         net (fo=1, routed)           0.011    11.588    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12_n_4
    SLICE_X46Y125        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232    11.820 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.850    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1_n_4
    SLICE_X46Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.915 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1_n_4
    SLICE_X46Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    12.010 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    12.040    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1_n_4
    SLICE_X46Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.169    12.209 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[31]_i_1/O[5]
                         net (fo=12, routed)          0.792    13.001    design_4_i/sha256d_0/inst/trunc_ln84_134_fu_8277_p1[29]
    SLICE_X52Y128        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152    13.153 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21/O
                         net (fo=2, routed)           0.486    13.639    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21_n_4
    SLICE_X52Y123        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.199    13.838 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3/O
                         net (fo=2, routed)           0.275    14.113    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3_n_4
    SLICE_X52Y123        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082    14.195 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11/O
                         net (fo=1, routed)           0.012    14.207    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11_n_4
    SLICE_X52Y123        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    14.378 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.408    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1_n_4
    SLICE_X52Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    14.579 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[23]_i_1/O[7]
                         net (fo=10, routed)          0.789    15.368    design_4_i/sha256d_0/inst/trunc_ln84_142_fu_8417_p1[23]
    SLICE_X44Y124        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.159    15.527 f  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18/O
                         net (fo=2, routed)           0.377    15.904    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18_n_4
    SLICE_X45Y122        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.155    16.059 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2/O
                         net (fo=2, routed)           0.362    16.421    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2_n_4
    SLICE_X45Y122        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138    16.559 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9/O
                         net (fo=1, routed)           0.021    16.580    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9_n_4
    SLICE_X45Y122        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175    16.755 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.785    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1_n_4
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    16.850 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.880    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1_n_4
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    16.945 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.975    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[23]_i_1_n_4
    SLICE_X45Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.169    17.144 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[31]_i_1/O[5]
                         net (fo=7, routed)           0.704    17.848    design_4_i/sha256d_0/inst/trunc_ln84_96_fu_7707_p1[29]
    SLICE_X41Y109        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223    18.071 r  design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925[19]_i_1/O
                         net (fo=1, routed)           0.039    18.110    design_4_i/sha256d_0/inst/xor_ln84_97_fu_7761_p2[19]
    SLICE_X41Y109        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.725    22.941    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X41Y109        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925_reg[19]/C
                         clock pessimism              0.185    23.126    
                         clock uncertainty           -0.161    22.965    
    SLICE_X41Y109        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    23.010    design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925_reg[19]
  -------------------------------------------------------------------
                         required time                         23.010    
                         arrival time                         -18.110    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        14.673ns  (logic 5.435ns (37.041%)  route 9.238ns (62.959%))
  Logic Levels:           35  (CARRY8=17 LUT3=7 LUT4=6 LUT5=5)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 22.938 - 20.000 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.584ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.722ns (routing 1.450ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.154     3.421    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X54Y122        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.536 r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/Q
                         net (fo=2, routed)           0.482     4.018    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_0[1]
    SLICE_X54Y135        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.199     4.217 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7/O
                         net (fo=2, routed)           0.174     4.391    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7_n_4
    SLICE_X54Y135        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080     4.471 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14/O
                         net (fo=1, routed)           0.029     4.500    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14_n_4
    SLICE_X54Y135        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.729 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.759    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1_n_4
    SLICE_X54Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.824 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.854    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1_n_4
    SLICE_X54Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.919 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.949    design_4_i/sha256d_0/inst/m_U_n_556
    SLICE_X54Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.110 r  design_4_i/sha256d_0/inst/add_ln84_38_reg_19850_reg[31]_i_1/O[5]
                         net (fo=13, routed)          0.529     5.639    design_4_i/sha256d_0/inst/trunc_ln84_110_fu_7857_p1[29]
    SLICE_X55Y134        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.772 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22/O
                         net (fo=2, routed)           0.351     6.123    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22_n_4
    SLICE_X52Y134        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     6.315 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4/O
                         net (fo=2, routed)           0.177     6.492    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4_n_4
    SLICE_X52Y134        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.136     6.628 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12/O
                         net (fo=1, routed)           0.015     6.643    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12_n_4
    SLICE_X52Y134        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.875 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.905    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1_n_4
    SLICE_X52Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.062 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[23]_i_1/O[6]
                         net (fo=12, routed)          0.774     7.836    design_4_i/sha256d_0/inst/trunc_ln84_118_fu_7997_p1[22]
    SLICE_X48Y137        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     8.053 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22/O
                         net (fo=2, routed)           0.496     8.549    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22_n_4
    SLICE_X49Y136        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     8.741 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4/O
                         net (fo=2, routed)           0.218     8.959    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4_n_4
    SLICE_X49Y136        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     9.040 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12/O
                         net (fo=1, routed)           0.015     9.055    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12_n_4
    SLICE_X49Y136        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.287 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.317    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1_n_4
    SLICE_X49Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     9.478 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[23]_i_1/O[5]
                         net (fo=12, routed)          0.809    10.287    design_4_i/sha256d_0/inst/trunc_ln84_126_fu_8137_p1[21]
    SLICE_X45Y127        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.186    10.473 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24/O
                         net (fo=2, routed)           0.472    10.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24_n_4
    SLICE_X46Y125        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187    11.132 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5/O
                         net (fo=2, routed)           0.258    11.390    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5_n_4
    SLICE_X46Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187    11.577 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12/O
                         net (fo=1, routed)           0.011    11.588    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12_n_4
    SLICE_X46Y125        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232    11.820 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.850    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1_n_4
    SLICE_X46Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.915 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1_n_4
    SLICE_X46Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    12.010 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    12.040    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1_n_4
    SLICE_X46Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.169    12.209 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[31]_i_1/O[5]
                         net (fo=12, routed)          0.792    13.001    design_4_i/sha256d_0/inst/trunc_ln84_134_fu_8277_p1[29]
    SLICE_X52Y128        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152    13.153 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21/O
                         net (fo=2, routed)           0.486    13.639    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21_n_4
    SLICE_X52Y123        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.199    13.838 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3/O
                         net (fo=2, routed)           0.275    14.113    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3_n_4
    SLICE_X52Y123        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082    14.195 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11/O
                         net (fo=1, routed)           0.012    14.207    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11_n_4
    SLICE_X52Y123        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    14.378 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.408    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1_n_4
    SLICE_X52Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    14.579 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[23]_i_1/O[7]
                         net (fo=10, routed)          0.789    15.368    design_4_i/sha256d_0/inst/trunc_ln84_142_fu_8417_p1[23]
    SLICE_X44Y124        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.159    15.527 f  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18/O
                         net (fo=2, routed)           0.377    15.904    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18_n_4
    SLICE_X45Y122        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.155    16.059 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2/O
                         net (fo=2, routed)           0.362    16.421    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2_n_4
    SLICE_X45Y122        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138    16.559 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9/O
                         net (fo=1, routed)           0.021    16.580    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9_n_4
    SLICE_X45Y122        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175    16.755 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.785    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1_n_4
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    16.850 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.880    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1_n_4
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093    16.973 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[23]_i_1/O[2]
                         net (fo=7, routed)           0.903    17.876    design_4_i/sha256d_0/inst/trunc_ln84_96_fu_7707_p1[18]
    SLICE_X41Y105        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    18.013 r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995[0]_i_1/O
                         net (fo=1, routed)           0.081    18.094    design_4_i/sha256d_0/inst/xor_ln84_151_fu_8611_p2[0]
    SLICE_X41Y105        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.722    22.938    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X41Y105        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[0]/C
                         clock pessimism              0.185    23.123    
                         clock uncertainty           -0.161    22.962    
    SLICE_X41Y105        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    23.005    design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[0]
  -------------------------------------------------------------------
                         required time                         23.005    
                         arrival time                         -18.094    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        14.666ns  (logic 5.544ns (37.802%)  route 9.122ns (62.198%))
  Logic Levels:           35  (CARRY8=17 LUT3=7 LUT4=6 LUT5=5)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 22.934 - 20.000 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.584ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.718ns (routing 1.450ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.154     3.421    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X54Y122        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.536 r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/Q
                         net (fo=2, routed)           0.482     4.018    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_0[1]
    SLICE_X54Y135        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.199     4.217 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7/O
                         net (fo=2, routed)           0.174     4.391    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7_n_4
    SLICE_X54Y135        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080     4.471 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14/O
                         net (fo=1, routed)           0.029     4.500    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14_n_4
    SLICE_X54Y135        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.729 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.759    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1_n_4
    SLICE_X54Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.824 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.854    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1_n_4
    SLICE_X54Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.919 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.949    design_4_i/sha256d_0/inst/m_U_n_556
    SLICE_X54Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.110 r  design_4_i/sha256d_0/inst/add_ln84_38_reg_19850_reg[31]_i_1/O[5]
                         net (fo=13, routed)          0.529     5.639    design_4_i/sha256d_0/inst/trunc_ln84_110_fu_7857_p1[29]
    SLICE_X55Y134        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.772 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22/O
                         net (fo=2, routed)           0.351     6.123    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22_n_4
    SLICE_X52Y134        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     6.315 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4/O
                         net (fo=2, routed)           0.177     6.492    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4_n_4
    SLICE_X52Y134        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.136     6.628 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12/O
                         net (fo=1, routed)           0.015     6.643    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12_n_4
    SLICE_X52Y134        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.875 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.905    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1_n_4
    SLICE_X52Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.062 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[23]_i_1/O[6]
                         net (fo=12, routed)          0.774     7.836    design_4_i/sha256d_0/inst/trunc_ln84_118_fu_7997_p1[22]
    SLICE_X48Y137        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     8.053 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22/O
                         net (fo=2, routed)           0.496     8.549    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22_n_4
    SLICE_X49Y136        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     8.741 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4/O
                         net (fo=2, routed)           0.218     8.959    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4_n_4
    SLICE_X49Y136        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     9.040 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12/O
                         net (fo=1, routed)           0.015     9.055    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12_n_4
    SLICE_X49Y136        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.287 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.317    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1_n_4
    SLICE_X49Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     9.478 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[23]_i_1/O[5]
                         net (fo=12, routed)          0.809    10.287    design_4_i/sha256d_0/inst/trunc_ln84_126_fu_8137_p1[21]
    SLICE_X45Y127        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.186    10.473 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24/O
                         net (fo=2, routed)           0.472    10.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24_n_4
    SLICE_X46Y125        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187    11.132 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5/O
                         net (fo=2, routed)           0.258    11.390    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5_n_4
    SLICE_X46Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187    11.577 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12/O
                         net (fo=1, routed)           0.011    11.588    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12_n_4
    SLICE_X46Y125        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232    11.820 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.850    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1_n_4
    SLICE_X46Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.915 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1_n_4
    SLICE_X46Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    12.010 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    12.040    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1_n_4
    SLICE_X46Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.169    12.209 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[31]_i_1/O[5]
                         net (fo=12, routed)          0.792    13.001    design_4_i/sha256d_0/inst/trunc_ln84_134_fu_8277_p1[29]
    SLICE_X52Y128        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152    13.153 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21/O
                         net (fo=2, routed)           0.486    13.639    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21_n_4
    SLICE_X52Y123        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.199    13.838 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3/O
                         net (fo=2, routed)           0.275    14.113    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3_n_4
    SLICE_X52Y123        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082    14.195 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11/O
                         net (fo=1, routed)           0.012    14.207    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11_n_4
    SLICE_X52Y123        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    14.378 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.408    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1_n_4
    SLICE_X52Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    14.579 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[23]_i_1/O[7]
                         net (fo=10, routed)          0.789    15.368    design_4_i/sha256d_0/inst/trunc_ln84_142_fu_8417_p1[23]
    SLICE_X44Y124        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.159    15.527 f  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18/O
                         net (fo=2, routed)           0.377    15.904    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18_n_4
    SLICE_X45Y122        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.155    16.059 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2/O
                         net (fo=2, routed)           0.362    16.421    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2_n_4
    SLICE_X45Y122        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138    16.559 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9/O
                         net (fo=1, routed)           0.021    16.580    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9_n_4
    SLICE_X45Y122        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175    16.755 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.785    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1_n_4
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    16.850 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.880    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1_n_4
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119    16.999 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[23]_i_1/O[4]
                         net (fo=7, routed)           0.827    17.826    design_4_i/sha256d_0/inst/trunc_ln84_96_fu_7707_p1[20]
    SLICE_X41Y108        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220    18.046 r  design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925[10]_i_1/O
                         net (fo=1, routed)           0.041    18.087    design_4_i/sha256d_0/inst/xor_ln84_97_fu_7761_p2[10]
    SLICE_X41Y108        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.718    22.934    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X41Y108        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925_reg[10]/C
                         clock pessimism              0.185    23.119    
                         clock uncertainty           -0.161    22.958    
    SLICE_X41Y108        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    23.003    design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925_reg[10]
  -------------------------------------------------------------------
                         required time                         23.003    
                         arrival time                         -18.087    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        14.663ns  (logic 5.565ns (37.953%)  route 9.098ns (62.047%))
  Logic Levels:           35  (CARRY8=17 LUT3=7 LUT4=6 LUT5=5)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 22.934 - 20.000 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.584ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.718ns (routing 1.450ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.154     3.421    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X54Y122        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.536 r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/Q
                         net (fo=2, routed)           0.482     4.018    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_0[1]
    SLICE_X54Y135        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.199     4.217 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7/O
                         net (fo=2, routed)           0.174     4.391    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7_n_4
    SLICE_X54Y135        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080     4.471 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14/O
                         net (fo=1, routed)           0.029     4.500    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14_n_4
    SLICE_X54Y135        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.729 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.759    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1_n_4
    SLICE_X54Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.824 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.854    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1_n_4
    SLICE_X54Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.919 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.949    design_4_i/sha256d_0/inst/m_U_n_556
    SLICE_X54Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.110 r  design_4_i/sha256d_0/inst/add_ln84_38_reg_19850_reg[31]_i_1/O[5]
                         net (fo=13, routed)          0.529     5.639    design_4_i/sha256d_0/inst/trunc_ln84_110_fu_7857_p1[29]
    SLICE_X55Y134        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.772 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22/O
                         net (fo=2, routed)           0.351     6.123    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22_n_4
    SLICE_X52Y134        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     6.315 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4/O
                         net (fo=2, routed)           0.177     6.492    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4_n_4
    SLICE_X52Y134        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.136     6.628 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12/O
                         net (fo=1, routed)           0.015     6.643    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12_n_4
    SLICE_X52Y134        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.875 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.905    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1_n_4
    SLICE_X52Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.062 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[23]_i_1/O[6]
                         net (fo=12, routed)          0.774     7.836    design_4_i/sha256d_0/inst/trunc_ln84_118_fu_7997_p1[22]
    SLICE_X48Y137        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     8.053 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22/O
                         net (fo=2, routed)           0.496     8.549    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22_n_4
    SLICE_X49Y136        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     8.741 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4/O
                         net (fo=2, routed)           0.218     8.959    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4_n_4
    SLICE_X49Y136        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     9.040 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12/O
                         net (fo=1, routed)           0.015     9.055    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12_n_4
    SLICE_X49Y136        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.287 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.317    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1_n_4
    SLICE_X49Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     9.478 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[23]_i_1/O[5]
                         net (fo=12, routed)          0.809    10.287    design_4_i/sha256d_0/inst/trunc_ln84_126_fu_8137_p1[21]
    SLICE_X45Y127        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.186    10.473 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24/O
                         net (fo=2, routed)           0.472    10.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24_n_4
    SLICE_X46Y125        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187    11.132 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5/O
                         net (fo=2, routed)           0.258    11.390    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5_n_4
    SLICE_X46Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187    11.577 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12/O
                         net (fo=1, routed)           0.011    11.588    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12_n_4
    SLICE_X46Y125        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232    11.820 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.850    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1_n_4
    SLICE_X46Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.915 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1_n_4
    SLICE_X46Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    12.010 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    12.040    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1_n_4
    SLICE_X46Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.169    12.209 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[31]_i_1/O[5]
                         net (fo=12, routed)          0.792    13.001    design_4_i/sha256d_0/inst/trunc_ln84_134_fu_8277_p1[29]
    SLICE_X52Y128        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152    13.153 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21/O
                         net (fo=2, routed)           0.486    13.639    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21_n_4
    SLICE_X52Y123        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.199    13.838 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3/O
                         net (fo=2, routed)           0.275    14.113    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3_n_4
    SLICE_X52Y123        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082    14.195 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11/O
                         net (fo=1, routed)           0.012    14.207    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11_n_4
    SLICE_X52Y123        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    14.378 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.408    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1_n_4
    SLICE_X52Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    14.579 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[23]_i_1/O[7]
                         net (fo=10, routed)          0.789    15.368    design_4_i/sha256d_0/inst/trunc_ln84_142_fu_8417_p1[23]
    SLICE_X44Y124        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.159    15.527 f  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18/O
                         net (fo=2, routed)           0.377    15.904    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18_n_4
    SLICE_X45Y122        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.155    16.059 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2/O
                         net (fo=2, routed)           0.362    16.421    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2_n_4
    SLICE_X45Y122        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138    16.559 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9/O
                         net (fo=1, routed)           0.021    16.580    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9_n_4
    SLICE_X45Y122        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175    16.755 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.785    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1_n_4
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    16.850 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.880    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1_n_4
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161    17.041 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[23]_i_1/O[5]
                         net (fo=7, routed)           0.806    17.847    design_4_i/sha256d_0/inst/trunc_ln84_96_fu_7707_p1[21]
    SLICE_X41Y108        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199    18.046 r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995[3]_i_1/O
                         net (fo=1, routed)           0.038    18.084    design_4_i/sha256d_0/inst/xor_ln84_151_fu_8611_p2[3]
    SLICE_X41Y108        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.718    22.934    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X41Y108        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[3]/C
                         clock pessimism              0.185    23.119    
                         clock uncertainty           -0.161    22.958    
    SLICE_X41Y108        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.045    23.003    design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[3]
  -------------------------------------------------------------------
                         required time                         23.003    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        14.666ns  (logic 5.586ns (38.088%)  route 9.080ns (61.912%))
  Logic Levels:           35  (CARRY8=17 LUT3=7 LUT4=6 LUT5=5)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns = ( 22.941 - 20.000 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.584ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.725ns (routing 1.450ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.154     3.421    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X54Y122        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.536 r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/Q
                         net (fo=2, routed)           0.482     4.018    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_0[1]
    SLICE_X54Y135        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.199     4.217 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7/O
                         net (fo=2, routed)           0.174     4.391    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7_n_4
    SLICE_X54Y135        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080     4.471 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14/O
                         net (fo=1, routed)           0.029     4.500    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14_n_4
    SLICE_X54Y135        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.729 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.759    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1_n_4
    SLICE_X54Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.824 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.854    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1_n_4
    SLICE_X54Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.919 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.949    design_4_i/sha256d_0/inst/m_U_n_556
    SLICE_X54Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.110 r  design_4_i/sha256d_0/inst/add_ln84_38_reg_19850_reg[31]_i_1/O[5]
                         net (fo=13, routed)          0.529     5.639    design_4_i/sha256d_0/inst/trunc_ln84_110_fu_7857_p1[29]
    SLICE_X55Y134        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.772 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22/O
                         net (fo=2, routed)           0.351     6.123    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22_n_4
    SLICE_X52Y134        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     6.315 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4/O
                         net (fo=2, routed)           0.177     6.492    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4_n_4
    SLICE_X52Y134        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.136     6.628 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12/O
                         net (fo=1, routed)           0.015     6.643    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12_n_4
    SLICE_X52Y134        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.875 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.905    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1_n_4
    SLICE_X52Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.062 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[23]_i_1/O[6]
                         net (fo=12, routed)          0.774     7.836    design_4_i/sha256d_0/inst/trunc_ln84_118_fu_7997_p1[22]
    SLICE_X48Y137        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     8.053 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22/O
                         net (fo=2, routed)           0.496     8.549    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22_n_4
    SLICE_X49Y136        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     8.741 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4/O
                         net (fo=2, routed)           0.218     8.959    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4_n_4
    SLICE_X49Y136        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     9.040 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12/O
                         net (fo=1, routed)           0.015     9.055    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12_n_4
    SLICE_X49Y136        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.287 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.317    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1_n_4
    SLICE_X49Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     9.478 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[23]_i_1/O[5]
                         net (fo=12, routed)          0.809    10.287    design_4_i/sha256d_0/inst/trunc_ln84_126_fu_8137_p1[21]
    SLICE_X45Y127        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.186    10.473 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24/O
                         net (fo=2, routed)           0.472    10.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24_n_4
    SLICE_X46Y125        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187    11.132 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5/O
                         net (fo=2, routed)           0.258    11.390    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5_n_4
    SLICE_X46Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187    11.577 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12/O
                         net (fo=1, routed)           0.011    11.588    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12_n_4
    SLICE_X46Y125        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232    11.820 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.850    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1_n_4
    SLICE_X46Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.915 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1_n_4
    SLICE_X46Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    12.010 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    12.040    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1_n_4
    SLICE_X46Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.169    12.209 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[31]_i_1/O[5]
                         net (fo=12, routed)          0.792    13.001    design_4_i/sha256d_0/inst/trunc_ln84_134_fu_8277_p1[29]
    SLICE_X52Y128        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152    13.153 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21/O
                         net (fo=2, routed)           0.486    13.639    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21_n_4
    SLICE_X52Y123        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.199    13.838 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3/O
                         net (fo=2, routed)           0.275    14.113    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3_n_4
    SLICE_X52Y123        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082    14.195 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11/O
                         net (fo=1, routed)           0.012    14.207    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11_n_4
    SLICE_X52Y123        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    14.378 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.408    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1_n_4
    SLICE_X52Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    14.579 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[23]_i_1/O[7]
                         net (fo=10, routed)          0.789    15.368    design_4_i/sha256d_0/inst/trunc_ln84_142_fu_8417_p1[23]
    SLICE_X44Y124        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.159    15.527 f  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18/O
                         net (fo=2, routed)           0.377    15.904    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18_n_4
    SLICE_X45Y122        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.155    16.059 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2/O
                         net (fo=2, routed)           0.362    16.421    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2_n_4
    SLICE_X45Y122        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138    16.559 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9/O
                         net (fo=1, routed)           0.021    16.580    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9_n_4
    SLICE_X45Y122        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175    16.755 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.785    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1_n_4
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    16.850 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.880    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1_n_4
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161    17.041 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[23]_i_1/O[5]
                         net (fo=7, routed)           0.785    17.826    design_4_i/sha256d_0/inst/trunc_ln84_96_fu_7707_p1[21]
    SLICE_X41Y109        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220    18.046 r  design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925[4]_i_1/O
                         net (fo=1, routed)           0.041    18.087    design_4_i/sha256d_0/inst/xor_ln84_97_fu_7761_p2[4]
    SLICE_X41Y109        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.725    22.941    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X41Y109        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925_reg[4]/C
                         clock pessimism              0.185    23.126    
                         clock uncertainty           -0.161    22.965    
    SLICE_X41Y109        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    23.010    design_4_i/sha256d_0/inst/xor_ln84_97_reg_19925_reg[4]
  -------------------------------------------------------------------
                         required time                         23.010    
                         arrival time                         -18.087    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        14.660ns  (logic 5.411ns (36.910%)  route 9.249ns (63.090%))
  Logic Levels:           34  (CARRY8=16 LUT3=7 LUT4=6 LUT5=5)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 22.938 - 20.000 ) 
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.154ns (routing 1.584ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.722ns (routing 1.450ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.154     3.421    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X54Y122        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.536 r  design_4_i/sha256d_0/inst/xor_ln84_49_reg_19820_reg[1]/Q
                         net (fo=2, routed)           0.482     4.018    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_0[1]
    SLICE_X54Y135        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.199     4.217 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7/O
                         net (fo=2, routed)           0.174     4.391    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_7_n_4
    SLICE_X54Y135        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.080     4.471 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14/O
                         net (fo=1, routed)           0.029     4.500    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850[7]_i_14_n_4
    SLICE_X54Y135        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.729 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.759    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[7]_i_1_n_4
    SLICE_X54Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.824 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.854    design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[15]_i_1_n_4
    SLICE_X54Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.919 r  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/add_ln84_38_reg_19850_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.949    design_4_i/sha256d_0/inst/m_U_n_556
    SLICE_X54Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.110 r  design_4_i/sha256d_0/inst/add_ln84_38_reg_19850_reg[31]_i_1/O[5]
                         net (fo=13, routed)          0.529     5.639    design_4_i/sha256d_0/inst/trunc_ln84_110_fu_7857_p1[29]
    SLICE_X55Y134        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.772 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22/O
                         net (fo=2, routed)           0.351     6.123    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_22_n_4
    SLICE_X52Y134        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     6.315 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4/O
                         net (fo=2, routed)           0.177     6.492    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_4_n_4
    SLICE_X52Y134        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.136     6.628 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12/O
                         net (fo=1, routed)           0.015     6.643    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860[15]_i_12_n_4
    SLICE_X52Y134        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.875 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     6.905    design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[15]_i_1_n_4
    SLICE_X52Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.062 r  design_4_i/sha256d_0/inst/add_ln84_44_reg_19860_reg[23]_i_1/O[6]
                         net (fo=12, routed)          0.774     7.836    design_4_i/sha256d_0/inst/trunc_ln84_118_fu_7997_p1[22]
    SLICE_X48Y137        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     8.053 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22/O
                         net (fo=2, routed)           0.496     8.549    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_22_n_4
    SLICE_X49Y136        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192     8.741 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4/O
                         net (fo=2, routed)           0.218     8.959    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_4_n_4
    SLICE_X49Y136        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081     9.040 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12/O
                         net (fo=1, routed)           0.015     9.055    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872[15]_i_12_n_4
    SLICE_X49Y136        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.287 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.317    design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[15]_i_1_n_4
    SLICE_X49Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     9.478 r  design_4_i/sha256d_0/inst/add_ln84_50_reg_19872_reg[23]_i_1/O[5]
                         net (fo=12, routed)          0.809    10.287    design_4_i/sha256d_0/inst/trunc_ln84_126_fu_8137_p1[21]
    SLICE_X45Y127        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.186    10.473 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24/O
                         net (fo=2, routed)           0.472    10.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_24_n_4
    SLICE_X46Y125        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187    11.132 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5/O
                         net (fo=2, routed)           0.258    11.390    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_5_n_4
    SLICE_X46Y125        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.187    11.577 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12/O
                         net (fo=1, routed)           0.011    11.588    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884[7]_i_12_n_4
    SLICE_X46Y125        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232    11.820 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.850    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[7]_i_1_n_4
    SLICE_X46Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    11.915 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.945    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[15]_i_1_n_4
    SLICE_X46Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065    12.010 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    12.040    design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[23]_i_1_n_4
    SLICE_X46Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.169    12.209 r  design_4_i/sha256d_0/inst/add_ln84_56_reg_19884_reg[31]_i_1/O[5]
                         net (fo=12, routed)          0.792    13.001    design_4_i/sha256d_0/inst/trunc_ln84_134_fu_8277_p1[29]
    SLICE_X52Y128        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152    13.153 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21/O
                         net (fo=2, routed)           0.486    13.639    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_21_n_4
    SLICE_X52Y123        LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.199    13.838 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3/O
                         net (fo=2, routed)           0.275    14.113    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_3_n_4
    SLICE_X52Y123        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.082    14.195 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11/O
                         net (fo=1, routed)           0.012    14.207    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897[15]_i_11_n_4
    SLICE_X52Y123        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171    14.378 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030    14.408    design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[15]_i_1_n_4
    SLICE_X52Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171    14.579 r  design_4_i/sha256d_0/inst/add_ln84_62_reg_19897_reg[23]_i_1/O[7]
                         net (fo=10, routed)          0.789    15.368    design_4_i/sha256d_0/inst/trunc_ln84_142_fu_8417_p1[23]
    SLICE_X44Y124        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.159    15.527 f  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18/O
                         net (fo=2, routed)           0.377    15.904    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_18_n_4
    SLICE_X45Y122        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.155    16.059 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2/O
                         net (fo=2, routed)           0.362    16.421    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_2_n_4
    SLICE_X45Y122        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138    16.559 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9/O
                         net (fo=1, routed)           0.021    16.580    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911[7]_i_9_n_4
    SLICE_X45Y122        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175    16.755 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030    16.785    design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[7]_i_1_n_4
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119    16.904 r  design_4_i/sha256d_0/inst/add_ln84_68_reg_19911_reg[15]_i_1/O[4]
                         net (fo=7, routed)           0.952    17.856    design_4_i/sha256d_0/inst/trunc_ln84_96_fu_7707_p1[12]
    SLICE_X41Y105        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.152    18.008 r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995[26]_i_1/O
                         net (fo=1, routed)           0.073    18.081    design_4_i/sha256d_0/inst/xor_ln84_151_fu_8611_p2[26]
    SLICE_X41Y105        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.722    22.938    design_4_i/sha256d_0/inst/ap_clk
    SLICE_X41Y105        FDRE                                         r  design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[26]/C
                         clock pessimism              0.185    23.123    
                         clock uncertainty           -0.161    22.962    
    SLICE_X41Y105        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    23.006    design_4_i/sha256d_0/inst/xor_ln84_151_reg_19995_reg[26]
  -------------------------------------------------------------------
                         required time                         23.006    
                         arrival time                         -18.081    
  -------------------------------------------------------------------
                         slack                                  4.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.112ns (48.485%)  route 0.119ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.826ns (routing 1.450ns, distribution 1.376ns)
  Clock Net Delay (Destination): 3.134ns (routing 1.584ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.826     3.042    design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X4Y111         FDRE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.154 r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/Q
                         net (fo=4, routed)           0.119     3.273    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[21]
    SLICE_X2Y111         FDRE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.134     3.401    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X2Y111         FDRE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[21]/C
                         clock pessimism             -0.240     3.161    
    SLICE_X2Y111         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     3.262    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[943]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[943]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.112ns (54.369%)  route 0.094ns (45.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.796ns (routing 1.450ns, distribution 1.346ns)
  Clock Net Delay (Destination): 3.077ns (routing 1.584ns, distribution 1.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.796     3.012    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X16Y87         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[943]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     3.124 r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[943]/Q
                         net (fo=2, routed)           0.094     3.218    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[943]
    SLICE_X14Y87         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[943]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.077     3.344    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X14Y87         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[943]/C
                         clock pessimism             -0.240     3.104    
    SLICE_X14Y87         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.207    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[943]
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.112ns (45.714%)  route 0.133ns (54.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.759ns (routing 1.450ns, distribution 1.309ns)
  Clock Net Delay (Destination): 3.079ns (routing 1.584ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.759     2.975    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y62         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.087 r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[51]/Q
                         net (fo=2, routed)           0.133     3.220    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/D[51]
    SLICE_X47Y61         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.079     3.346    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X47Y61         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[51]/C
                         clock pessimism             -0.240     3.106    
    SLICE_X47Y61         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.208    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -3.208    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_4_i/sha256d_0/inst/regslice_both_output_V_data_V_U/obuf_inst/odata_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.112ns (42.105%)  route 0.154ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.793ns (routing 1.450ns, distribution 1.343ns)
  Clock Net Delay (Destination): 3.082ns (routing 1.584ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.793     3.009    design_4_i/sha256d_0/inst/regslice_both_output_V_data_V_U/obuf_inst/ap_clk
    SLICE_X52Y58         FDRE                                         r  design_4_i/sha256d_0/inst/regslice_both_output_V_data_V_U/obuf_inst/odata_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     3.121 r  design_4_i/sha256d_0/inst/regslice_both_output_V_data_V_U/obuf_inst/odata_reg[131]/Q
                         net (fo=2, routed)           0.154     3.275    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[131]
    SLICE_X52Y60         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.082     3.349    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y60         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[131]/C
                         clock pessimism             -0.188     3.161    
    SLICE_X52Y60         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.262    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[131]
  -------------------------------------------------------------------
                         required time                         -3.262    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.113ns (42.642%)  route 0.152ns (57.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.835ns (routing 1.450ns, distribution 1.385ns)
  Clock Net Delay (Destination): 3.122ns (routing 1.584ns, distribution 1.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.835     3.051    design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X7Y60          FDRE                                         r  design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     3.164 r  design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[68]/Q
                         net (fo=2, routed)           0.152     3.316    design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[31]_0[3]
    SLICE_X7Y58          FDRE                                         r  design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.122     3.389    design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/m_axi_sg_aclk
    SLICE_X7Y58          FDRE                                         r  design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[9]/C
                         clock pessimism             -0.188     3.201    
    SLICE_X7Y58          FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     3.303    design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.303    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_4_i/sha256d_0/inst/regslice_both_output_V_data_V_U/obuf_inst/odata_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.112ns (53.589%)  route 0.097ns (46.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      2.756ns (routing 1.450ns, distribution 1.306ns)
  Clock Net Delay (Destination): 3.039ns (routing 1.584ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.756     2.972    design_4_i/sha256d_0/inst/regslice_both_output_V_data_V_U/obuf_inst/ap_clk
    SLICE_X48Y71         FDRE                                         r  design_4_i/sha256d_0/inst/regslice_both_output_V_data_V_U/obuf_inst/odata_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.084 r  design_4_i/sha256d_0/inst/regslice_both_output_V_data_V_U/obuf_inst/odata_reg[141]/Q
                         net (fo=2, routed)           0.097     3.181    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[141]
    SLICE_X47Y71         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.039     3.306    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X47Y71         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[141]/C
                         clock pessimism             -0.241     3.065    
    SLICE_X47Y71         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     3.167    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[141]
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.257%)  route 0.125ns (52.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.826ns (routing 1.450ns, distribution 1.376ns)
  Clock Net Delay (Destination): 3.136ns (routing 1.584ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.826     3.042    design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X4Y111         FDRE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.154 r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/Q
                         net (fo=4, routed)           0.125     3.279    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[15]
    SLICE_X2Y111         FDRE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.136     3.403    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X2Y111         FDRE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[15]/C
                         clock pessimism             -0.240     3.163    
    SLICE_X2Y111         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     3.265    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.112ns (43.922%)  route 0.143ns (56.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.859ns (routing 1.450ns, distribution 1.409ns)
  Clock Net Delay (Destination): 3.191ns (routing 1.584ns, distribution 1.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.859     3.075    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y147        FDCE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y147        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.187 r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=4, routed)           0.143     3.330    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3]
    SLICE_X9Y147         FDCE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.191     3.458    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y147         FDCE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.244     3.214    
    SLICE_X9Y147         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     3.316    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.111ns (47.436%)  route 0.123ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.794ns (routing 1.450ns, distribution 1.344ns)
  Clock Net Delay (Destination): 3.095ns (routing 1.584ns, distribution 1.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.794     3.010    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X20Y24         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.121 r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/Q
                         net (fo=1, routed)           0.123     3.244    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[3]
    SLICE_X19Y24         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.095     3.362    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X19Y24         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/C
                         clock pessimism             -0.234     3.128    
    SLICE_X19Y24         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     3.230    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[325]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[325]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.112ns (54.634%)  route 0.093ns (45.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.793ns (routing 1.450ns, distribution 1.343ns)
  Clock Net Delay (Destination): 3.071ns (routing 1.584ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.793     3.009    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X16Y87         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[325]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.121 r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[325]/Q
                         net (fo=2, routed)           0.093     3.214    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[325]
    SLICE_X14Y87         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[325]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.071     3.338    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X14Y87         FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[325]/C
                         clock pessimism             -0.240     3.098    
    SLICE_X14Y87         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     3.200    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[325]
  -------------------------------------------------------------------
                         required time                         -3.200    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         20.000      17.000     PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         20.000      17.000     PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         20.000      17.000     PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         20.000      18.040     RAMB36_X1Y19  design_4_i/sha256d_0/inst/m_U/sha256d_m_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         20.000      18.291     RAMB36_X0Y1   design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         20.000      18.291     RAMB36_X0Y1   design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         20.000      18.291     RAMB36_X0Y2   design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         20.000      18.291     RAMB36_X0Y2   design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         20.000      18.291     RAMB36_X1Y0   design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         20.000      18.291     RAMB36_X1Y0   design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         10.000      8.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         10.000      8.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         10.000      9.238      SLICE_X8Y48   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         10.000      9.238      SLICE_X8Y48   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         10.000      9.238      SLICE_X8Y48   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         10.000      9.238      SLICE_X8Y48   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         10.000      8.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         10.000      8.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         10.000      9.238      SLICE_X8Y48   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         10.000      9.238      SLICE_X8Y48   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         10.000      9.238      SLICE_X8Y48   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         10.000      9.238      SLICE_X8Y48   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       18.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.325ns  (required time - arrival time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.304ns (24.262%)  route 0.949ns (75.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 23.062 - 20.000 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.151ns (routing 1.584ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.450ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.151     3.418    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.534 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.156     3.690    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.878 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.793     4.671    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y58          FDPE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.846    23.062    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y58          FDPE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.188    23.250    
                         clock uncertainty           -0.161    23.089    
    SLICE_X3Y58          FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.093    22.996    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.996    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                 18.325    

Slack (MET) :             18.325ns  (required time - arrival time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.304ns (24.262%)  route 0.949ns (75.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 23.062 - 20.000 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.151ns (routing 1.584ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.450ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.151     3.418    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.534 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.156     3.690    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.878 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.793     4.671    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y58          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.846    23.062    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y58          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.188    23.250    
                         clock uncertainty           -0.161    23.089    
    SLICE_X3Y58          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    22.996    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.996    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                 18.325    

Slack (MET) :             18.325ns  (required time - arrival time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.304ns (24.262%)  route 0.949ns (75.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 23.062 - 20.000 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.151ns (routing 1.584ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.450ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.151     3.418    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.534 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.156     3.690    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.878 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.793     4.671    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y58          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.846    23.062    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y58          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.188    23.250    
                         clock uncertainty           -0.161    23.089    
    SLICE_X3Y58          FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.093    22.996    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.996    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                 18.325    

Slack (MET) :             18.325ns  (required time - arrival time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.304ns (24.262%)  route 0.949ns (75.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 23.062 - 20.000 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.151ns (routing 1.584ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.450ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.151     3.418    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.534 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.156     3.690    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.878 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.793     4.671    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y58          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.846    23.062    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y58          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.188    23.250    
                         clock uncertainty           -0.161    23.089    
    SLICE_X3Y58          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    22.996    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.996    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                 18.325    

Slack (MET) :             18.325ns  (required time - arrival time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.304ns (24.262%)  route 0.949ns (75.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 23.062 - 20.000 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.151ns (routing 1.584ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.450ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.151     3.418    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.534 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.156     3.690    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.878 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.793     4.671    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y58          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.846    23.062    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y58          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.188    23.250    
                         clock uncertainty           -0.161    23.089    
    SLICE_X3Y58          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    22.996    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.996    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                 18.325    

Slack (MET) :             18.328ns  (required time - arrival time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.304ns (24.262%)  route 0.949ns (75.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 23.065 - 20.000 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.151ns (routing 1.584ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.450ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.151     3.418    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.534 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.156     3.690    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.878 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.793     4.671    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y58          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.849    23.065    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y58          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.188    23.253    
                         clock uncertainty           -0.161    23.092    
    SLICE_X3Y58          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    22.999    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                 18.328    

Slack (MET) :             18.328ns  (required time - arrival time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.304ns (24.262%)  route 0.949ns (75.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 23.065 - 20.000 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.151ns (routing 1.584ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.450ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.151     3.418    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.534 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.156     3.690    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.878 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.793     4.671    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y58          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.849    23.065    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y58          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.188    23.253    
                         clock uncertainty           -0.161    23.092    
    SLICE_X3Y58          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    22.999    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                 18.328    

Slack (MET) :             18.328ns  (required time - arrival time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.304ns (24.262%)  route 0.949ns (75.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 23.065 - 20.000 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.151ns (routing 1.584ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.450ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.151     3.418    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.534 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.156     3.690    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.878 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.793     4.671    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y58          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.849    23.065    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y58          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.188    23.253    
                         clock uncertainty           -0.161    23.092    
    SLICE_X3Y58          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093    22.999    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                 18.328    

Slack (MET) :             18.328ns  (required time - arrival time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.304ns (24.262%)  route 0.949ns (75.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 23.065 - 20.000 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.151ns (routing 1.584ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.450ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.151     3.418    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.534 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.156     3.690    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.878 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.793     4.671    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y58          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.849    23.065    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y58          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.188    23.253    
                         clock uncertainty           -0.161    23.092    
    SLICE_X3Y58          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093    22.999    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                 18.328    

Slack (MET) :             18.330ns  (required time - arrival time)
  Source:                 design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.340ns (25.279%)  route 1.005ns (74.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 23.087 - 20.000 ) 
    Source Clock Delay      (SCD):    3.402ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.135ns (routing 1.584ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.871ns (routing 1.450ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.135     3.402    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y147        FDRE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y147        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.516 f  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.378     3.894    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X10Y147        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.120 f  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.627     4.747    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y146         FDPE                                         f  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    20.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    20.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.871    23.087    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y146         FDPE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.244    23.331    
                         clock uncertainty           -0.161    23.170    
    SLICE_X9Y146         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.093    23.077    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         23.077    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                 18.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.121ns (43.682%)  route 0.156ns (56.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.727ns (routing 0.886ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.971ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.727     1.878    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.962 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.992    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     2.029 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.126     2.155    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y59          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.900     2.087    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y59          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.121     1.966    
    SLICE_X3Y59          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.948    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.121ns (43.682%)  route 0.156ns (56.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.727ns (routing 0.886ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.971ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.727     1.878    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.962 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.992    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     2.029 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.126     2.155    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y59          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.900     2.087    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y59          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.121     1.966    
    SLICE_X3Y59          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     1.948    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.121ns (43.682%)  route 0.156ns (56.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.727ns (routing 0.886ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.971ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.727     1.878    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.962 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.992    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     2.029 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.126     2.155    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y59          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.900     2.087    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y59          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.121     1.966    
    SLICE_X3Y59          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     1.948    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.121ns (43.682%)  route 0.156ns (56.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.727ns (routing 0.886ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.971ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.727     1.878    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.962 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.992    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     2.029 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.126     2.155    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y59          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.900     2.087    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y59          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.121     1.966    
    SLICE_X3Y59          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     1.948    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.121ns (43.682%)  route 0.156ns (56.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.727ns (routing 0.886ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.971ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.727     1.878    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.962 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.992    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     2.029 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.126     2.155    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y59          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.900     2.087    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y59          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.121     1.966    
    SLICE_X3Y59          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     1.948    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.121ns (43.682%)  route 0.156ns (56.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.727ns (routing 0.886ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.971ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.727     1.878    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.962 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.992    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     2.029 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.126     2.155    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y59          FDPE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.896     2.083    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y59          FDPE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.121     1.962    
    SLICE_X3Y59          FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.018     1.944    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.121ns (43.682%)  route 0.156ns (56.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.727ns (routing 0.886ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.971ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.727     1.878    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.962 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.992    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     2.029 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.126     2.155    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y59          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.896     2.083    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y59          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.121     1.962    
    SLICE_X3Y59          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     1.944    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.121ns (43.682%)  route 0.156ns (56.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.727ns (routing 0.886ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.971ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.727     1.878    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.962 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.992    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     2.029 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.126     2.155    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y59          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.896     2.083    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y59          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.121     1.962    
    SLICE_X3Y59          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     1.944    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.121ns (43.682%)  route 0.156ns (56.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.727ns (routing 0.886ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.971ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.727     1.878    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.962 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.992    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     2.029 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.126     2.155    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y59          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.896     2.083    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y59          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.121     1.962    
    SLICE_X3Y59          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.944    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.121ns (43.682%)  route 0.156ns (56.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.727ns (routing 0.886ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.971ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.727     1.878    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y60          FDRE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.962 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.992    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y60          LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.037     2.029 f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.126     2.155    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y59          FDCE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.896     2.083    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y59          FDCE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.121     1.962    
    SLICE_X3Y59          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     1.944    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.211    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.340ns  (logic 0.227ns (9.701%)  route 2.113ns (90.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.855ns (routing 1.450ns, distribution 1.405ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.587     1.587    design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y146        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     1.814 r  design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.526     2.340    design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y141        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.855     3.071    design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y141        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.104ns (11.280%)  route 0.818ns (88.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.905ns (routing 0.971ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.655     0.655    design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X11Y146        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     0.759 r  design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.163     0.922    design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y141        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.905     2.092    design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y141        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 0.157ns (4.583%)  route 3.269ns (95.417%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.828ns (routing 1.450ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.148     3.415    design_4_i/rst_ps8_1_149M/U0/slowest_sync_clk
    SLICE_X12Y138        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.528 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.376     4.904    design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.948 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2305, routed)        1.893     6.841    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y58          FDPE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.828     3.044    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y58          FDPE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 0.157ns (4.583%)  route 3.269ns (95.417%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.828ns (routing 1.450ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.148     3.415    design_4_i/rst_ps8_1_149M/U0/slowest_sync_clk
    SLICE_X12Y138        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.528 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.376     4.904    design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.948 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2305, routed)        1.893     6.841    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y58          FDPE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.828     3.044    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y58          FDPE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.411ns  (logic 0.157ns (4.603%)  route 3.254ns (95.397%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.450ns, distribution 1.372ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.148     3.415    design_4_i/rst_ps8_1_149M/U0/slowest_sync_clk
    SLICE_X12Y138        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.528 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.376     4.904    design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.948 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2305, routed)        1.878     6.826    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y37          FDPE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.822     3.038    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y37          FDPE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.411ns  (logic 0.157ns (4.603%)  route 3.254ns (95.397%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.450ns, distribution 1.372ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.148     3.415    design_4_i/rst_ps8_1_149M/U0/slowest_sync_clk
    SLICE_X12Y138        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.528 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.376     4.904    design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.948 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2305, routed)        1.878     6.826    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y37          FDPE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.822     3.038    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y37          FDPE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 0.157ns (4.766%)  route 3.137ns (95.234%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.450ns, distribution 1.381ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.148     3.415    design_4_i/rst_ps8_1_149M/U0/slowest_sync_clk
    SLICE_X12Y138        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.528 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.376     4.904    design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.948 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2305, routed)        1.761     6.709    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y60          FDPE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.831     3.047    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y60          FDPE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 0.157ns (4.766%)  route 3.137ns (95.234%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.450ns, distribution 1.381ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.148     3.415    design_4_i/rst_ps8_1_149M/U0/slowest_sync_clk
    SLICE_X12Y138        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.528 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.376     4.904    design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.948 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2305, routed)        1.761     6.709    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y60          FDPE                                         f  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.831     3.047    design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y60          FDPE                                         r  design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.142ns  (logic 0.157ns (4.997%)  route 2.985ns (95.003%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.889ns (routing 1.450ns, distribution 1.439ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.148     3.415    design_4_i/rst_ps8_1_149M/U0/slowest_sync_clk
    SLICE_X12Y138        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.528 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.376     4.904    design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.948 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2305, routed)        1.609     6.557    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y122         FDPE                                         f  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.889     3.105    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y122         FDPE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.142ns  (logic 0.157ns (4.997%)  route 2.985ns (95.003%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.889ns (routing 1.450ns, distribution 1.439ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.148     3.415    design_4_i/rst_ps8_1_149M/U0/slowest_sync_clk
    SLICE_X12Y138        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.528 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.376     4.904    design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.948 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2305, routed)        1.609     6.557    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y122         FDPE                                         f  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.889     3.105    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y122         FDPE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.135ns  (logic 0.157ns (5.008%)  route 2.978ns (94.992%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.889ns (routing 1.450ns, distribution 1.439ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.148     3.415    design_4_i/rst_ps8_1_149M/U0/slowest_sync_clk
    SLICE_X12Y138        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.528 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.376     4.904    design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.948 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2305, routed)        1.602     6.550    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y134         FDPE                                         f  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.889     3.105    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y134         FDPE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.135ns  (logic 0.157ns (5.008%)  route 2.978ns (94.992%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.889ns (routing 1.450ns, distribution 1.439ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       3.148     3.415    design_4_i/rst_ps8_1_149M/U0/slowest_sync_clk
    SLICE_X12Y138        FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.528 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.376     4.904    design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.948 r  design_4_i/rst_ps8_1_149M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2305, routed)        1.602     6.550    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y134         FDPE                                         f  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       2.889     3.105    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y134         FDPE                                         r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.084ns (50.909%)  route 0.081ns (49.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.886ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.971ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.704     1.855    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X11Y68         FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.939 r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.081     2.020    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X11Y68         FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.863     2.050    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_s2mm_aclk
    SLICE_X11Y68         FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.704%)  route 0.085ns (50.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.707ns (routing 0.886ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.971ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.707     1.858    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X11Y65         FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.942 r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.085     2.027    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X11Y65         FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.863     2.050    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_mm2s_aclk
    SLICE_X11Y65         FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.082ns (46.857%)  route 0.093ns (53.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.886ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.971ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.730     1.881    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X10Y56         FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.963 r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/Q
                         net (fo=1, routed)           0.093     2.056    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/prmry_in
    SLICE_X10Y56         FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.887     2.074    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/m_axi_sg_aclk
    SLICE_X10Y56         FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.108ns (65.060%)  route 0.058ns (34.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.886ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.971ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.744     1.895    design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X7Y145         FDRE                                         r  design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.977 r  design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[9]/Q
                         net (fo=1, routed)           0.049     2.026    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[9]
    SLICE_X7Y144         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.026     2.052 r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[9]_INST_0/O
                         net (fo=1, routed)           0.009     2.061    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[7]
    SLICE_X7Y144         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.906     2.093    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X7Y144         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.109ns (65.663%)  route 0.057ns (34.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.886ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.971ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.749     1.900    design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X3Y147         FDRE                                         r  design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.984 r  design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/Q
                         net (fo=1, routed)           0.048     2.032    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[55]
    SLICE_X4Y147         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.025     2.057 r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[23]_INST_0/O
                         net (fo=1, routed)           0.009     2.066    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[21]
    SLICE_X4Y147         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.911     2.098    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X4Y147         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/introut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.082ns (41.837%)  route 0.114ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.971ns, distribution 0.915ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.720     1.871    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X8Y74          FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/introut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.953 r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/introut_reg/Q
                         net (fo=1, routed)           0.114     2.067    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/prmry_in
    SLICE_X8Y74          FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.886     2.073    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/s_axi_lite_aclk
    SLICE_X8Y74          FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.110ns (65.089%)  route 0.059ns (34.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.886ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.971ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.749     1.900    design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X3Y147         FDRE                                         r  design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.984 r  design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[53]/Q
                         net (fo=1, routed)           0.050     2.034    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[53]
    SLICE_X4Y147         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.026     2.060 r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[21]_INST_0/O
                         net (fo=1, routed)           0.009     2.069    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[19]
    SLICE_X4Y147         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.911     2.098    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X4Y147         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.119ns (68.786%)  route 0.054ns (31.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.971ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.748     1.899    design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X5Y147         FDRE                                         r  design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     1.981 r  design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/Q
                         net (fo=1, routed)           0.047     2.028    design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[27]
    SLICE_X6Y147         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     2.065 r  design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[27]_INST_0/O
                         net (fo=1, routed)           0.007     2.072    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[25]
    SLICE_X6Y147         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.906     2.093    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X6Y147         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/introut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.083ns (42.783%)  route 0.111ns (57.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.886ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.971ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.727     1.878    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X8Y67          FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/introut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.961 r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/introut_reg/Q
                         net (fo=1, routed)           0.111     2.072    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/prmry_in
    SLICE_X8Y71          FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.882     2.069    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/s_axi_lite_aclk
    SLICE_X8Y71          FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.082ns (47.399%)  route 0.091ns (52.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.886ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.971ns, distribution 0.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.753     1.904    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X7Y122         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.986 r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/Q
                         net (fo=1, routed)           0.091     2.077    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/prmry_in
    SLICE_X7Y122         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=28359, routed)       1.920     2.107    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/m_axi_sg_aclk
    SLICE_X7Y122         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





