; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_35(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 8, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = lshr i32 %11, 2, !dbg !12
  %13 = and i32 %12, 63, !dbg !12
  %14 = shl i32 %11, 2, !dbg !12
  %15 = and i32 %14, 12, !dbg !12
  %16 = or disjoint i32 %10, %13, !dbg !13
  %17 = or disjoint i32 %16, 64, !dbg !13
  %18 = or disjoint i32 %16, 128, !dbg !13
  %19 = or disjoint i32 %16, 192, !dbg !13
  %20 = icmp slt i32 %16, 256, !dbg !14
  %21 = icmp slt i32 %17, 256, !dbg !14
  %22 = icmp slt i32 %18, 256, !dbg !14
  %23 = icmp slt i32 %19, 256, !dbg !14
  %24 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !15
  %25 = shl i32 %24, 4, !dbg !16
  %26 = or disjoint i32 %25, %15, !dbg !17
  %27 = icmp slt i32 %26, 128, !dbg !18
  %28 = shl i32 %16, 7, !dbg !19
  %29 = shl i32 %17, 7, !dbg !19
  %30 = shl i32 %18, 7, !dbg !19
  %31 = shl i32 %19, 7, !dbg !19
  %32 = add i32 %26, %28, !dbg !20
  %33 = add i32 %26, %29, !dbg !20
  %34 = add i32 %26, %30, !dbg !20
  %35 = add i32 %26, %31, !dbg !20
  %36 = sext i32 %32 to i64, !dbg !21
  %37 = getelementptr float, ptr addrspace(1) %0, i64 %36, !dbg !21
  %38 = sext i32 %33 to i64, !dbg !21
  %39 = getelementptr float, ptr addrspace(1) %0, i64 %38, !dbg !21
  %40 = sext i32 %34 to i64, !dbg !21
  %41 = getelementptr float, ptr addrspace(1) %0, i64 %40, !dbg !21
  %42 = sext i32 %35 to i64, !dbg !21
  %43 = getelementptr float, ptr addrspace(1) %0, i64 %42, !dbg !21
  %44 = and i1 %20, %27, !dbg !22
  %45 = and i1 %21, %27, !dbg !22
  %46 = and i1 %22, %27, !dbg !22
  %47 = and i1 %23, %27, !dbg !22
  %48 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %37, i1 %44) #4, !dbg !23
  %49 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %39, i1 %45) #4, !dbg !23
  %50 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %41, i1 %46) #4, !dbg !23
  %51 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %43, i1 %47) #4, !dbg !23
  %52 = sext i32 %26 to i64, !dbg !24
  %53 = getelementptr float, ptr addrspace(1) %1, i64 %52, !dbg !24
  %54 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %53, i1 %27) #4, !dbg !25
  %55 = getelementptr float, ptr addrspace(1) %2, i64 %52, !dbg !26
  %56 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %55, i1 %27) #4, !dbg !27
  %57 = extractvalue { i32, i32, i32, i32 } %56, 0, !dbg !27
  %58 = extractvalue { i32, i32, i32, i32 } %56, 1, !dbg !27
  %59 = extractvalue { i32, i32, i32, i32 } %56, 2, !dbg !27
  %60 = extractvalue { i32, i32, i32, i32 } %56, 3, !dbg !27
  %61 = bitcast i32 %57 to float, !dbg !27
  %62 = bitcast i32 %58 to float, !dbg !27
  %63 = bitcast i32 %59 to float, !dbg !27
  %64 = bitcast i32 %60 to float, !dbg !27
  %65 = getelementptr float, ptr addrspace(1) %3, i64 %52, !dbg !28
  %66 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %65, i1 %27) #4, !dbg !29
  %67 = getelementptr float, ptr addrspace(1) %4, i64 %52, !dbg !30
  %68 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %67, i1 %27) #4, !dbg !31
  %69 = fadd float %61, 0x3EE4F8B580000000, !dbg !32
  %70 = fadd float %62, 0x3EE4F8B580000000, !dbg !32
  %71 = fadd float %63, 0x3EE4F8B580000000, !dbg !32
  %72 = fadd float %64, 0x3EE4F8B580000000, !dbg !32
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i = icmp eq i32 %73, 0, !dbg !33
  %74 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i = icmp eq i32 %74, 0, !dbg !33
  br i1 %.not.i, label %80, label %75, !dbg !33

75:                                               ; preds = %8
  br i1 %.not1.i, label %78, label %76, !dbg !33

76:                                               ; preds = %75
  %77 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %69) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

78:                                               ; preds = %75
  %79 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %69) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

80:                                               ; preds = %8
  br i1 %.not1.i, label %83, label %81, !dbg !33

81:                                               ; preds = %80
  %82 = tail call float @llvm.nvvm.sqrt.rn.f(float %69) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

83:                                               ; preds = %80
  %84 = tail call float @llvm.nvvm.sqrt.approx.f(float %69) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

__nv_sqrtf.exit:                                  ; preds = %76, %78, %81, %83
  %.0.i = phi float [ %77, %76 ], [ %79, %78 ], [ %82, %81 ], [ %84, %83 ], !dbg !33
  %85 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i33 = icmp eq i32 %85, 0, !dbg !33
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i36 = icmp eq i32 %86, 0, !dbg !33
  br i1 %.not.i33, label %92, label %87, !dbg !33

87:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i36, label %90, label %88, !dbg !33

88:                                               ; preds = %87
  %89 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %70) #4, !dbg !33
  br label %__nv_sqrtf.exit37, !dbg !33

90:                                               ; preds = %87
  %91 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %70) #4, !dbg !33
  br label %__nv_sqrtf.exit37, !dbg !33

92:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i36, label %95, label %93, !dbg !33

93:                                               ; preds = %92
  %94 = tail call float @llvm.nvvm.sqrt.rn.f(float %70) #4, !dbg !33
  br label %__nv_sqrtf.exit37, !dbg !33

95:                                               ; preds = %92
  %96 = tail call float @llvm.nvvm.sqrt.approx.f(float %70) #4, !dbg !33
  br label %__nv_sqrtf.exit37, !dbg !33

__nv_sqrtf.exit37:                                ; preds = %88, %90, %93, %95
  %.0.i35 = phi float [ %89, %88 ], [ %91, %90 ], [ %94, %93 ], [ %96, %95 ], !dbg !33
  %97 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i38 = icmp eq i32 %97, 0, !dbg !33
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i41 = icmp eq i32 %98, 0, !dbg !33
  br i1 %.not.i38, label %104, label %99, !dbg !33

99:                                               ; preds = %__nv_sqrtf.exit37
  br i1 %.not1.i41, label %102, label %100, !dbg !33

100:                                              ; preds = %99
  %101 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %71) #4, !dbg !33
  br label %__nv_sqrtf.exit42, !dbg !33

102:                                              ; preds = %99
  %103 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %71) #4, !dbg !33
  br label %__nv_sqrtf.exit42, !dbg !33

104:                                              ; preds = %__nv_sqrtf.exit37
  br i1 %.not1.i41, label %107, label %105, !dbg !33

105:                                              ; preds = %104
  %106 = tail call float @llvm.nvvm.sqrt.rn.f(float %71) #4, !dbg !33
  br label %__nv_sqrtf.exit42, !dbg !33

107:                                              ; preds = %104
  %108 = tail call float @llvm.nvvm.sqrt.approx.f(float %71) #4, !dbg !33
  br label %__nv_sqrtf.exit42, !dbg !33

__nv_sqrtf.exit42:                                ; preds = %100, %102, %105, %107
  %.0.i40 = phi float [ %101, %100 ], [ %103, %102 ], [ %106, %105 ], [ %108, %107 ], !dbg !33
  %109 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i43 = icmp eq i32 %109, 0, !dbg !33
  %110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i46 = icmp eq i32 %110, 0, !dbg !33
  br i1 %.not.i43, label %116, label %111, !dbg !33

111:                                              ; preds = %__nv_sqrtf.exit42
  br i1 %.not1.i46, label %114, label %112, !dbg !33

112:                                              ; preds = %111
  %113 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %72) #4, !dbg !33
  br label %__nv_sqrtf.exit47, !dbg !33

114:                                              ; preds = %111
  %115 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %72) #4, !dbg !33
  br label %__nv_sqrtf.exit47, !dbg !33

116:                                              ; preds = %__nv_sqrtf.exit42
  br i1 %.not1.i46, label %119, label %117, !dbg !33

117:                                              ; preds = %116
  %118 = tail call float @llvm.nvvm.sqrt.rn.f(float %72) #4, !dbg !33
  br label %__nv_sqrtf.exit47, !dbg !33

119:                                              ; preds = %116
  %120 = tail call float @llvm.nvvm.sqrt.approx.f(float %72) #4, !dbg !33
  br label %__nv_sqrtf.exit47, !dbg !33

__nv_sqrtf.exit47:                                ; preds = %112, %114, %117, %119
  %.0.i45 = phi float [ %113, %112 ], [ %115, %114 ], [ %118, %117 ], [ %120, %119 ], !dbg !33
  %121 = extractvalue { i32, i32, i32, i32 } %51, 3, !dbg !23
  %122 = extractvalue { i32, i32, i32, i32 } %54, 3, !dbg !25
  %123 = extractvalue { i32, i32, i32, i32 } %51, 2, !dbg !23
  %124 = extractvalue { i32, i32, i32, i32 } %54, 2, !dbg !25
  %125 = extractvalue { i32, i32, i32, i32 } %51, 1, !dbg !23
  %126 = extractvalue { i32, i32, i32, i32 } %54, 1, !dbg !25
  %127 = extractvalue { i32, i32, i32, i32 } %51, 0, !dbg !23
  %128 = extractvalue { i32, i32, i32, i32 } %54, 0, !dbg !25
  %129 = extractvalue { i32, i32, i32, i32 } %50, 3, !dbg !23
  %130 = extractvalue { i32, i32, i32, i32 } %50, 2, !dbg !23
  %131 = extractvalue { i32, i32, i32, i32 } %50, 1, !dbg !23
  %132 = extractvalue { i32, i32, i32, i32 } %50, 0, !dbg !23
  %133 = extractvalue { i32, i32, i32, i32 } %49, 3, !dbg !23
  %134 = extractvalue { i32, i32, i32, i32 } %49, 2, !dbg !23
  %135 = extractvalue { i32, i32, i32, i32 } %49, 1, !dbg !23
  %136 = extractvalue { i32, i32, i32, i32 } %49, 0, !dbg !23
  %137 = extractvalue { i32, i32, i32, i32 } %48, 3, !dbg !23
  %138 = extractvalue { i32, i32, i32, i32 } %48, 2, !dbg !23
  %139 = extractvalue { i32, i32, i32, i32 } %48, 1, !dbg !23
  %140 = extractvalue { i32, i32, i32, i32 } %48, 0, !dbg !23
  %141 = extractvalue { i32, i32, i32, i32 } %68, 3, !dbg !31
  %142 = extractvalue { i32, i32, i32, i32 } %68, 2, !dbg !31
  %143 = extractvalue { i32, i32, i32, i32 } %68, 1, !dbg !31
  %144 = extractvalue { i32, i32, i32, i32 } %68, 0, !dbg !31
  %145 = extractvalue { i32, i32, i32, i32 } %66, 3, !dbg !29
  %146 = extractvalue { i32, i32, i32, i32 } %66, 2, !dbg !29
  %147 = extractvalue { i32, i32, i32, i32 } %66, 1, !dbg !29
  %148 = extractvalue { i32, i32, i32, i32 } %66, 0, !dbg !29
  %.lobit12 = lshr i32 %11, 6, !dbg !34
  %149 = and i32 %.lobit12, 3, !dbg !34
  %150 = or disjoint i32 %149, %25, !dbg !17
  %151 = or disjoint i32 %150, 12, !dbg !17
  %152 = icmp slt i32 %151, 128, !dbg !18
  %153 = and i32 %14, 252, !dbg !12
  %154 = or disjoint i32 %10, %153, !dbg !13
  %155 = icmp slt i32 %154, 256, !dbg !14
  %156 = and i1 %155, %152, !dbg !22
  %157 = or disjoint i32 %150, 8, !dbg !17
  %158 = icmp slt i32 %157, 128, !dbg !18
  %159 = and i1 %155, %158, !dbg !22
  %160 = or disjoint i32 %150, 4, !dbg !17
  %161 = icmp slt i32 %160, 128, !dbg !18
  %162 = and i1 %155, %161, !dbg !22
  %163 = icmp slt i32 %150, 128, !dbg !18
  %164 = and i1 %155, %163, !dbg !22
  %.frozen = freeze i32 %154, !dbg !35
  %165 = sdiv i32 %.frozen, 64, !dbg !35
  %166 = mul i32 %165, 64, !dbg !36
  %.decomposed = sub i32 %.frozen, %166, !dbg !36
  %167 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !37
  %168 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i35) #4, !dbg !37
  %169 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i40) #4, !dbg !37
  %170 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i45) #4, !dbg !37
  %171 = insertelement <4 x i32> poison, i32 %122, i64 0, !dbg !25
  %172 = insertelement <4 x i32> %171, i32 %124, i64 1, !dbg !25
  %173 = insertelement <4 x i32> %172, i32 %126, i64 2, !dbg !25
  %174 = insertelement <4 x i32> %173, i32 %128, i64 3, !dbg !25
  %175 = bitcast <4 x i32> %174 to <4 x float>, !dbg !25
  %176 = shufflevector <4 x float> %175, <4 x float> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !25
  %177 = insertelement <16 x i32> poison, i32 %121, i64 0, !dbg !23
  %178 = insertelement <16 x i32> %177, i32 %123, i64 1, !dbg !23
  %179 = insertelement <16 x i32> %178, i32 %125, i64 2, !dbg !23
  %180 = insertelement <16 x i32> %179, i32 %127, i64 3, !dbg !23
  %181 = insertelement <16 x i32> %180, i32 %129, i64 4, !dbg !23
  %182 = insertelement <16 x i32> %181, i32 %130, i64 5, !dbg !23
  %183 = insertelement <16 x i32> %182, i32 %131, i64 6, !dbg !23
  %184 = insertelement <16 x i32> %183, i32 %132, i64 7, !dbg !23
  %185 = insertelement <16 x i32> %184, i32 %133, i64 8, !dbg !23
  %186 = insertelement <16 x i32> %185, i32 %134, i64 9, !dbg !23
  %187 = insertelement <16 x i32> %186, i32 %135, i64 10, !dbg !23
  %188 = insertelement <16 x i32> %187, i32 %136, i64 11, !dbg !23
  %189 = insertelement <16 x i32> %188, i32 %137, i64 12, !dbg !23
  %190 = insertelement <16 x i32> %189, i32 %138, i64 13, !dbg !23
  %191 = insertelement <16 x i32> %190, i32 %139, i64 14, !dbg !23
  %192 = insertelement <16 x i32> %191, i32 %140, i64 15, !dbg !23
  %193 = bitcast <16 x i32> %192 to <16 x float>, !dbg !23
  %194 = fsub <16 x float> %193, %176, !dbg !38
  %195 = insertelement <4 x i32> poison, i32 %141, i64 0, !dbg !31
  %196 = insertelement <4 x i32> %195, i32 %142, i64 1, !dbg !31
  %197 = insertelement <4 x i32> %196, i32 %143, i64 2, !dbg !31
  %198 = insertelement <4 x i32> %197, i32 %144, i64 3, !dbg !31
  %199 = bitcast <4 x i32> %198 to <4 x float>, !dbg !31
  %200 = shufflevector <4 x float> %199, <4 x float> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !31
  %201 = insertelement <4 x i32> poison, i32 %145, i64 0, !dbg !29
  %202 = insertelement <4 x i32> %201, i32 %146, i64 1, !dbg !29
  %203 = insertelement <4 x i32> %202, i32 %147, i64 2, !dbg !29
  %204 = insertelement <4 x i32> %203, i32 %148, i64 3, !dbg !29
  %205 = bitcast <4 x i32> %204 to <4 x float>, !dbg !29
  %206 = shufflevector <4 x float> %205, <4 x float> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !29
  %207 = insertelement <16 x float> poison, float %170, i64 0, !dbg !39
  %208 = insertelement <16 x float> %207, float %169, i64 1, !dbg !39
  %209 = insertelement <16 x float> %208, float %168, i64 2, !dbg !39
  %210 = insertelement <16 x float> %209, float %167, i64 3, !dbg !39
  %211 = shufflevector <16 x float> %210, <16 x float> poison, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !39
  %212 = fmul <16 x float> %194, %211, !dbg !39
  %213 = fmul <16 x float> %212, %206, !dbg !40
  %214 = fadd <16 x float> %213, %200, !dbg !41
  %215 = fcmp ogt <16 x float> %214, zeroinitializer, !dbg !42
  %216 = extractelement <16 x float> %214, i64 15, !dbg !43
  %217 = fmul float %216, 0x3FB99999A0000000, !dbg !44
  %218 = extractelement <16 x float> %214, i64 14, !dbg !43
  %219 = fmul float %218, 0x3FB99999A0000000, !dbg !44
  %220 = extractelement <16 x float> %214, i64 13, !dbg !43
  %221 = fmul float %220, 0x3FB99999A0000000, !dbg !44
  %222 = extractelement <16 x float> %214, i64 12, !dbg !43
  %223 = fmul float %222, 0x3FB99999A0000000, !dbg !44
  %224 = extractelement <16 x float> %214, i64 11, !dbg !43
  %225 = fmul float %224, 0x3FB99999A0000000, !dbg !44
  %226 = extractelement <16 x float> %214, i64 10, !dbg !43
  %227 = fmul float %226, 0x3FB99999A0000000, !dbg !44
  %228 = extractelement <16 x float> %214, i64 9, !dbg !43
  %229 = fmul float %228, 0x3FB99999A0000000, !dbg !44
  %230 = extractelement <16 x float> %214, i64 8, !dbg !43
  %231 = fmul float %230, 0x3FB99999A0000000, !dbg !44
  %232 = extractelement <16 x float> %214, i64 7, !dbg !43
  %233 = fmul float %232, 0x3FB99999A0000000, !dbg !44
  %234 = extractelement <16 x float> %214, i64 6, !dbg !43
  %235 = fmul float %234, 0x3FB99999A0000000, !dbg !44
  %236 = extractelement <16 x float> %214, i64 5, !dbg !43
  %237 = fmul float %236, 0x3FB99999A0000000, !dbg !44
  %238 = extractelement <16 x float> %214, i64 4, !dbg !43
  %239 = fmul float %238, 0x3FB99999A0000000, !dbg !44
  %240 = extractelement <16 x float> %214, i64 3, !dbg !43
  %241 = fmul float %240, 0x3FB99999A0000000, !dbg !44
  %242 = extractelement <16 x float> %214, i64 2, !dbg !43
  %243 = fmul float %242, 0x3FB99999A0000000, !dbg !44
  %244 = extractelement <16 x float> %214, i64 1, !dbg !43
  %245 = fmul float %244, 0x3FB99999A0000000, !dbg !44
  %246 = extractelement <16 x float> %214, i64 0, !dbg !43
  %247 = fmul float %246, 0x3FB99999A0000000, !dbg !44
  %248 = extractelement <16 x i1> %215, i64 15, !dbg !43
  %249 = select i1 %248, float %216, float %217, !dbg !43
  %250 = extractelement <16 x i1> %215, i64 14, !dbg !43
  %251 = select i1 %250, float %218, float %219, !dbg !43
  %252 = extractelement <16 x i1> %215, i64 13, !dbg !43
  %253 = select i1 %252, float %220, float %221, !dbg !43
  %254 = extractelement <16 x i1> %215, i64 12, !dbg !43
  %255 = select i1 %254, float %222, float %223, !dbg !43
  %256 = extractelement <16 x i1> %215, i64 11, !dbg !43
  %257 = select i1 %256, float %224, float %225, !dbg !43
  %258 = extractelement <16 x i1> %215, i64 10, !dbg !43
  %259 = select i1 %258, float %226, float %227, !dbg !43
  %260 = extractelement <16 x i1> %215, i64 9, !dbg !43
  %261 = select i1 %260, float %228, float %229, !dbg !43
  %262 = extractelement <16 x i1> %215, i64 8, !dbg !43
  %263 = select i1 %262, float %230, float %231, !dbg !43
  %264 = extractelement <16 x i1> %215, i64 7, !dbg !43
  %265 = select i1 %264, float %232, float %233, !dbg !43
  %266 = extractelement <16 x i1> %215, i64 6, !dbg !43
  %267 = select i1 %266, float %234, float %235, !dbg !43
  %268 = extractelement <16 x i1> %215, i64 5, !dbg !43
  %269 = select i1 %268, float %236, float %237, !dbg !43
  %270 = extractelement <16 x i1> %215, i64 4, !dbg !43
  %271 = select i1 %270, float %238, float %239, !dbg !43
  %272 = extractelement <16 x i1> %215, i64 3, !dbg !43
  %273 = select i1 %272, float %240, float %241, !dbg !43
  %274 = extractelement <16 x i1> %215, i64 2, !dbg !43
  %275 = select i1 %274, float %242, float %243, !dbg !43
  %276 = extractelement <16 x i1> %215, i64 1, !dbg !43
  %277 = select i1 %276, float %244, float %245, !dbg !43
  %278 = extractelement <16 x i1> %215, i64 0, !dbg !43
  %279 = select i1 %278, float %246, float %247, !dbg !43
  %280 = shl i32 %150, 6, !dbg !45
  %281 = shl i32 %160, 6, !dbg !45
  %282 = shl i32 %157, 6, !dbg !45
  %283 = shl i32 %151, 6, !dbg !45
  %284 = shl i32 %165, 13, !dbg !46
  %285 = add i32 %284, %.decomposed, !dbg !47
  %286 = add i32 %285, %280, !dbg !48
  %287 = add i32 %285, %281, !dbg !48
  %288 = add i32 %285, %282, !dbg !48
  %289 = add i32 %285, %283, !dbg !48
  %290 = sext i32 %286 to i64, !dbg !49
  %291 = getelementptr float, ptr addrspace(1) %5, i64 %290, !dbg !49
  %292 = sext i32 %287 to i64, !dbg !49
  %293 = getelementptr float, ptr addrspace(1) %5, i64 %292, !dbg !49
  %294 = sext i32 %288 to i64, !dbg !49
  %295 = getelementptr float, ptr addrspace(1) %5, i64 %294, !dbg !49
  %296 = sext i32 %289 to i64, !dbg !49
  %297 = getelementptr float, ptr addrspace(1) %5, i64 %296, !dbg !49
  %298 = shl i32 %11, 10, !dbg !50
  %299 = and i32 %298, 3072, !dbg !50
  %300 = or disjoint i32 %299, %13, !dbg !50
  %301 = and i32 %14, 1020, !dbg !50
  %302 = lshr exact i32 %299, 4, !dbg !50
  %303 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %302, !dbg !50
  %304 = getelementptr float, ptr addrspace(3) %303, i32 %300, !dbg !50
  %305 = bitcast float %249 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %304, <1 x i32> %305, i1 true) #4, !dbg !50
  %306 = or disjoint i32 %300, 256, !dbg !50
  %307 = lshr i32 %306, 6, !dbg !50
  %308 = getelementptr float, ptr addrspace(3) @global_smem, i32 %307, !dbg !50
  %309 = getelementptr float, ptr addrspace(3) %308, i32 %306, !dbg !50
  %310 = bitcast float %251 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %309, <1 x i32> %310, i1 true) #4, !dbg !50
  %311 = or disjoint i32 %300, 512, !dbg !50
  %312 = lshr i32 %311, 6, !dbg !50
  %313 = getelementptr float, ptr addrspace(3) @global_smem, i32 %312, !dbg !50
  %314 = getelementptr float, ptr addrspace(3) %313, i32 %311, !dbg !50
  %315 = bitcast float %253 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %314, <1 x i32> %315, i1 true) #4, !dbg !50
  %316 = or disjoint i32 %300, 768, !dbg !50
  %317 = lshr i32 %316, 6, !dbg !50
  %318 = getelementptr float, ptr addrspace(3) @global_smem, i32 %317, !dbg !50
  %319 = getelementptr float, ptr addrspace(3) %318, i32 %316, !dbg !50
  %320 = bitcast float %255 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %319, <1 x i32> %320, i1 true) #4, !dbg !50
  %321 = or disjoint i32 %300, 64, !dbg !50
  %322 = getelementptr float, ptr addrspace(3) %303, i32 %321, !dbg !50
  %323 = bitcast float %257 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %322, <1 x i32> %323, i1 true) #4, !dbg !50
  %324 = or disjoint i32 %300, 320, !dbg !50
  %325 = lshr i32 %324, 6, !dbg !50
  %326 = and i32 %325, 52, !dbg !50
  %327 = getelementptr float, ptr addrspace(3) @global_smem, i32 %326, !dbg !50
  %328 = getelementptr float, ptr addrspace(3) %327, i32 %324, !dbg !50
  %329 = bitcast float %259 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %328, <1 x i32> %329, i1 true) #4, !dbg !50
  %330 = or disjoint i32 %300, 576, !dbg !50
  %331 = lshr i32 %330, 6, !dbg !50
  %332 = and i32 %331, 56, !dbg !50
  %333 = getelementptr float, ptr addrspace(3) @global_smem, i32 %332, !dbg !50
  %334 = getelementptr float, ptr addrspace(3) %333, i32 %330, !dbg !50
  %335 = bitcast float %261 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %334, <1 x i32> %335, i1 true) #4, !dbg !50
  %336 = or disjoint i32 %300, 832, !dbg !50
  %337 = lshr i32 %336, 6, !dbg !50
  %338 = and i32 %337, 60, !dbg !50
  %339 = getelementptr float, ptr addrspace(3) @global_smem, i32 %338, !dbg !50
  %340 = getelementptr float, ptr addrspace(3) %339, i32 %336, !dbg !50
  %341 = bitcast float %263 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %340, <1 x i32> %341, i1 true) #4, !dbg !50
  %342 = or disjoint i32 %300, 128, !dbg !50
  %343 = getelementptr float, ptr addrspace(3) %303, i32 %342, !dbg !50
  %344 = bitcast float %265 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %343, <1 x i32> %344, i1 true) #4, !dbg !50
  %345 = or disjoint i32 %300, 384, !dbg !50
  %346 = lshr i32 %345, 6, !dbg !50
  %347 = and i32 %346, 52, !dbg !50
  %348 = getelementptr float, ptr addrspace(3) @global_smem, i32 %347, !dbg !50
  %349 = getelementptr float, ptr addrspace(3) %348, i32 %345, !dbg !50
  %350 = bitcast float %267 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %349, <1 x i32> %350, i1 true) #4, !dbg !50
  %351 = or disjoint i32 %300, 640, !dbg !50
  %352 = lshr i32 %351, 6, !dbg !50
  %353 = and i32 %352, 56, !dbg !50
  %354 = getelementptr float, ptr addrspace(3) @global_smem, i32 %353, !dbg !50
  %355 = getelementptr float, ptr addrspace(3) %354, i32 %351, !dbg !50
  %356 = bitcast float %269 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %355, <1 x i32> %356, i1 true) #4, !dbg !50
  %357 = or disjoint i32 %300, 896, !dbg !50
  %358 = lshr i32 %357, 6, !dbg !50
  %359 = and i32 %358, 60, !dbg !50
  %360 = getelementptr float, ptr addrspace(3) @global_smem, i32 %359, !dbg !50
  %361 = getelementptr float, ptr addrspace(3) %360, i32 %357, !dbg !50
  %362 = bitcast float %271 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %361, <1 x i32> %362, i1 true) #4, !dbg !50
  %363 = or disjoint i32 %300, 192, !dbg !50
  %364 = getelementptr float, ptr addrspace(3) %303, i32 %363, !dbg !50
  %365 = bitcast float %273 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %364, <1 x i32> %365, i1 true) #4, !dbg !50
  %366 = or disjoint i32 %300, 448, !dbg !50
  %367 = lshr i32 %366, 6, !dbg !50
  %368 = and i32 %367, 52, !dbg !50
  %369 = getelementptr float, ptr addrspace(3) @global_smem, i32 %368, !dbg !50
  %370 = getelementptr float, ptr addrspace(3) %369, i32 %366, !dbg !50
  %371 = bitcast float %275 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %370, <1 x i32> %371, i1 true) #4, !dbg !50
  %372 = or disjoint i32 %300, 704, !dbg !50
  %373 = lshr i32 %372, 6, !dbg !50
  %374 = and i32 %373, 56, !dbg !50
  %375 = getelementptr float, ptr addrspace(3) @global_smem, i32 %374, !dbg !50
  %376 = getelementptr float, ptr addrspace(3) %375, i32 %372, !dbg !50
  %377 = bitcast float %277 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %376, <1 x i32> %377, i1 true) #4, !dbg !50
  %378 = or disjoint i32 %300, 960, !dbg !50
  %379 = lshr i32 %378, 6, !dbg !50
  %380 = and i32 %379, 60, !dbg !50
  %381 = getelementptr float, ptr addrspace(3) @global_smem, i32 %380, !dbg !50
  %382 = getelementptr float, ptr addrspace(3) %381, i32 %378, !dbg !50
  %383 = bitcast float %279 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %382, <1 x i32> %383, i1 true) #4, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %384 = lshr i32 %14, 6, !dbg !50
  %385 = and i32 %384, 12, !dbg !50
  %386 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %385, !dbg !50
  %387 = getelementptr inbounds float, ptr addrspace(3) %386, i32 %301, !dbg !50
  %388 = or disjoint i32 %301, 1024, !dbg !50
  %389 = lshr i32 %388, 6, !dbg !50
  %390 = and i32 %389, 28, !dbg !50
  %391 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %390, !dbg !50
  %392 = getelementptr inbounds float, ptr addrspace(3) %391, i32 %388, !dbg !50
  %393 = load <4 x i32>, ptr addrspace(3) %392, align 16, !dbg !50
  %394 = or disjoint i32 %301, 2048, !dbg !50
  %395 = lshr i32 %394, 6, !dbg !50
  %396 = and i32 %395, 44, !dbg !50
  %397 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %396, !dbg !50
  %398 = getelementptr inbounds float, ptr addrspace(3) %397, i32 %394, !dbg !50
  %399 = load <4 x i32>, ptr addrspace(3) %398, align 16, !dbg !50
  %400 = or disjoint i32 %301, 3072, !dbg !50
  %401 = lshr i32 %400, 6, !dbg !50
  %402 = and i32 %401, 60, !dbg !50
  %403 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %402, !dbg !50
  %404 = getelementptr inbounds float, ptr addrspace(3) %403, i32 %400, !dbg !50
  %405 = load <4 x i32>, ptr addrspace(3) %404, align 16, !dbg !50
  %.extract = load i32, ptr addrspace(3) %387, align 16, !dbg !50
  %406 = getelementptr inbounds i8, ptr addrspace(3) %387, i32 4, !dbg !50
  %.extract18 = load i32, ptr addrspace(3) %406, align 4, !dbg !50
  %407 = getelementptr inbounds i8, ptr addrspace(3) %387, i32 8, !dbg !50
  %.extract19 = load i32, ptr addrspace(3) %407, align 8, !dbg !50
  %408 = getelementptr inbounds i8, ptr addrspace(3) %387, i32 12, !dbg !50
  %.extract20 = load i32, ptr addrspace(3) %408, align 4, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract18, i32 %.extract19, i32 %.extract20, ptr addrspace(1) %291, i1 %164) #4, !dbg !50
  %.extract21 = extractelement <4 x i32> %393, i64 0, !dbg !50
  %.extract22 = extractelement <4 x i32> %393, i64 1, !dbg !50
  %.extract23 = extractelement <4 x i32> %393, i64 2, !dbg !50
  %.extract24 = extractelement <4 x i32> %393, i64 3, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract21, i32 %.extract22, i32 %.extract23, i32 %.extract24, ptr addrspace(1) %293, i1 %162) #4, !dbg !50
  %.extract25 = extractelement <4 x i32> %399, i64 0, !dbg !50
  %.extract26 = extractelement <4 x i32> %399, i64 1, !dbg !50
  %.extract27 = extractelement <4 x i32> %399, i64 2, !dbg !50
  %.extract28 = extractelement <4 x i32> %399, i64 3, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract25, i32 %.extract26, i32 %.extract27, i32 %.extract28, ptr addrspace(1) %295, i1 %159) #4, !dbg !50
  %.extract29 = extractelement <4 x i32> %405, i64 0, !dbg !50
  %.extract30 = extractelement <4 x i32> %405, i64 1, !dbg !50
  %.extract31 = extractelement <4 x i32> %405, i64 2, !dbg !50
  %.extract32 = extractelement <4 x i32> %405, i64 3, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract29, i32 %.extract30, i32 %.extract31, i32 %.extract32, ptr addrspace(1) %297, i1 %156) #4, !dbg !50
  ret void, !dbg !51
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "crersk6dy6pydaxnv7d6yuurru7mbeqrxk33pkat4vtup7lys4qy.py", directory: "inductor_cache/re")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_35, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_35, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_35", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_35", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 32, column: 39, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 32, column: 30, scope: !7)
!22 = !DILocation(line: 32, column: 52, scope: !7)
!23 = !DILocation(line: 32, column: 44, scope: !7)
!24 = !DILocation(line: 33, column: 30, scope: !7)
!25 = !DILocation(line: 33, column: 35, scope: !7)
!26 = !DILocation(line: 34, column: 30, scope: !7)
!27 = !DILocation(line: 34, column: 35, scope: !7)
!28 = !DILocation(line: 35, column: 31, scope: !7)
!29 = !DILocation(line: 35, column: 36, scope: !7)
!30 = !DILocation(line: 36, column: 31, scope: !7)
!31 = !DILocation(line: 36, column: 36, scope: !7)
!32 = !DILocation(line: 39, column: 18, scope: !7)
!33 = !DILocation(line: 40, column: 26, scope: !7)
!34 = !DILocation(line: 26, column: 44, scope: !7)
!35 = !DILocation(line: 31, column: 19, scope: !7)
!36 = !DILocation(line: 30, column: 19, scope: !7)
!37 = !DILocation(line: 42, column: 18, scope: !7)
!38 = !DILocation(line: 37, column: 18, scope: !7)
!39 = !DILocation(line: 45, column: 19, scope: !7)
!40 = !DILocation(line: 46, column: 20, scope: !7)
!41 = !DILocation(line: 47, column: 20, scope: !7)
!42 = !DILocation(line: 49, column: 20, scope: !7)
!43 = !DILocation(line: 52, column: 35, scope: !7)
!44 = !DILocation(line: 51, column: 20, scope: !7)
!45 = !DILocation(line: 53, column: 33, scope: !7)
!46 = !DILocation(line: 53, column: 43, scope: !7)
!47 = !DILocation(line: 53, column: 30, scope: !7)
!48 = !DILocation(line: 53, column: 38, scope: !7)
!49 = !DILocation(line: 53, column: 25, scope: !7)
!50 = !DILocation(line: 53, column: 55, scope: !7)
!51 = !DILocation(line: 53, column: 4, scope: !7)
