INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/eight_bit_counter/eight_bit_counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/eight_bit_counter/eight_bit_counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
