.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000100000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000000000000000000000000000000001100111100000000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000100000000000000
000000000000000000
001000000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001100000000000000001000
011000000000001001100000000000000000000000001000000000
100000000000000001000000000000001100000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000101100110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000101000010000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000000000000000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 2 2
000000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000000110100001100000001100110100000000
100000000000001101000000000001000000110011000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001001001010000010000000000000
100000000000000000000000001001111000000000000000000100

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000001001100000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
011000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000110010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000001000000000000000001001001100111100000000
100000000000000001000000000000001101110011000000000000

.logic_tile 2 3
000000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
011000000000001101100010111011111100100000000000000000
100000000000000101000110100011101000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110111101011111100000000000000001
000000000000000000000010001101101001000000000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000001001100000010101111001000010000000000000
000000000000001001100010010111111000000000000000000000
000000000000000000000000000001001011000010000000000000
000000000000001101000000000001111000000000000000000000
110000000000001001100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000010110100000000000
000000000000000101000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000001000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000101001011111011010100000000
000000000000000000000010110101011011100001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000010000000000000000000000000000
000000000110000000000011100000000000000000000000000000
001000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011001101110000100000000
000000000000000000000000000111111000011111100000000000
000000000010001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000001000000000000000001000001100111100000000
001000000000000001000000000000001000110011000000010000
011000000000000001100000000000001000001100111100000000
100000001110000000000000000000001100110011000000000000
000000000000000000000000000111001000001100111100000000
001000000000000000000000000000100000110011000000000000
000000000000000000000110000111001000001100111100000000
001000000000000000000000000000100000110011000000000000
000100000000000001100000000000001001001100111100000000
001100000000000000000000000000001100110011000000000000
000000000000001000000000010000001001001100111100000000
001000000000000001000010000000001000110011000000000000
000000000000000000000110010000001001001100111100000000
001000000000000000000010000000001101110011000000000000
110000000000000000000000000101101000001100111100000000
101000000000000000000000000000100000110011000000000000

.logic_tile 2 4
010000000000000101100010100000001000000011110000000000
001000000000000000000100000000010000000011110010000000
000000000000001101100000000011101100101000000010100000
000000000000000101000000000000010000101000000000000000
000000000000000101000110110001111011000010000000000000
001000000000001101000010100011011011000000000000000000
000000000000000000000110110000000000000000000000000000
001000000000000101000010100000000000000000000000000000
000000000000000000000000001101001110100000000000000000
001000000000001101000010001011011010000000000000000000
000000000000001000000000010000000000000000000000000000
001000000000000001000010000000000000000000000000000000
000000000000000000000000011101111111000000000000000000
001000000000000000000010000111011111000001000000000000
000000000000000101000010100001101010000010000000000000
001000000110000000100110110001011011000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000010100111000000000000001000000000
001000000000000000000000000000000000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001100000000000000000000
000000000000000001100000000101100000000000001000000000
001000000000000000100000000000000000000000000000000000
000000000000001000000000010000000000000000001000000000
001000000000000101000010100000001111000000000000000000
000000000000001000000000000000000000000000001000000000
001000000000000101000000000000001001000000000000000000
000000000000000000000110100000000000000000001000000000
001000000000001111000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000011100000010110100000000000
001000000000000000000011100000000000010110100000000000
001000000000010000000111000111111011000010000000000000
000000000000100000000100000101001011000000000010000000
110000000000000000000000000101000000010110100000000000
101000000000001101000000000000000000010110100000000000
000000000000000001100000010000011110000011110000000000
001000000000000000000010000000000000000011110000000000
000000000000000000000000000000000000001111000000000000
001000000000000001000010100000001101001111000000000000
000000000000000001100110001001001100010110010100000000
001000000000000000000000000011101111010101100000000000
000000000000000000000010010101111110001011100100000000
001000000000000000000010100011111001101110000000000000
010000000000000101100000011111001101000000110100000000
101000000000000000000010101011101001000011000000100000

.logic_tile 6 4
010000000000000000000000010000000001000000001000000000
001000000000000000000011100000001010000000000000001000
001000000000000101100000010101100000000000001000000000
000000000000000000000011010000101100000000000000000000
110000000000000000000000010000001001111100001000000000
101000000000000000000011100000001001111100000000000000
000000000000000011100110110001100001000000001000000000
001000000000000000100010100000101000000000000000000000
000000000001000011100000000011001001000100101100000000
001000000000100000100000001001001100100001000000000100
000000000000001000000000000111101000000100101100000000
001000000000000001000000001101001100100001000000000000
000000000010000000000000000000001001111100001000000000
001000000000000000000000000000001001111100000000000000
010000000000000001100000000001100001000000001000000000
101000000000000000000000000000101011000000000000000000

.logic_tile 7 4
010000000000000111000000000001100000000000001000000000
001000000000000000000000000000000000000000000000001000
001000000000000001100000000101000001000000001000000000
000000000000000000100000000000001110000000000000000000
010000000000000111000010100001001000001100111000000000
001000000000000000000000000000001100110011000000000000
000000000000000001100000000000001000111100001000000000
001000000000000000000000000000001000111100000000000000
000000000000001000000000000001000000000000001000000000
001000000000000101000000000000001111000000000000000000
000000000000000001000000001101101000000100101100000000
001000000000000000000000000011001000100001000000000000
000000000000000000000110100001001000111100001000000000
001000000000000000000000000000000000111100000000000000
010000000000001000000000000101000000000000001000000000
101000000000000101000000000000101000000000000000000000

.logic_tile 8 4
010001000000000000000110110001101010111100110100000000
001000000000001111000010100011101001010100110000000000
001000000000000101000011100101100000010110100000000000
000000000000000000000100000000000000010110100000000000
010000000000000000000111100011000000010110100000000000
001000000000000111000000000000100000010110100000000000
000000000000000101100000000001001110111011010100000000
001000000000001101000000000101011001100001000000000000
000000000100000000000110000001101011101010010100000000
001000000000000111000100000001001100010110010000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000101000000110000101101101000010000000000000
001000000000000001000000001111011010000000000000000000
010000000000000000000000001101011100000010000000000000
101000000000000000000000000001101110000000000000000000

.logic_tile 9 4
010000000000000000000110100000000001001111000000000000
001000000000000000000000000000001110001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
001000000000000000000000001001000000101001010000000000
000000000000000000000000000101000000010110100000000000
001000000000000000000000000000000000010110100000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000100010
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100010010
000011010100010000
001000000100000000
000000000100000000
000000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
001000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000111001000001100111100000000
001000000000000000000000000000000000110011000000010000
011000000000000000000000010000001000001100111100000000
100000000000000000000010000000001100110011000010000000
000000000000000000000000000000001000001100111100000000
001000000000000000000000000000001101110011000000000000
000000000000000000000110000000001000001100111100000000
001000000000000000000000000000001101110011000000000000
000000000000000001100110010111101000001100111100000000
001000000000000000000010000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
001000000000000000000000000000001100110011000000000000
000000000000001000000000000000001001001100111100000000
001000000000000001000000000000001001110011000000000000
110000000000001000000000000101101000001100110100000000
101000000000000001000000000000100000110011000000000000

.logic_tile 2 5
010000000000000000000000000101011001000010000000000000
001000000000000000000000001101111000000000000000000000
001000000000001000000111110000000000000000000000000000
000000000000000101000011100000000000000000000000000000
110000000000000000000110110000000000000000000000000000
101000000000000000000010100000000000000000000000000000
000000000000000000000000000000011000000010100100000000
001000000000000000000000001011010000000001010010000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001111000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001101000000000000000000
000000000000000000000110100000000000000000001000000000
001000000000000000000010100000001101000000000000000000
000000000000000000000010100011100000000000001000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
001000000000000101000000000000000000000000000000000000
000000000000001000000110110000000000000000001000000000
001000000000000101000010100000001110000000000000000000

.logic_tile 5 5
010000000000010000000000010101011000001111110100000000
001000000000000000000010000011011010000000110000000000
001000000000000000000111001111001110011010100100000000
000000000000000000000000001001101110101010010000000000
110000000000001111100000010101011001000111010100000000
101000000000000001000010000101111110100010110000000000
000001000000000000000000000000000000010110100000000000
001010100000000000000000001101000000101001010000000000
000000000000001001100010100000001100000011110000000000
001000000110000101000000000000010000000011110000000000
000000100000000000000110100111101000000010000000000001
001001000000000000000000001111111100000000000000000000
000001000000000001100110110000011100000011110000000000
001000000000001001000010100000010000000011110000000000
010000000000000101100110100000000000001111000000000000
101000000000000000000000000000001100001111000000000000

.logic_tile 6 5
010010100000000000000011100001001000111100001000000000
001001000000000000000100000000100000111100000000010000
001000000000000000000000000101000000000000001000000000
000000000000000000000000000000101010000000000000000000
110011000000001101100011110111001000000100101100000000
101000000000000101000110100011101011100001000000000000
000000000000000000000110000000001000111100001000000000
001000000000000000000000000000001001111100000000000000
000010000000000000000000000001000000000000001000000000
001001000000010111000000000000101010000000000000000000
000000000000000000000000000000001000111100001000000000
001000000000000000000000000000001001111100000000000000
000000000000000000000000010101000000000000001000000000
001000000000000111000010000000101011000000000000000000
010000000001000000000000000101101000000100101100000000
101000000000000000000000000111101001100001000000000000

.logic_tile 7 5
010000000000000000000010000000001001111100001000000000
001000000000000000000100000000001010111100000000010000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000011101001001100111000000000
001000000100000000000000000000001010110011000000000000
000000000000000111100000000101101000111100001000000000
001000000000000000100000000000000000111100000000000000
000000000000000000000000000111100001000000001000000000
001000000000000000000000000000101010000000000000000000
000000000000000101100000000101101000111100001000000000
001000000000000000000000000000000000111100000000000001
000000000000000000000000000001000001000000001000000000
001000000000000000000000000000101010000000000000000000
000010100000001000000000010101101000111100001000000000
001001000000000101000010100000000000111100000000000001

.logic_tile 8 5
010000100000001000000110111111101111000010000000000000
001001000000000011000010101001001010000000000000000000
001000000000000000000010110000011100000011110000000000
000000000000000000000010000000000000000011110000000000
010000000001011000000010100101100000010110100000000000
001000000000000101000100000000000000010110100000000000
000000000000000001100000000101100000010110100000000000
001000000000000101000010100000000000010110100000000000
000000000000001000000000001011101010101010010100000000
001000000000000001000000000011001000100101010000000000
000000000000001011100000000001001001111101010100000000
001000000000000001000000001111011100011101000000000000
000000000010001000000000000011101001111011010100000000
001000000000001011000011100001011001100001000000000000
010000000000001000000000001101001101100000000000000010
101000000000000011000000001001101011000000000010000000

.logic_tile 9 5
010000000000000101100110110101000000000000001000000000
001000000000000000000010100000000000000000000000001000
000000000000000101000000000001000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000101000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000001100000000011000000000000001000000000
001000000000000000100000000000000000000000000000000000
000010100000000000000000000000000000000000001000000000
001001000000000000000000000000001111000000000000000000
000000000000000000000000010001000000000000001000000000
001000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001001000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
001000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100011000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100011000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000011100000000000001000000000
000000000000000001000000000000000000000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000101100000010011000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101000010100000000000000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 5 6
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000000000000001000000000111000000101001010000000000
000000000000000000000000001111001110000010000000000000
000000000000000000000000000111101010000000000000000100
000000000000000000000000010000000000001111000000000000
000000000000000000000010100000001101001111000000000000
000000000000000101100110111000000000010110100000000000
000000000000000000000010100011000000101001010000000000
000000000000001101100110100000000001001111000000000000
000000000000000101000000000000001101001111000000000000
000000000000001000000000000000000000010110100000000000
000000000000000101000000000111000000101001010000000000

.logic_tile 6 6
000000000000000001100000001111001001000100101100000000
000000000000000000000000000111001101100001000000010000
001000000000000001100000011011101000000100101100000000
000000000000000000000010000011101000100001000000000000
110000000000000000000000001111001001000100101100000000
100000000000000000000000000111101101100001000000000000
000000000000000000000000001111001001000100101100000000
000000000000000000000000000011101111100001000000000000
000001000000000000000000001111101001000100101100000000
000000000000000000000000000111101100100001000000000000
000000000000001011100110011011101001000100101100000000
000000000000000001000011010011101000100001000000000000
000000100000001000000110011111101001000100101100000000
000001000000000001000010000111101001100001000000000000
010000000000000011100000011011101001000100101100000000
100000000000000000000011010011101101100001000000000000

.logic_tile 7 6
000000000000000000000110010011000000000000001000000000
000000000000000000000010000000001101000000000000010000
001000000000000001100110001101001000000100101100000000
000000000000000000000000000111001100100001000000000000
010000000000000001100111101011001000000100101100000000
000000000000000000000100000111001001100001000000000000
000000000000000000000000011101001000000100101100000000
000000000000000000000010000011101001100001000000000000
000000000000000111000000001011001001000100101100000000
000000000000000000000010100111001100100001000000000000
000000000000001111000000001101001001000100101100000100
000000000000000001000000000011101000100001000000000000
000000000000000000000000001101101000000100101100000000
000000000000000000000000000111101011100001000000000001
010000000000000111000000001101001001000100101100000000
100000000000001001000000000011101001100001000000000001

.logic_tile 8 6
000000000000000101100000010000000001001111000000000000
000000000000000000000010100000001000001111000000000000
000000000000000000000000000000000000010110100000000000
000000000000001101000000001101000000101001010000000000
000000000000000000000110100101100000010110100000000000
000000000000000000000010110000100000010110100000000000
000000000000001000000000000101001001000010000000000000
000000000000000101000010100001111010000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000000

.logic_tile 9 6
000000000000000101100000000101000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000001000000000010001000000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000000000101100110110001100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001010000000000000000000
000010100000000000000000000000000001000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000001010000010000
001000000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001110000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000001101000010110000000000000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000101000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 5 7
000000000000000000000000010000001110000011110000000000
000000000000000000000010010000010000000011110000000000
000000000000000000000110010011100000010110100000000000
000000000000000000000110010000000000010110100000000000
000000000000001000000010010101001111000010000000000000
000000000000001001000010001001001001000000000000000000
000000000000000001100111000101101111000010000000000000
000000000000000000100100001111011001000000000000000000
000000000000000101100000000101011111100000000000000000
000000000000000000000000001101111011000000000000000001
000000000000001000000110100000000000010110100000000000
000000000000000101000000000111000000101001010000000000
000000000000001000000110111011011101000010000000000000
000000000000000101000010100011011110000000000000000000
000000000000000101100000010000001110000011110000000000
000000000000000000000010000000010000000011110000000000

.logic_tile 6 7
000000000000000000000000000101001000000100101100000000
000000000000000000000000001011001111100001000000010000
001000000000000000000000010111001000000100101100000000
000000000000000000000010001111101100100001000000000000
110000000010001000000110010101001000000100101100000000
100000000000000001000010001011101111100001000000000000
000000000000000000000110000101001000000100101100000000
000000000000000000000000001111101101100001000000000000
000000000000000001100111000011001001000100101100000000
000000000000000000000010111011101100100001000000000000
000000000000001000000000000111101000000100101100000000
000000000000000001000000001111001101100001000000000000
000000000000100000000111000011001001000100101100000000
000000000000000000000010111011101001100001000000000000
010000000000000001100000000101101000000100101100000000
100000000000000000000000001111101101100001000000000010

.logic_tile 7 7
000000000000001111100000000001001000000100101100000000
000000000000000001100000000011001000100001000000010000
001000000000000001100000010101001000000100101100000000
000000000000000000000011110111001000100001000000000001
010000100000000001100110000001001000000100101100000100
000001000000000000000000000011001101100001000000000000
000000000000000000000000010101001000000100101100000000
000000000000000000000010000111101000100001000000000100
000000000000001000000000010111101001000100101100000100
000000000000001011000010000011001001100001000000000000
000000000000000000000110000001101001000100101100000000
000000000000000000000000000111101000100001000000000000
000000000000001000000000000101101001000100101100000000
000000000000001011000000000011101001100001000000000000
010000000000001000000000000001101001000100101100000000
100000000000000001000000000111101101100001000000000000

.logic_tile 8 7
000000000000001101100000010001000000010110100000000000
000000000000000101000010000000000000010110100000000000
001000000000001000000000000111100000010110100000000000
000000000000000101000000000000000000010110100000000000
010000000000010000000011101101001100101011010100100000
000000000000000000000010001101101001101001110000000000
000000000000000000000011100000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000011100000000011001011000011010100000000
000000000000000000100000001101011100000001110000100000
000000000000001000000000000001000000010110100000000000
000000000000000001000000000000000000010110100000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000100000010110100000000000
010000000000000001100110010111100000010110100000000000
100000000000000000100110010000100000010110100000000000

.logic_tile 9 7
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000010000
000000000000000000000110110000000001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000001000000110100000000001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000001101000110110000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.ramb_tile 10 7
000000000000100000000000000000000000000000
000000010000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000000000000000000
000000000000000000
000011110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000010000000000000
000001110000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000100001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000010000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000001000000000000000001000111100001000000000
000000000000001111000000000000000000111100000000010000
000000000000001000000000010000011000000011110000000000
000000000000000111000011100000000000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111100101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001000001111000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000

.logic_tile 5 8
000000000000000000000010100000000000010110100000100000
000000000000000000000000000101000000101001010000000000
000000000000000001100000011101001101000010000000000000
000000000000000000100010011111101110000000000000000000
000000000000000001100011100011111010101000000000000000
000000000000000000100000000000100000101000000000100010
000000000000000000000000010011000000010110100000000000
000000000000000101000011010000000000010110100000000000
000000000000001101100000001000000000010110100000000000
000000000000000101000000001001000000101001010000000000
000000000000000000000110010000000001001111000000000000
000000000000000000000010000000001000001111000000000000
000000000000000001100110111011001110000010000000000000
000000000000000000000010101001011111000000000000000000
000000000000001000000000001111011100100000000000000000
000000000000000101000010001101011001000000000000000001

.logic_tile 6 8
000000000000000000000000010101001000000100101100000000
000000000000000000000010101001001110100001000000010000
001000000000001000000000000101001000000100101100000000
000000000000000001000000001101001100100001000001000000
110000000000001001100000010111001000000100101100000000
100000000000000001000010101001101110100001000001000000
000000000000000000000000000111001000000100101100000000
000000000000000000000000001101101100100001000001000000
000000000000000101000000000011001001000100100100000000
000000000000000000100000001001001000100001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000110010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000001100110001111001000000100101100000000
000000000000000000000000000001001010100001000000010000
001000000000100000000010101101001000000100101100000000
000000000000001101000010100101001000100001000000000000
010000000000000111000000001111001000000100101100000000
000000000000000101000011100001101101100001000000000000
000000000000000101000000001101001000000100101100000000
000000000000001101000000000101001001100001000000000000
000000000000000000000000011111001001000100101100000001
000000000000000000000010000001101100100001000000000000
000000000000001001100000001101001001001100000100000000
000000000000000001000000000011001010000011000000000010
000000000000001000000000001101001011000010000000000000
000000000000000001000010000111101111000000000000000000
010000000000000001000010000101111001000010000000000000
100000000000000000000000000111011001000000000000000000

.logic_tile 8 8
000010100000001000000000000011100000010110100000000000
000000000000000101000000000000100000010110100000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000010000000000001111000000000000
000000001010000000000010010000001101001111000000000000
000000000000000001100110010001000000010110100000000000
000000000000000000100110010000000000010110100000000000
000000000000000000000110000000011100000011110000000000
000000000000000000000100000000000000000011110000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 9 8
000000000000001000000000010000000000000000001000000000
000000000000000101000010100000001011000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000100010110000001101000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000001101000100000000001110000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000101010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000001111001100110100000000
000000000000000000000000000000001000110011000000000100
101000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010100001
000000001100000000000000000000000000000000000011000011
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001100001101000000000011011101111110110000000000
000000000000000101000000001101001100110100110010000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001011100000001011101011001001010000000000
000000001100001111100000000001001101000000000000000000
000000000000000111000000000111100001111001110000000000
000000000000001101000000000000101010111001110000000000
000000000000001101000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000001001010111001010100000000
000000000000000000000010100000001101111001010000000000
000000000000001000000110000001101011100000000000000000
000000000000000001000100000000001101100000000000000000
000000000000000000000000000011111010101000000000000000
000000000000000000000000000101100000000000000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 7 9
000000000000000011100010110011011010000010000000000000
000000000000000111100010100001111100000000000000000000
001000000000001000000010100000000000000000000000000000
000000000000000101000010100000000000000000000000000000
010000000000001101000110001011111111110010110100000000
010000001110000001000010100101111000110111111000000010
000000000000001101000000011111111000100000000000000000
000000000000000101100011011001011010000000000000000000
000000000000001000000010000001000000100000010000000001
000000000000001101000000000000001011100000010000100010
000000000000000000000111000101011100000010000000000000
000000000000000001000100001101001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000011000011011000010000010000000
100000000000000000000010100101001111000001000000000000

.logic_tile 8 9
000000000000000000000000001111001101100110100100000000
000000000000000000000000001001101000101001010001000110
001000000000001000000000000111000000010110100000000000
000000000000000101000010110000000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000110010011100000010110100000000000
000000001100000000000110010000000000010110100000000000
000000000000000001100000000101111110111110110100000000
000000000000000000100000000000101100111110111010000000
000000000000000001100010010000000001000110000000000000
000000000000000000100010101111001001001001000001000000
010000000000000011100000000000000000001111000000000000
100000000000000000000000000000001101001111000000000000

.logic_tile 9 9
000000000000000000000000000000001000111100001000000000
000000000001000000000011110000001001111100000000010000
001000000100000000000000010000001000000100000010000000
000000000000000000000011000111001010001000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000101000000001001000000000010000001000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011010000110000
000010000000000000
000010010000010001
000000000000000010
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000111000000010110100000000000
000000000000000101000010000000000000010110100010000110
101000000000000101000010100000000001001111000000000000
100000000000000000100100000000001001001111000000000000
010000000001000000000010100000000001001111000000000000
010000000000000101000100000000001100001111000000000000
000000000000000011100000001101011100000000000000000000
000000000000000000000000000001101010000001000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001101000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000101000000000001000000101001010000000000
010000000000000000000000000000000001001111000000000000
110000000000000000000000000000001000001111000000000000

.logic_tile 5 10
000000000000000101000010100101000000000000001000000000
000000000000000000000110110000100000000000000000001000
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000101100000010000000000000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000101000110110101100000000000001000000000
000000000000000000100010100000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000001100000000000000000010101111001100000000000000000
000010100000000000000011100000011000100000000000000000
001000000000001101100011100111100000000000000100000000
000000000000000011100000000011000000101001010000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000001000000001001100000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000010100000000000000000001001101101000010110000000000
000000000000000000000000000001001001000001010010100000
000000000000000000000000000000011011000000110000000000
000000000000000000000000000000001110000000110000000000
010000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000010101000011010000000100000000000
000000000000000000000000000111001011000000010000000000
001000000000001101000000010011100000010000100000000000
000000000000000001100010001001101011110000110000000000
000000000000001000000010010000000001100000010000000000
000000000000000101000011111101001110010000100000000000
000000000000001000000000000000011101001000000000000000
000000000000000001000000001001011000000100000000000100
000001000000000000000000010011111111111110100100000000
000010100000000000000010001101011000111101110000000000
000000000000000001100000001001101100101101010100000000
000000000000000000100010000011111010001100000000000000
000000000000000000000000000000011010110000000000000000
000000000000000000000000000000001011110000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 8 10
000000000000001000000111110000011110000100000100000000
000000000000001001000111110000010000000000000000000000
001000000000001000000000000000000001111001110010000000
000000000000000111010000001001001011110110110000000000
010000000000000000000000000011101101101001010000000000
010001000000000101000000000001011110100110100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100110010000000000000000000000000000
000000000000001101000110100000000000000000000000000000
000000000000000101000000001111001100000010000000000000
000000000000000000100000000111111100000000000000000100
000000000000001000000110100111001010101011110000000000
000000000000000001000010110000000000101011110010000000
010010100000001101100000000111101100000001000000000000
010001000000000101100011111011001111000000000000000010

.logic_tile 9 10
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000000000000000000111001110001100111100000000
100000000000000000000000000000010000110011000000000000
000000000000000000000110010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000001001100000010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000000000010100101101000001100111100000000
000000000000000000000100000000000000110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100010100101101000001100111100000000
000000000000000000000100000000100000110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000100

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000111100000000000000001000000100100000000
001000000000000000100000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100111000001
000000000000000000000000000000001100000000000001100000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000001000000000000000000001000000001000000000
000000000000001011000011100000001000000000000000001000
101000000000000000000000000001000000000000001000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000000000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000000000000001111000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000100000110011000000000000
010000000000000000000000010000001001001100110100000000
110000000000000000000010000000001101110011000000000000

.logic_tile 5 11
000000000000000001100110110001001000001000000000000000
000000000000000000000010100101001111010100000010110001
101010000000000000000110111001011001000010000000000000
100001000000000000000010101001111010000000000000000000
110000000000001101000010100000000000001111000000000000
010000000000000001100110110000001001001111000000000000
000000000000001000000000000000011000000011110000000000
000000000000000101000000000000010000000011110000000000
000000000000000000000000000011101010110001010100000000
000000000000000000000010110000001011110001010000000000
000000000000001101000000000000000000001111000000000000
000000000000000001000000000000001001001111000000000000
000000000000000000000110001101001010111101010100000000
000000000000000000000100000011010000010100000000000001
000000000000000000000000001000000000010110100000000000
000000000000000000000000000101000000101001010000000000

.logic_tile 6 11
000000000000000101000000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000101000000000011100000000000001000000000
000000000000000000100010100000100000000000000000000000
110000000000000000000010101000001000001000010100000000
110000000000001101000100001001001101000100100000000000
000000000000000000000000000011001010010000100000000000
000000000000000000000000000001111111101000000000000000
000000000000001000000110010001000001100000010000000000
000000000000000011000010001011001101000000000000000000
000000000000000000000000010011001101101000000000000000
000000000000000000000010000001101000010000100000000000
000000000000000000000011111001000001000000000100000000
000000000000000000000011011011001001110000110000000000
010000000000000001100000000011111110100010110000000000
100000000000000000000000001011101010100000010000000010

.logic_tile 7 11
000000000000000101000010100001011111111001010100100001
000000000000000000000000000011011001010000000000000000
001000000000000000000110010101001110110110110100000000
000000000000000000000110001001101010111110100000000000
000000000000001001000111111111111010111100010100000000
000000000000000001000010011101111010011100100000100111
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000101011000010110100000000100
000000000000000001000000001101111110111011110000000000
000000000000000000000110101000001110010100000000000000
000000000000000000000000001011000000101000000000000000
000000000000000001100000010000001110101000000000000000
000000000000000000000010001101010000010100000000000000
000000000000000000000000010101001111100000000000000000
000000000000000000000011010000101101100000000000000000

.logic_tile 8 11
000000000000001001100000001011011001000010000000000000
000000000000001011000000001001001010000000000000000000
011000000000000001100000011111101101000010000000000000
100000000000000000100010011111011100000000000000000000
000000000000000000000000001001001111100000000000000000
000000000000000101000000001101001101000000000000000000
000000000000000111100111000111000000010110100100000000
000000000000000000000100000000100000010110100000000000
000000000000001101100010100000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000001000000110000111101100000000000000000000
000000000000000001000000001111011100100000000000000000
110000000000000101100000010001011100000010000000000000
000000000000000101000010100000001010000010000000000000

.logic_tile 9 11
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000110010000001000001100111100000000
100000000000000000000010000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000010111101000001100111110000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001001110011000000000000
110000000000001000000000000000001001001100111100000000
000000000000000001000000000000001001110011000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001000001111000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000000110000000001
000001110000000010
000000000000000000

.io_tile 0 12
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100010000
000100000100000000
000000000100000000
000001111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000001000000011110000000000000000000000000000
001000000000001001000110000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001111001110000000000
011000000000000000000000000001001100110110110000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
001000001000000000000000000000100000000001000000000000
000000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000010000011000111001000100000000
001000000000000101000010100111001000110110000000000000
101000000000001001100111000111111010100000000010100000
100000000000000101000100000000011010100000000000100000
010000000000000000000000000011100000000000000000000000
011000000000001101000000000000000000000001000000000000
000000001100001000000010100001011100110100010100000000
001000000000001011000100000000001110110100010000000000
000000000000000000000000001101011011000000000000000000
001000000000000101000000001101001110010000000000000000
000000000000001101000110000001001111110100010100000000
001000000000000101000000000000011111110100010000000000
000000000000001101000110100011100000111001110100000000
001000000000000001000000000001101100100000010000000000
000000000000000101000000011001011000101000000100000000
001000000000000000100010001001000000111110100000000000

.logic_tile 6 12
010000000000000000000110011101111010110110000000000000
001000000000000000000011010111011001111010000000000000
001000000000001000000000001011011100000000000000000000
000000000000001011000010111111110000000010100000000000
110000000000000001000000000111101001111100000000000000
111000000000000000100010101011111101111000000000000000
000000000000001000000111010001101100100000010100000000
001000000000000001000110001111111100110000100000000000
000000000000000001000110111101101100101000000100000000
001000000000000000000010100001001110011000000000000000
000000000000000001100110001001101011101000000100000000
001000000000000000000010100011001101100100000000000000
000000000000000001100010111011001010011100100000000000
001000000000000000000010001101111001011100010000000000
010000000000000101000000010011011101000100000000000000
101000001110000000000010100000111111000100000000000000

.logic_tile 7 12
010000000000000000000000000000000001000000001000000000
001000000000000000000010010000001001000000000000001000
001000000000000000000110000011100000000000001000000000
000000000000000000000010110000100000000000000000000000
010000000000000101000010100001101000001000010100000000
111000000000000000000110100000101101001000010000000000
000000000000000111100010110101101111111001000100000000
001000000000000000000111011101011001110000000001000000
000000000000000000000000010101101010111110110000000000
001000000000000000000010001001111010101001010000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010001101000000000010000000000000
000000000000000000000110001001100001001001000100000000
001000000000000000000000001011101001100000010000000000
010000000000000000000000000000011010000001010000000000
101000000000000000000000001101010000000010100000000000

.logic_tile 8 12
010000000000000000000110010011101101100000000000000000
001000000000000000000110010101001001000000000000000000
011000000000000000000000000001011111000000010000000000
100000000000000000000010111001111011000000000000000000
010000000000000101000010000000000000000000000000000000
111000000000000000100010100000000000000000000000000000
000000000000000000000110000000001110000011110110000000
001000000000000000000110000000010000000011110010000000
000000000000001001100000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000001100000001111011010100000000000000000
001000000000000000000000001111011110000000000000000000
000000000000001101100110000000001010101000000010000000
001000000000000101000000000011010000010100000001000000
000000000000000000000010110000000000000000000000000000
001000000000000000000010100000000000000000000000000000

.logic_tile 9 12
010000000000001001100000000000001000001100111100000000
001000000000000001000000000000001000110011000000010000
011000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000010100000000000000000010101001000001100111100000000
001001000000000000000010000000100000110011000000000000
000000000000001001100000010111001000001100111100000000
001000000000000001000010000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000000000110000101101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000000000110000101101000001100111100000000
001000000000000000000000000000100000110011000000000000
110000000000000000000000000000001001001100111100000000
001000000000000000000000000000001101110011000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010010101100000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000001010100100010
000000001100010000
000000000100000000
000000000100000000
000000111000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000101000000000000000100000000
100000000000000111000000000000000000000001000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
001000000000000001000000001001000000000010000000000000
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000011011101010000010000000000000
001000000000000000000010000101101001000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000101000000000000001010111100010100000000
001000000000100000000000001101001010111100100000000000
101000000000001101100000000000011100010100100100000000
100000000000000001000000000011011000101000010000000000
000000000000001001100110000101101010000000000000000000
001000000000000001000000001101001010000110100000000000
000000000000000000000000001001100001010000100000000000
001000000000000101000000000011001000000000000000000000
000000000000000001000000001000000000000000000100000000
001000000000000000000000000001000000000010000000000000
000000000000000001100000011000000000000000000100000000
001000000000000001000010000011000000000010000000000000
000000000000000000000000000101011010111101010000000000
001000000000000000000000000101001011101110000000000000
110000000000000000000000000001101011000010000000000000
011000000000000000000000000000001100000010000000000000

.logic_tile 6 13
010000001100000001100000010101101011110000010100100000
001000000000000000000010010101001100010000000000000000
001000000000000001100000010011101010101001000100100000
000000000000000000100010010001001111100000000000000000
110000000000001011100110011000011110001000000000000000
111000000000000001000010011001011001000100000000000000
000000000000001000000000001001011001110000010000000000
001000000000000001000000001111111100110000110000000000
000000000000000000000000001111100000000000000000000000
001000000000000000000000001001101001100000010000000000
000000000000000001100000010101011101110000010100000000
001000000000000001000010001101111000100000010000100000
000000000000000000000110110111100001000000000000000000
001000000000000000000010000101101001000110000000000000
010000000000000000000000010000000000000000000000000000
101000000000000000000010100000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
001000000000001001100000000001011001001000000000000000
000000000000000111000010100000111111001000000000000000
010000000000000001100110000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
001000000000000101000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000000001101011001101000000110000000
001000000000000000000000000011001000010000100000000000
000000000000000000000000000011111110000001010100000000
001000000000000000000000000000010000000001010000000000
010000000000000000000000011001101000101000000000000000
101000000000000000000010001111110000000000000000100000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110001011001110000010000000000000
000000000000000000000100001001101110000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000001101100000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000001101100110100011111111000010000000000000
001000000000000101000000001111011100000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000

.logic_tile 9 13
010000000000001000000000000000001000001100111100000000
001000000000000001000000000000001000110011000000010000
011000000000001000000000000101001000001100111100000000
100000000000000001000000000000000000110011000000000000
000000000000000001100000010101001000001100111100000000
001000000000000000000010000000100000110011000000000000
000000000000000001100110000111001000001100111100000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001000110011000000000000
000000000000000000000000010101101000001100111100000000
001000000000000000000010000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
001000000000000000000000000000001101110011000000000000
110000000000000000000000000101101000001100110100000000
001000000000000000000000000000100000110011000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100010000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000101000010100000000000000000000000000000
000000000000000101000010100000000000000000000000000000
101000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000101000000000001000000100000010010000000
010000000000000000000000000001101010000000000001000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000011011011111100100100000000
000000000000000000000000000000011000111100100000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000100
000000000000000000000000000001000000000000000000000000
000000000000000000000000000001001001010000100000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 0 SYS_CLK$SB_IO_IN
.sym 1 clkout_$glb_clk
.sym 2 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 3 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 4 clk_9600_$glb_clk
.sym 5 clk_1_SB_DFFE_Q_E_$glb_sr
.sym 6 SYS_CLK$SB_IO_IN_$glb_clk
.sym 7 clk_9600_SB_DFFE_Q_E_$glb_sr
.sym 8 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O_$glb_ce
.sym 37 SYS_CLK$SB_IO_IN
.sym 49 cntr_9600[2]
.sym 50 cntr_9600[3]
.sym 51 cntr_9600[4]
.sym 52 cntr_9600[5]
.sym 53 cntr_9600[6]
.sym 54 cntr_9600[7]
.sym 133 SYS_CLK$SB_IO_IN
.sym 177 cntr_9600[8]
.sym 178 cntr_9600[9]
.sym 179 cntr_9600[10]
.sym 180 cntr_9600[11]
.sym 181 cntr_9600[12]
.sym 182 cntr_9600[13]
.sym 183 cntr_9600[14]
.sym 184 cntr_9600[15]
.sym 291 cntr_9600[16]
.sym 292 cntr_9600[17]
.sym 293 cntr_9600[18]
.sym 294 cntr_9600[19]
.sym 295 cntr_9600[20]
.sym 296 cntr_9600[21]
.sym 297 cntr_9600[22]
.sym 298 cntr_9600[23]
.sym 405 cntr_9600[24]
.sym 406 cntr_9600[25]
.sym 407 cntr_9600[26]
.sym 408 cntr_9600[27]
.sym 409 cntr_9600[28]
.sym 410 cntr_9600[29]
.sym 411 cntr_9600[30]
.sym 412 cntr_9600[31]
.sym 487 SYS_CLK$SB_IO_IN
.sym 750 clk_9600
.sym 830 clk_9600_SB_DFFE_Q_E
.sym 836 SYS_CLK$SB_IO_IN
.sym 856 clk_9600_SB_DFFE_Q_E
.sym 922 clk_9600_SB_DFFE_Q_E
.sym 944 clk_9600
.sym 970 clk_9600
.sym 1289 ftdi_tx$SB_IO_OUT
.sym 1309 ftdi_tx$SB_IO_OUT
.sym 1384 ftdi_tx$SB_IO_OUT
.sym 1848 $PACKER_GND_NET
.sym 1877 $PACKER_GND_NET
.sym 1907 $PACKER_GND_NET
.sym 1913 SYS_CLK$SB_IO_IN
.sym 1986 lock
.sym 2005 lock
.sym 2052 lock
.sym 2064 cntr_9600[1]
.sym 2070 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 2110 $PACKER_VCC_NET
.sym 2120 clk_9600_SB_DFFE_Q_E
.sym 2125 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 2154 cntr_9600[2]
.sym 2156 cntr_9600[4]
.sym 2157 cntr_9600[5]
.sym 2167 cntr_9600[7]
.sym 2169 cntr_9600[1]
.sym 2171 cntr_9600[3]
.sym 2172 cntr_9600[0]
.sym 2174 cntr_9600[6]
.sym 2184 $nextpnr_ICESTORM_LC_21$O
.sym 2187 cntr_9600[0]
.sym 2190 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 2193 cntr_9600[1]
.sym 2196 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 2199 cntr_9600[2]
.sym 2200 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 2202 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 2205 cntr_9600[3]
.sym 2206 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 2208 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 2211 cntr_9600[4]
.sym 2212 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 2214 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 2217 cntr_9600[5]
.sym 2218 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 2220 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 2223 cntr_9600[6]
.sym 2224 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 2226 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 2228 cntr_9600[7]
.sym 2230 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 2232 SYS_CLK$SB_IO_IN_$glb_clk
.sym 2233 clk_9600_SB_DFFE_Q_E_$glb_sr
.sym 2235 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 2237 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 2238 cntr_9600[0]
.sym 2239 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 2240 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 2282 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 2287 cntr_9600[8]
.sym 2288 cntr_9600[9]
.sym 2298 cntr_9600[11]
.sym 2300 cntr_9600[13]
.sym 2305 cntr_9600[10]
.sym 2309 cntr_9600[14]
.sym 2310 cntr_9600[15]
.sym 2315 cntr_9600[12]
.sym 2319 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 2322 cntr_9600[8]
.sym 2323 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 2325 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 2328 cntr_9600[9]
.sym 2329 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 2331 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 2334 cntr_9600[10]
.sym 2335 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 2337 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 2339 cntr_9600[11]
.sym 2341 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 2343 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 2345 cntr_9600[12]
.sym 2347 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 2349 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 2351 cntr_9600[13]
.sym 2353 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 2355 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 2358 cntr_9600[14]
.sym 2359 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 2361 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 2364 cntr_9600[15]
.sym 2365 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 2367 SYS_CLK$SB_IO_IN_$glb_clk
.sym 2368 clk_9600_SB_DFFE_Q_E_$glb_sr
.sym 2369 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[0]
.sym 2370 clk_9600_SB_DFFE_Q_E
.sym 2371 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 2373 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 2375 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 2376 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 2417 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 2422 cntr_9600[16]
.sym 2427 cntr_9600[21]
.sym 2437 cntr_9600[23]
.sym 2439 cntr_9600[17]
.sym 2442 cntr_9600[20]
.sym 2444 cntr_9600[22]
.sym 2448 cntr_9600[18]
.sym 2449 cntr_9600[19]
.sym 2454 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 2457 cntr_9600[16]
.sym 2458 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 2460 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 2463 cntr_9600[17]
.sym 2464 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 2466 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 2468 cntr_9600[18]
.sym 2470 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 2472 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 2474 cntr_9600[19]
.sym 2476 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 2478 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 2481 cntr_9600[20]
.sym 2482 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 2484 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 2487 cntr_9600[21]
.sym 2488 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 2490 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 2493 cntr_9600[22]
.sym 2494 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 2496 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 2498 cntr_9600[23]
.sym 2500 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 2502 SYS_CLK$SB_IO_IN_$glb_clk
.sym 2503 clk_9600_SB_DFFE_Q_E_$glb_sr
.sym 2504 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 2507 bt2.send_count[0]
.sym 2513 $PACKER_GND_NET
.sym 2525 clk_9600_SB_DFFE_Q_E
.sym 2540 clk_9600_SB_DFFE_Q_E
.sym 2552 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 2563 cntr_9600[30]
.sym 2572 cntr_9600[31]
.sym 2574 cntr_9600[25]
.sym 2575 cntr_9600[26]
.sym 2576 cntr_9600[27]
.sym 2578 cntr_9600[29]
.sym 2581 cntr_9600[24]
.sym 2585 cntr_9600[28]
.sym 2589 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 2591 cntr_9600[24]
.sym 2593 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 2595 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 2598 cntr_9600[25]
.sym 2599 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 2601 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 2604 cntr_9600[26]
.sym 2605 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 2607 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 2610 cntr_9600[27]
.sym 2611 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 2613 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 2615 cntr_9600[28]
.sym 2617 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 2619 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 2622 cntr_9600[29]
.sym 2623 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 2625 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 2628 cntr_9600[30]
.sym 2629 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 2633 cntr_9600[31]
.sym 2635 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 2637 SYS_CLK$SB_IO_IN_$glb_clk
.sym 2638 clk_9600_SB_DFFE_Q_E_$glb_sr
.sym 2655 cntr_9600[25]
.sym 2656 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 2674 clk_9600_SB_DFFE_Q_E
.sym 2966 clk_9600
.sym 2980 clk_9600_SB_DFFE_Q_E
.sym 3019 clk_9600
.sym 3041 clk_9600_SB_DFFE_Q_E
.sym 3042 SYS_CLK$SB_IO_IN_$glb_clk
.sym 3200 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 3602 ftdi_tx$SB_IO_OUT
.sym 4211 $PACKER_VCC_NET
.sym 4224 $PACKER_VCC_NET
.sym 4382 $PACKER_VCC_NET
.sym 4431 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 4443 cntr_9600[1]
.sym 4444 cntr_9600[2]
.sym 4446 cntr_9600[0]
.sym 4449 cntr_9600[7]
.sym 4453 cntr_9600[3]
.sym 4481 cntr_9600[1]
.sym 4482 cntr_9600[0]
.sym 4517 cntr_9600[7]
.sym 4518 cntr_9600[2]
.sym 4519 cntr_9600[1]
.sym 4520 cntr_9600[3]
.sym 4522 SYS_CLK$SB_IO_IN_$glb_clk
.sym 4523 clk_9600_SB_DFFE_Q_E_$glb_sr
.sym 4565 cntr_9600[8]
.sym 4566 cntr_9600[9]
.sym 4568 cntr_9600[11]
.sym 4569 cntr_9600[12]
.sym 4570 cntr_9600[13]
.sym 4571 cntr_9600[14]
.sym 4572 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 4575 cntr_9600[10]
.sym 4576 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 4579 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 4580 cntr_9600[15]
.sym 4585 cntr_9600[4]
.sym 4586 cntr_9600[5]
.sym 4587 cntr_9600[6]
.sym 4589 cntr_9600[16]
.sym 4593 cntr_9600[0]
.sym 4594 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 4604 cntr_9600[5]
.sym 4605 cntr_9600[6]
.sym 4606 cntr_9600[9]
.sym 4607 cntr_9600[4]
.sym 4616 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 4617 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 4618 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 4619 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 4625 cntr_9600[0]
.sym 4628 cntr_9600[16]
.sym 4629 cntr_9600[15]
.sym 4630 cntr_9600[13]
.sym 4631 cntr_9600[14]
.sym 4634 cntr_9600[8]
.sym 4635 cntr_9600[11]
.sym 4636 cntr_9600[12]
.sym 4637 cntr_9600[10]
.sym 4645 SYS_CLK$SB_IO_IN_$glb_clk
.sym 4646 clk_9600_SB_DFFE_Q_E_$glb_sr
.sym 4689 cntr_9600[17]
.sym 4691 bt2.send_count[0]
.sym 4692 cntr_9600[20]
.sym 4693 cntr_9600[21]
.sym 4696 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 4697 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 4698 cntr_9600[18]
.sym 4699 cntr_9600[19]
.sym 4700 cntr_9600[0]
.sym 4702 cntr_9600[22]
.sym 4703 cntr_9600[23]
.sym 4704 cntr_9600[24]
.sym 4706 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 4708 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 4710 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 4714 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 4717 cntr_9600[29]
.sym 4718 cntr_9600[30]
.sym 4719 cntr_9600[31]
.sym 4724 bt2.send_count[0]
.sym 4728 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 4730 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 4733 cntr_9600[24]
.sym 4734 cntr_9600[21]
.sym 4735 cntr_9600[23]
.sym 4736 cntr_9600[22]
.sym 4745 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 4746 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 4747 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 4748 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 4757 cntr_9600[29]
.sym 4758 cntr_9600[0]
.sym 4759 cntr_9600[31]
.sym 4760 cntr_9600[30]
.sym 4763 cntr_9600[17]
.sym 4764 cntr_9600[20]
.sym 4765 cntr_9600[18]
.sym 4766 cntr_9600[19]
.sym 4782 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[0]
.sym 4815 cntr_9600[28]
.sym 4817 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 4818 cntr_9600[25]
.sym 4821 cntr_9600[26]
.sym 4822 cntr_9600[27]
.sym 4830 bt2.send_count[0]
.sym 4844 cntr_9600[27]
.sym 4845 cntr_9600[26]
.sym 4846 cntr_9600[28]
.sym 4847 cntr_9600[25]
.sym 4862 bt2.send_count[0]
.sym 4865 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 4890 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O_$glb_ce
.sym 4891 clkout_$glb_clk
.sym 4892 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 4913 bt2.send_count[0]
.sym 6013 transmitter.state_SB_DFFSR_Q_R
.sym 6563 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[5]
.sym 6566 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[1]
.sym 7070 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[31]
.sym 7071 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[29]
.sym 7073 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[26]
.sym 7074 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[28]
.sym 7076 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[31]
.sym 7077 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[30]
.sym 7128 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 7172 transmitter.bits_sent[1]
.sym 7215 bt2.send_count[29]
.sym 7218 bt2.send_count[26]
.sym 7219 bt2.send_count[30]
.sym 7221 bt2.send_count[31]
.sym 7235 transmitter.bits_sent[1]
.sym 7274 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 7275 transmitter.bits_sent_SB_DFFESR_Q_7_D[7]
.sym 7276 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
.sym 7277 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[0]
.sym 7278 transmitter.bits_sent[0]
.sym 7280 transmitter.bits_sent_SB_DFFESR_Q_7_D[1]
.sym 7281 transmitter.bits_sent_SB_DFFESR_Q_7_D[5]
.sym 7318 $PACKER_VCC_NET
.sym 7334 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 7337 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 7378 transmitter.bits_sent[2]
.sym 7379 transmitter.bits_sent[3]
.sym 7380 transmitter.bits_sent[4]
.sym 7381 transmitter.bits_sent[5]
.sym 7382 transmitter.bits_sent[6]
.sym 7383 transmitter.bits_sent[7]
.sym 7480 transmitter.buf_tx_SB_DFFE_Q_E
.sym 7482 transmitter.buf_tx[7]
.sym 7540 transmitter.state_SB_DFFSR_Q_R
.sym 7581 transmitter.state[4]
.sym 7583 transmitter.state[7]
.sym 7584 transmitter.state[5]
.sym 7585 bt2.receive_SB_LUT4_I3_I1[2]
.sym 7586 transmitter.state[6]
.sym 8410 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[3]
.sym 8431 bt2.send_count[1]
.sym 8432 $PACKER_VCC_NET
.sym 8435 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 8469 bt2.send_count[1]
.sym 8476 bt2.send_count[5]
.sym 8497 bt2.send_count[5]
.sym 8516 bt2.send_count[1]
.sym 8528 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[2]
.sym 8529 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 8530 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[6]
.sym 8531 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[4]
.sym 8532 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[7]
.sym 8533 bt2.send_count[2]
.sym 8534 bt2.send_count[5]
.sym 8535 bt2.send_count[1]
.sym 8572 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[5]
.sym 8575 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[1]
.sym 8582 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[3]
.sym 8585 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[2]
.sym 8587 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[6]
.sym 8589 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[7]
.sym 8593 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[0]
.sym 8596 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[4]
.sym 8601 $nextpnr_ICESTORM_LC_9$O
.sym 8603 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[0]
.sym 8607 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[1]
.sym 8609 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[1]
.sym 8613 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[2]
.sym 8616 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[2]
.sym 8619 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[3]
.sym 8621 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[3]
.sym 8625 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[4]
.sym 8628 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[4]
.sym 8631 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[5]
.sym 8634 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[5]
.sym 8637 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[6]
.sym 8640 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[6]
.sym 8643 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[7]
.sym 8645 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[7]
.sym 8651 bt2.send_count[6]
.sym 8652 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 8653 bt2.send_count[9]
.sym 8654 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[9]
.sym 8655 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[14]
.sym 8656 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 8657 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[10]
.sym 8658 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[8]
.sym 8687 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[7]
.sym 8710 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[12]
.sym 8711 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[9]
.sym 8712 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[13]
.sym 8715 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[11]
.sym 8716 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[15]
.sym 8720 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[14]
.sym 8722 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[10]
.sym 8723 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[8]
.sym 8724 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[8]
.sym 8727 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[8]
.sym 8730 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[9]
.sym 8733 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[9]
.sym 8736 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[10]
.sym 8738 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[10]
.sym 8742 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[11]
.sym 8745 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[11]
.sym 8748 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[12]
.sym 8751 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[12]
.sym 8754 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[13]
.sym 8756 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[13]
.sym 8760 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[14]
.sym 8762 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[14]
.sym 8766 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[15]
.sym 8769 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[15]
.sym 8774 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[15]
.sym 8775 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[18]
.sym 8776 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[12]
.sym 8777 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[1]
.sym 8778 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[13]
.sym 8779 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[16]
.sym 8780 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[17]
.sym 8781 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[11]
.sym 8799 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[20]
.sym 8801 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 8810 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[15]
.sym 8815 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[20]
.sym 8831 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[21]
.sym 8832 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[23]
.sym 8836 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[16]
.sym 8837 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[17]
.sym 8840 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[18]
.sym 8844 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[19]
.sym 8846 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[22]
.sym 8847 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[16]
.sym 8849 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[16]
.sym 8853 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[17]
.sym 8855 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[17]
.sym 8859 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[18]
.sym 8862 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[18]
.sym 8865 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[19]
.sym 8867 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[19]
.sym 8871 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[20]
.sym 8874 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[20]
.sym 8877 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[21]
.sym 8879 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[21]
.sym 8883 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[22]
.sym 8886 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[22]
.sym 8889 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[23]
.sym 8892 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[23]
.sym 8897 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[21]
.sym 8898 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[23]
.sym 8899 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 8900 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[3]
.sym 8901 PMOD1_SB_LUT4_I3_O[1]
.sym 8902 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[19]
.sym 8903 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 8904 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[22]
.sym 8923 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[1]
.sym 8924 $PACKER_VCC_NET
.sym 8928 bt2.send_count[1]
.sym 8929 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 8931 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 8933 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[23]
.sym 8939 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[29]
.sym 8942 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[28]
.sym 8944 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[31]
.sym 8949 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[26]
.sym 8953 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[30]
.sym 8957 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[27]
.sym 8958 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[25]
.sym 8967 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[24]
.sym 8970 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[24]
.sym 8973 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[24]
.sym 8976 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[25]
.sym 8978 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[25]
.sym 8982 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[26]
.sym 8985 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[26]
.sym 8988 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[27]
.sym 8991 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[27]
.sym 8994 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[28]
.sym 8997 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[28]
.sym 9000 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[29]
.sym 9003 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[29]
.sym 9006 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[30]
.sym 9009 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[30]
.sym 9012 $nextpnr_ICESTORM_LC_10$I3
.sym 9014 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[31]
.sym 9020 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[20]
.sym 9021 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[0]
.sym 9022 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9023 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[27]
.sym 9024 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[25]
.sym 9025 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[24]
.sym 9026 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[2]
.sym 9027 PMOD1_SB_LUT4_I3_O[0]
.sym 9044 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 9056 $nextpnr_ICESTORM_LC_10$I3
.sym 9061 bt2.send_count[31]
.sym 9065 bt2.send_count[29]
.sym 9067 bt2.send_count[30]
.sym 9071 bt2.send_count[28]
.sym 9076 bt2.send_count[26]
.sym 9097 $nextpnr_ICESTORM_LC_10$I3
.sym 9103 bt2.send_count[29]
.sym 9113 bt2.send_count[26]
.sym 9121 bt2.send_count[28]
.sym 9132 bt2.send_count[31]
.sym 9139 bt2.send_count[30]
.sym 9144 $PACKER_VCC_NET
.sym 9148 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 9157 bt2.send_count[28]
.sym 9188 transmitter.bits_sent[0]
.sym 9202 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 9204 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 9208 transmitter.bits_sent[1]
.sym 9219 transmitter.bits_sent[0]
.sym 9220 transmitter.bits_sent[1]
.sym 9263 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 9264 clk_9600_$glb_clk
.sym 9265 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 9287 $PACKER_VCC_NET
.sym 9293 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 9294 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 9307 transmitter.bits_sent[1]
.sym 9309 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 9312 transmitter.bits_sent[5]
.sym 9314 transmitter.bits_sent[7]
.sym 9315 transmitter.bits_sent[1]
.sym 9318 transmitter.bits_sent[3]
.sym 9320 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 9325 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
.sym 9327 transmitter.bits_sent[0]
.sym 9331 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 9341 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 9348 transmitter.bits_sent[7]
.sym 9354 transmitter.bits_sent[0]
.sym 9358 transmitter.bits_sent[5]
.sym 9359 transmitter.bits_sent[3]
.sym 9360 transmitter.bits_sent[1]
.sym 9361 transmitter.bits_sent[0]
.sym 9366 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
.sym 9376 transmitter.bits_sent[1]
.sym 9384 transmitter.bits_sent[5]
.sym 9386 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 9387 clk_9600_$glb_clk
.sym 9388 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 9389 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 9390 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 9391 transmitter.bits_sent_SB_DFFESR_Q_7_D[2]
.sym 9392 transmitter.bits_sent_SB_DFFESR_Q_7_D[6]
.sym 9393 transmitter.buf_tx[1]
.sym 9394 transmitter.bits_sent_SB_DFFESR_Q_7_D[3]
.sym 9395 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 9396 transmitter.bits_sent_SB_DFFESR_Q_7_D[4]
.sym 9398 LED3$SB_IO_OUT
.sym 9401 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 9413 LED1$SB_IO_OUT
.sym 9416 BT2_char_in[6]
.sym 9419 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 9430 transmitter.bits_sent[1]
.sym 9432 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 9434 transmitter.bits_sent[0]
.sym 9442 transmitter.bits_sent[4]
.sym 9443 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 9449 transmitter.bits_sent[3]
.sym 9451 transmitter.bits_sent[5]
.sym 9453 transmitter.bits_sent[7]
.sym 9456 transmitter.bits_sent[2]
.sym 9460 transmitter.bits_sent[6]
.sym 9462 $nextpnr_ICESTORM_LC_18$O
.sym 9465 transmitter.bits_sent[0]
.sym 9468 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9470 transmitter.bits_sent[1]
.sym 9474 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9476 transmitter.bits_sent[2]
.sym 9478 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9480 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9483 transmitter.bits_sent[3]
.sym 9484 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9486 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9488 transmitter.bits_sent[4]
.sym 9490 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9492 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 9495 transmitter.bits_sent[5]
.sym 9496 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9498 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9500 transmitter.bits_sent[6]
.sym 9502 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 9507 transmitter.bits_sent[7]
.sym 9508 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9509 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 9510 clk_9600_$glb_clk
.sym 9511 transmitter.bits_sent_SB_DFFESR_Q_R
.sym 9512 transmitter.buf_tx[3]
.sym 9513 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 9514 BT2_char_in[0]
.sym 9515 transmitter.buf_tx[2]
.sym 9516 bt2.receive_SB_LUT4_I3_O[2]
.sym 9517 transmitter.buf_tx[4]
.sym 9518 transmitter.buf_tx[5]
.sym 9519 transmitter.buf_tx[6]
.sym 9553 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 9555 transmitter.buf_tx_SB_DFFE_Q_E
.sym 9556 BT2_char_in[7]
.sym 9566 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 9573 bt2.receive_SB_LUT4_I3_O[2]
.sym 9598 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 9600 bt2.receive_SB_LUT4_I3_O[2]
.sym 9611 BT2_char_in[7]
.sym 9632 transmitter.buf_tx_SB_DFFE_Q_E
.sym 9633 clk_9600_$glb_clk
.sym 9634 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 9635 bt2.receive_SB_LUT4_I3_I1[0]
.sym 9636 bt2.receive_SB_LUT4_I3_O[1]
.sym 9637 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 9638 bt2.receive_SB_LUT4_I3_O[3]
.sym 9639 bt2.receive_SB_LUT4_I3_I2[1]
.sym 9640 bt2.receive_SB_LUT4_I3_I2[0]
.sym 9641 transmitter.buf_tx_SB_DFFESR_Q_R[1]
.sym 9642 bt2.receive_SB_LUT4_I3_I1[1]
.sym 9652 BT2_char_in[7]
.sym 9656 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 9660 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 9679 transmitter.state[7]
.sym 9680 transmitter.state_SB_DFFSR_Q_R
.sym 9685 transmitter.state[4]
.sym 9688 transmitter.state[5]
.sym 9698 transmitter.state[6]
.sym 9716 transmitter.state[4]
.sym 9727 transmitter.state[7]
.sym 9734 transmitter.state[5]
.sym 9739 transmitter.state[5]
.sym 9740 transmitter.state[6]
.sym 9741 transmitter.state[7]
.sym 9742 transmitter.state[4]
.sym 9745 transmitter.state[6]
.sym 9756 clk_9600_$glb_clk
.sym 9757 transmitter.state_SB_DFFSR_Q_R
.sym 9760 transmitter.state_SB_DFFSR_Q_R
.sym 9763 ftdi_tx_SB_LUT4_O_I3
.sym 9764 ftdi_tx$SB_IO_OUT
.sym 9765 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 9787 ftdi_tx$SB_IO_OUT
.sym 9904 transmitter.state_SB_DFFSR_Q_R
.sym 10260 SYS_CLK$SB_IO_IN
.sym 10352 clkout
.sym 10418 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10538 bt2.send_count[0]
.sym 10539 $PACKER_VCC_NET
.sym 10544 bt2.send_count[0]
.sym 10574 bt2.send_count[3]
.sym 10618 bt2.send_count[3]
.sym 10638 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10640 bt2.send_count[3]
.sym 10641 bt2.send_count[4]
.sym 10642 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10661 bt2.send_count[3]
.sym 10668 $PACKER_VCC_NET
.sym 10679 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 10684 $PACKER_VCC_NET
.sym 10685 bt2.send_count[6]
.sym 10690 bt2.send_count[2]
.sym 10691 bt2.send_count[5]
.sym 10693 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10695 bt2.send_count[7]
.sym 10698 bt2.send_count[2]
.sym 10700 bt2.send_count[1]
.sym 10703 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10704 bt2.send_count[0]
.sym 10706 bt2.send_count[4]
.sym 10707 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10711 bt2.send_count[2]
.sym 10716 bt2.send_count[6]
.sym 10717 bt2.send_count[4]
.sym 10718 bt2.send_count[5]
.sym 10719 bt2.send_count[2]
.sym 10723 bt2.send_count[6]
.sym 10731 bt2.send_count[4]
.sym 10736 bt2.send_count[7]
.sym 10740 bt2.send_count[2]
.sym 10741 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 10742 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10743 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10746 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10747 bt2.send_count[5]
.sym 10748 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 10749 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10752 bt2.send_count[1]
.sym 10753 bt2.send_count[0]
.sym 10754 $PACKER_VCC_NET
.sym 10755 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10756 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O_$glb_ce
.sym 10757 clkout_$glb_clk
.sym 10758 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 10759 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10761 bt2.send_count[7]
.sym 10762 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 10764 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 10766 bt2.send_count[10]
.sym 10775 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 10785 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 10802 bt2.send_count[9]
.sym 10807 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 10808 bt2.send_count[6]
.sym 10809 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10810 bt2.send_count[9]
.sym 10816 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10817 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 10819 bt2.send_count[14]
.sym 10823 bt2.send_count[10]
.sym 10824 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10825 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 10826 bt2.send_count[7]
.sym 10827 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 10829 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 10831 bt2.send_count[10]
.sym 10833 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10834 bt2.send_count[6]
.sym 10835 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10836 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 10839 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 10840 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 10841 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10842 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 10845 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10846 bt2.send_count[9]
.sym 10847 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 10848 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 10851 bt2.send_count[9]
.sym 10860 bt2.send_count[14]
.sym 10863 bt2.send_count[7]
.sym 10864 bt2.send_count[10]
.sym 10865 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 10866 bt2.send_count[9]
.sym 10872 bt2.send_count[10]
.sym 10877 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 10879 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O_$glb_ce
.sym 10880 clkout_$glb_clk
.sym 10881 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 10882 bt2.send_count[11]
.sym 10883 bt2.send_count[12]
.sym 10884 bt2.send_count[13]
.sym 10885 bt2.send_count[14]
.sym 10886 bt2.send_count[15]
.sym 10887 bt2.send_count[16]
.sym 10888 bt2.send_count[17]
.sym 10889 bt2.send_count[18]
.sym 10905 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10910 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10931 bt2.send_count[3]
.sym 10941 bt2.send_count[13]
.sym 10944 bt2.send_count[16]
.sym 10945 bt2.send_count[17]
.sym 10946 bt2.send_count[18]
.sym 10947 bt2.send_count[11]
.sym 10948 bt2.send_count[12]
.sym 10950 bt2.send_count[14]
.sym 10951 bt2.send_count[15]
.sym 10957 bt2.send_count[15]
.sym 10962 bt2.send_count[18]
.sym 10968 bt2.send_count[12]
.sym 10974 bt2.send_count[15]
.sym 10975 bt2.send_count[14]
.sym 10976 bt2.send_count[3]
.sym 10977 bt2.send_count[12]
.sym 10982 bt2.send_count[13]
.sym 10986 bt2.send_count[16]
.sym 10994 bt2.send_count[17]
.sym 10998 bt2.send_count[11]
.sym 11005 bt2.send_count[19]
.sym 11006 bt2.send_count[20]
.sym 11007 bt2.send_count[21]
.sym 11008 bt2.send_count[22]
.sym 11009 bt2.send_count[23]
.sym 11010 bt2.send_count[24]
.sym 11011 bt2.send_count[25]
.sym 11012 bt2.send_count[26]
.sym 11031 $PACKER_VCC_NET
.sym 11039 bt2.send_count[0]
.sym 11048 bt2.send_count[13]
.sym 11052 bt2.send_count[17]
.sym 11053 bt2.send_count[18]
.sym 11054 bt2.send_count[11]
.sym 11056 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 11057 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 11059 bt2.send_count[16]
.sym 11061 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 11063 bt2.send_count[20]
.sym 11066 bt2.send_count[23]
.sym 11069 bt2.send_count[26]
.sym 11070 bt2.send_count[19]
.sym 11072 bt2.send_count[21]
.sym 11073 bt2.send_count[22]
.sym 11075 bt2.send_count[24]
.sym 11076 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 11082 bt2.send_count[21]
.sym 11086 bt2.send_count[23]
.sym 11091 bt2.send_count[13]
.sym 11092 bt2.send_count[11]
.sym 11093 bt2.send_count[17]
.sym 11094 bt2.send_count[19]
.sym 11097 bt2.send_count[21]
.sym 11098 bt2.send_count[16]
.sym 11099 bt2.send_count[18]
.sym 11100 bt2.send_count[22]
.sym 11103 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 11104 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 11105 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 11106 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 11109 bt2.send_count[19]
.sym 11115 bt2.send_count[23]
.sym 11116 bt2.send_count[20]
.sym 11117 bt2.send_count[24]
.sym 11118 bt2.send_count[26]
.sym 11124 bt2.send_count[22]
.sym 11128 bt2.send_count[27]
.sym 11129 bt2.send_count[28]
.sym 11130 bt2.send_count[29]
.sym 11131 bt2.send_count[30]
.sym 11132 bt2.send_count[31]
.sym 11153 LED3$SB_IO_OUT
.sym 11157 PMOD1_SB_LUT4_I3_O[1]
.sym 11159 $PACKER_VCC_NET
.sym 11163 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 11172 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[3]
.sym 11174 bt2.send_count[24]
.sym 11175 bt2.send_count[25]
.sym 11178 bt2.send_count[20]
.sym 11180 bt2.send_count[1]
.sym 11181 PMOD1_SB_LUT4_I3_O[1]
.sym 11183 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[1]
.sym 11185 bt2.send_count[27]
.sym 11186 bt2.send_count[28]
.sym 11191 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[2]
.sym 11192 PMOD1_SB_LUT4_I3_O[0]
.sym 11194 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[0]
.sym 11195 bt2.send_count[29]
.sym 11196 bt2.send_count[30]
.sym 11197 bt2.send_count[31]
.sym 11199 bt2.send_count[0]
.sym 11202 bt2.send_count[20]
.sym 11208 bt2.send_count[0]
.sym 11209 bt2.send_count[1]
.sym 11210 bt2.send_count[31]
.sym 11211 bt2.send_count[27]
.sym 11215 PMOD1_SB_LUT4_I3_O[0]
.sym 11217 PMOD1_SB_LUT4_I3_O[1]
.sym 11221 bt2.send_count[27]
.sym 11226 bt2.send_count[25]
.sym 11234 bt2.send_count[24]
.sym 11238 bt2.send_count[25]
.sym 11239 bt2.send_count[28]
.sym 11240 bt2.send_count[30]
.sym 11241 bt2.send_count[29]
.sym 11244 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[1]
.sym 11245 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[0]
.sym 11246 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[3]
.sym 11247 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[2]
.sym 11252 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11253 bt2.RXD_SB_DFFESS_Q_E
.sym 11255 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 11256 bt2.send_state_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 11257 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 11285 $PACKER_VCC_NET
.sym 11286 PMOD1_SB_LUT4_I3_O[0]
.sym 11302 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 11308 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[31]
.sym 11312 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 11313 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 11355 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 11356 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[31]
.sym 11357 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 11358 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 11374 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 11375 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11379 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 11380 bt2.send_bitnum_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 11387 LED1$SB_IO_OUT
.sym 11388 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 11390 $PACKER_VCC_NET
.sym 11394 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 11397 PMOD1_SB_LUT4_I3_O[2]
.sym 11409 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11416 $PACKER_VCC_NET
.sym 11417 transmitter.bits_sent_SB_DFFESR_Q_7_D[2]
.sym 11418 transmitter.bits_sent_SB_DFFESR_Q_7_D[6]
.sym 11422 transmitter.bits_sent_SB_DFFESR_Q_7_D[4]
.sym 11424 transmitter.bits_sent_SB_DFFESR_Q_7_D[7]
.sym 11425 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
.sym 11428 transmitter.bits_sent_SB_DFFESR_Q_7_D[3]
.sym 11429 transmitter.bits_sent_SB_DFFESR_Q_7_D[1]
.sym 11430 transmitter.bits_sent_SB_DFFESR_Q_7_D[5]
.sym 11447 $nextpnr_ICESTORM_LC_17$O
.sym 11449 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
.sym 11453 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[1]
.sym 11456 transmitter.bits_sent_SB_DFFESR_Q_7_D[1]
.sym 11459 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 11462 transmitter.bits_sent_SB_DFFESR_Q_7_D[2]
.sym 11465 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 11467 transmitter.bits_sent_SB_DFFESR_Q_7_D[3]
.sym 11468 $PACKER_VCC_NET
.sym 11471 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 11473 transmitter.bits_sent_SB_DFFESR_Q_7_D[4]
.sym 11477 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 11479 transmitter.bits_sent_SB_DFFESR_Q_7_D[5]
.sym 11483 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 11485 transmitter.bits_sent_SB_DFFESR_Q_7_D[6]
.sym 11489 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[3]
.sym 11491 transmitter.bits_sent_SB_DFFESR_Q_7_D[7]
.sym 11499 bt2.send_bitnum[2]
.sym 11500 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 11501 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1[2]
.sym 11502 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 11503 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 11504 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 11521 bt2.TXD_buf2
.sym 11522 BT2_char_in[5]
.sym 11524 BT2_char_in[3]
.sym 11529 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11532 BT2_char_in[0]
.sym 11533 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[3]
.sym 11539 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 11540 transmitter.bits_sent[2]
.sym 11541 transmitter.bits_sent[3]
.sym 11544 transmitter.bits_sent[6]
.sym 11545 transmitter.bits_sent[7]
.sym 11546 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11547 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 11548 BT2_char_in[0]
.sym 11549 transmitter.buf_tx[2]
.sym 11550 transmitter.bits_sent[4]
.sym 11556 transmitter.buf_tx_SB_DFFE_Q_E
.sym 11558 transmitter.buf_tx[1]
.sym 11559 BT2_char_in[1]
.sym 11565 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[0]
.sym 11571 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 11572 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 11573 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[0]
.sym 11574 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[3]
.sym 11577 transmitter.bits_sent[7]
.sym 11578 transmitter.bits_sent[2]
.sym 11579 transmitter.bits_sent[4]
.sym 11580 transmitter.bits_sent[6]
.sym 11585 transmitter.bits_sent[2]
.sym 11592 transmitter.bits_sent[6]
.sym 11596 BT2_char_in[1]
.sym 11597 transmitter.buf_tx[2]
.sym 11598 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11603 transmitter.bits_sent[3]
.sym 11607 transmitter.buf_tx[1]
.sym 11608 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11610 BT2_char_in[0]
.sym 11613 transmitter.bits_sent[4]
.sym 11617 transmitter.buf_tx_SB_DFFE_Q_E
.sym 11618 clk_9600_$glb_clk
.sym 11620 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 11621 bt2.char_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 11622 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
.sym 11623 BT2_char_in[4]
.sym 11624 BT2_char_in[2]
.sym 11625 BT2_char_in[1]
.sym 11626 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11627 bt2.char_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 11632 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11644 transmitter.state_SB_DFFSR_Q_R
.sym 11651 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 11653 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 11661 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11663 transmitter.buf_tx_SB_DFFE_Q_E
.sym 11665 transmitter.buf_tx[7]
.sym 11666 transmitter.buf_tx[4]
.sym 11668 BT2_char_in[6]
.sym 11669 bt2.receive_SB_LUT4_I3_I1[0]
.sym 11673 LED1$SB_IO_OUT
.sym 11676 bt2.receive_SB_LUT4_I3_I1[1]
.sym 11677 BT2_char_in[5]
.sym 11681 BT2_char_in[2]
.sym 11682 BT2_char_in[0]
.sym 11684 transmitter.buf_tx[6]
.sym 11685 transmitter.buf_tx[3]
.sym 11686 BT2_char_in[3]
.sym 11688 BT2_char_in[4]
.sym 11690 bt2.receive_SB_LUT4_I3_I1[2]
.sym 11691 transmitter.buf_tx[5]
.sym 11694 BT2_char_in[3]
.sym 11696 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11697 transmitter.buf_tx[4]
.sym 11701 bt2.receive_SB_LUT4_I3_I1[2]
.sym 11702 bt2.receive_SB_LUT4_I3_I1[0]
.sym 11703 bt2.receive_SB_LUT4_I3_I1[1]
.sym 11707 BT2_char_in[0]
.sym 11713 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11714 transmitter.buf_tx[3]
.sym 11715 BT2_char_in[2]
.sym 11718 bt2.receive_SB_LUT4_I3_I1[1]
.sym 11719 bt2.receive_SB_LUT4_I3_I1[0]
.sym 11720 bt2.receive_SB_LUT4_I3_I1[2]
.sym 11721 LED1$SB_IO_OUT
.sym 11725 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11726 transmitter.buf_tx[5]
.sym 11727 BT2_char_in[4]
.sym 11730 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11731 transmitter.buf_tx[6]
.sym 11732 BT2_char_in[5]
.sym 11736 BT2_char_in[6]
.sym 11737 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11739 transmitter.buf_tx[7]
.sym 11740 transmitter.buf_tx_SB_DFFE_Q_E
.sym 11741 clk_9600_$glb_clk
.sym 11743 BT2_char_in[5]
.sym 11744 BT2_char_in[3]
.sym 11745 bt2.char_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 11746 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 11747 bt2.char_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 11748 BT2_char_in[0]
.sym 11749 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 11766 clk_1_SB_DFFE_Q_E
.sym 11785 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 11788 bt2.receive_SB_LUT4_I3_I2[1]
.sym 11789 bt2.receive_SB_LUT4_I3_I1[2]
.sym 11792 bt2.receive_SB_LUT4_I3_I1[0]
.sym 11793 bt2.receive_SB_LUT4_I3_O[1]
.sym 11795 bt2.receive_SB_LUT4_I3_O[3]
.sym 11796 bt2.receive_SB_LUT4_I3_O[2]
.sym 11801 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11804 transmitter.state_SB_DFFSR_Q_R
.sym 11805 bt2.receive_SB_LUT4_I3_I2[0]
.sym 11806 transmitter.buf_tx_SB_DFFESR_Q_R[1]
.sym 11817 bt2.receive_SB_LUT4_I3_O[3]
.sym 11819 bt2.receive_SB_LUT4_I3_O[1]
.sym 11820 bt2.receive_SB_LUT4_I3_I1[0]
.sym 11823 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11825 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 11826 transmitter.buf_tx_SB_DFFESR_Q_R[1]
.sym 11829 bt2.receive_SB_LUT4_I3_O[3]
.sym 11830 bt2.receive_SB_LUT4_I3_O[2]
.sym 11831 bt2.receive_SB_LUT4_I3_O[1]
.sym 11832 bt2.receive_SB_LUT4_I3_I1[0]
.sym 11835 bt2.receive_SB_LUT4_I3_I2[0]
.sym 11836 bt2.receive_SB_LUT4_I3_I2[1]
.sym 11837 bt2.receive_SB_LUT4_I3_I1[2]
.sym 11841 bt2.receive_SB_LUT4_I3_I2[1]
.sym 11847 bt2.receive_SB_LUT4_I3_I2[0]
.sym 11853 bt2.receive_SB_LUT4_I3_O[1]
.sym 11854 bt2.receive_SB_LUT4_I3_I1[0]
.sym 11855 bt2.receive_SB_LUT4_I3_O[3]
.sym 11856 bt2.receive_SB_LUT4_I3_O[2]
.sym 11860 bt2.receive_SB_LUT4_I3_I2[1]
.sym 11861 bt2.receive_SB_LUT4_I3_I2[0]
.sym 11862 bt2.receive_SB_LUT4_I3_O[1]
.sym 11864 clk_9600_$glb_clk
.sym 11865 transmitter.state_SB_DFFSR_Q_R
.sym 11882 BT2_char_in[6]
.sym 11901 clk_1_SB_DFFE_Q_E
.sym 11907 bt2.receive_SB_LUT4_I3_I1[0]
.sym 11908 bt2.receive_SB_LUT4_I3_O[1]
.sym 11909 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 11910 bt2.receive_SB_LUT4_I3_O[3]
.sym 11912 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11916 bt2.receive_SB_LUT4_I3_O[1]
.sym 11922 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 11923 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 11928 ftdi_tx_SB_LUT4_O_I3
.sym 11952 bt2.receive_SB_LUT4_I3_I1[0]
.sym 11953 bt2.receive_SB_LUT4_I3_O[3]
.sym 11954 bt2.receive_SB_LUT4_I3_O[1]
.sym 11971 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 11972 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 11973 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 11979 ftdi_tx_SB_LUT4_O_I3
.sym 11982 bt2.receive_SB_LUT4_I3_O[1]
.sym 11983 bt2.receive_SB_LUT4_I3_I1[0]
.sym 11984 bt2.receive_SB_LUT4_I3_O[3]
.sym 11986 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 11987 clk_9600_$glb_clk
.sym 12309 SYS_CLK$SB_IO_IN
.sym 12333 SYS_CLK$SB_IO_IN
.sym 12369 clkout
.sym 12625 bt2.receive_count[5]
.sym 12651 $PACKER_VCC_NET
.sym 12747 bt2.receive_count_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]
.sym 12748 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12750 bt2.receive_count[4]
.sym 12751 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12788 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12791 bt2.send_count[2]
.sym 12792 $PACKER_VCC_NET
.sym 12796 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12799 bt2.send_count[0]
.sym 12800 bt2.send_count[5]
.sym 12801 bt2.send_count[1]
.sym 12803 $PACKER_VCC_NET
.sym 12806 bt2.send_count[3]
.sym 12815 bt2.send_count[4]
.sym 12818 $nextpnr_ICESTORM_LC_11$O
.sym 12821 bt2.send_count[0]
.sym 12824 $nextpnr_ICESTORM_LC_12$I3
.sym 12826 bt2.send_count[1]
.sym 12827 $PACKER_VCC_NET
.sym 12830 $nextpnr_ICESTORM_LC_12$COUT
.sym 12833 $PACKER_VCC_NET
.sym 12834 $nextpnr_ICESTORM_LC_12$I3
.sym 12836 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 12838 $PACKER_VCC_NET
.sym 12839 bt2.send_count[2]
.sym 12842 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12843 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12844 $PACKER_VCC_NET
.sym 12845 bt2.send_count[3]
.sym 12846 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 12848 $nextpnr_ICESTORM_LC_13$I3
.sym 12849 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12850 bt2.send_count[4]
.sym 12851 $PACKER_VCC_NET
.sym 12852 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12854 $nextpnr_ICESTORM_LC_13$COUT
.sym 12857 $PACKER_VCC_NET
.sym 12858 $nextpnr_ICESTORM_LC_13$I3
.sym 12860 $nextpnr_ICESTORM_LC_14$I3
.sym 12862 $PACKER_VCC_NET
.sym 12863 bt2.send_count[5]
.sym 12865 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O_$glb_ce
.sym 12866 clkout_$glb_clk
.sym 12867 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 12868 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12870 bt2.receive_count_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[7]
.sym 12871 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12873 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[3]
.sym 12875 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 12882 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12894 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 12904 $nextpnr_ICESTORM_LC_14$I3
.sym 12912 $PACKER_VCC_NET
.sym 12917 bt2.send_count[6]
.sym 12918 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 12919 bt2.send_count[9]
.sym 12920 $PACKER_VCC_NET
.sym 12924 bt2.send_count[10]
.sym 12925 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12933 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12935 bt2.send_count[7]
.sym 12941 $nextpnr_ICESTORM_LC_14$COUT
.sym 12943 $PACKER_VCC_NET
.sym 12945 $nextpnr_ICESTORM_LC_14$I3
.sym 12947 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12949 $PACKER_VCC_NET
.sym 12950 bt2.send_count[6]
.sym 12953 $nextpnr_ICESTORM_LC_15$I3
.sym 12954 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12955 bt2.send_count[7]
.sym 12956 $PACKER_VCC_NET
.sym 12957 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12959 $nextpnr_ICESTORM_LC_15$COUT
.sym 12962 $PACKER_VCC_NET
.sym 12963 $nextpnr_ICESTORM_LC_15$I3
.sym 12965 $nextpnr_ICESTORM_LC_16$I3
.sym 12967 $PACKER_VCC_NET
.sym 12968 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 12971 $nextpnr_ICESTORM_LC_16$COUT
.sym 12974 $PACKER_VCC_NET
.sym 12975 $nextpnr_ICESTORM_LC_16$I3
.sym 12977 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 12979 bt2.send_count[9]
.sym 12980 $PACKER_VCC_NET
.sym 12983 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 12984 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12985 bt2.send_count[10]
.sym 12986 $PACKER_VCC_NET
.sym 12987 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 12988 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O_$glb_ce
.sym 12989 clkout_$glb_clk
.sym 12990 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 12992 bt2.receive_count[11]
.sym 12993 bt2.receive_count[12]
.sym 12994 bt2.receive_count[13]
.sym 12995 bt2.receive_count[14]
.sym 12996 bt2.receive_count[15]
.sym 12997 bt2.receive_count[16]
.sym 12998 bt2.receive_count[17]
.sym 13008 $PACKER_VCC_NET
.sym 13013 $PACKER_VCC_NET
.sym 13018 bt2.send_count[26]
.sym 13027 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 13033 bt2.send_count[12]
.sym 13037 bt2.send_count[16]
.sym 13038 bt2.send_count[17]
.sym 13052 bt2.send_count[15]
.sym 13053 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13054 $PACKER_VCC_NET
.sym 13055 bt2.send_count[18]
.sym 13056 bt2.send_count[11]
.sym 13058 bt2.send_count[13]
.sym 13059 bt2.send_count[14]
.sym 13061 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13062 $PACKER_VCC_NET
.sym 13064 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 13065 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13066 bt2.send_count[11]
.sym 13067 $PACKER_VCC_NET
.sym 13068 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 13070 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 13071 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13072 $PACKER_VCC_NET
.sym 13073 bt2.send_count[12]
.sym 13074 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 13076 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 13077 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13078 bt2.send_count[13]
.sym 13079 $PACKER_VCC_NET
.sym 13080 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 13082 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 13083 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13084 bt2.send_count[14]
.sym 13085 $PACKER_VCC_NET
.sym 13086 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 13088 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 13089 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13090 $PACKER_VCC_NET
.sym 13091 bt2.send_count[15]
.sym 13092 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 13094 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 13095 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13096 $PACKER_VCC_NET
.sym 13097 bt2.send_count[16]
.sym 13098 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 13100 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 13101 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13102 $PACKER_VCC_NET
.sym 13103 bt2.send_count[17]
.sym 13104 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 13106 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 13107 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13108 $PACKER_VCC_NET
.sym 13109 bt2.send_count[18]
.sym 13110 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 13111 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O_$glb_ce
.sym 13112 clkout_$glb_clk
.sym 13113 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 13114 bt2.receive_count[18]
.sym 13115 bt2.receive_count[19]
.sym 13116 bt2.receive_count[20]
.sym 13117 bt2.receive_count[21]
.sym 13118 bt2.receive_count[22]
.sym 13119 bt2.receive_count[23]
.sym 13120 bt2.receive_count[24]
.sym 13121 bt2.receive_count[25]
.sym 13134 $PACKER_VCC_NET
.sym 13143 $PACKER_VCC_NET
.sym 13144 bt2.receive_count[15]
.sym 13146 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13147 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 13150 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 13161 bt2.send_count[25]
.sym 13163 bt2.send_count[19]
.sym 13165 bt2.send_count[21]
.sym 13166 bt2.send_count[22]
.sym 13170 bt2.send_count[26]
.sym 13172 bt2.send_count[20]
.sym 13173 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13174 $PACKER_VCC_NET
.sym 13175 bt2.send_count[23]
.sym 13181 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13182 $PACKER_VCC_NET
.sym 13184 bt2.send_count[24]
.sym 13187 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 13188 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13189 bt2.send_count[19]
.sym 13190 $PACKER_VCC_NET
.sym 13191 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 13193 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 13194 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13195 $PACKER_VCC_NET
.sym 13196 bt2.send_count[20]
.sym 13197 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 13199 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 13200 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13201 bt2.send_count[21]
.sym 13202 $PACKER_VCC_NET
.sym 13203 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 13205 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 13206 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13207 bt2.send_count[22]
.sym 13208 $PACKER_VCC_NET
.sym 13209 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 13211 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 13212 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13213 $PACKER_VCC_NET
.sym 13214 bt2.send_count[23]
.sym 13215 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 13217 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 13218 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13219 bt2.send_count[24]
.sym 13220 $PACKER_VCC_NET
.sym 13221 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 13223 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 13224 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13225 $PACKER_VCC_NET
.sym 13226 bt2.send_count[25]
.sym 13227 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 13229 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 13230 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13231 bt2.send_count[26]
.sym 13232 $PACKER_VCC_NET
.sym 13233 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 13234 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O_$glb_ce
.sym 13235 clkout_$glb_clk
.sym 13236 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 13237 bt2.receive_count[26]
.sym 13238 bt2.receive_count[27]
.sym 13239 bt2.receive_count[28]
.sym 13240 bt2.receive_count[29]
.sym 13241 bt2.receive_count[30]
.sym 13242 bt2.receive_count[31]
.sym 13243 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[0]
.sym 13244 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 13252 $PACKER_VCC_NET
.sym 13255 $PACKER_VCC_NET
.sym 13262 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 13263 bt2.receive_count[21]
.sym 13265 bt2.receive_count[22]
.sym 13273 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 13280 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13282 bt2.send_count[31]
.sym 13286 bt2.send_count[27]
.sym 13287 bt2.send_count[28]
.sym 13288 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13295 $PACKER_VCC_NET
.sym 13303 $PACKER_VCC_NET
.sym 13304 bt2.send_count[29]
.sym 13305 bt2.send_count[30]
.sym 13310 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 13311 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13312 bt2.send_count[27]
.sym 13313 $PACKER_VCC_NET
.sym 13314 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 13316 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 13317 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13318 bt2.send_count[28]
.sym 13319 $PACKER_VCC_NET
.sym 13320 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 13322 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 13323 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13324 bt2.send_count[29]
.sym 13325 $PACKER_VCC_NET
.sym 13326 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 13328 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 13329 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13330 bt2.send_count[30]
.sym 13331 $PACKER_VCC_NET
.sym 13332 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 13335 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13336 $PACKER_VCC_NET
.sym 13337 bt2.send_count[31]
.sym 13338 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 13357 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O_$glb_ce
.sym 13358 clkout_$glb_clk
.sym 13359 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 13360 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 13362 PMOD2$SB_IO_OUT
.sym 13363 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13364 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 13365 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 13367 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 13385 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 13402 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 13405 PMOD1_SB_LUT4_I3_O[2]
.sym 13406 LED3$SB_IO_OUT
.sym 13409 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 13410 PMOD1_SB_LUT4_I3_O[1]
.sym 13413 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 13414 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 13419 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 13421 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 13424 PMOD1_SB_LUT4_I3_O[0]
.sym 13431 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 13440 LED3$SB_IO_OUT
.sym 13441 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 13442 PMOD1_SB_LUT4_I3_O[0]
.sym 13443 PMOD1_SB_LUT4_I3_O[1]
.sym 13447 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 13448 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 13459 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 13460 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 13461 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 13465 PMOD1_SB_LUT4_I3_O[2]
.sym 13466 PMOD1_SB_LUT4_I3_O[0]
.sym 13467 PMOD1_SB_LUT4_I3_O[1]
.sym 13470 PMOD1_SB_LUT4_I3_O[1]
.sym 13471 PMOD1_SB_LUT4_I3_O[0]
.sym 13473 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 13481 clkout_$glb_clk
.sym 13483 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 13484 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 13485 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 13486 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 13487 bt2.send_state[0]
.sym 13488 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 13489 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 13496 bt2.TXD_buf2
.sym 13505 LED1$SB_IO_OUT
.sym 13510 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 13515 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13526 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 13528 PMOD1_SB_LUT4_I3_O[1]
.sym 13529 LED3$SB_IO_OUT
.sym 13531 PMOD1_SB_LUT4_I3_O[0]
.sym 13536 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1[2]
.sym 13540 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 13541 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13553 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 13558 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1[2]
.sym 13559 PMOD1_SB_LUT4_I3_O[1]
.sym 13560 PMOD1_SB_LUT4_I3_O[0]
.sym 13563 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13564 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 13587 LED3$SB_IO_OUT
.sym 13588 PMOD1_SB_LUT4_I3_O[1]
.sym 13589 PMOD1_SB_LUT4_I3_O[0]
.sym 13590 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 13595 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 13596 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1[2]
.sym 13603 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 13604 clkout_$glb_clk
.sym 13605 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 13606 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 13607 bt2.receive_state[0]
.sym 13608 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13610 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 13611 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 13612 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 13613 bt2.sent_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 13618 $PACKER_VCC_NET
.sym 13620 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 13626 $PACKER_VCC_NET
.sym 13627 LED3$SB_IO_OUT
.sym 13632 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 13648 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13652 BT2_char_in[1]
.sym 13653 bt2.send_bitnum_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 13655 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 13658 BT2_char_in[4]
.sym 13663 BT2_char_in[5]
.sym 13665 bt2.send_bitnum[2]
.sym 13666 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13669 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 13673 BT2_char_in[0]
.sym 13674 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 13676 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13679 $nextpnr_ICESTORM_LC_20$O
.sym 13681 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13685 bt2.send_bitnum_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13687 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 13692 bt2.send_bitnum_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 13694 bt2.send_bitnum[2]
.sym 13695 bt2.send_bitnum_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13698 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13699 bt2.send_bitnum[2]
.sym 13700 BT2_char_in[0]
.sym 13701 BT2_char_in[4]
.sym 13704 bt2.send_bitnum[2]
.sym 13705 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13706 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 13710 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13711 bt2.send_bitnum[2]
.sym 13712 BT2_char_in[1]
.sym 13713 BT2_char_in[5]
.sym 13716 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 13717 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13718 bt2.send_bitnum_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 13722 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13723 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 13724 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 13725 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13726 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 13727 clkout_$glb_clk
.sym 13728 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 13731 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 13732 BT2_char_in[7]
.sym 13733 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13734 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13735 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13736 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 13753 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13755 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 13757 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 13772 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13773 BT2_char_in[4]
.sym 13774 bt2.TXD_buf2
.sym 13776 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 13779 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13780 bt2.send_bitnum[2]
.sym 13782 BT2_char_in[2]
.sym 13784 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13785 BT2_char_in[3]
.sym 13787 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13788 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 13789 BT2_char_in[7]
.sym 13791 BT2_char_in[1]
.sym 13792 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13793 bt2.char_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 13795 bt2.char_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 13796 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
.sym 13797 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13799 BT2_char_in[6]
.sym 13800 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13803 BT2_char_in[6]
.sym 13804 BT2_char_in[2]
.sym 13805 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13806 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13809 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13810 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 13812 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13815 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 13816 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13817 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13818 BT2_char_in[4]
.sym 13821 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
.sym 13822 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 13823 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13824 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 13827 bt2.TXD_buf2
.sym 13828 BT2_char_in[2]
.sym 13829 bt2.char_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 13830 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13833 BT2_char_in[1]
.sym 13834 bt2.TXD_buf2
.sym 13835 bt2.char_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 13836 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13839 BT2_char_in[3]
.sym 13840 BT2_char_in[7]
.sym 13841 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13842 bt2.send_bitnum[2]
.sym 13846 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 13847 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13848 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13849 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13850 clkout_$glb_clk
.sym 13851 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 13853 bt2.char_out_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 13855 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13857 BT2_char_in[6]
.sym 13858 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13859 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 13864 bt2.TXD_buf2
.sym 13870 clk_1_SB_DFFE_Q_E
.sym 13894 BT2_char_in[3]
.sym 13895 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 13898 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13899 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13901 BT2_char_in[5]
.sym 13902 bt2.TXD_buf2
.sym 13903 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 13904 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 13905 bt2.char_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 13913 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13914 BT2_char_in[0]
.sym 13915 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 13919 bt2.char_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 13920 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13923 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13926 bt2.TXD_buf2
.sym 13927 bt2.char_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 13928 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13929 BT2_char_in[5]
.sym 13932 BT2_char_in[3]
.sym 13933 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13934 bt2.char_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 13935 bt2.TXD_buf2
.sym 13938 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13940 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 13941 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13944 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13945 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 13946 BT2_char_in[0]
.sym 13947 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13950 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13951 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13952 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 13956 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 13957 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 13958 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 13959 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 13962 bt2.TXD_buf2
.sym 13963 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13964 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13972 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13973 clkout_$glb_clk
.sym 13974 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 13988 bt2.TXD_buf2
.sym 14254 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 14383 clk_1_SB_DFFE_Q_E
.sym 14388 clk_1_SB_DFFE_Q_E
.sym 14401 clk_1_SB_DFFE_Q_E
.sym 14418 clkout
.sym 14442 clkout
.sym 14460 bt2.receive_count[20]
.sym 14614 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 14736 bt2.receive_count[0]
.sym 14756 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 14759 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 14780 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 14781 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 14783 bt2.receive_count[5]
.sym 14786 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 14823 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 14824 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 14825 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 14826 bt2.receive_count[5]
.sym 14851 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 14852 clkout_$glb_clk
.sym 14853 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 14854 bt2.receive_count[2]
.sym 14855 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 14856 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 14857 bt2.receive_count[3]
.sym 14858 bt2.receive_count[1]
.sym 14860 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 14861 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 14871 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 14896 $PACKER_VCC_NET
.sym 14900 bt2.receive_count[0]
.sym 14904 $PACKER_VCC_NET
.sym 14906 bt2.receive_count[5]
.sym 14908 bt2.receive_count[4]
.sym 14911 bt2.receive_count[2]
.sym 14916 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 14922 bt2.receive_count[3]
.sym 14923 bt2.receive_count[1]
.sym 14927 $nextpnr_ICESTORM_LC_2$O
.sym 14929 bt2.receive_count[0]
.sym 14933 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14935 $PACKER_VCC_NET
.sym 14936 bt2.receive_count[1]
.sym 14939 $nextpnr_ICESTORM_LC_3$I3
.sym 14941 $PACKER_VCC_NET
.sym 14942 bt2.receive_count[2]
.sym 14943 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14945 $nextpnr_ICESTORM_LC_3$COUT
.sym 14948 $PACKER_VCC_NET
.sym 14949 $nextpnr_ICESTORM_LC_3$I3
.sym 14951 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14953 $PACKER_VCC_NET
.sym 14954 bt2.receive_count[3]
.sym 14957 $nextpnr_ICESTORM_LC_4$I3
.sym 14958 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 14959 bt2.receive_count[4]
.sym 14960 $PACKER_VCC_NET
.sym 14961 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14963 $nextpnr_ICESTORM_LC_4$COUT
.sym 14965 $PACKER_VCC_NET
.sym 14967 $nextpnr_ICESTORM_LC_4$I3
.sym 14969 $nextpnr_ICESTORM_LC_5$I3
.sym 14971 bt2.receive_count[5]
.sym 14972 $PACKER_VCC_NET
.sym 14974 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 14975 clkout_$glb_clk
.sym 14976 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 14977 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[2]
.sym 14978 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 14979 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 14980 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 14981 bt2.receive_count[6]
.sym 14982 bt2.receive_count[7]
.sym 14983 bt2.receive_count[8]
.sym 14984 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15005 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 15006 bt2.receive_count[10]
.sym 15010 bt2.receive_count[9]
.sym 15013 $nextpnr_ICESTORM_LC_5$I3
.sym 15021 bt2.receive_count[9]
.sym 15031 $PACKER_VCC_NET
.sym 15039 bt2.receive_count[7]
.sym 15046 bt2.receive_count[6]
.sym 15048 bt2.receive_count[8]
.sym 15050 $nextpnr_ICESTORM_LC_5$COUT
.sym 15053 $PACKER_VCC_NET
.sym 15054 $nextpnr_ICESTORM_LC_5$I3
.sym 15056 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 15058 $PACKER_VCC_NET
.sym 15059 bt2.receive_count[6]
.sym 15062 $nextpnr_ICESTORM_LC_6$I3
.sym 15064 bt2.receive_count[7]
.sym 15065 $PACKER_VCC_NET
.sym 15066 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 15068 $nextpnr_ICESTORM_LC_6$COUT
.sym 15070 $PACKER_VCC_NET
.sym 15072 $nextpnr_ICESTORM_LC_6$I3
.sym 15074 $nextpnr_ICESTORM_LC_7$I3
.sym 15076 bt2.receive_count[8]
.sym 15077 $PACKER_VCC_NET
.sym 15080 $nextpnr_ICESTORM_LC_7$COUT
.sym 15082 $PACKER_VCC_NET
.sym 15084 $nextpnr_ICESTORM_LC_7$I3
.sym 15086 $nextpnr_ICESTORM_LC_8$I3
.sym 15088 bt2.receive_count[9]
.sym 15089 $PACKER_VCC_NET
.sym 15092 $nextpnr_ICESTORM_LC_8$COUT
.sym 15094 $PACKER_VCC_NET
.sym 15096 $nextpnr_ICESTORM_LC_8$I3
.sym 15100 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 15101 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 15102 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 15103 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[3]
.sym 15104 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 15105 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 15106 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 15107 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 15117 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15125 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 15130 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 15131 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[3]
.sym 15134 bt2.receive_count[31]
.sym 15135 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 15136 $nextpnr_ICESTORM_LC_8$COUT
.sym 15143 bt2.receive_count[12]
.sym 15144 bt2.receive_count[13]
.sym 15146 bt2.receive_count[15]
.sym 15148 bt2.receive_count[17]
.sym 15150 bt2.receive_count[11]
.sym 15152 $PACKER_VCC_NET
.sym 15155 bt2.receive_count[16]
.sym 15158 $PACKER_VCC_NET
.sym 15159 bt2.receive_count[10]
.sym 15161 bt2.receive_count[14]
.sym 15162 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15169 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15170 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15173 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 15175 $PACKER_VCC_NET
.sym 15176 bt2.receive_count[10]
.sym 15179 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 15180 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15181 bt2.receive_count[11]
.sym 15182 $PACKER_VCC_NET
.sym 15183 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 15185 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 15186 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15187 $PACKER_VCC_NET
.sym 15188 bt2.receive_count[12]
.sym 15189 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 15191 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 15192 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15193 $PACKER_VCC_NET
.sym 15194 bt2.receive_count[13]
.sym 15195 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 15197 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 15198 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15199 $PACKER_VCC_NET
.sym 15200 bt2.receive_count[14]
.sym 15201 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 15203 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 15204 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15205 $PACKER_VCC_NET
.sym 15206 bt2.receive_count[15]
.sym 15207 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 15209 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 15210 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15211 bt2.receive_count[16]
.sym 15212 $PACKER_VCC_NET
.sym 15213 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 15215 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 15216 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15217 $PACKER_VCC_NET
.sym 15218 bt2.receive_count[17]
.sym 15219 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 15220 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 15221 clkout_$glb_clk
.sym 15222 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 15223 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 15224 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 15225 bt2.receive_count[10]
.sym 15226 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 15227 bt2.receive_count[9]
.sym 15228 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 15229 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 15230 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 15251 PMOD2$SB_IO_OUT
.sym 15253 $PACKER_VCC_NET
.sym 15255 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15256 bt2.receive_count[16]
.sym 15257 bt2.receive_count[19]
.sym 15258 bt2.receive_count[17]
.sym 15259 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 15264 bt2.receive_count[18]
.sym 15265 $PACKER_VCC_NET
.sym 15269 bt2.receive_count[23]
.sym 15270 $PACKER_VCC_NET
.sym 15273 bt2.receive_count[19]
.sym 15275 bt2.receive_count[21]
.sym 15278 bt2.receive_count[24]
.sym 15280 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15282 bt2.receive_count[20]
.sym 15287 bt2.receive_count[25]
.sym 15288 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15292 bt2.receive_count[22]
.sym 15296 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 15297 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15298 $PACKER_VCC_NET
.sym 15299 bt2.receive_count[18]
.sym 15300 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 15302 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 15303 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15304 bt2.receive_count[19]
.sym 15305 $PACKER_VCC_NET
.sym 15306 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 15308 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 15309 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15310 $PACKER_VCC_NET
.sym 15311 bt2.receive_count[20]
.sym 15312 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 15314 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 15315 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15316 bt2.receive_count[21]
.sym 15317 $PACKER_VCC_NET
.sym 15318 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 15320 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 15321 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15322 bt2.receive_count[22]
.sym 15323 $PACKER_VCC_NET
.sym 15324 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 15326 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 15327 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15328 $PACKER_VCC_NET
.sym 15329 bt2.receive_count[23]
.sym 15330 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 15332 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 15333 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15334 bt2.receive_count[24]
.sym 15335 $PACKER_VCC_NET
.sym 15336 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 15338 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 15339 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15340 $PACKER_VCC_NET
.sym 15341 bt2.receive_count[25]
.sym 15342 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 15343 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 15344 clkout_$glb_clk
.sym 15345 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 15346 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 15348 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 15349 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 15350 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 15351 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 15352 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 15353 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 15370 bt2.receive_count[30]
.sym 15372 LED3$SB_IO_OUT
.sym 15382 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 15388 bt2.receive_count[27]
.sym 15390 bt2.receive_count[29]
.sym 15391 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15393 bt2.receive_count[24]
.sym 15394 bt2.receive_count[25]
.sym 15395 bt2.receive_count[18]
.sym 15396 $PACKER_VCC_NET
.sym 15397 bt2.receive_count[15]
.sym 15399 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15400 bt2.receive_count[23]
.sym 15405 bt2.receive_count[28]
.sym 15407 bt2.receive_count[30]
.sym 15408 bt2.receive_count[31]
.sym 15411 bt2.receive_count[26]
.sym 15413 $PACKER_VCC_NET
.sym 15416 bt2.receive_count[16]
.sym 15418 bt2.receive_count[17]
.sym 15419 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 15420 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15421 bt2.receive_count[26]
.sym 15422 $PACKER_VCC_NET
.sym 15423 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 15425 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 15426 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15427 $PACKER_VCC_NET
.sym 15428 bt2.receive_count[27]
.sym 15429 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 15431 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 15432 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15433 $PACKER_VCC_NET
.sym 15434 bt2.receive_count[28]
.sym 15435 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 15437 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 15438 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15439 $PACKER_VCC_NET
.sym 15440 bt2.receive_count[29]
.sym 15441 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 15443 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 15444 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15445 $PACKER_VCC_NET
.sym 15446 bt2.receive_count[30]
.sym 15447 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 15450 bt2.receive_count[31]
.sym 15451 $PACKER_VCC_NET
.sym 15452 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15453 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 15456 bt2.receive_count[16]
.sym 15457 bt2.receive_count[15]
.sym 15458 bt2.receive_count[17]
.sym 15459 bt2.receive_count[18]
.sym 15462 bt2.receive_count[26]
.sym 15463 bt2.receive_count[23]
.sym 15464 bt2.receive_count[25]
.sym 15465 bt2.receive_count[24]
.sym 15466 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 15467 clkout_$glb_clk
.sym 15468 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 15469 LED1$SB_IO_OUT
.sym 15470 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 15471 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 15473 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 15474 PMOD4$SB_IO_OUT
.sym 15475 PMOD1_SB_LUT4_I3_O[2]
.sym 15476 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 15493 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15495 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15497 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 15502 LED1$SB_IO_OUT
.sym 15510 bt2.receive_count[22]
.sym 15511 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15512 bt2.RXD_SB_DFFESS_Q_E
.sym 15513 bt2.receive_count[29]
.sym 15514 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 15516 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[0]
.sym 15517 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 15518 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 15519 bt2.receive_count[27]
.sym 15520 bt2.receive_count[28]
.sym 15521 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15522 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 15523 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 15524 bt2.receive_count[21]
.sym 15526 bt2.receive_count[20]
.sym 15529 bt2.receive_count[19]
.sym 15530 bt2.receive_count[30]
.sym 15533 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 15539 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 15540 PMOD1_SB_LUT4_I3_O[2]
.sym 15543 bt2.receive_count[22]
.sym 15544 bt2.receive_count[19]
.sym 15545 bt2.receive_count[20]
.sym 15546 bt2.receive_count[21]
.sym 15555 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 15556 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 15557 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 15558 PMOD1_SB_LUT4_I3_O[2]
.sym 15561 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 15562 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 15563 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 15564 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[0]
.sym 15568 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15569 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15573 bt2.receive_count[28]
.sym 15574 bt2.receive_count[27]
.sym 15575 bt2.receive_count[29]
.sym 15576 bt2.receive_count[30]
.sym 15585 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 15587 PMOD1_SB_LUT4_I3_O[2]
.sym 15588 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 15589 bt2.RXD_SB_DFFESS_Q_E
.sym 15590 clkout_$glb_clk
.sym 15591 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 15592 BT2_received
.sym 15593 bt2.sent_SB_DFFESR_Q_E
.sym 15594 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_O[2]
.sym 15597 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15598 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 15599 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 15619 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15621 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 15636 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15637 bt2.send_state[0]
.sym 15638 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 15639 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 15641 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 15643 LED3$SB_IO_OUT
.sym 15644 LED3$SB_IO_OUT
.sym 15645 bt2.send_state[0]
.sym 15651 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 15654 bt2.send_state_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 15655 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15662 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 15663 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 15666 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 15668 LED3$SB_IO_OUT
.sym 15669 bt2.send_state[0]
.sym 15672 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15673 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15674 LED3$SB_IO_OUT
.sym 15678 LED3$SB_IO_OUT
.sym 15680 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 15684 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15686 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 15687 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15690 LED3$SB_IO_OUT
.sym 15691 bt2.send_state_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 15692 bt2.send_state[0]
.sym 15693 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 15696 bt2.send_state_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 15697 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 15698 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 15699 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 15704 LED3$SB_IO_OUT
.sym 15705 bt2.send_state[0]
.sym 15713 clkout_$glb_clk
.sym 15715 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 15716 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15717 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 15718 cntr_1[0]
.sym 15721 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15722 bt2.sent_SB_LUT4_I1_1_O[0]
.sym 15728 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 15735 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 15736 bt2.sent_SB_DFFESR_Q_E
.sym 15757 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 15759 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 15762 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 15763 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 15764 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 15765 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15766 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_O[2]
.sym 15767 LED3$SB_IO_OUT
.sym 15770 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 15771 bt2.sent_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 15772 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 15779 bt2.sent_SB_LUT4_I1_1_O[0]
.sym 15781 bt2.receive_state[0]
.sym 15782 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 15786 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 15789 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 15790 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 15791 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 15792 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 15795 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 15796 LED3$SB_IO_OUT
.sym 15797 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 15798 bt2.receive_state[0]
.sym 15801 bt2.sent_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 15802 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 15803 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 15804 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 15813 LED3$SB_IO_OUT
.sym 15814 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_O[2]
.sym 15815 bt2.receive_state[0]
.sym 15816 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 15819 bt2.sent_SB_LUT4_I1_1_O[0]
.sym 15822 bt2.receive_state[0]
.sym 15825 LED3$SB_IO_OUT
.sym 15828 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 15832 LED3$SB_IO_OUT
.sym 15833 bt2.sent_SB_LUT4_I1_1_O[0]
.sym 15834 bt2.receive_state[0]
.sym 15836 clkout_$glb_clk
.sym 15838 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15839 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 15841 clk_1
.sym 15843 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 15844 clk_1_SB_DFFE_Q_E
.sym 15850 cntr_1[12]
.sym 15853 LED3$SB_IO_OUT
.sym 15863 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 15870 LED3$SB_IO_OUT
.sym 15881 LED3$SB_IO_OUT
.sym 15885 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15886 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 15888 bt2.receive_state[0]
.sym 15889 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 15890 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15892 bt2.TXD_buf2
.sym 15893 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 15894 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 15897 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 15901 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15906 BT2_char_in[7]
.sym 15911 $nextpnr_ICESTORM_LC_19$O
.sym 15914 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15917 bt2.receive_bitnum_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15919 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15925 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 15926 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 15927 bt2.receive_bitnum_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15930 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 15931 bt2.TXD_buf2
.sym 15932 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 15933 BT2_char_in[7]
.sym 15936 LED3$SB_IO_OUT
.sym 15937 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 15938 bt2.receive_state[0]
.sym 15939 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 15942 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 15948 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15949 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 15950 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15954 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 15957 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 15958 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15959 clkout_$glb_clk
.sym 15960 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 15962 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 15967 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 15976 clk_1
.sym 16004 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 16006 bt2.TXD_buf2
.sym 16007 BT2_char_in[6]
.sym 16008 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16011 bt2.char_out_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 16013 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16014 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16023 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 16032 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 16042 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 16043 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 16044 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16053 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16065 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 16066 bt2.char_out_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 16067 BT2_char_in[6]
.sym 16068 bt2.TXD_buf2
.sym 16072 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 16074 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 16077 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 16078 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16080 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 16081 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16082 clkout_$glb_clk
.sym 16083 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 16497 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 16512 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 16576 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 16883 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 16886 bt2.receive_count[0]
.sym 16887 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 16905 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 16944 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 16945 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 16946 bt2.receive_count[0]
.sym 16947 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 16960 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 16961 clkout_$glb_clk
.sym 16962 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 16963 bt2.receive_count_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[0]
.sym 16968 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 16969 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 16977 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 17004 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17006 bt2.receive_count_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]
.sym 17007 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17009 bt2.receive_count[0]
.sym 17011 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17012 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 17015 bt2.receive_count[31]
.sym 17016 bt2.receive_count[6]
.sym 17017 bt2.receive_count[4]
.sym 17020 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 17023 bt2.receive_count[5]
.sym 17024 bt2.receive_count[1]
.sym 17028 bt2.receive_count[2]
.sym 17031 bt2.receive_count[3]
.sym 17037 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 17038 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17039 bt2.receive_count_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]
.sym 17040 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 17044 bt2.receive_count[4]
.sym 17050 bt2.receive_count[5]
.sym 17055 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 17056 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17057 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17058 bt2.receive_count[3]
.sym 17061 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17062 bt2.receive_count[0]
.sym 17063 bt2.receive_count[1]
.sym 17064 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 17073 bt2.receive_count[3]
.sym 17074 bt2.receive_count[6]
.sym 17075 bt2.receive_count[4]
.sym 17076 bt2.receive_count[5]
.sym 17079 bt2.receive_count[0]
.sym 17080 bt2.receive_count[31]
.sym 17081 bt2.receive_count[2]
.sym 17082 bt2.receive_count[1]
.sym 17083 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 17084 clkout_$glb_clk
.sym 17085 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 17098 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17101 bt2.receive_count[31]
.sym 17107 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17113 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 17127 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 17129 bt2.receive_count_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[7]
.sym 17130 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 17133 bt2.receive_count[8]
.sym 17134 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 17135 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 17138 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[3]
.sym 17139 bt2.receive_count[1]
.sym 17140 bt2.receive_count[7]
.sym 17141 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 17143 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[2]
.sym 17147 bt2.receive_count[6]
.sym 17148 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 17151 bt2.receive_count[9]
.sym 17153 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17155 bt2.receive_count[10]
.sym 17160 bt2.receive_count[8]
.sym 17161 bt2.receive_count[10]
.sym 17162 bt2.receive_count[7]
.sym 17163 bt2.receive_count[9]
.sym 17169 bt2.receive_count[6]
.sym 17173 bt2.receive_count[1]
.sym 17179 bt2.receive_count[7]
.sym 17184 bt2.receive_count[6]
.sym 17185 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 17186 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 17187 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 17190 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17191 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 17192 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 17193 bt2.receive_count_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[7]
.sym 17196 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 17197 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 17198 bt2.receive_count[8]
.sym 17199 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 17202 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 17203 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[3]
.sym 17204 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 17205 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[2]
.sym 17206 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 17207 clkout_$glb_clk
.sym 17208 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 17223 PMOD2$SB_IO_OUT
.sym 17251 bt2.receive_count[11]
.sym 17252 bt2.receive_count[12]
.sym 17254 bt2.receive_count[9]
.sym 17260 bt2.receive_count[10]
.sym 17261 bt2.receive_count[13]
.sym 17262 bt2.receive_count[14]
.sym 17264 bt2.receive_count[8]
.sym 17285 bt2.receive_count[9]
.sym 17289 bt2.receive_count[10]
.sym 17296 bt2.receive_count[8]
.sym 17301 bt2.receive_count[11]
.sym 17302 bt2.receive_count[13]
.sym 17303 bt2.receive_count[14]
.sym 17304 bt2.receive_count[12]
.sym 17308 bt2.receive_count[11]
.sym 17314 bt2.receive_count[12]
.sym 17321 bt2.receive_count[13]
.sym 17327 bt2.receive_count[14]
.sym 17356 LED1$SB_IO_OUT
.sym 17363 bt2.TXD_buf1
.sym 17373 bt2.receive_count[18]
.sym 17374 bt2.receive_count[19]
.sym 17375 bt2.receive_count[10]
.sym 17377 bt2.receive_count[22]
.sym 17383 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 17384 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[3]
.sym 17388 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 17390 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 17393 bt2.receive_count[9]
.sym 17402 bt2.receive_count[15]
.sym 17403 bt2.receive_count[16]
.sym 17404 bt2.receive_count[17]
.sym 17407 bt2.receive_count[19]
.sym 17413 bt2.receive_count[15]
.sym 17418 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 17419 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 17420 bt2.receive_count[10]
.sym 17421 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 17427 bt2.receive_count[22]
.sym 17430 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[3]
.sym 17431 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 17432 bt2.receive_count[9]
.sym 17433 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 17437 bt2.receive_count[18]
.sym 17443 bt2.receive_count[16]
.sym 17449 bt2.receive_count[17]
.sym 17452 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 17453 clkout_$glb_clk
.sym 17454 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 17486 PMOD1$SB_IO_IN
.sym 17496 bt2.receive_count[26]
.sym 17500 bt2.receive_count[30]
.sym 17514 bt2.receive_count[20]
.sym 17517 bt2.receive_count[23]
.sym 17518 bt2.receive_count[24]
.sym 17519 bt2.receive_count[25]
.sym 17523 bt2.receive_count[21]
.sym 17530 bt2.receive_count[25]
.sym 17541 bt2.receive_count[30]
.sym 17548 bt2.receive_count[24]
.sym 17555 bt2.receive_count[20]
.sym 17560 bt2.receive_count[26]
.sym 17568 bt2.receive_count[23]
.sym 17572 bt2.receive_count[21]
.sym 17578 bt2.sent_SB_LUT4_I1_I3[31]
.sym 17579 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 17580 bt2.TXD_buf2
.sym 17605 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 17623 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 17625 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 17634 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 17636 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17637 bt2.receive_count[28]
.sym 17638 bt2.receive_count[29]
.sym 17640 bt2.receive_count[31]
.sym 17644 bt2.receive_count[27]
.sym 17645 bt2.TXD_buf2
.sym 17646 PMOD1$SB_IO_IN
.sym 17648 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 17652 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 17653 bt2.TXD_buf2
.sym 17654 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 17655 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17659 bt2.receive_count[27]
.sym 17664 bt2.receive_count[28]
.sym 17677 bt2.receive_count[31]
.sym 17683 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 17684 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17685 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 17688 PMOD1$SB_IO_IN
.sym 17690 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 17696 bt2.receive_count[29]
.sym 17699 clkout_$glb_clk
.sym 17700 RST_N_REG_SB_LUT4_I3_O_$glb_sr
.sym 17702 cntr_1[1]
.sym 17703 cntr_1[2]
.sym 17704 cntr_1[3]
.sym 17705 cntr_1[4]
.sym 17706 cntr_1[5]
.sym 17707 cntr_1[6]
.sym 17708 cntr_1[7]
.sym 17715 PMOD4$SB_IO_OUT
.sym 17722 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 17725 bt2.TXD_buf2
.sym 17727 clk_1_SB_DFFE_Q_E
.sym 17732 cntr_1[7]
.sym 17742 bt2.sent_SB_LUT4_I1_I3[31]
.sym 17744 bt2.sent_SB_DFFESR_Q_E
.sym 17745 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 17746 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 17750 LED1$SB_IO_OUT
.sym 17756 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 17758 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17759 cntr_1[1]
.sym 17760 cntr_1[2]
.sym 17761 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17763 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17766 BT2_received
.sym 17768 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 17769 cntr_1[3]
.sym 17770 cntr_1[4]
.sym 17771 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17772 $PACKER_VCC_NET
.sym 17778 $PACKER_VCC_NET
.sym 17781 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 17783 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 17787 bt2.sent_SB_LUT4_I1_I3[31]
.sym 17788 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 17789 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17790 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17805 cntr_1[4]
.sym 17806 cntr_1[3]
.sym 17807 cntr_1[1]
.sym 17808 cntr_1[2]
.sym 17812 BT2_received
.sym 17814 LED1$SB_IO_OUT
.sym 17817 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17818 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17819 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 17820 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 17821 bt2.sent_SB_DFFESR_Q_E
.sym 17822 clkout_$glb_clk
.sym 17823 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 17824 cntr_1[8]
.sym 17825 cntr_1[9]
.sym 17826 cntr_1[10]
.sym 17827 cntr_1[11]
.sym 17828 cntr_1[12]
.sym 17829 cntr_1[13]
.sym 17830 cntr_1[14]
.sym 17831 cntr_1[15]
.sym 17841 LED3$SB_IO_OUT
.sym 17865 LED1$SB_IO_OUT
.sym 17866 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17870 cntr_1[5]
.sym 17871 cntr_1[6]
.sym 17873 BT2_received
.sym 17878 cntr_1[12]
.sym 17880 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17881 cntr_1[8]
.sym 17882 cntr_1[9]
.sym 17883 cntr_1[18]
.sym 17884 cntr_1[19]
.sym 17885 bt2.TXD_buf2
.sym 17886 cntr_1[21]
.sym 17887 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17889 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17892 cntr_1[0]
.sym 17893 cntr_1[20]
.sym 17894 cntr_1[13]
.sym 17895 cntr_1[14]
.sym 17898 cntr_1[6]
.sym 17899 cntr_1[9]
.sym 17900 cntr_1[12]
.sym 17901 cntr_1[5]
.sym 17904 cntr_1[14]
.sym 17905 cntr_1[13]
.sym 17906 cntr_1[21]
.sym 17907 cntr_1[18]
.sym 17910 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17911 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17912 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17913 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17917 cntr_1[0]
.sym 17934 cntr_1[0]
.sym 17935 cntr_1[20]
.sym 17936 cntr_1[8]
.sym 17937 cntr_1[19]
.sym 17941 LED1$SB_IO_OUT
.sym 17942 BT2_received
.sym 17943 bt2.TXD_buf2
.sym 17945 SYS_CLK$SB_IO_IN_$glb_clk
.sym 17946 clk_1_SB_DFFE_Q_E_$glb_sr
.sym 17947 cntr_1[16]
.sym 17948 cntr_1[17]
.sym 17949 cntr_1[18]
.sym 17950 cntr_1[19]
.sym 17951 cntr_1[20]
.sym 17952 cntr_1[21]
.sym 17953 cntr_1[22]
.sym 17954 cntr_1[23]
.sym 17990 cntr_1[10]
.sym 17991 cntr_1[11]
.sym 17994 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 17997 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17998 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 17999 clk_1_SB_DFFE_Q_E
.sym 18002 cntr_1[7]
.sym 18003 cntr_1[15]
.sym 18004 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18005 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 18009 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 18012 cntr_1[16]
.sym 18013 cntr_1[17]
.sym 18015 clk_1
.sym 18018 cntr_1[22]
.sym 18019 cntr_1[31]
.sym 18021 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 18022 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 18023 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 18024 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 18027 cntr_1[11]
.sym 18028 cntr_1[10]
.sym 18029 cntr_1[7]
.sym 18030 cntr_1[31]
.sym 18042 clk_1
.sym 18051 cntr_1[22]
.sym 18052 cntr_1[17]
.sym 18053 cntr_1[16]
.sym 18054 cntr_1[15]
.sym 18057 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18060 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18067 clk_1_SB_DFFE_Q_E
.sym 18068 SYS_CLK$SB_IO_IN_$glb_clk
.sym 18070 cntr_1[24]
.sym 18071 cntr_1[25]
.sym 18072 cntr_1[26]
.sym 18073 cntr_1[27]
.sym 18074 cntr_1[28]
.sym 18075 cntr_1[29]
.sym 18076 cntr_1[30]
.sym 18077 cntr_1[31]
.sym 18090 clk_1
.sym 18118 cntr_1[23]
.sym 18129 cntr_1[26]
.sym 18131 cntr_1[28]
.sym 18132 cntr_1[29]
.sym 18135 cntr_1[24]
.sym 18136 cntr_1[25]
.sym 18138 cntr_1[27]
.sym 18141 cntr_1[30]
.sym 18150 cntr_1[23]
.sym 18151 cntr_1[26]
.sym 18152 cntr_1[24]
.sym 18153 cntr_1[25]
.sym 18180 cntr_1[27]
.sym 18181 cntr_1[29]
.sym 18182 cntr_1[28]
.sym 18183 cntr_1[30]
.sym 19115 bt2.receive_count[3]
.sym 19120 bt2.receive_count[2]
.sym 19141 bt2.receive_count[0]
.sym 19147 bt2.receive_count[0]
.sym 19175 bt2.receive_count[3]
.sym 19182 bt2.receive_count[2]
.sym 19236 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 19237 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 19238 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 19240 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 19241 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 19243 bt2.receive_count_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[0]
.sym 19252 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 19261 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 19267 $nextpnr_ICESTORM_LC_0$O
.sym 19269 bt2.receive_count_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[0]
.sym 19273 bt2.sent_SB_LUT4_I1_I3[1]
.sym 19275 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 19279 bt2.sent_SB_LUT4_I1_I3[2]
.sym 19282 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 19285 bt2.sent_SB_LUT4_I1_I3[3]
.sym 19288 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 19291 bt2.sent_SB_LUT4_I1_I3[4]
.sym 19293 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 19297 bt2.sent_SB_LUT4_I1_I3[5]
.sym 19300 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 19303 bt2.sent_SB_LUT4_I1_I3[6]
.sym 19305 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 19309 bt2.sent_SB_LUT4_I1_I3[7]
.sym 19312 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 19329 bt2.TXD_buf1
.sym 19353 bt2.sent_SB_LUT4_I1_I3[7]
.sym 19359 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 19362 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 19366 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 19368 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 19371 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 19372 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 19373 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 19375 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 19390 bt2.sent_SB_LUT4_I1_I3[8]
.sym 19392 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 19396 bt2.sent_SB_LUT4_I1_I3[9]
.sym 19399 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 19402 bt2.sent_SB_LUT4_I1_I3[10]
.sym 19404 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 19408 bt2.sent_SB_LUT4_I1_I3[11]
.sym 19410 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 19414 bt2.sent_SB_LUT4_I1_I3[12]
.sym 19417 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 19420 bt2.sent_SB_LUT4_I1_I3[13]
.sym 19423 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 19426 bt2.sent_SB_LUT4_I1_I3[14]
.sym 19429 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 19432 bt2.sent_SB_LUT4_I1_I3[15]
.sym 19435 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 19452 PMOD1$SB_IO_IN
.sym 19476 bt2.sent_SB_LUT4_I1_I3[15]
.sym 19487 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 19488 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 19489 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 19492 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 19494 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 19501 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 19503 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 19504 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 19513 bt2.sent_SB_LUT4_I1_I3[16]
.sym 19516 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 19519 bt2.sent_SB_LUT4_I1_I3[17]
.sym 19522 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 19525 bt2.sent_SB_LUT4_I1_I3[18]
.sym 19528 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 19531 bt2.sent_SB_LUT4_I1_I3[19]
.sym 19534 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 19537 bt2.sent_SB_LUT4_I1_I3[20]
.sym 19540 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 19543 bt2.sent_SB_LUT4_I1_I3[21]
.sym 19546 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 19549 bt2.sent_SB_LUT4_I1_I3[22]
.sym 19552 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 19555 bt2.sent_SB_LUT4_I1_I3[23]
.sym 19557 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 19599 bt2.sent_SB_LUT4_I1_I3[23]
.sym 19604 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 19606 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 19615 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 19617 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 19621 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 19622 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 19632 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 19635 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 19636 bt2.sent_SB_LUT4_I1_I3[24]
.sym 19639 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 19642 bt2.sent_SB_LUT4_I1_I3[25]
.sym 19644 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 19648 bt2.sent_SB_LUT4_I1_I3[26]
.sym 19651 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 19654 bt2.sent_SB_LUT4_I1_I3[27]
.sym 19657 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 19660 bt2.sent_SB_LUT4_I1_I3[28]
.sym 19663 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 19666 bt2.sent_SB_LUT4_I1_I3[29]
.sym 19668 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 19672 bt2.sent_SB_LUT4_I1_I3[30]
.sym 19675 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 19678 $nextpnr_ICESTORM_LC_1$I3
.sym 19681 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 19722 $nextpnr_ICESTORM_LC_1$I3
.sym 19729 $PACKER_VCC_NET
.sym 19733 bt2.TXD_buf1
.sym 19735 LED1$SB_IO_OUT
.sym 19751 BT2_received
.sym 19759 $nextpnr_ICESTORM_LC_1$COUT
.sym 19762 $PACKER_VCC_NET
.sym 19763 $nextpnr_ICESTORM_LC_1$I3
.sym 19766 BT2_received
.sym 19768 LED1$SB_IO_OUT
.sym 19769 $nextpnr_ICESTORM_LC_1$COUT
.sym 19772 bt2.TXD_buf1
.sym 19807 clkout_$glb_clk
.sym 19825 $PACKER_VCC_NET
.sym 19829 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 19834 bt2.TXD_buf2
.sym 19860 cntr_1[2]
.sym 19861 cntr_1[3]
.sym 19862 cntr_1[4]
.sym 19863 cntr_1[5]
.sym 19864 cntr_1[6]
.sym 19869 cntr_1[0]
.sym 19873 cntr_1[7]
.sym 19875 cntr_1[1]
.sym 19877 cntr_1[0]
.sym 19882 $nextpnr_ICESTORM_LC_22$O
.sym 19884 cntr_1[0]
.sym 19888 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19890 cntr_1[1]
.sym 19892 cntr_1[0]
.sym 19894 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 19896 cntr_1[2]
.sym 19898 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19900 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 19902 cntr_1[3]
.sym 19904 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 19906 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 19908 cntr_1[4]
.sym 19910 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 19912 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 19914 cntr_1[5]
.sym 19916 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 19918 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 19920 cntr_1[6]
.sym 19922 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 19924 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19927 cntr_1[7]
.sym 19928 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 19930 SYS_CLK$SB_IO_IN_$glb_clk
.sym 19931 clk_1_SB_DFFE_Q_E_$glb_sr
.sym 19956 LED1$SB_IO_OUT
.sym 19968 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19976 cntr_1[11]
.sym 19979 cntr_1[14]
.sym 19980 cntr_1[15]
.sym 19986 cntr_1[13]
.sym 19990 cntr_1[9]
.sym 19991 cntr_1[10]
.sym 19997 cntr_1[8]
.sym 20001 cntr_1[12]
.sym 20005 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 20007 cntr_1[8]
.sym 20009 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 20011 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 20014 cntr_1[9]
.sym 20015 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 20017 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 20020 cntr_1[10]
.sym 20021 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 20023 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 20026 cntr_1[11]
.sym 20027 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 20029 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 20031 cntr_1[12]
.sym 20033 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 20035 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 20037 cntr_1[13]
.sym 20039 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 20041 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 20044 cntr_1[14]
.sym 20045 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 20047 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 20050 cntr_1[15]
.sym 20051 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 20053 SYS_CLK$SB_IO_IN_$glb_clk
.sym 20054 clk_1_SB_DFFE_Q_E_$glb_sr
.sym 20091 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 20096 cntr_1[16]
.sym 20097 cntr_1[17]
.sym 20106 cntr_1[18]
.sym 20108 cntr_1[20]
.sym 20109 cntr_1[21]
.sym 20110 cntr_1[22]
.sym 20119 cntr_1[23]
.sym 20123 cntr_1[19]
.sym 20128 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 20131 cntr_1[16]
.sym 20132 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 20134 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 20137 cntr_1[17]
.sym 20138 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 20140 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 20142 cntr_1[18]
.sym 20144 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 20146 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 20148 cntr_1[19]
.sym 20150 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 20152 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 20154 cntr_1[20]
.sym 20156 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 20158 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 20160 cntr_1[21]
.sym 20162 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 20164 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 20166 cntr_1[22]
.sym 20168 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 20170 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 20173 cntr_1[23]
.sym 20174 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 20176 SYS_CLK$SB_IO_IN_$glb_clk
.sym 20177 clk_1_SB_DFFE_Q_E_$glb_sr
.sym 20214 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 20219 cntr_1[24]
.sym 20223 cntr_1[28]
.sym 20228 cntr_1[25]
.sym 20229 cntr_1[26]
.sym 20232 cntr_1[29]
.sym 20234 cntr_1[31]
.sym 20241 cntr_1[30]
.sym 20246 cntr_1[27]
.sym 20251 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 20254 cntr_1[24]
.sym 20255 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 20257 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 20259 cntr_1[25]
.sym 20261 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 20263 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 20265 cntr_1[26]
.sym 20267 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 20269 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 20271 cntr_1[27]
.sym 20273 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 20275 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 20278 cntr_1[28]
.sym 20279 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 20281 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 20283 cntr_1[29]
.sym 20285 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 20287 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 20290 cntr_1[30]
.sym 20291 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 20295 cntr_1[31]
.sym 20297 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 20299 SYS_CLK$SB_IO_IN_$glb_clk
.sym 20300 clk_1_SB_DFFE_Q_E_$glb_sr
.sym 21192 bt2.TXD_buf1
.sym 21540 $PACKER_VCC_NET
.sym 21660 LED3$SB_IO_OUT
.sym 21699 RST_N_PERFORMED_REG
.sym 21701 LED3$SB_IO_OUT
.sym 21756 clk_1
.sym 21805 LED4$SB_IO_OUT
.sym 21845 LED3$SB_IO_OUT
.sym 21852 $PACKER_VCC_NET
.sym 22157 LED1$SB_IO_OUT
.sym 22959 $PACKER_GND_NET
.sym 23116 PMOD3$SB_IO_IN
.sym 23173 PMOD3$SB_IO_IN
.sym 23196 clkout_$glb_clk
.sym 23210 PMOD3$SB_IO_IN
.sym 23571 RST_N_REG_SB_LUT4_I3_O
.sym 23602 LED3$SB_IO_OUT
.sym 23714 $PACKER_GND_NET
.sym 23715 clk_1
.sym 23731 clk_1
.sym 23736 $PACKER_VCC_NET
.sym 23748 RST_N_PERFORMED_REG
.sym 23772 $PACKER_VCC_NET
.sym 23784 RST_N_PERFORMED_REG
.sym 23811 clk_1
.sym 23854 clk_1
.sym 23859 LED4$SB_IO_OUT
.sym 23919 LED4$SB_IO_OUT
.sym 23934 clk_1
.sym 23950 LED4$SB_IO_OUT
.sym 24665 $PACKER_GND_NET
.sym 24936 PMOD1$SB_IO_IN
.sym 25091 PMOD3$SB_IO_IN
.sym 25401 $LED5$iobuf_i
.sym 25408 PMOD2$SB_IO_OUT
.sym 25964 LED3$SB_IO_OUT
.sym 25994 LED3$SB_IO_OUT
.sym 26028 PMOD4$SB_IO_OUT
.sym 26343 LED3$SB_IO_OUT
.sym 26493 $PACKER_GND_NET
.sym 27245 PMOD2$SB_IO_OUT
.sym 27247 PMOD3$SB_IO_IN
.sym 27277 PMOD1$SB_IO_IN
.sym 27310 PMOD2$SB_IO_OUT
.sym 27323 PMOD2$SB_IO_OUT
.sym 27365 PMOD4$SB_IO_OUT
.sym 27367 $LED5$iobuf_i
.sym 27368 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 27370 PMOD4$SB_IO_OUT
.sym 27383 PMOD4$SB_IO_OUT
.sym 27400 $PACKER_VCC_NET
.sym 27411 $PACKER_VCC_NET
.sym 27429 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 27446 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 27459 RST_N_REG_SB_LUT4_I3_O
.sym 27463 $LED5$iobuf_i
.sym 27479 $LED5$iobuf_i
.sym 27481 RST_N_REG_SB_LUT4_I3_O
.sym 27486 LED1$SB_IO_OUT
.sym 27519 LED4$SB_IO_OUT
.sym 27522 LED3$SB_IO_OUT
.sym 27540 LED3$SB_IO_OUT
.sym 27543 LED4$SB_IO_OUT
.sym 27549 $PACKER_GND_NET
.sym 27552 LED1$SB_IO_OUT
.sym 27563 LED1$SB_IO_OUT
.sym 27567 $PACKER_GND_NET
.sym 27685 lock
.sym 27715 cntr_9600[0]
.sym 27720 cntr_9600[1]
.sym 27724 cntr_9600[2]
.sym 27725 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 27728 cntr_9600[3]
.sym 27729 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 27732 cntr_9600[4]
.sym 27733 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 27736 cntr_9600[5]
.sym 27737 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 27740 cntr_9600[6]
.sym 27741 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 27744 cntr_9600[7]
.sym 27745 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 27748 cntr_9600[8]
.sym 27749 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 27752 cntr_9600[9]
.sym 27753 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 27756 cntr_9600[10]
.sym 27757 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 27760 cntr_9600[11]
.sym 27761 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 27764 cntr_9600[12]
.sym 27765 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 27768 cntr_9600[13]
.sym 27769 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 27772 cntr_9600[14]
.sym 27773 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 27776 cntr_9600[15]
.sym 27777 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 27780 cntr_9600[16]
.sym 27781 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 27784 cntr_9600[17]
.sym 27785 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 27788 cntr_9600[18]
.sym 27789 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 27792 cntr_9600[19]
.sym 27793 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 27796 cntr_9600[20]
.sym 27797 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 27800 cntr_9600[21]
.sym 27801 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 27804 cntr_9600[22]
.sym 27805 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 27808 cntr_9600[23]
.sym 27809 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 27812 cntr_9600[24]
.sym 27813 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 27816 cntr_9600[25]
.sym 27817 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 27820 cntr_9600[26]
.sym 27821 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 27824 cntr_9600[27]
.sym 27825 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 27828 cntr_9600[28]
.sym 27829 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 27832 cntr_9600[29]
.sym 27833 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 27836 cntr_9600[30]
.sym 27837 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 27840 cntr_9600[31]
.sym 27841 cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 27925 clk_9600
.sym 28232 cntr_9600[1]
.sym 28233 cntr_9600[0]
.sym 28254 cntr_9600[1]
.sym 28255 cntr_9600[2]
.sym 28256 cntr_9600[3]
.sym 28257 cntr_9600[7]
.sym 28262 cntr_9600[4]
.sym 28263 cntr_9600[5]
.sym 28264 cntr_9600[6]
.sym 28265 cntr_9600[9]
.sym 28270 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 28271 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 28272 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 28273 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 28277 cntr_9600[0]
.sym 28278 cntr_9600[13]
.sym 28279 cntr_9600[14]
.sym 28280 cntr_9600[15]
.sym 28281 cntr_9600[16]
.sym 28282 cntr_9600[8]
.sym 28283 cntr_9600[10]
.sym 28284 cntr_9600[11]
.sym 28285 cntr_9600[12]
.sym 28293 bt2.send_count[0]
.sym 28296 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 28297 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 28298 cntr_9600[21]
.sym 28299 cntr_9600[22]
.sym 28300 cntr_9600[23]
.sym 28301 cntr_9600[24]
.sym 28306 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 28307 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 28308 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 28309 clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 28314 cntr_9600[29]
.sym 28315 cntr_9600[30]
.sym 28316 cntr_9600[31]
.sym 28317 cntr_9600[0]
.sym 28318 cntr_9600[17]
.sym 28319 cntr_9600[18]
.sym 28320 cntr_9600[19]
.sym 28321 cntr_9600[20]
.sym 28322 cntr_9600[25]
.sym 28323 cntr_9600[26]
.sym 28324 cntr_9600[27]
.sym 28325 cntr_9600[28]
.sym 28336 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 28337 bt2.send_count[0]
.sym 28785 bt2.send_count[5]
.sym 28797 bt2.send_count[1]
.sym 28803 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[0]
.sym 28808 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[1]
.sym 28812 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[2]
.sym 28816 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[3]
.sym 28820 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[4]
.sym 28824 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[5]
.sym 28828 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[6]
.sym 28832 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[7]
.sym 28836 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[8]
.sym 28840 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[9]
.sym 28844 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[10]
.sym 28848 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[11]
.sym 28852 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[12]
.sym 28856 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[13]
.sym 28860 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[14]
.sym 28864 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[15]
.sym 28868 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[16]
.sym 28872 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[17]
.sym 28876 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[18]
.sym 28880 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[19]
.sym 28884 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[20]
.sym 28888 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[21]
.sym 28892 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[22]
.sym 28896 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[23]
.sym 28900 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[24]
.sym 28904 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[25]
.sym 28908 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[26]
.sym 28912 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[27]
.sym 28916 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[28]
.sym 28920 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[29]
.sym 28924 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[30]
.sym 28928 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0_SB_CARRY_CO_I1[31]
.sym 28933 $nextpnr_ICESTORM_LC_10$I3
.sym 28937 bt2.send_count[29]
.sym 28945 bt2.send_count[26]
.sym 28949 bt2.send_count[28]
.sym 28957 bt2.send_count[31]
.sym 28961 bt2.send_count[30]
.sym 28964 transmitter.bits_sent[1]
.sym 28965 transmitter.bits_sent[0]
.sym 28997 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29001 transmitter.bits_sent[7]
.sym 29005 transmitter.bits_sent[0]
.sym 29006 transmitter.bits_sent[0]
.sym 29007 transmitter.bits_sent[1]
.sym 29008 transmitter.bits_sent[5]
.sym 29009 transmitter.bits_sent[3]
.sym 29010 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
.sym 29021 transmitter.bits_sent[1]
.sym 29025 transmitter.bits_sent[5]
.sym 29027 transmitter.bits_sent[0]
.sym 29032 transmitter.bits_sent[1]
.sym 29036 transmitter.bits_sent[2]
.sym 29037 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29040 transmitter.bits_sent[3]
.sym 29041 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29044 transmitter.bits_sent[4]
.sym 29045 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29048 transmitter.bits_sent[5]
.sym 29049 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29052 transmitter.bits_sent[6]
.sym 29053 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29056 transmitter.bits_sent[7]
.sym 29057 transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29068 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29069 bt2.receive_SB_LUT4_I3_O[2]
.sym 29074 BT2_char_in[7]
.sym 29094 transmitter.state[4]
.sym 29102 transmitter.state[7]
.sym 29106 transmitter.state[5]
.sym 29110 transmitter.state[4]
.sym 29111 transmitter.state[5]
.sym 29112 transmitter.state[6]
.sym 29113 transmitter.state[7]
.sym 29114 transmitter.state[6]
.sym 29305 bt2.send_count[3]
.sym 29317 bt2.send_count[2]
.sym 29318 bt2.send_count[2]
.sym 29319 bt2.send_count[4]
.sym 29320 bt2.send_count[5]
.sym 29321 bt2.send_count[6]
.sym 29325 bt2.send_count[6]
.sym 29329 bt2.send_count[4]
.sym 29333 bt2.send_count[7]
.sym 29334 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 29335 bt2.send_count[2]
.sym 29336 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29337 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29338 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 29339 bt2.send_count[5]
.sym 29340 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29341 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29342 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29343 bt2.send_count[1]
.sym 29344 $PACKER_VCC_NET
.sym 29345 bt2.send_count[0]
.sym 29346 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 29347 bt2.send_count[6]
.sym 29348 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29349 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29350 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 29351 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 29352 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29353 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 29354 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 29355 bt2.send_count[9]
.sym 29356 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29357 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 29361 bt2.send_count[9]
.sym 29365 bt2.send_count[14]
.sym 29366 bt2.send_count[7]
.sym 29367 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 29368 bt2.send_count[9]
.sym 29369 bt2.send_count[10]
.sym 29373 bt2.send_count[10]
.sym 29377 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 29381 bt2.send_count[15]
.sym 29385 bt2.send_count[18]
.sym 29389 bt2.send_count[12]
.sym 29390 bt2.send_count[3]
.sym 29391 bt2.send_count[12]
.sym 29392 bt2.send_count[14]
.sym 29393 bt2.send_count[15]
.sym 29397 bt2.send_count[13]
.sym 29401 bt2.send_count[16]
.sym 29405 bt2.send_count[17]
.sym 29409 bt2.send_count[11]
.sym 29413 bt2.send_count[21]
.sym 29417 bt2.send_count[23]
.sym 29418 bt2.send_count[11]
.sym 29419 bt2.send_count[13]
.sym 29420 bt2.send_count[17]
.sym 29421 bt2.send_count[19]
.sym 29422 bt2.send_count[16]
.sym 29423 bt2.send_count[18]
.sym 29424 bt2.send_count[21]
.sym 29425 bt2.send_count[22]
.sym 29426 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 29427 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 29428 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 29429 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 29433 bt2.send_count[19]
.sym 29434 bt2.send_count[20]
.sym 29435 bt2.send_count[23]
.sym 29436 bt2.send_count[24]
.sym 29437 bt2.send_count[26]
.sym 29441 bt2.send_count[22]
.sym 29445 bt2.send_count[20]
.sym 29446 bt2.send_count[27]
.sym 29447 bt2.send_count[31]
.sym 29448 bt2.send_count[0]
.sym 29449 bt2.send_count[1]
.sym 29452 PMOD1_SB_LUT4_I3_O[0]
.sym 29453 PMOD1_SB_LUT4_I3_O[1]
.sym 29457 bt2.send_count[27]
.sym 29461 bt2.send_count[25]
.sym 29465 bt2.send_count[24]
.sym 29466 bt2.send_count[25]
.sym 29467 bt2.send_count[28]
.sym 29468 bt2.send_count[29]
.sym 29469 bt2.send_count[30]
.sym 29470 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[0]
.sym 29471 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[1]
.sym 29472 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[2]
.sym 29473 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_1_I0[3]
.sym 29494 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_I2_I0[31]
.sym 29495 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 29496 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 29497 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29507 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3[0]
.sym 29512 transmitter.bits_sent_SB_DFFESR_Q_7_D[1]
.sym 29516 transmitter.bits_sent_SB_DFFESR_Q_7_D[2]
.sym 29519 $PACKER_VCC_NET
.sym 29520 transmitter.bits_sent_SB_DFFESR_Q_7_D[3]
.sym 29524 transmitter.bits_sent_SB_DFFESR_Q_7_D[4]
.sym 29528 transmitter.bits_sent_SB_DFFESR_Q_7_D[5]
.sym 29532 transmitter.bits_sent_SB_DFFESR_Q_7_D[6]
.sym 29536 transmitter.bits_sent_SB_DFFESR_Q_7_D[7]
.sym 29538 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[0]
.sym 29539 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 29540 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 29541 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[3]
.sym 29542 transmitter.bits_sent[2]
.sym 29543 transmitter.bits_sent[4]
.sym 29544 transmitter.bits_sent[6]
.sym 29545 transmitter.bits_sent[7]
.sym 29549 transmitter.bits_sent[2]
.sym 29553 transmitter.bits_sent[6]
.sym 29555 BT2_char_in[1]
.sym 29556 transmitter.buf_tx[2]
.sym 29557 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29561 transmitter.bits_sent[3]
.sym 29563 BT2_char_in[0]
.sym 29564 transmitter.buf_tx[1]
.sym 29565 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29569 transmitter.bits_sent[4]
.sym 29571 BT2_char_in[3]
.sym 29572 transmitter.buf_tx[4]
.sym 29573 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29575 bt2.receive_SB_LUT4_I3_I1[2]
.sym 29576 bt2.receive_SB_LUT4_I3_I1[1]
.sym 29577 bt2.receive_SB_LUT4_I3_I1[0]
.sym 29581 BT2_char_in[0]
.sym 29583 BT2_char_in[2]
.sym 29584 transmitter.buf_tx[3]
.sym 29585 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29586 bt2.receive_SB_LUT4_I3_I1[0]
.sym 29587 bt2.receive_SB_LUT4_I3_I1[1]
.sym 29588 bt2.receive_SB_LUT4_I3_I1[2]
.sym 29589 LED1$SB_IO_OUT
.sym 29591 BT2_char_in[4]
.sym 29592 transmitter.buf_tx[5]
.sym 29593 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29595 BT2_char_in[5]
.sym 29596 transmitter.buf_tx[6]
.sym 29597 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29599 BT2_char_in[6]
.sym 29600 transmitter.buf_tx[7]
.sym 29601 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29603 bt2.receive_SB_LUT4_I3_O[1]
.sym 29604 bt2.receive_SB_LUT4_I3_O[3]
.sym 29605 bt2.receive_SB_LUT4_I3_I1[0]
.sym 29607 bt2.receive_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 29608 transmitter.buf_tx_SB_DFFESR_Q_R[1]
.sym 29609 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29610 bt2.receive_SB_LUT4_I3_I1[0]
.sym 29611 bt2.receive_SB_LUT4_I3_O[1]
.sym 29612 bt2.receive_SB_LUT4_I3_O[2]
.sym 29613 bt2.receive_SB_LUT4_I3_O[3]
.sym 29615 bt2.receive_SB_LUT4_I3_I2[0]
.sym 29616 bt2.receive_SB_LUT4_I3_I2[1]
.sym 29617 bt2.receive_SB_LUT4_I3_I1[2]
.sym 29618 bt2.receive_SB_LUT4_I3_I2[1]
.sym 29622 bt2.receive_SB_LUT4_I3_I2[0]
.sym 29626 bt2.receive_SB_LUT4_I3_I1[0]
.sym 29627 bt2.receive_SB_LUT4_I3_O[3]
.sym 29628 bt2.receive_SB_LUT4_I3_O[2]
.sym 29629 bt2.receive_SB_LUT4_I3_O[1]
.sym 29631 bt2.receive_SB_LUT4_I3_O[1]
.sym 29632 bt2.receive_SB_LUT4_I3_I2[0]
.sym 29633 bt2.receive_SB_LUT4_I3_I2[1]
.sym 29643 bt2.receive_SB_LUT4_I3_O[3]
.sym 29644 bt2.receive_SB_LUT4_I3_O[1]
.sym 29645 bt2.receive_SB_LUT4_I3_I1[0]
.sym 29655 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 29656 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29657 ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 29661 ftdi_tx_SB_LUT4_O_I3
.sym 29663 bt2.receive_SB_LUT4_I3_I1[0]
.sym 29664 bt2.receive_SB_LUT4_I3_O[1]
.sym 29665 bt2.receive_SB_LUT4_I3_O[3]
.sym 29827 bt2.send_count[0]
.sym 29831 bt2.send_count[1]
.sym 29832 $PACKER_VCC_NET
.sym 29835 $PACKER_VCC_NET
.sym 29837 $nextpnr_ICESTORM_LC_12$I3
.sym 29839 bt2.send_count[2]
.sym 29840 $PACKER_VCC_NET
.sym 29842 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29843 bt2.send_count[3]
.sym 29844 $PACKER_VCC_NET
.sym 29845 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 29846 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29847 bt2.send_count[4]
.sym 29848 $PACKER_VCC_NET
.sym 29849 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29851 $PACKER_VCC_NET
.sym 29853 $nextpnr_ICESTORM_LC_13$I3
.sym 29855 bt2.send_count[5]
.sym 29856 $PACKER_VCC_NET
.sym 29859 $PACKER_VCC_NET
.sym 29861 $nextpnr_ICESTORM_LC_14$I3
.sym 29863 bt2.send_count[6]
.sym 29864 $PACKER_VCC_NET
.sym 29866 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29867 bt2.send_count[7]
.sym 29868 $PACKER_VCC_NET
.sym 29869 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29871 $PACKER_VCC_NET
.sym 29873 $nextpnr_ICESTORM_LC_15$I3
.sym 29875 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 29876 $PACKER_VCC_NET
.sym 29879 $PACKER_VCC_NET
.sym 29881 $nextpnr_ICESTORM_LC_16$I3
.sym 29883 bt2.send_count[9]
.sym 29884 $PACKER_VCC_NET
.sym 29886 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29887 bt2.send_count[10]
.sym 29888 $PACKER_VCC_NET
.sym 29889 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 29890 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29891 bt2.send_count[11]
.sym 29892 $PACKER_VCC_NET
.sym 29893 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 29894 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29895 bt2.send_count[12]
.sym 29896 $PACKER_VCC_NET
.sym 29897 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 29898 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29899 bt2.send_count[13]
.sym 29900 $PACKER_VCC_NET
.sym 29901 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 29902 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29903 bt2.send_count[14]
.sym 29904 $PACKER_VCC_NET
.sym 29905 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 29906 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29907 bt2.send_count[15]
.sym 29908 $PACKER_VCC_NET
.sym 29909 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 29910 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29911 bt2.send_count[16]
.sym 29912 $PACKER_VCC_NET
.sym 29913 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 29914 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29915 bt2.send_count[17]
.sym 29916 $PACKER_VCC_NET
.sym 29917 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 29918 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29919 bt2.send_count[18]
.sym 29920 $PACKER_VCC_NET
.sym 29921 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 29922 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29923 bt2.send_count[19]
.sym 29924 $PACKER_VCC_NET
.sym 29925 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 29926 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29927 bt2.send_count[20]
.sym 29928 $PACKER_VCC_NET
.sym 29929 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 29930 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29931 bt2.send_count[21]
.sym 29932 $PACKER_VCC_NET
.sym 29933 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 29934 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29935 bt2.send_count[22]
.sym 29936 $PACKER_VCC_NET
.sym 29937 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 29938 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29939 bt2.send_count[23]
.sym 29940 $PACKER_VCC_NET
.sym 29941 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 29942 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29943 bt2.send_count[24]
.sym 29944 $PACKER_VCC_NET
.sym 29945 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 29946 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29947 bt2.send_count[25]
.sym 29948 $PACKER_VCC_NET
.sym 29949 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 29950 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29951 bt2.send_count[26]
.sym 29952 $PACKER_VCC_NET
.sym 29953 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 29954 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29955 bt2.send_count[27]
.sym 29956 $PACKER_VCC_NET
.sym 29957 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 29958 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29959 bt2.send_count[28]
.sym 29960 $PACKER_VCC_NET
.sym 29961 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 29962 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29963 bt2.send_count[29]
.sym 29964 $PACKER_VCC_NET
.sym 29965 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 29966 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29967 bt2.send_count[30]
.sym 29968 $PACKER_VCC_NET
.sym 29969 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 29970 PMOD1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29971 bt2.send_count[31]
.sym 29972 $PACKER_VCC_NET
.sym 29973 bt2.send_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 29990 PMOD1_SB_LUT4_I3_O[1]
.sym 29991 PMOD1_SB_LUT4_I3_O[0]
.sym 29992 LED3$SB_IO_OUT
.sym 29993 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 29996 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 29997 bt2.send_bitnum_SB_DFFESR_Q_E[1]
.sym 30003 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 30004 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 30005 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 30007 PMOD1_SB_LUT4_I3_O[0]
.sym 30008 PMOD1_SB_LUT4_I3_O[1]
.sym 30009 PMOD1_SB_LUT4_I3_O[2]
.sym 30011 PMOD1_SB_LUT4_I3_O[0]
.sym 30012 PMOD1_SB_LUT4_I3_O[1]
.sym 30013 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 30019 PMOD1_SB_LUT4_I3_O[0]
.sym 30020 PMOD1_SB_LUT4_I3_O[1]
.sym 30021 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1[2]
.sym 30024 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30025 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 30038 PMOD1_SB_LUT4_I3_O[1]
.sym 30039 PMOD1_SB_LUT4_I3_O[0]
.sym 30040 LED3$SB_IO_OUT
.sym 30041 bt2.send_bitnum_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 30044 PMOD1_SB_LUT4_I3_O_SB_LUT4_I3_I1[2]
.sym 30045 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 30051 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30056 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30058 bt2.send_bitnum_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 30060 bt2.send_bitnum[2]
.sym 30061 bt2.send_bitnum_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30062 BT2_char_in[4]
.sym 30063 BT2_char_in[0]
.sym 30064 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30065 bt2.send_bitnum[2]
.sym 30067 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30068 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30069 bt2.send_bitnum[2]
.sym 30070 BT2_char_in[5]
.sym 30071 BT2_char_in[1]
.sym 30072 bt2.send_bitnum[2]
.sym 30073 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30074 bt2.send_bitnum_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 30076 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30077 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30078 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30079 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30080 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 30081 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30082 BT2_char_in[2]
.sym 30083 BT2_char_in[6]
.sym 30084 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30085 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30087 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 30088 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30089 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30090 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30091 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30092 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 30093 BT2_char_in[4]
.sym 30094 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 30095 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 30096 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]
.sym 30097 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30098 BT2_char_in[2]
.sym 30099 bt2.TXD_buf2
.sym 30100 bt2.char_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 30101 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30102 BT2_char_in[1]
.sym 30103 bt2.TXD_buf2
.sym 30104 bt2.char_out_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 30105 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30106 BT2_char_in[3]
.sym 30107 BT2_char_in[7]
.sym 30108 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30109 bt2.send_bitnum[2]
.sym 30111 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30112 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 30113 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30114 BT2_char_in[5]
.sym 30115 bt2.TXD_buf2
.sym 30116 bt2.char_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 30117 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30118 bt2.TXD_buf2
.sym 30119 BT2_char_in[3]
.sym 30120 bt2.char_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 30121 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30123 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 30124 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30125 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30126 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30127 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30128 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 30129 BT2_char_in[0]
.sym 30131 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30132 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 30133 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30134 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 30135 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0]
.sym 30136 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 30137 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30139 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30140 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30141 bt2.TXD_buf2
.sym 30318 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30319 bt2.receive_count[5]
.sym 30320 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30321 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 30339 bt2.receive_count[0]
.sym 30343 bt2.receive_count[1]
.sym 30344 $PACKER_VCC_NET
.sym 30347 bt2.receive_count[2]
.sym 30348 $PACKER_VCC_NET
.sym 30349 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30351 $PACKER_VCC_NET
.sym 30353 $nextpnr_ICESTORM_LC_3$I3
.sym 30355 bt2.receive_count[3]
.sym 30356 $PACKER_VCC_NET
.sym 30358 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30359 bt2.receive_count[4]
.sym 30360 $PACKER_VCC_NET
.sym 30361 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30363 $PACKER_VCC_NET
.sym 30365 $nextpnr_ICESTORM_LC_4$I3
.sym 30367 bt2.receive_count[5]
.sym 30368 $PACKER_VCC_NET
.sym 30371 $PACKER_VCC_NET
.sym 30373 $nextpnr_ICESTORM_LC_5$I3
.sym 30375 bt2.receive_count[6]
.sym 30376 $PACKER_VCC_NET
.sym 30379 bt2.receive_count[7]
.sym 30380 $PACKER_VCC_NET
.sym 30381 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 30383 $PACKER_VCC_NET
.sym 30385 $nextpnr_ICESTORM_LC_6$I3
.sym 30387 bt2.receive_count[8]
.sym 30388 $PACKER_VCC_NET
.sym 30391 $PACKER_VCC_NET
.sym 30393 $nextpnr_ICESTORM_LC_7$I3
.sym 30395 bt2.receive_count[9]
.sym 30396 $PACKER_VCC_NET
.sym 30399 $PACKER_VCC_NET
.sym 30401 $nextpnr_ICESTORM_LC_8$I3
.sym 30403 bt2.receive_count[10]
.sym 30404 $PACKER_VCC_NET
.sym 30406 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30407 bt2.receive_count[11]
.sym 30408 $PACKER_VCC_NET
.sym 30409 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 30410 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30411 bt2.receive_count[12]
.sym 30412 $PACKER_VCC_NET
.sym 30413 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 30414 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30415 bt2.receive_count[13]
.sym 30416 $PACKER_VCC_NET
.sym 30417 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 30418 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30419 bt2.receive_count[14]
.sym 30420 $PACKER_VCC_NET
.sym 30421 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 30422 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30423 bt2.receive_count[15]
.sym 30424 $PACKER_VCC_NET
.sym 30425 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 30426 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30427 bt2.receive_count[16]
.sym 30428 $PACKER_VCC_NET
.sym 30429 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 30430 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30431 bt2.receive_count[17]
.sym 30432 $PACKER_VCC_NET
.sym 30433 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 30434 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30435 bt2.receive_count[18]
.sym 30436 $PACKER_VCC_NET
.sym 30437 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 30438 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30439 bt2.receive_count[19]
.sym 30440 $PACKER_VCC_NET
.sym 30441 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 30442 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30443 bt2.receive_count[20]
.sym 30444 $PACKER_VCC_NET
.sym 30445 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 30446 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30447 bt2.receive_count[21]
.sym 30448 $PACKER_VCC_NET
.sym 30449 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 30450 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30451 bt2.receive_count[22]
.sym 30452 $PACKER_VCC_NET
.sym 30453 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 30454 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30455 bt2.receive_count[23]
.sym 30456 $PACKER_VCC_NET
.sym 30457 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 30458 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30459 bt2.receive_count[24]
.sym 30460 $PACKER_VCC_NET
.sym 30461 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 30462 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30463 bt2.receive_count[25]
.sym 30464 $PACKER_VCC_NET
.sym 30465 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 30466 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30467 bt2.receive_count[26]
.sym 30468 $PACKER_VCC_NET
.sym 30469 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 30470 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30471 bt2.receive_count[27]
.sym 30472 $PACKER_VCC_NET
.sym 30473 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 30474 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30475 bt2.receive_count[28]
.sym 30476 $PACKER_VCC_NET
.sym 30477 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 30478 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30479 bt2.receive_count[29]
.sym 30480 $PACKER_VCC_NET
.sym 30481 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 30482 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30483 bt2.receive_count[30]
.sym 30484 $PACKER_VCC_NET
.sym 30485 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 30486 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30487 bt2.receive_count[31]
.sym 30488 $PACKER_VCC_NET
.sym 30489 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 30490 bt2.receive_count[15]
.sym 30491 bt2.receive_count[16]
.sym 30492 bt2.receive_count[17]
.sym 30493 bt2.receive_count[18]
.sym 30494 bt2.receive_count[23]
.sym 30495 bt2.receive_count[24]
.sym 30496 bt2.receive_count[25]
.sym 30497 bt2.receive_count[26]
.sym 30498 bt2.receive_count[19]
.sym 30499 bt2.receive_count[20]
.sym 30500 bt2.receive_count[21]
.sym 30501 bt2.receive_count[22]
.sym 30506 PMOD1_SB_LUT4_I3_O[2]
.sym 30507 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 30508 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 30509 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 30510 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[0]
.sym 30511 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[1]
.sym 30512 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[2]
.sym 30513 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_1_I0[3]
.sym 30516 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30517 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30518 bt2.receive_count[27]
.sym 30519 bt2.receive_count[28]
.sym 30520 bt2.receive_count[29]
.sym 30521 bt2.receive_count[30]
.sym 30527 PMOD1_SB_LUT4_I3_O[2]
.sym 30528 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 30529 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 30531 bt2.send_state[0]
.sym 30532 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 30533 LED3$SB_IO_OUT
.sym 30535 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30536 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30537 LED3$SB_IO_OUT
.sym 30540 LED3$SB_IO_OUT
.sym 30541 bt2.RXD_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 30543 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 30544 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30545 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30546 bt2.send_state[0]
.sym 30547 bt2.send_state_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 30548 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 30549 LED3$SB_IO_OUT
.sym 30550 bt2.send_state_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 30551 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 30552 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 30553 bt2.send_state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 30556 LED3$SB_IO_OUT
.sym 30557 bt2.send_state[0]
.sym 30562 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 30563 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 30564 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 30565 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 30566 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 30567 bt2.receive_state[0]
.sym 30568 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 30569 LED3$SB_IO_OUT
.sym 30570 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 30571 bt2.sent_SB_LUT4_I1_1_O_SB_LUT4_I1_O[1]
.sym 30572 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30573 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 30578 bt2.receive_state[0]
.sym 30579 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 30580 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_O[2]
.sym 30581 LED3$SB_IO_OUT
.sym 30584 bt2.sent_SB_LUT4_I1_1_O[0]
.sym 30585 bt2.receive_state[0]
.sym 30588 LED3$SB_IO_OUT
.sym 30589 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30591 bt2.sent_SB_LUT4_I1_1_O[0]
.sym 30592 LED3$SB_IO_OUT
.sym 30593 bt2.receive_state[0]
.sym 30595 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30600 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30602 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 30604 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 30605 bt2.receive_bitnum_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30606 bt2.TXD_buf2
.sym 30607 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30608 BT2_char_in[7]
.sym 30609 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 30610 bt2.receive_state[0]
.sym 30611 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30612 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 30613 LED3$SB_IO_OUT
.sym 30617 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30618 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 30620 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30621 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30624 bt2.receive_state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 30625 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30631 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30632 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 30633 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30641 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30646 BT2_char_in[6]
.sym 30647 bt2.TXD_buf2
.sym 30648 bt2.char_out_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 30649 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30652 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30653 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30655 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30656 bt2.char_out_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]
.sym 30657 bt2.char_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30838 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 30839 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30840 bt2.receive_count[0]
.sym 30841 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30850 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30851 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 30852 bt2.receive_count_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]
.sym 30853 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30857 bt2.receive_count[4]
.sym 30861 bt2.receive_count[5]
.sym 30862 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 30863 bt2.receive_count[3]
.sym 30864 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30865 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30866 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 30867 bt2.receive_count[1]
.sym 30868 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30869 bt2.receive_count[0]
.sym 30874 bt2.receive_count[3]
.sym 30875 bt2.receive_count[4]
.sym 30876 bt2.receive_count[5]
.sym 30877 bt2.receive_count[6]
.sym 30878 bt2.receive_count[31]
.sym 30879 bt2.receive_count[0]
.sym 30880 bt2.receive_count[1]
.sym 30881 bt2.receive_count[2]
.sym 30882 bt2.receive_count[7]
.sym 30883 bt2.receive_count[8]
.sym 30884 bt2.receive_count[9]
.sym 30885 bt2.receive_count[10]
.sym 30889 bt2.receive_count[6]
.sym 30893 bt2.receive_count[1]
.sym 30897 bt2.receive_count[7]
.sym 30898 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30899 bt2.receive_count[6]
.sym 30900 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30901 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 30902 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 30903 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30904 bt2.receive_count_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[7]
.sym 30905 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30906 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 30907 bt2.receive_count[8]
.sym 30908 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30909 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30910 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 30911 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 30912 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[2]
.sym 30913 bt2.sent_SB_LUT4_I1_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0[3]
.sym 30917 bt2.receive_count[9]
.sym 30921 bt2.receive_count[10]
.sym 30925 bt2.receive_count[8]
.sym 30926 bt2.receive_count[11]
.sym 30927 bt2.receive_count[12]
.sym 30928 bt2.receive_count[13]
.sym 30929 bt2.receive_count[14]
.sym 30933 bt2.receive_count[11]
.sym 30937 bt2.receive_count[12]
.sym 30941 bt2.receive_count[13]
.sym 30945 bt2.receive_count[14]
.sym 30949 bt2.receive_count[19]
.sym 30953 bt2.receive_count[15]
.sym 30954 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30955 bt2.receive_count[10]
.sym 30956 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 30957 bt2.receive_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 30961 bt2.receive_count[22]
.sym 30962 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 30963 bt2.receive_count[9]
.sym 30964 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 30965 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[3]
.sym 30969 bt2.receive_count[18]
.sym 30973 bt2.receive_count[16]
.sym 30977 bt2.receive_count[17]
.sym 30981 bt2.receive_count[25]
.sym 30989 bt2.receive_count[30]
.sym 30993 bt2.receive_count[24]
.sym 30997 bt2.receive_count[20]
.sym 31001 bt2.receive_count[26]
.sym 31005 bt2.receive_count[23]
.sym 31009 bt2.receive_count[21]
.sym 31010 bt2.TXD_buf2
.sym 31011 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 31012 bt2.receive_count_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[0]
.sym 31013 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 31017 bt2.receive_count[27]
.sym 31021 bt2.receive_count[28]
.sym 31029 bt2.receive_count[31]
.sym 31031 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 31032 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 31033 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 31036 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 31037 PMOD1$SB_IO_IN
.sym 31041 bt2.receive_count[29]
.sym 31042 $PACKER_VCC_NET
.sym 31048 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 31049 bt2.RXD_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 31050 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 31051 bt2.sent_SB_LUT4_I1_I3[31]
.sym 31052 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 31053 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 31062 cntr_1[1]
.sym 31063 cntr_1[2]
.sym 31064 cntr_1[3]
.sym 31065 cntr_1[4]
.sym 31068 BT2_received
.sym 31069 LED1$SB_IO_OUT
.sym 31070 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 31071 bt2.CTS_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 31072 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 31073 bt2.receive_state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 31074 cntr_1[5]
.sym 31075 cntr_1[6]
.sym 31076 cntr_1[9]
.sym 31077 cntr_1[12]
.sym 31078 cntr_1[13]
.sym 31079 cntr_1[14]
.sym 31080 cntr_1[18]
.sym 31081 cntr_1[21]
.sym 31082 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31083 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31084 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31085 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31089 cntr_1[0]
.sym 31098 cntr_1[0]
.sym 31099 cntr_1[19]
.sym 31100 cntr_1[8]
.sym 31101 cntr_1[20]
.sym 31103 BT2_received
.sym 31104 LED1$SB_IO_OUT
.sym 31105 bt2.TXD_buf2
.sym 31106 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 31107 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 31108 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 31109 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 31110 cntr_1[31]
.sym 31111 cntr_1[7]
.sym 31112 cntr_1[10]
.sym 31113 cntr_1[11]
.sym 31121 clk_1
.sym 31126 cntr_1[15]
.sym 31127 cntr_1[16]
.sym 31128 cntr_1[17]
.sym 31129 cntr_1[22]
.sym 31132 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31133 clk_1_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31142 cntr_1[23]
.sym 31143 cntr_1[24]
.sym 31144 cntr_1[25]
.sym 31145 cntr_1[26]
.sym 31162 cntr_1[27]
.sym 31163 cntr_1[28]
.sym 31164 cntr_1[29]
.sym 31165 cntr_1[30]
.sym 31365 bt2.receive_count[0]
.sym 31385 bt2.receive_count[3]
.sym 31389 bt2.receive_count[2]
.sym 31395 bt2.receive_count_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[0]
.sym 31400 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 31404 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 31408 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 31412 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 31416 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 31420 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 31424 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 31428 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 31432 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 31436 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 31440 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 31444 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 31448 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 31452 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 31456 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 31460 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 31464 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 31468 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 31472 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 31476 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 31480 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 31484 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 31488 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 31492 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 31496 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 31500 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 31504 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 31508 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 31512 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 31516 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 31520 bt2.sent_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 31523 $PACKER_VCC_NET
.sym 31525 $nextpnr_ICESTORM_LC_1$I3
.sym 31527 BT2_received
.sym 31528 LED1$SB_IO_OUT
.sym 31529 $nextpnr_ICESTORM_LC_1$COUT
.sym 31530 bt2.TXD_buf1
.sym 31555 cntr_1[0]
.sym 31560 cntr_1[1]
.sym 31561 cntr_1[0]
.sym 31564 cntr_1[2]
.sym 31565 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31568 cntr_1[3]
.sym 31569 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 31572 cntr_1[4]
.sym 31573 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 31576 cntr_1[5]
.sym 31577 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 31580 cntr_1[6]
.sym 31581 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 31584 cntr_1[7]
.sym 31585 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 31588 cntr_1[8]
.sym 31589 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 31592 cntr_1[9]
.sym 31593 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 31596 cntr_1[10]
.sym 31597 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 31600 cntr_1[11]
.sym 31601 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 31604 cntr_1[12]
.sym 31605 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 31608 cntr_1[13]
.sym 31609 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 31612 cntr_1[14]
.sym 31613 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 31616 cntr_1[15]
.sym 31617 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 31620 cntr_1[16]
.sym 31621 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 31624 cntr_1[17]
.sym 31625 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 31628 cntr_1[18]
.sym 31629 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 31632 cntr_1[19]
.sym 31633 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 31636 cntr_1[20]
.sym 31637 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 31640 cntr_1[21]
.sym 31641 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 31644 cntr_1[22]
.sym 31645 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 31648 cntr_1[23]
.sym 31649 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 31652 cntr_1[24]
.sym 31653 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 31656 cntr_1[25]
.sym 31657 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 31660 cntr_1[26]
.sym 31661 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 31664 cntr_1[27]
.sym 31665 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 31668 cntr_1[28]
.sym 31669 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 31672 cntr_1[29]
.sym 31673 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 31676 cntr_1[30]
.sym 31677 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 31680 cntr_1[31]
.sym 31681 cntr_1_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 31922 PMOD3$SB_IO_IN
.sym 32070 $PACKER_VCC_NET
.sym 32078 RST_N_PERFORMED_REG
.sym 32121 LED4$SB_IO_OUT
.sym 32565 LED3$SB_IO_OUT
