<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p696" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_696{left:469px;bottom:68px;letter-spacing:0.1px;}
#t2_696{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_696{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_696{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_696{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_696{left:359px;bottom:805px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_696{left:69px;bottom:695px;letter-spacing:0.13px;}
#t8_696{left:69px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_696{left:69px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#ta_696{left:69px;bottom:640px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tb_696{left:69px;bottom:617px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_696{left:69px;bottom:591px;}
#td_696{left:95px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_696{left:69px;bottom:568px;}
#tf_696{left:95px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_696{left:69px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_696{left:69px;bottom:532px;letter-spacing:-0.19px;}
#ti_696{left:69px;bottom:509px;letter-spacing:-0.16px;word-spacing:-1.24px;}
#tj_696{left:69px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_696{left:69px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_696{left:69px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_696{left:69px;bottom:435px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#tn_696{left:69px;bottom:419px;letter-spacing:-0.14px;word-spacing:-1px;}
#to_696{left:69px;bottom:402px;letter-spacing:-0.15px;word-spacing:-1.4px;}
#tp_696{left:69px;bottom:385px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_696{left:69px;bottom:362px;letter-spacing:-0.14px;word-spacing:-1px;}
#tr_696{left:69px;bottom:345px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ts_696{left:69px;bottom:328px;letter-spacing:-0.14px;word-spacing:-1px;}
#tt_696{left:69px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tu_696{left:69px;bottom:289px;letter-spacing:-0.17px;word-spacing:-1.27px;}
#tv_696{left:69px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tw_696{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tx_696{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#ty_696{left:366px;bottom:1065px;letter-spacing:-0.11px;}
#tz_696{left:366px;bottom:1050px;letter-spacing:-0.18px;}
#t10_696{left:411px;bottom:1065px;letter-spacing:-0.12px;}
#t11_696{left:411px;bottom:1050px;letter-spacing:-0.18px;}
#t12_696{left:484px;bottom:1065px;letter-spacing:-0.12px;}
#t13_696{left:484px;bottom:1050px;letter-spacing:-0.12px;}
#t14_696{left:484px;bottom:1034px;letter-spacing:-0.12px;}
#t15_696{left:552px;bottom:1065px;letter-spacing:-0.12px;}
#t16_696{left:74px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_696{left:74px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_696{left:366px;bottom:1011px;letter-spacing:-0.18px;}
#t19_696{left:411px;bottom:1011px;letter-spacing:-0.11px;}
#t1a_696{left:484px;bottom:1011px;letter-spacing:-0.15px;}
#t1b_696{left:552px;bottom:1011px;letter-spacing:-0.11px;}
#t1c_696{left:552px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1d_696{left:552px;bottom:978px;letter-spacing:-0.12px;}
#t1e_696{left:74px;bottom:955px;letter-spacing:-0.12px;}
#t1f_696{left:74px;bottom:933px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1g_696{left:366px;bottom:955px;letter-spacing:-0.15px;}
#t1h_696{left:411px;bottom:955px;letter-spacing:-0.13px;}
#t1i_696{left:484px;bottom:955px;letter-spacing:-0.16px;}
#t1j_696{left:552px;bottom:955px;letter-spacing:-0.11px;}
#t1k_696{left:552px;bottom:938px;letter-spacing:-0.12px;word-spacing:-0.8px;}
#t1l_696{left:552px;bottom:921px;letter-spacing:-0.12px;}
#t1m_696{left:74px;bottom:898px;letter-spacing:-0.12px;}
#t1n_696{left:74px;bottom:877px;letter-spacing:-0.15px;}
#t1o_696{left:366px;bottom:898px;letter-spacing:-0.15px;}
#t1p_696{left:411px;bottom:898px;letter-spacing:-0.13px;}
#t1q_696{left:484px;bottom:898px;letter-spacing:-0.16px;}
#t1r_696{left:552px;bottom:898px;letter-spacing:-0.11px;}
#t1s_696{left:552px;bottom:881px;letter-spacing:-0.13px;word-spacing:-0.69px;}
#t1t_696{left:552px;bottom:865px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_696{left:82px;bottom:784px;letter-spacing:-0.15px;}
#t1v_696{left:190px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1w_696{left:369px;bottom:784px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1x_696{left:544px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1y_696{left:723px;bottom:784px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1z_696{left:88px;bottom:759px;letter-spacing:-0.19px;}
#t20_696{left:173px;bottom:759px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_696{left:360px;bottom:759px;letter-spacing:-0.12px;}
#t22_696{left:536px;bottom:759px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_696{left:744px;bottom:759px;letter-spacing:-0.14px;}
#t24_696{left:84px;bottom:735px;letter-spacing:-0.17px;}
#t25_696{left:179px;bottom:735px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t26_696{left:365px;bottom:735px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_696{left:535px;bottom:735px;letter-spacing:-0.12px;}
#t28_696{left:726px;bottom:735px;letter-spacing:-0.13px;}

.s1_696{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_696{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_696{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_696{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_696{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_696{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_696{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_696{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts696" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg696Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg696" style="-webkit-user-select: none;"><object width="935" height="1210" data="696/696.svg" type="image/svg+xml" id="pdf696" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_696" class="t s1_696">BLENDVPD—Variable Blend Packed Double Precision Floating-Point Values </span>
<span id="t2_696" class="t s2_696">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_696" class="t s1_696">3-100 </span><span id="t4_696" class="t s1_696">Vol. 2A </span>
<span id="t5_696" class="t s3_696">BLENDVPD—Variable Blend Packed Double Precision Floating-Point Values </span>
<span id="t6_696" class="t s4_696">Instruction Operand Encoding </span>
<span id="t7_696" class="t s4_696">Description </span>
<span id="t8_696" class="t s5_696">Conditionally copy each quadword data element of double precision floating-point value from the second source </span>
<span id="t9_696" class="t s5_696">operand and the first source operand depending on mask bits defined in the mask register operand. The mask bits </span>
<span id="ta_696" class="t s5_696">are the most significant bit in each quadword element of the mask register. </span>
<span id="tb_696" class="t s5_696">Each quadword element of the destination operand is copied from: </span>
<span id="tc_696" class="t s6_696">• </span><span id="td_696" class="t s5_696">the corresponding quadword element in the second source operand, if a mask bit is “1”; or </span>
<span id="te_696" class="t s6_696">• </span><span id="tf_696" class="t s5_696">the corresponding quadword element in the first source operand, if a mask bit is “0” </span>
<span id="tg_696" class="t s5_696">The register assignment of the implicit mask operand for BLENDVPD is defined to be the architectural register </span>
<span id="th_696" class="t s5_696">XMM0. </span>
<span id="ti_696" class="t s5_696">128-bit Legacy SSE version: The first source operand and the destination operand is the same. Bits (MAXVL-1:128) </span>
<span id="tj_696" class="t s5_696">of the corresponding YMM destination register remain unchanged. The mask register operand is implicitly defined </span>
<span id="tk_696" class="t s5_696">to be the architectural register XMM0. An attempt to execute BLENDVPD with a VEX prefix will cause #UD. </span>
<span id="tl_696" class="t s5_696">VEX.128 encoded version: The first source operand and the destination operand are XMM registers. The second </span>
<span id="tm_696" class="t s5_696">source operand is an XMM register or 128-bit memory location. The mask operand is the third source register, and </span>
<span id="tn_696" class="t s5_696">encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is </span>
<span id="to_696" class="t s5_696">ignored. The upper bits (MAXVL-1:128) of the corresponding YMM register (destination register) are zeroed. VEX.W </span>
<span id="tp_696" class="t s5_696">must be 0, otherwise, the instruction will #UD. </span>
<span id="tq_696" class="t s5_696">VEX.256 encoded version: The first source operand and destination operand are YMM registers. The second source </span>
<span id="tr_696" class="t s5_696">operand can be a YMM register or a 256-bit memory location. The mask operand is the third source register, and </span>
<span id="ts_696" class="t s5_696">encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is </span>
<span id="tt_696" class="t s5_696">ignored. VEX.W must be 0, otherwise, the instruction will #UD. </span>
<span id="tu_696" class="t s5_696">VBLENDVPD permits the mask to be any XMM or YMM register. In contrast, BLENDVPD treats XMM0 implicitly as the </span>
<span id="tv_696" class="t s5_696">mask and do not support non-destructive destination operation. </span>
<span id="tw_696" class="t s7_696">Opcode/ </span>
<span id="tx_696" class="t s7_696">Instruction </span>
<span id="ty_696" class="t s7_696">Op/ </span>
<span id="tz_696" class="t s7_696">En </span>
<span id="t10_696" class="t s7_696">64/32-bit </span>
<span id="t11_696" class="t s7_696">Mode </span>
<span id="t12_696" class="t s7_696">CPUID </span>
<span id="t13_696" class="t s7_696">Feature </span>
<span id="t14_696" class="t s7_696">Flag </span>
<span id="t15_696" class="t s7_696">Description </span>
<span id="t16_696" class="t s8_696">66 0F 38 15 /r </span>
<span id="t17_696" class="t s8_696">BLENDVPD xmm1, xmm2/m128 , &lt;XMM0&gt; </span>
<span id="t18_696" class="t s8_696">RM0 </span><span id="t19_696" class="t s8_696">V/V </span><span id="t1a_696" class="t s8_696">SSE4_1 </span><span id="t1b_696" class="t s8_696">Select packed double precision floating-point </span>
<span id="t1c_696" class="t s8_696">values from xmm1 and xmm2 from mask specified </span>
<span id="t1d_696" class="t s8_696">in XMM0 and store the values in xmm1. </span>
<span id="t1e_696" class="t s8_696">VEX.128.66.0F3A.W0 4B /r /is4 </span>
<span id="t1f_696" class="t s8_696">VBLENDVPD xmm1, xmm2, xmm3/m128, xmm4 </span>
<span id="t1g_696" class="t s8_696">RVMR </span><span id="t1h_696" class="t s8_696">V/V </span><span id="t1i_696" class="t s8_696">AVX </span><span id="t1j_696" class="t s8_696">Conditionally copy double precision floating-point </span>
<span id="t1k_696" class="t s8_696">values from xmm2 or xmm3/m128 to xmm1, based </span>
<span id="t1l_696" class="t s8_696">on mask bits in the mask operand, xmm4. </span>
<span id="t1m_696" class="t s8_696">VEX.256.66.0F3A.W0 4B /r /is4 </span>
<span id="t1n_696" class="t s8_696">VBLENDVPD ymm1, ymm2, ymm3/m256, ymm4 </span>
<span id="t1o_696" class="t s8_696">RVMR </span><span id="t1p_696" class="t s8_696">V/V </span><span id="t1q_696" class="t s8_696">AVX </span><span id="t1r_696" class="t s8_696">Conditionally copy double precision floating-point </span>
<span id="t1s_696" class="t s8_696">values from ymm2 or ymm3/m256 to ymm1, based </span>
<span id="t1t_696" class="t s8_696">on mask bits in the mask operand, ymm4. </span>
<span id="t1u_696" class="t s7_696">Op/En </span><span id="t1v_696" class="t s7_696">Operand 1 </span><span id="t1w_696" class="t s7_696">Operand 2 </span><span id="t1x_696" class="t s7_696">Operand 3 </span><span id="t1y_696" class="t s7_696">Operand 4 </span>
<span id="t1z_696" class="t s8_696">RM0 </span><span id="t20_696" class="t s8_696">ModRM:reg (r, w) </span><span id="t21_696" class="t s8_696">ModRM:r/m (r) </span><span id="t22_696" class="t s8_696">implicit XMM0 </span><span id="t23_696" class="t s8_696">N/A </span>
<span id="t24_696" class="t s8_696">RVMR </span><span id="t25_696" class="t s8_696">ModRM:reg (w) </span><span id="t26_696" class="t s8_696">VEX.vvvv (r) </span><span id="t27_696" class="t s8_696">ModRM:r/m (r) </span><span id="t28_696" class="t s8_696">imm8[7:4] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
