
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 38748, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 46467



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 35749, vs. lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 38748



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 38748, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 76275



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 35749, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 46467



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 46467, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 76275



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 35749, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 76275



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 65 with 204 nodes

n189--4080:DMA_LOAD : [0:1]
n124--3610:DMA_LOAD : [0:1]
n107--3758:DMA_LOAD : [0:1]
n173--4228:DMA_LOAD : [0:1]
n203--3605:IFGE : [2:2]
n123--3613:DMA_LOAD : [2:3]
n106--3761:DMA_LOAD : [2:3]
n23--4067:IADD : [2:2]
n41--4231:DMA_LOAD : [3:4]
n63--4083:DMA_LOAD : [3:4]
n9--3765:IAND : [4:4]
n55--3617:IAND : [4:4]
n1--4002:DMA_LOAD : [5:6]
n70--3695:ISHR : [5:5]
n40--4235:IAND : [5:5]
n34--4087:IAND : [5:5]
n92--3719:ISHR : [6:6]
n91--4522:DMA_LOAD : [6:7]
n5--3929:DMA_LOAD : [6:7]
n93--4399:DMA_LOAD : [7:8]
n8--3789:ISHR : [7:7]
n162--4111:ISHR : [8:8]
n181--3971:DMA_LOAD : [8:9]
n33--4189:ISHR : [8:8]
n14--4052:DMA_LOAD : [9:10]
n36--4165:ISHR : [9:9]
n177--4042:DMA_LOAD : [9:10]
n196--4389:DMA_LOAD : [10:11]
n59--4512:DMA_LOAD : [10:11]
n175--4037:DMA_LOAD : [11:12]
n156--4481:DMA_LOAD : [11:12]
n157--4337:ISHR : [12:12]
n118--4011:DMA_LOAD : [12:13]
n62--3867:ISHR : [13:13]
n65--4426:DMA_LOAD : [13:14]
n195--3919:DMA_LOAD : [13:14]
n68--4472:DMA_LOAD : [14:15]
n192--3641:ISHR : [14:14]
n163--4313:ISHR : [15:15]
n185--3980:DMA_LOAD : [15:16]
n120--4259:ISHR : [15:15]
n29--3956:DMA_LOAD : [16:17]
n104--4450:DMA_LOAD : [16:17]
n200--4441:DMA_LOAD : [16:17]
n102--4507:DMA_LOAD : [17:18]
n127--3843:ISHR : [18:18]
n95--3709:IXOR : [18:18]
n97--4466:DMA_LOAD : [18:19]
n199--3914:DMA_LOAD : [19:20]
n11--3733:IXOR : [19:19]
n182--4351:IXOR : [19:19]
n35--4179:IXOR : [20:20]
n16--4203:IXOR : [20:20]
n114--4125:IXOR : [20:20]
n113--3803:IXOR : [21:21]
n119--4273:IXOR : [21:21]
n116--3881:IXOR : [21:21]
n43--3996:DMA_LOAD : [21:22]
n49--4384:DMA_LOAD : [22:23]
n20--3655:IXOR : [22:22]
n89--4327:IXOR : [22:22]
n0--4024:ISHL : [23:23]
n90--4525:ISHL : [23:23]
n126--3857:IXOR : [23:23]
n4--3932:ISHL : [24:24]
n94--3711:IXOR : [24:24]
n50--4392:ISHL : [24:24]
n180--3974:ISHL : [24:24]
n52--4444:ISHL : [25:25]
n10--3747:IXOR : [25:25]
n53--4453:ISHL : [25:25]
n184--3983:ISHL : [25:25]
n58--4515:ISHL : [26:26]
n12--4005:ISHL : [26:26]
n78--4402:ISHL : [26:26]
n99--3859:IXOR : [26:26]
n176--4045:ISHL : [27:27]
n13--4055:ISHL : [27:27]
n57--4064:ISHL : [27:27]
n79--4412:ISHL : [27:27]
n155--4484:ISHL : [28:28]
n15--4217:IXOR : [28:28]
n18--3942:ISHL : [28:28]
n19--3669:IXOR : [28:28]
n85--4139:IXOR : [29:29]
n117--4014:ISHL : [29:29]
n150--3817:IXOR : [29:29]
n194--3922:ISHL : [29:29]
n67--4475:ISHL : [30:30]
n66--4435:ISHL : [30:30]
n88--4329:IXOR : [30:30]
n193--4494:ISHL : [30:30]
n144--4287:IXOR : [31:31]
n166--4365:IXOR : [31:31]
n100--3895:IXOR : [31:31]
n28--3965:ISHL : [31:31]
n101--4534:ISHL : [32:32]
n96--4485:IOR : [32:32]
n105--4181:IXOR : [32:32]
n51--4436:IOR : [32:32]
n3--4219:IXOR : [33:33]
n98--3897:IXOR : [33:33]
n32--4516:IOR : [33:33]
n76--3966:IOR : [33:33]
n31--4526:IOR : [34:34]
n75--3975:IOR : [34:34]
n56--4046:IOR : [34:34]
n77--4393:IOR : [34:34]
n154--4028:DMA_LOAD(ref) : [35:36]
n133--4367:IXOR : [35:35]
n17--3923:IOR : [35:35]
n135--4006:IOR : [35:35]
n61--3749:IXOR : [36:36]
n82--3987:DMA_LOAD(ref) : [36:37]
n138--4056:IOR : [36:36]
n84--4141:IXOR : [37:37]
n42--4015:IOR : [37:37]
n64--4445:IOR : [37:37]
n122--3671:IXOR : [38:38]
n26--3905:DMA_LOAD(ref) : [38:39]
n45--4289:IXOR : [38:38]
n22--3946:DMA_LOAD(ref) : [38:39]
n48--4403:IOR : [39:39]
n142--4476:IOR : [39:39]
n2--4224:IAND : [40:40]
n167--3933:IOR : [40:40]
n168--3819:IXOR : [40:40]
n83--4025:IOR : [40:40]
n60--3754:IAND : [41:41]
n30--4535:IOR : [41:41]
n74--3984:IOR : [41:41]
n44--4294:IAND : [41:41]
n132--3824:IAND : [42:42]
n121--3676:IAND : [42:42]
n24--4454:IOR : [42:42]
n111--4372:IAND : [42:42]
n27--3943:IOR : [43:43]
n141--4495:IOR : [43:43]
n202--4146:IAND : [43:43]
n159--4413:IOR : [43:43]
n137--4065:IOR : [44:44]
n179--3902:IAND : [44:44]
n7--4276:IAND : [44:44]
n71--4316:IAND : [44:44]
n73--3884:IAND : [45:45]
n161--4242:DMA_STORE : [45:46]
n54--3658:IAND : [45:45]
n140--4262:IAND : [45:45]
n110--4373:DMA_STORE : [46:47]
n198--4225:DMA_STORE : [46:47]
n160--3846:IAND : [46:46]
n130--3755:DMA_STORE : [47:48]
n38--4128:IAND : [47:47]
n152--3806:IAND : [48:48]
n131--3825:DMA_STORE : [48:49]
n153--4536:DMA_STORE : [48:49]
n197--3677:DMA_STORE : [49:50]
n158--4414:DMA_STORE : [49:50]
n39--4340:IAND : [50:50]
n115--3624:DMA_STORE : [50:51]
n178--3903:DMA_STORE : [51:52]
n112--3644:IAND : [51:51]
n81--4026:DMA_STORE : [51:52]
n80--3698:IAND : [52:52]
n190--4066:DMA_STORE : [52:53]
n191--3772:DMA_STORE : [53:54]
n21--4455:DMA_STORE : [53:54]
n172--3985:DMA_STORE : [53:54]
n87--4168:IAND : [54:54]
n25--3944:DMA_STORE : [55:56]
n47--4206:IAND : [55:55]
n69--3722:IAND : [55:55]
n170--4295:DMA_STORE : [55:56]
n186--4114:IAND : [56:56]
n103--4094:DMA_STORE : [56:57]
n147--4496:DMA_STORE : [57:58]
n201--4147:DMA_STORE : [57:58]
n146--3792:IAND : [57:57]
n129--4354:IAND : [58:58]
n108--4192:IAND : [58:58]
n6--4277:IFEQ : [59:59]
n72--3885:IFEQ : [59:59]
n149--3870:IAND : [59:59]
n109--3736:IAND : [59:59]
n183--3645:IFEQ : [60:60]
n151--3807:IFEQ : [60:60]
n86--4169:IFEQ : [60:60]
n171--3847:IFEQ : [60:60]
n143--3737:IFEQ : [61:61]
n165--3699:IFEQ : [61:61]
n187--4537:IADD : [61:61]
n46--4207:IFEQ : [61:61]
n188--4115:IFEQ : [62:62]
n174--4075:IFGE : [62:62]
n37--4129:IFEQ : [62:62]
n164--4193:IFEQ : [62:62]
n136--4341:IFEQ : [63:63]
n125--3659:IFEQ : [63:63]
n169--4317:IFEQ : [63:63]
n148--3871:IFEQ : [63:63]
n134--3723:IFEQ : [64:64]
n145--3793:IFEQ : [64:64]
n139--4263:IFEQ : [64:64]
n128--4355:IFEQ : [64:64]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 6430 inspected nodes
2232 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 12 times
Best latency found: 65
Initial best latency: 66
96 out of 204 DFG nodes could be skipped to find best schedule
It took 1343 milliseconds to converge
Scheduling took 46467 milliseconds

Buld tree is huge, will not print it

###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 5124 inspected nodes
2232 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 12 times
Best latency found: 65
Initial best latency: 66
96 out of 204 DFG nodes could be skipped to find best schedule
It took 1389 milliseconds to converge
Scheduling took 35749 milliseconds

Buld tree is huge, will not print it

###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 5124 inspected nodes
2232 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 12 times
Best latency found: 65
Initial best latency: 66
96 out of 204 DFG nodes could be skipped to find best schedule
It took 1403 milliseconds to converge
Scheduling took 38748 milliseconds

Buld tree is huge, will not print it

###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: listSchedule
BULB tree contains 6430 inspected nodes
2232 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 12 times
Best latency found: 65
Initial best latency: 66
96 out of 204 DFG nodes could be skipped to find best schedule
It took 2230 milliseconds to converge
Scheduling took 76275 milliseconds

Buld tree is huge, will not print it
