# Design and Verification of FIFO using System Verilog Environemnt

* Simulation Output
 ![Output_Display](https://github.com/S-E-N-S-O-H-A-M/Design-and-Verification-of-FIFO/assets/65547096/cf4d0472-7326-4a5d-bb35-64e368711dd7)

 ![fifo_wave](https://github.com/S-E-N-S-O-H-A-M/Design-and-Verification-of-FIFO/assets/65547096/b4b74bd5-28ad-46be-8dbe-5a582b6228ef)
