<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: verichip4</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_verichip4'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_verichip4')">verichip4<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod0.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod0.html#Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod0.html#Toggle" >100.00</a></td>
<td class="s10 cl rt"><a href="mod0.html#FSM" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/afs/asu.edu/users/j/p/e/jperezto/eee598sdm/homework04/verichip4.sv')">/afs/asu.edu/users/j/p/e/jperezto/eee598sdm/homework04/verichip4.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod0.html#inst_tag_0"  onclick="showContent('inst_tag_0')">top_verichip4.verichip4<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod0.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod0.html#Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod0.html#Toggle" >100.00</a></td>
<td class="s10 cl rt"><a href="mod0.html#FSM" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_verichip4'>
<hr>
<a name="inst_tag_0"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_0" >top_verichip4.verichip4<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod0.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod0.html#Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod0.html#Toggle" >100.00</a></td>
<td class="s10 cl rt"><a href="mod0.html#FSM" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td class="alfsrt">NAME</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_1" >top_verichip4<img src="fx.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td></tr><tr>
<td colspan=6>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_verichip4'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod0.html" >verichip4<img src="ex.gif" class="icon"></a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>159</td><td>159</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>92</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>121</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>163</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>181</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>251</td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>278</td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>305</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>320</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>336</td><td>58</td><td>58</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
91                      begin
92         1/1            if ( !rst_b )
93                        begin
94         1/1               export_dis &lt;= export_disable;
95         1/1               state      &lt;= VCHIP_STATE_RESET;
96         1/1               alu_out    &lt;= 16'h0;
97                        end // if ( !rst_b )
98                        else
99                        begin
100        1/1               export_dis &lt;= export_disable;
101        1/1               state &lt;= next_state;
102        1/1               alu_out &lt;= alu_result;
103                       end // else: !if( !rst_b )
104                     end
105                     
106                     assign bad_exp_cmd = export_dis &amp;&amp; valid &amp;&amp; ( cmd &gt; VCHIP_LAST_EXP_CMD );
107                     assign bad_cmd     = valid &amp;&amp; ( cmd &gt; VCHIP_LAST_CMD );
108                     assign overflow    = valid &amp;&amp;
109                                          ( ( ( cmd == VCHIP_CMD_ADD ) &amp;&amp;                                      // adding
110                                              ( ( alu_left[15] &amp;&amp; alu_right[15] &amp;&amp; !alu_result[15] ) ||        // two neg -&gt; pos
111                                                ( !alu_left[15] &amp;&amp; !alu_right[15] &amp;&amp; alu_result[15] ) ) ) ||   // two pos -&gt; neg
112                                             ( ( cmd == VCHIP_CMD_SUB ) &amp;&amp;                                     // subtracting
113                                               ( ( alu_left[15] &amp;&amp; !alu_right[15] &amp;&amp; !alu_result[15] ) ||      // neg - pos -&gt; pos
114                                                 ( !alu_left[15] &amp;&amp; alu_right[15] &amp;&amp; alu_result[15] ) ) ) );   // pos - neg -&gt; neg
115                     
116                     assign interrupt_1 = int1;
117                     assign interrupt_2 = int2;
118                     
119                     always_comb
120                     begin
121        1/1             case ( state )
122                          VCHIP_STATE_RESET:
123                          begin
124        1/1                  if ( !maroon &amp;&amp; gold )
125        1/1                     next_state = VCHIP_STATE_NORM;
126                             else
127        1/1                     next_state = VCHIP_STATE_RESET;
128                          end // case: VCHIP_STATE_RESET
129                     
130                          VCHIP_STATE_NORM:
131                          begin
132        1/1                  if ( export_dis &amp;&amp; valid &amp;&amp; bad_exp_cmd )
133        1/1                     next_state = VCHIP_STATE_EXP;
134        1/1                  else if ( valid &amp;&amp; ( bad_cmd || overflow ) )
135        1/1                     next_state = VCHIP_STATE_ERR;
136                             else
137        1/1                     next_state = VCHIP_STATE_NORM;
138                          end // case: VCHIP_STATE_NORM
139                     
140                          VCHIP_STATE_ERR:
141                          begin
142        1/1                  if ( maroon &amp;&amp; !gold )
143        1/1                     next_state = VCHIP_STATE_NORM;
144                             else
145        1/1                     next_state = VCHIP_STATE_ERR;
146                          end // case: VCHIP_STATE_ERR
147                     
148                          VCHIP_STATE_EXP:
149                          begin
150        1/1                  next_state = VCHIP_STATE_EXP;
151                          end // case: VCHIP_STATE_EXP
152                     
153                          default:
154                          begin
155        1/1                  next_state = VCHIP_STATE_LOST;
156                          end // case: default
157                     
158                        endcase // case ( state )
159                     end // always_comb
160                     
161                     always_ff @ ( posedge clk or negedge rst_b )
162                     begin
163        1/1            if ( !rst_b )
164                       begin
165        1/1               int1       &lt;= 1'b0;
166                       end // if ( !rst_b )
167        1/1            else if ( int1_en &amp;&amp; ( state == VCHIP_STATE_NORM ) &amp;&amp; valid &amp;&amp;
168                                 ( bad_cmd || overflow ) )
169                       begin
170        1/1               int1 &lt;= 1'b1;
171                       end // if ( ( state == VCHIP_STATE_NORM ) &amp;&amp; valid &amp;&amp;...
172        1/1            else if ( chip_select &amp;&amp; !rw_ &amp;&amp; ( address == VCHIP_ADDR_STA ) &amp;&amp; byte_en[1] )
173                       begin
174        1/1               if ( data_in[VCHIP_STA_INT1] )
175        1/1                  int1 &lt;= 1'b0;
                   <font color = "red">==>  MISSING_ELSE</font>
176                       end // else: !if( !rst_b )
                        MISSING_ELSE
177                     end // always_ff @ ( posedge clk or negedge rst_b )
178                     
179                     always_ff @ ( posedge clk or negedge rst_b )
180                     begin
181        1/1            if ( !rst_b )
182                       begin
183        1/1               int2       &lt;= 1'b0;
184                       end // if ( !rst_b )
185        1/1            else if ( int2_en &amp;&amp; ( state == VCHIP_STATE_NORM ) &amp;&amp; valid &amp;&amp; bad_exp_cmd )
186                       begin
187        1/1               int2 &lt;= 1'b1;
188                       end // if ( ( state == VCHIP_STATE_NORM ) &amp;&amp; valid &amp;&amp;...
189        1/1            else if ( chip_select &amp;&amp; !rw_ &amp;&amp; ( address == VCHIP_ADDR_STA ) &amp;&amp; byte_en[1] )
190                       begin
191        1/1               if ( data_in[VCHIP_STA_INT2] )
192        1/1                  int2 &lt;= 1'b0;
                   <font color = "red">==>  MISSING_ELSE</font>
193                       end // else: !if( !rst_b )
                        MISSING_ELSE
194                     end // always_ff @ ( posedge clk or negedge rst_b )
195                     
196                     always_ff @ ( posedge clk or negedge rst_b )
197                     begin
198        1/1            if ( !rst_b )
199                       begin
200        1/1               valid &lt;= 1'b0;
201        1/1               cmd &lt;= VCHIP_CMD_NONE;
202                       end // if ( !rst_b )
203        1/1            else if ( next_state == VCHIP_STATE_EXP )
204                       begin
205        1/1               valid &lt;= 1'b0;
206        1/1               cmd &lt;= VCHIP_CMD_NONE;
207                       end // if ( next_state == VCHIP_STATE_EXP )
208        1/1            else if ( state == VCHIP_STATE_ERR )
209                       begin
210        1/1               valid &lt;= 1'b0;
211        1/1               cmd &lt;= cmd;
212                       end // if ( state == VCHIP_STATE_ERR )
213        1/1            else if ( chip_select &amp;&amp; !rw_ &amp;&amp; ( address == VCHIP_ADDR_CMD ) )
214                       begin
215        1/1               valid &lt;= data_in[VCHIP_CMD_VAL] &amp;&amp; byte_en[1];
216        1/1               if ( byte_en[0] )
217        1/1                  cmd &lt;= data_in[VCHIP_CMD_LEFT:0];
                   <font color = "red">==>  MISSING_ELSE</font>
218                       end // if ( chip_select &amp;&amp; !rw_ &amp;&amp; ( address == VCHIP_ADDR_CMD ) )
219                       else
220                       begin
221        1/1               valid &lt;= 1'b0;
222                       end // else: !if( chip_select &amp;&amp; !rw_ &amp;&amp; ( address == VCHIP_ADDR_CMD ) )
223                     end // always_ff @ ( posedge clk or negedge rst_b )
224                     
225                     always_ff @ ( posedge clk or negedge rst_b )
226                     begin
227        1/1            if ( !rst_b )
228                       begin
229        1/1               int2_en    &lt;= 1'b0;
230        1/1               int1_en    &lt;= 1'b0;
231                       end // if ( !rst_b )
232        1/1            else if ( next_state == VCHIP_STATE_EXP )
233                       begin
234        1/1               int2_en &lt;= 1'b0;
235        1/1               int1_en &lt;= 1'b0;
236                       end // if ( next_state == VCHIP_STATE_EXP )
237        1/1            else if ( state == VCHIP_STATE_ERR )
238                       begin
239        1/1               int2_en &lt;= int2_en;
240        1/1               int1_en &lt;= int1_en;
241                       end // if ( state == VCHIP_STATE_ERR )
242        1/1            else if ( chip_select &amp;&amp; !rw_ &amp;&amp; ( address == VCHIP_ADDR_CON ) &amp;&amp; byte_en[1] )
243                       begin
244        1/1               int2_en &lt;= data_in[VCHIP_STA_INT2];
245        1/1               int1_en &lt;= data_in[VCHIP_STA_INT1];
246                       end // else: !if( !rst_b )
                        MISSING_ELSE
247                     end // always_ff @ ( posedge clk or negedge rst_b )
248                     
249                     always_ff @ ( posedge clk or negedge rst_b )
250                     begin
251        1/1            if ( !rst_b )
252                       begin
253        1/1               alu_left &lt;= 16'h0;
254                       end // if ( !rst_b )
255        1/1            else if ( next_state == VCHIP_STATE_EXP )
256                       begin
257        1/1               alu_left &lt;= 16'h0;
258                       end // if ( next_state == VCHIP_STATE_EXP )
259        1/1            else if ( state == VCHIP_STATE_ERR )
260                       begin
261        1/1               alu_left &lt;= alu_left;
262                       end // if ( state == VCHIP_STATE_ERR )
263        1/1            else if ( chip_select &amp;&amp; !rw_ &amp;&amp; ( address == VCHIP_ADDR_LFT ) )
264                       begin
265        1/1               if ( byte_en[0] )
266        1/1                  alu_left[7:0] &lt;= data_in[7:0];
                        MISSING_ELSE
267        1/1               if ( byte_en[1] )
268        1/1                  alu_left[15:8] &lt;= data_in[15:8];
                        MISSING_ELSE
269                       end // if ( chip_select &amp;&amp; !rw_ &amp;&amp; ( address == VCHIP_ADDR_LFT ) )
270        1/1            else if ( load_left )
271                       begin
272        1/1               alu_left &lt;= next_left;
273                       end // if ( load_left )
                        MISSING_ELSE
274                     end // always_ff @ ( posedge clk or negedge rst_b )
275                     
276                     always_ff @ ( posedge clk or negedge rst_b )
277                     begin
278        1/1            if ( !rst_b )
279                       begin
280        1/1               alu_right &lt;= 16'h0;
281                       end // if ( !rst_b )
282        1/1            else if ( next_state == VCHIP_STATE_EXP )
283                       begin
284        1/1               alu_right &lt;= 16'h0;
285                       end // if ( next_state == VCHIP_STATE_EXP )
286        1/1            else if ( state == VCHIP_STATE_ERR )
287                       begin
288        1/1               alu_right &lt;= alu_right;
289                       end // if ( state == VCHIP_STATE_ERR )
290        1/1            else if ( chip_select &amp;&amp; !rw_ &amp;&amp; ( address == VCHIP_ADDR_RGT ) )
291                       begin
292        1/1               if ( byte_en[0] )
293        1/1                  alu_right[7:0] &lt;= data_in[7:0];
                   <font color = "red">==>  MISSING_ELSE</font>
294        1/1               if ( byte_en[1] )
295        1/1                  alu_right[15:8] &lt;= data_in[15:8];
                   <font color = "red">==>  MISSING_ELSE</font>
296                       end // if ( chip_select &amp;&amp; !rw_ &amp;&amp; ( address == VCHIP_ADDR_LFT ) )
297        1/1            else if ( load_right )
298                       begin
299        1/1               alu_right &lt;= next_right;
300                       end // if ( load_right )
                        MISSING_ELSE
301                     end // always_ff @ ( posedge clk or negedge rst_b )
302                     
303                     always_comb
304                     begin
305        1/1            if ( ( next_state == VCHIP_STATE_EXP ) &amp;&amp; ( address != VCHIP_ADDR_STA ) )
306        1/1               data_out = 16'h0;
307        1/1            else if ( chip_select )
308        1/1               data_out = data_out_tmp;
309                       else
310        1/1               data_out = 16'h0;
311                     end // always_comb
312                     
313                     assign version_reg = { export_dis, 3'h0, VCHIP_ALU_VER, VCHIP_MAJ_VER, VCHIP_MIN_VER };
314                     assign status_reg  = { 6'h0, int2, int1, 4'h0, state };
315                     assign cmd_reg     = { valid, 11'h0, cmd };
316                     assign con_reg     = { 6'h0, int2_en, int1_en, 8'h0 };
317                     
318                     always_comb
319                     begin
320        1/1            case ( address )
321        1/1              VCHIP_ADDR_VER: data_out_tmp = version_reg;
322        1/1              VCHIP_ADDR_STA: data_out_tmp = status_reg;
323        1/1              VCHIP_ADDR_CMD: data_out_tmp = cmd_reg;
324        1/1              VCHIP_ADDR_CON: data_out_tmp = con_reg;
325        1/1              VCHIP_ADDR_LFT: data_out_tmp = alu_left;
326        1/1              VCHIP_ADDR_RGT: data_out_tmp = alu_right;
327        1/1              VCHIP_ADDR_ALU: data_out_tmp = alu_out;
328                     
329        1/1              default: data_out_tmp = 16'h0;
330                       endcase // case ( address )
331                     end // always_comb
332                     
333                     // build the ALU
334                     always_comb
335                     begin
336        1/1             if ( next_state == VCHIP_STATE_EXP )
337                        begin
338        1/1                alu_result = 16'h0;
339        1/1                load_left = 1'b0;
340        1/1                load_right = 1'b0;
341        1/1                next_left = 16'h0;
342        1/1                next_right = 16'h0;
343                        end // if ( next_state == VCHIP_STATE_EXP )
344                     
345        1/1             else if ( ( state != VCHIP_STATE_NORM ) || !valid || bad_cmd )
346                        begin
347        1/1                alu_result = alu_out;
348        1/1                load_left = 1'b0;
349        1/1                load_right = 1'b0;
350        1/1                next_left = 16'h0;
351        1/1                next_right = 16'h0;
352                        end // if ( ( state != VCHIP_STATE_NORM ) || !valid || bad_cmd )
353                     
354                        else
355                        begin
356        1/1                case ( cmd )
357                             VCHIP_CMD_NONE:
358                             begin
359        1/1                     alu_result = alu_out;
360        1/1                     load_left = 1'b0;
361        1/1                     load_right = 1'b0;
362        1/1                     next_left = 16'h0;
363        1/1                     next_right = 16'h0;
364                             end // case: VCHIP_CMD_NONE
365                     
366                             VCHIP_CMD_ADD:
367                             begin
368        1/1                     alu_result = alu_left + alu_right;
369        1/1                     load_left = 1'b0;
370        1/1                     load_right = 1'b0;
371        1/1                     next_left = 16'h0;
372        1/1                     next_right = 16'h0;
373                             end // case: VCHIP_CMD_ADD
374                     
375                             VCHIP_CMD_SUB:
376                             begin
377        1/1                     alu_result = alu_left - alu_right;
378        1/1                     load_left = 1'b0;
379        1/1                     load_right = 1'b0;
380        1/1                     next_left = 16'h0;
381        1/1                     next_right = 16'h0;
382                             end // case: VCHIP_CMD_SUB
383                     
384                             VCHIP_CMD_MVL:   // move out to left
385                             begin
386        1/1                     alu_result = alu_out;
387        1/1                     load_left = 1'b1;
388        1/1                     load_right = 1'b0;
389        1/1                     next_left = alu_out;
390        1/1                     next_right = 16'h0;
391                             end // case: VCHIP_CMD_MVL
392                     
393                             VCHIP_CMD_MVR:   // move out to right
394                             begin
395        1/1                     alu_result = alu_out;
396        1/1                     load_left = 1'b0;
397        1/1                     load_right = 1'b1;
398        1/1                     next_left = 16'h0;
399        1/1                     next_right = alu_out;
400                             end // case: VCHIP_CMD_MVR
401                     
402                             VCHIP_CMD_SWA:
403                             begin
404        1/1                     alu_result = alu_out;
405        1/1                     load_left = 1'b1;
406        1/1                     load_right = 1'b1;
407        1/1                     next_left = alu_right;
408        1/1                     next_right = alu_left;
409                             end // case: VCHIP_CMD_SWA
410                     
411                             VCHIP_CMD_SHL:
412                             begin
413        1/1                     alu_result = alu_left &lt;&lt; alu_right;
414        1/1                     load_left = 1'b0;
415        1/1                     load_right = 1'b0;
416        1/1                     next_left = 16'h0;
417        1/1                     next_right = 16'h0;
418                             end // case: VCHIP_CMD_SHL
419                     
420                             VCHIP_CMD_SHR:
421                             begin
422        1/1                     alu_result = alu_left &gt;&gt; alu_right;
423        1/1                     load_left = 1'b0;
424        1/1                     load_right = 1'b0;
425        1/1                     next_left = 16'h0;
426        1/1                     next_right = 16'h0;
427                             end // case: VCHIP_CMD_SHR
428                     
429                             default:
430                             begin
431        1/1                     alu_result = alu_out;
432        1/1                     load_left = 1'b0;
433        1/1                     load_right = 1'b0;
434        1/1                     next_left = 16'h0;
435        1/1                     next_right = 16'h0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod0.html" >verichip4<img src="ex.gif" class="icon"></a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>103</td><td>103</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>103</td><td>103</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106
 EXPRESSION (export_dis &amp;&amp; valid &amp;&amp; (cmd &gt; VCHIP_LAST_EXP_CMD))
             -----1----    --2--    -------------3------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       107
 EXPRESSION (valid &amp;&amp; (cmd &gt; VCHIP_LAST_CMD))
             --1--    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       108
 EXPRESSION 
 Number  Term
      1  valid &amp;&amp; 
      2  (((cmd == VCHIP_CMD_ADD) &amp;&amp; ((alu_left[15] &amp;&amp; alu_right[15] &amp;&amp; ((!alu_result[15]))) || (((!alu_left[15])) &amp;&amp; ((!alu_right[15])) &amp;&amp; alu_result[15]))) || ((cmd == VCHIP_CMD_SUB) &amp;&amp; ((alu_left[15] &amp;&amp; ((!alu_right[15])) &amp;&amp; ((!alu_result[15]))) || (((!alu_left[15])) &amp;&amp; alu_right[15] &amp;&amp; alu_result[15])))))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       108
 SUB-EXPRESSION 
 Number  Term
      1  ((cmd == VCHIP_CMD_ADD) &amp;&amp; ((alu_left[15] &amp;&amp; alu_right[15] &amp;&amp; ((!alu_result[15]))) || (((!alu_left[15])) &amp;&amp; ((!alu_right[15])) &amp;&amp; alu_result[15]))) || 
      2  ((cmd == VCHIP_CMD_SUB) &amp;&amp; ((alu_left[15] &amp;&amp; ((!alu_right[15])) &amp;&amp; ((!alu_result[15]))) || (((!alu_left[15])) &amp;&amp; alu_right[15] &amp;&amp; alu_result[15]))))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       108
 SUB-EXPRESSION ((cmd == VCHIP_CMD_ADD) &amp;&amp; ((alu_left[15] &amp;&amp; alu_right[15] &amp;&amp; ((!alu_result[15]))) || (((!alu_left[15])) &amp;&amp; ((!alu_right[15])) &amp;&amp; alu_result[15])))
                 -----------1----------    -----------------------------------------------------------2-----------------------------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       108
 SUB-EXPRESSION ((alu_left[15] &amp;&amp; alu_right[15] &amp;&amp; ((!alu_result[15]))) || (((!alu_left[15])) &amp;&amp; ((!alu_right[15])) &amp;&amp; alu_result[15]))
                 ---------------------------1--------------------------    -----------------------------2-----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       108
 SUB-EXPRESSION (alu_left[15] &amp;&amp; alu_right[15] &amp;&amp; ((!alu_result[15])))
                 ------1-----    ------2------    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       108
 SUB-EXPRESSION (((!alu_left[15])) &amp;&amp; ((!alu_right[15])) &amp;&amp; alu_result[15])
                 --------1--------    ---------2--------    -------3------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       108
 SUB-EXPRESSION ((cmd == VCHIP_CMD_SUB) &amp;&amp; ((alu_left[15] &amp;&amp; ((!alu_right[15])) &amp;&amp; ((!alu_result[15]))) || (((!alu_left[15])) &amp;&amp; alu_right[15] &amp;&amp; alu_result[15])))
                 -----------1----------    -----------------------------------------------------------2-----------------------------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       108
 SUB-EXPRESSION ((alu_left[15] &amp;&amp; ((!alu_right[15])) &amp;&amp; ((!alu_result[15]))) || (((!alu_left[15])) &amp;&amp; alu_right[15] &amp;&amp; alu_result[15]))
                 -----------------------------1-----------------------------    ---------------------------2--------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       108
 SUB-EXPRESSION (alu_left[15] &amp;&amp; ((!alu_right[15])) &amp;&amp; ((!alu_result[15])))
                 ------1-----    ---------2--------    ---------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       108
 SUB-EXPRESSION (((!alu_left[15])) &amp;&amp; alu_right[15] &amp;&amp; alu_result[15])
                 --------1--------    ------2------    -------3------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       124
 EXPRESSION (((!maroon)) &amp;&amp; gold)
             -----1-----    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132
 EXPRESSION (export_dis &amp;&amp; valid &amp;&amp; bad_exp_cmd)
             -----1----    --2--    -----3-----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th><th>Exclude Annotation</tr>
<tr class="wht"><td>0</td><td>1</td><td>1</td><td class="lf">Excluded</td><td class="lf">bad_exp_cmd to be 1 requires export_dis to be 1</td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134
 EXPRESSION (valid &amp;&amp; (bad_cmd || overflow))
             --1--    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Exclude Annotation</tr>
<tr class="wht"><td>0</td><td>1</td><td class="lf">Excluded</td><td class="lf">bad_cmd or overflow to be 1 requires valid to be 1</td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134
 SUB-EXPRESSION (bad_cmd || overflow)
                 ---1---    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142
 EXPRESSION (maroon &amp;&amp; ((!gold)))
             ---1--    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       167
 EXPRESSION (int1_en &amp;&amp; (state == VCHIP_STATE_NORM) &amp;&amp; valid &amp;&amp; (bad_cmd || overflow))
             ---1---    -------------2-------------    --3--    ----------4----------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th><th>Exclude Annotation</tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Excluded</td><td class="lf">bad_cmd or overflow to be 1 requires valid to be 1</td>
</tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       167
 SUB-EXPRESSION (bad_cmd || overflow)
                 ---1---    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (chip_select &amp;&amp; ((!rw_)) &amp;&amp; (address == VCHIP_ADDR_STA) &amp;&amp; byte_en[1])
             -----1-----    ----2---    -------------3-------------    -----4----
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       185
 EXPRESSION (int2_en &amp;&amp; (state == VCHIP_STATE_NORM) &amp;&amp; valid &amp;&amp; bad_exp_cmd)
             ---1---    -------------2-------------    --3--    -----4-----
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th><th>Exclude Annotation</tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Excluded</td><td class="lf">bad_exp_cmd to be 1 requires valid to be 1</td>
</tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       189
 EXPRESSION (chip_select &amp;&amp; ((!rw_)) &amp;&amp; (address == VCHIP_ADDR_STA) &amp;&amp; byte_en[1])
             -----1-----    ----2---    -------------3-------------    -----4----
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (chip_select &amp;&amp; ((!rw_)) &amp;&amp; (address == VCHIP_ADDR_CMD))
             -----1-----    ----2---    -------------3-------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       215
 EXPRESSION (data_in[VCHIP_CMD_VAL] &amp;&amp; byte_en[1])
             -----------1----------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       242
 EXPRESSION (chip_select &amp;&amp; ((!rw_)) &amp;&amp; (address == VCHIP_ADDR_CON) &amp;&amp; byte_en[1])
             -----1-----    ----2---    -------------3-------------    -----4----
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (chip_select &amp;&amp; ((!rw_)) &amp;&amp; (address == VCHIP_ADDR_LFT))
             -----1-----    ----2---    -------------3-------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       290
 EXPRESSION (chip_select &amp;&amp; ((!rw_)) &amp;&amp; (address == VCHIP_ADDR_RGT))
             -----1-----    ----2---    -------------3-------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       305
 EXPRESSION ((next_state == VCHIP_STATE_EXP) &amp;&amp; (address != VCHIP_ADDR_STA))
             ---------------1---------------    -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       345
 EXPRESSION ((state != VCHIP_STATE_NORM) || ((!valid)) || bad_cmd)
             -------------1-------------    -----2----    ---3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod0.html" >verichip4<img src="ex.gif" class="icon"></a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">38</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">386</td>
<td class="rt">386</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">193</td>
<td class="rt">193</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">193</td>
<td class="rt">193</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">13</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">94</td>
<td class="rt">94</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">47</td>
<td class="rt">47</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">47</td>
<td class="rt">47</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">25</td>
<td class="rt">25</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">292</td>
<td class="rt">292</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">146</td>
<td class="rt">146</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">146</td>
<td class="rt">146</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td><td class="alfsrt">Exclude Annotation</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>rst_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>export_disable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>interrupt_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
<td></td>
</tr><tr>
<td>interrupt_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
<td></td>
</tr><tr>
<td>maroon</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>gold</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>chip_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>address[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
<td>Bit never toogles because the definition of the addresses of each register.</td>
</tr><tr>
<td>address[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>address[5]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
<td>Bit never toogles because the definition of the addresses of each register.</td>
</tr><tr>
<td>address[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>byte_en[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>rw_</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>data_in[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
<td></td>
</tr><tr>
<td>data_out[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
<td></td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Exclude Annotation</td></tr><tr>
<td>export_dis</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>version_reg[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>Read only register. Fixed minor version.</td>
</tr><tr>
<td>version_reg[7:4]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>Read only register. Fixed major version.</td>
</tr><tr>
<td>version_reg[11:8]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>Read only register. Fixed ALU version.</td>
</tr><tr>
<td>version_reg[14:12]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>Reserved bit set to 1'b0</td>
</tr><tr>
<td>version_reg[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>int2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>int1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>state[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>state[2]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>No state has this bit defined. Will not toggle when changing states.</td>
</tr><tr>
<td>state[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>status_reg[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>status_reg[2]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>No state has this bit defined. Will not toggle when changing states.</td>
</tr><tr>
<td>status_reg[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>status_reg[7:4]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>Reserved bit set to 1'b0</td>
</tr><tr>
<td>status_reg[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>status_reg[15:10]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>Reserved bit set to 1'b0</td>
</tr><tr>
<td>next_state[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>next_state[2]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>No state has this bit defined. Will not toggle when changing states.</td>
</tr><tr>
<td>next_state[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>cmd[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>cmd_reg[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>cmd_reg[14:4]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>Reserved bit set to 1'b0</td>
</tr><tr>
<td>cmd_reg[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>bad_exp_cmd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>bad_cmd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>int2_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>int1_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>con_reg[7:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>Reserved bit set to 1'b0</td>
</tr><tr>
<td>con_reg[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>con_reg[15:10]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>Reserved bit set to 1'b0</td>
</tr><tr>
<td>alu_left[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>alu_right[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>alu_out[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>overflow</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>alu_result[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>next_left[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>next_right[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>load_left</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>load_right</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>data_out_tmp[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod0.html" >verichip4<img src="ex.gif" class="icon"></a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s10">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>VCHIP_STATE_ERR</td>
<td class="rt">135</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>VCHIP_STATE_EXP</td>
<td class="rt">133</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>VCHIP_STATE_NORM</td>
<td class="rt">125</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>VCHIP_STATE_RESET</td>
<td class="rt">95</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>VCHIP_STATE_ERR->VCHIP_STATE_NORM</td>
<td class="rt">143</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>VCHIP_STATE_ERR->VCHIP_STATE_RESET</td>
<td class="rt">95</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>VCHIP_STATE_EXP->VCHIP_STATE_RESET</td>
<td class="rt">95</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>VCHIP_STATE_NORM->VCHIP_STATE_ERR</td>
<td class="rt">135</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>VCHIP_STATE_NORM->VCHIP_STATE_EXP</td>
<td class="rt">133</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>VCHIP_STATE_NORM->VCHIP_STATE_RESET</td>
<td class="rt">95</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>VCHIP_STATE_RESET->VCHIP_STATE_NORM</td>
<td class="rt">125</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
  </ul>
  <ul name="tag_verichip4">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
